<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de dma.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : DMA</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : DMA with separate read and write masters</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : DMA_CH0_READ_ADDR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : DMA Channel 0 Read Address pointer</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad308fac25f30da4019a4494999e52a59">   22</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0cdfc449c04d3a8925a0dbbecfad1cc">   23</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a58ae534fb37dd0e4d8d915ad587b21">   24</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5349e04c59097cd4712a45681009e3">   25</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7df40904f24fadc4548a4648b032dd4">   26</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9badfbd0f51be367284f302833d35c90">   27</a></span><span class="preprocessor">#define DMA_CH0_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Register    : DMA_CH0_WRITE_ADDR</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// Description : DMA Channel 0 Write Address pointer</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3cb2c120a2063a11f5335a11048309e">   34</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08db8f8e0c2b4c6f3b273b756e5f6a2e">   35</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbee17b87df8195c1f0c44ffd07ce1bd">   36</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9fc6da2e855417cd03bb7f48b11457a">   37</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1440ab14408fbb4efcbc80f7f454259e">   38</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68ef1127a96f4ecc55fc9b41fa487676">   39</a></span><span class="preprocessor">#define DMA_CH0_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// Register    : DMA_CH0_TRANS_COUNT</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Description : DMA Channel 0 Transfer Count</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc44d1f5e9d6721452e9272116d7840e">   43</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab658c26cc509eb46af123ecfc2cd5d5d">   44</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bb3f94c990bb04c4ddfeb6717cd850">   45</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Field       : DMA_CH0_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a249beabaf2a0f08a7a043d23be116d7a">   67</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedbc2d93b3ab032dddd7add3392dfa6c">   68</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa2e21fa5605fc69c7869e35c790c8a8">   69</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af74a709f4fdf6e2887f1215bd16b9d11">   70</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1764113d5cd91b2f2f8ff84fbacfc8b">   71</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77da308dc9ef7713bd5db66ebbb102e2">   72</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b2442c22a15dbd88f0d464f879c300">   73</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad71ee1f30e47f758dfe774d317f94be0">   74</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// Field       : DMA_CH0_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">//</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fa348ed6fffe8db4f6b8f54f9eecc94">   98</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0550cd1d5088a31e9fd22348e8a9cd98">   99</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9f85511fd4c28e744cefcd23845aab3">  100</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c26ca54dc1e3793f1ca3fcc77e8a2de">  101</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41d33e55f7ec7c79176a64309d12d17e">  102</a></span><span class="preprocessor">#define DMA_CH0_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Register    : DMA_CH0_CTRL_TRIG</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Description : DMA Channel 0 Control and Status</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8898cfa8a9ec183313db52e46fccf12f">  106</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb4f35deef867b430e37e2c5a12d851c">  107</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4208987ffe25ff59412cfdee01ac3307">  108</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad936039766e427f5602290555408e4e7">  114</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75cb82b70ae8e877489b537a94a3819">  115</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeff1c17a6f3d4613c54b86315301741a">  116</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6a344894ac47a4d7bd372b6bb3c0404">  117</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a685a3e3cb94221c5952e0eec8b253ae3">  118</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ca381b42d8a0ba3c9057ad5b9aa9210">  126</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a386f2ee2e7fb683423385242c048f0ae">  127</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a508568d4a8163238bba2b2bc10d11556">  128</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9f5638bf5ac720ec65f502ed480e3a">  129</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9a45b30aac2980d071a2b13b4413427">  130</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86ba524fd6b17550fcfd1b969f0bfdbc">  138</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3ddbe090c121992731556e8d08edefb">  139</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd5b092b066011cce8d2180a3e8bf4bd">  140</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af08eec6df9841530cbe386cc25b58c90">  141</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a794b6bc9c7e0edee5a7d30a245552ee3">  142</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7b7cb320dfa3054056e3b0b677638d">  152</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a523d68e7c7b52300e196134e56a6c12a">  153</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a818b06842ad176aaa31c57c8b74c8ef8">  154</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a596e4cf29d97faf0fe23f2a3d692d193">  155</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d42cd1916e37425e1dfd0f596bb9674">  156</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a1c768b6cc876a063804ed71d6d9e6">  166</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9898663f9b2defa0da9dc3c5b25a6621">  167</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3faa18e9ed1355cfe4d71e98c560800">  168</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51adb3c4247f26a4b7e275309acafbba">  169</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04b6795556af766caa755381b148ed82">  170</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08d01adae2274e855e7ad9e24502d2c9">  177</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a427fbd04c7e6ea344ea167af7aaf081d">  178</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab482fe4bdbd2669bb01438589073c0d4">  179</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67c77e5b65d602e1fa9f6c8af9d13326">  180</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb2f0f006dba6ef7bf141450129aa890">  181</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">//</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0ac09aeed6f1752165f3b51f8836901">  191</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8255bba2c0f09223d3195386b831e29e">  192</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa063a0b513f1a4e8b310be499210608d">  193</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69c44d632503d111686cf4ee9f2b8659">  194</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a294c38d6256a8c71a3e74a84990a4a40">  195</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c58188526c2ae36f555dbbf27981090">  208</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb819cea5a2319ad8a86cc54c08b8c5d">  209</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02b7132629d838cc3b28c95a04847be4">  210</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6adcac9ca0a6eccbd469d1854c5adb9b">  211</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac00a4fa001e3991a346488c6c20baae2">  212</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d7620c0cc9fa7e134ea08e8b5c480a3">  213</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4815ab321432a16a50b3271dae5e2f">  214</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d7bbeea99b07042a4839314f9879bbb">  215</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19ce24c72bac65dc7586c51614621948">  216</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22b008e2f4220c7807cc3d31a5cc0ed1">  217</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa32fa871e540594c4cd40904f7712eb8">  227</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba8901126a998de7971214b37dda28f">  228</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a2d0d3070550a253984628de5e7406c">  229</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89b7240f57abde3ac1c476fd3f65e369">  230</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad39e91c76c7c57b5f47b94fe596b6595">  231</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa70560de5cc0bf8f97c730e78b246f7">  237</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae99912d9f2e555088bd6bc4f7aebe17f">  238</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ae7e34507a7f673bb425b2190f6b8c">  239</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a248fa7c1cab01f12c9ba17b7fb579592">  240</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fe6c32f34e003d0ece3babff4ec517">  241</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">//</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c4c77fab5d2786d6dd3bd776f2f896">  253</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accad8f7951bc5b05e0c512601c66b240">  254</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad865ddb14aaa871e892e151281d03b3e">  255</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd923e0ff023ee7c090533cac524f30c">  256</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef325960618a8276195415e01b04ead6">  257</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a145d8f6e5016e26eded673a54849b8b7">  258</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">//</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af58899c38606f674c25106d7ed442ea8">  267</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a401bd8aed3572c603bd6c35c89f30f44">  268</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a380be08cb36cd2f3843f90b4e0e4aba6">  269</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc894443ccaa79f01329edd3db93bc12">  270</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8466f452a2a8d037388861217a11929d">  271</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ab69ec27492c0ddc2480794584dcfaa">  279</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10fc0d7dc63479e418fa92a02fd9061d">  280</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c017b214ab26f588b36898e118be6a2">  281</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2f0318e9f29245387612332d083513e">  282</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3738ef2e9f66f4479a6111e36b57ab2">  283</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">//</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f9411e08ccf0471e4d29f1129dda154">  292</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93b9057daa907dd14b363b5cadff2092">  293</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addfffb8130ca53fff5bbf0b43e589112">  294</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24d22ca90167ecc445c5d12889bf36b1">  295</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fabf381395b50e4f3f27a10118e4464">  296</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2293e9525d47fb16e64b5139127aa2e">  304</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19eee72d7b0345943e424cd8d1f227e0">  305</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ab7c81a1dd8ac5342856782e5561b27">  306</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af360bcd2cba45073f096190ee8a50209">  307</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a342f86431453c813e70a50b599b17848">  308</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01b5b284b893097803ed2411ae2547a4">  317</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4fe8105129e9c35ffd2ec9c74daf311">  318</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4273f9404f9ad62a0916f516e5784133">  319</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a721e85b929b6a1edef4ea6ca1607aff2">  320</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ead3c20937c571a90ff0aa1c02132ea">  321</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024c521a47ec9ce6f45b16fd150290aa">  322</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ce78be1e1f077aaa99e12a544428df2">  323</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a349ee7d12f0ebd808a2fd155dc3d7511">  324</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">//</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3fe8ce65fbf70ca107c3b25f9b7dc76">  337</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71804e14eceddd980578e49aeb308cd9">  338</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a590e9b45a65695d72ac87041ffe097dd">  339</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3ef84ffff1cb96617446b6bda4896d2">  340</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3297dd0e70e313979a79c2035f427899">  341</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">// Field       : DMA_CH0_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a937a6544984c04d15bb41c2f47d3623b">  350</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d86911ca6921b1e2d74fc4a450a4266">  351</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07d8293e4c4e1c1babcfb29b66534505">  352</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30d08790a7f9de6fb12be8e4a60fce2e">  353</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f8cd0d005589511b004b47af2fea76d">  354</a></span><span class="preprocessor">#define DMA_CH0_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">// Register    : DMA_CH0_AL1_CTRL</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6c9a7f38125942c77c78e7df02ec0a1">  358</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e2cccdd5e97458cbed6c72c8c4682b6">  359</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c81641e1eeea8f8d0a2feae8c5c49a8">  360</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae16b5cfbfcda6f8c98e73d41fc1addf3">  361</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a202ad75ceeae9cd35777d5ecebd21a38">  362</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc808e607be3924cafbed9b4a1c4e23">  363</a></span><span class="preprocessor">#define DMA_CH0_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Register    : DMA_CH0_AL1_READ_ADDR</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3a1d0203adbcba1c08452ade2853045">  367</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed0cb2d7ef23480f8e5634a2b1d52ad4">  368</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac66e4e7f5fc4adea093d25a3b16edcec">  369</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337a61ef2ade3037c89018c3b26dd3f1">  370</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8c52d94aa50321a0511ff8645cca22">  371</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5274c37b65d16aec2f21320e427ac0ce">  372</a></span><span class="preprocessor">#define DMA_CH0_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">// Register    : DMA_CH0_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a074808aa2464a7030d420d3c87a1820d">  376</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeeca77158964fcad76e3fe1ef0481b5f">  377</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2dfedf279bc1377eb5396f9122b209">  378</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ea0ac4a34422d73af123b95f5a2d536">  379</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d9b14dad86511f4760613a0bedf7bf7">  380</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07c8eb974b319ff23748bd8d1a09b985">  381</a></span><span class="preprocessor">#define DMA_CH0_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// Register    : DMA_CH0_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b5739497d2a12c1e3639d44da2e6487">  387</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5895afea8020004c32bf69ff7890a770">  388</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c4d9954a7df1a0ab5cb4d1619786c64">  389</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab589423025fe740a86c858b2b85489a7">  390</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cbce190df9f77a219558c2526431dd5">  391</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84742c6e37aae90d124e8501ccc85c64">  392</a></span><span class="preprocessor">#define DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Register    : DMA_CH0_AL2_CTRL</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c40a93ff51558bd39c01c0eb3d9cced">  396</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fa7e98685355dbd55b744ca4796397c">  397</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07af3e8b08d17b41faa546be8fe1a9bb">  398</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abec4a6537b1c16f97e4326a33e853dd5">  399</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7cf762d0324f2436e4914d233af94038">  400</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a057e42f6ceef9e528484e6d5398035c7">  401</a></span><span class="preprocessor">#define DMA_CH0_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Register    : DMA_CH0_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642cf4e7991afc06e9697afb60ff4083">  405</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58d4bcd991d4e052b9d174f505c82e59">  406</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6617063fb2f484587ae1ebb94ea6ecd7">  407</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf43ae84a1005b2fb7bd1e7382772c15">  408</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00aa32ea26300f999e544eda6c7fafc">  409</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20bdec07af3a84a4b507e60a0eaa09fa">  410</a></span><span class="preprocessor">#define DMA_CH0_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">// Register    : DMA_CH0_AL2_READ_ADDR</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e9fc106d5e90affd15b9be62d8f2098">  414</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b8c0abaaac0ef85ce45f43b51a39f30">  415</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6abba5ee798501e6651ea687d379cddb">  416</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59fb32ce541ac8b92ac4a42c8bcb1541">  417</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19bea7f191302c46e4aff601b800e042">  418</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a656757ab3b5184e2f580266d83e0a3e0">  419</a></span><span class="preprocessor">#define DMA_CH0_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">// Register    : DMA_CH0_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a382f9ea751d81ab7e483aa89cf0257e5">  425</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15faaf4f0885c2101af9100cfdfc5127">  426</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fed693afed42d781be5aa0c9aaa70a5">  427</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abef1701922a7ff05d1326d23c8dfbe8a">  428</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1079d0cc27f616c7416bc3915925e46b">  429</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffd8f4cf0abb1ade593edfa2fcb9e2b">  430</a></span><span class="preprocessor">#define DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">// Register    : DMA_CH0_AL3_CTRL</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// Description : Alias for channel 0 CTRL register</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae42813e69b6d05412ea4e74a1ddda529">  434</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac26bdb7ad7982f3b3c36b683533998bd">  435</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41cf140d57484acc7eef8b2b5e64870a">  436</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72fb23bdac3d4505a4e4418fc987d1a">  437</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fbbaa597564b36ab8fd232b9c5a8a0">  438</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f819061f5463c38051870caf5c11a8">  439</a></span><span class="preprocessor">#define DMA_CH0_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// Register    : DMA_CH0_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Description : Alias for channel 0 WRITE_ADDR register</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae966cf7788292c278bd125b0126df05d">  443</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00add3841b570622ddb9449a586a9e7">  444</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8eac8dba6dabdfeb7a8367c8b89835d">  445</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28ee18446822e4b767dd0347df389e5c">  446</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4437ffbe16b9bb2464778c8f65e1931">  447</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e7fc6d53e47966bd9a7b9f878c8760">  448</a></span><span class="preprocessor">#define DMA_CH0_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Register    : DMA_CH0_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// Description : Alias for channel 0 TRANS_COUNT register</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f187742dc596c61d5a4dadfd71ffd64">  452</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7ea069f3d835be5a03eebc374d04ff4">  453</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1502e09423ae5b3d2e4e33c8423bd46">  454</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a564040700a22ae5f25f747eb70190a32">  455</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae8a2ac2e7af2e4e4fc1aacad6289300">  456</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a952b6d4b361ef5f2dcdc6000410282da">  457</a></span><span class="preprocessor">#define DMA_CH0_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">// Register    : DMA_CH0_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">// Description : Alias for channel 0 READ_ADDR register</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae820da4f12e0be77434326ba716fd40d">  463</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f60f398b6e4058cebe1724776ff1cea">  464</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0bed02101c78b1d5c61017eaf91cca">  465</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2416bbfbbab89c1f6959d4df4d544d2">  466</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afda5563f4174cc399f21a176f1cd8ebf">  467</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d75b86905376bdf13d4cbd4d010a293">  468</a></span><span class="preprocessor">#define DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// Register    : DMA_CH1_READ_ADDR</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// Description : DMA Channel 1 Read Address pointer</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd231dfb9ae32b1514f7efa49529b0">  475</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0124f169d185400800cb084dc651ea97">  476</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e18d856ff9e3cbb6d0b6a12a8ccc2b">  477</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabab260871d5af922659f0246b269d6">  478</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4e355db60707fc17b85436cc5d81ec4">  479</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86b901a743e051b96d9c0362eecdfe98">  480</a></span><span class="preprocessor">#define DMA_CH1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Register    : DMA_CH1_WRITE_ADDR</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">// Description : DMA Channel 1 Write Address pointer</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a5b8bbcc7336643f952f90ae753870">  487</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c27c56ee9bb39a18779c65385379e5">  488</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a57f736ed4943b19a0122973c65ebff">  489</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8265baa2ed525cc846afb883e6c5dcf">  490</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6803256f70d54c2d36efca2b33ecd73">  491</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae394e44e6a9337f5599ff10cf7a2dce5">  492</a></span><span class="preprocessor">#define DMA_CH1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">// Register    : DMA_CH1_TRANS_COUNT</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">// Description : DMA Channel 1 Transfer Count</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0e331a9e54964217be8ffbda778f18">  496</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4990d17700d17513a33f99e5b7ba2c">  497</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3834f8ce6bcd79226aa2ba69f320328">  498</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// Field       : DMA_CH1_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">//</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30889aeeb141ef8f15ac404eb5015cf2">  520</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed3e3dae18318d362b939281e163218a">  521</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a95787078716715174ddd2f145c6a5b">  522</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b51c2fac8fac1bca7bf5b5890a2b3ae">  523</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8817192e68e1ad0f7349400851f96f4">  524</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45f8c51475bbe2093498dc3b8a210036">  525</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab35258d81a638284119f142dec1e170f">  526</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0cde782b4df4864c06aa06cb2f7726c1">  527</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// Field       : DMA_CH1_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">//</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">//</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">//</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">//</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcc58a220cfeb355617458261fd67327">  551</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad08d061364e168466238b068a0610760">  552</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb19e7133d65619946107e8d0decd083">  553</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2d91ccb7396ec827671a1061204b262">  554</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02a13f0ba62a19d36a9ca258efd3560d">  555</a></span><span class="preprocessor">#define DMA_CH1_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// Register    : DMA_CH1_CTRL_TRIG</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">// Description : DMA Channel 1 Control and Status</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab69c33269420c8d7f6790f69718d0d9c">  559</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae84d0eb1315ca0dabc6cc1c099697e7f">  560</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6ac28f4f400fec9337e9aecbf586ce5">  561</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23416220ef49a0de77e19a72cee5aff8">  567</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad70259a55e95be8ebd492e17d55c7bc8">  568</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af719ebf990cb8824adf9ce39398a85b0">  569</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d5b9d1d0c57368f6d3638f169ceb5b">  570</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a607cb3731640b000f9e1c43af4764ef3">  571</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0447633294360e837eae30e1aa4d350">  579</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4670a878ddfa633f9e1421bbdb7fbc80">  580</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c4a427cfe8f8bb149b19072edeef1ac">  581</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff677371ebfde9b1d116c35ee1534481">  582</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7621640d800ad0f853b6e977cdc62cac">  583</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a162b4c4aa76ff0af880a60a75ae0a59b">  591</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47063715a2cb27788596d9c15ddad6d6">  592</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da2af40c18ed1bfc84972e592c48f05">  593</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577525fa186dab2b7f289f424ba2d10e">  594</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb83bffd04f2fae4ef100de39ef5e86a">  595</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">//</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43742f37137a6353241d953d4f20e0a0">  605</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d514af53d709bb8a1e653dd65f6957">  606</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a783e372f6caa53fb74e26eaac871f50d">  607</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51de8e666fbcd9fda14a5b99595d6db7">  608</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8d9d21d641b83ddbe3e5b8aa2e6e44c">  609</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">//</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5001da42a1b442e370405c333b8b7a02">  619</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae18276e4d7a5e792151524c66e347183">  620</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6799fa2192e248fb73114dc48316c008">  621</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1480f7ef46c950e4ee94dbb17005442f">  622</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136361d92c18358bcf19b8ad0bf23010">  623</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60588f2b1df43ea5ef34e9eed06a588e">  630</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fe75f4d2df890eec00addce88c925f4">  631</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa4730078468027a8f844924132b0fc">  632</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d8d110bc9316f935fcf22bacbf7dc2">  633</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a186e42c5eb4ac9571bf1eae4e3aa0ded">  634</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2bed36cbc066637545489ee58a68fbe">  644</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a022f6e878b2b273c83bb803017062a">  645</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35613da3bce0ffa6673b02c60767d3d2">  646</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ac51a83bac70fc9fcbda5bc66428076">  647</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0589b0de301129999165d0ced25e1659">  648</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e57e6387aa9c42657c5735409e0192">  661</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab988b50c52cff0fe559a93975a88c1c5">  662</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84af0d17e7ddd11a3420e5e18fbfc736">  663</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a762fc519c6e84fd17c1bb6cbe5fbdfbe">  664</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d3eb54da2698ead8e361e93492ff09">  665</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d22a5d1304fddadf5c040b483fecba0">  666</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e37f0fe54d87763fa47a68c35fce5b1">  667</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7263a4a5cedaae518a82583df480bcb">  668</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a682b22feecec7c3885f5f7ad3d265306">  669</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d0f1ca4c365fbd1aa69dbcd858438bd">  670</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">//</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9454417c4e9191c84b3898126692b3e7">  680</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b316dadba06838bc47a1f6fd0e73806">  681</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9d5aa3a606e1cc26d3cce24b55820cd">  682</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ff4743f739952f5e24138d277c1fb99">  683</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06cbb6644ded7a01416d15b2dae860dd">  684</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82287bf265e16ad45dde9da440144a89">  690</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e70efd6a982217f50c5b3846c4eb839">  691</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9719822cf4da3836dce8ed4e1c37f5">  692</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e1b448a2acb400a83a1e6a7d7f82f08">  693</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7494f0d55b22085894da68bf339da7f">  694</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb624082cea1d0c07c4d4ab609766cd">  706</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b9e55937787fa892c8878d794515ea3">  707</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2033d8c42e3e0f43a3f7abc918b8499">  708</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a674d123c8eac006063c92f7cba21cd05">  709</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9886425432871165d58889af87f9baf">  710</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24c5179977c4ffca939dfd7c37727790">  711</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">//</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85f1a03575ab6423bc1ea75d26ca08ec">  720</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc6854b118556be87b5ecbf1e619c5e9">  721</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d0636b1ee7d4b7a4bf4a8a84fbe59d5">  722</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af150cd5e5f2a08fed46677f5b6929512">  723</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6589fc2877696a40d758086c62ee2a7f">  724</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">//</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea0bd3c15ae0f31f390fb86b2ab72df5">  732</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a314bcc8eadd2eb11d03b2ac45cbcc9bd">  733</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53a67ce4e7bed87f96d12667248ec121">  734</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac49516f7b773a5fefa6dc88d1db92e2a">  735</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dbda769c35b71d12c68f23f6c02fd9c">  736</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">//</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f02784860880bd613ed3d31b4f0050b">  745</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa340ead449bf0d638e1db3ce1d9da796">  746</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a9ddc8b0602efc522f476d25991fe02">  747</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6931b14469a73f8d27cd14b96d2a4100">  748</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a956cc14ac7b8d0df1c316594ce51037d">  749</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">//</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b3e5603df4bc2fdcd03c411ea97482c">  757</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7b4e147ecad92d4bca6097764e06cc">  758</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9a0ccecd6fa7e2e7b94b9755fd60d07">  759</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa51407770a5982f03545265d9ab3affe">  760</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a563b77986df0a68760f597feb1a34c3a">  761</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2825e4ef5e6f1ab411cca2613c842d48">  770</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a203b41af7dd95cbf5daf28227a056131">  771</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1fb38793fa3da0ad00166222eb5771c">  772</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20ff41991bb714813a1c1e697ffed876">  773</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a80efb7ed5b33a9203cd53614eec4a0">  774</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d97468961b3bbf187f2bc7e6b19de10">  775</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75f3febe911252a2d2298c97b082b0b7">  776</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ce7f7580973017c0b3e6e564305b773">  777</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">//</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b03c29362126e7fe55368f080d2d90a">  790</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af56b27eaf5d5e7d8105704fb3ae72a09">  791</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89698221f88e6f9d0ad554393f32537d">  792</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8a467f0ad1933b3452351d259df78fb">  793</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f710ad346eb95e947dc34e0713e7391">  794</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">// Field       : DMA_CH1_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3509875435e40c7a61c12d46eb60e4b">  803</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a775ae78a379b770e215cff8fd551ab85">  804</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8c7fd1f1a70f66ee88cd4483db9b4d4">  805</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ae8dca07a4c8ecb635a72f3a4eb1028">  806</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a106ac74f6a1dbdbd2b55e27f069b0d53">  807</a></span><span class="preprocessor">#define DMA_CH1_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">// Register    : DMA_CH1_AL1_CTRL</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbf11c1cba7aa5d9504cb2930fe3d6c8">  811</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a13ce645dc6f2594ba13b7e1d361264">  812</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a301bd85756caf38efc6618c43ef11c09">  813</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6d3edd3db7b22a07dc09978a736a101">  814</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac769e0765a24391daa46c9ffa74f27fb">  815</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08ccbfb980590ef597f1ec9dd1cc8332">  816</a></span><span class="preprocessor">#define DMA_CH1_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Register    : DMA_CH1_AL1_READ_ADDR</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e8a515073adcfa9b14395fc595e7d8b">  820</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abab56bc62f91ce6d3f9dca7d8f57bf69">  821</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b7c60fa051a6394e1ac7465546c057a">  822</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa601a8a58ffe04d5caea5ccf6631f2">  823</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffb1542d146fe807d485566805924fe">  824</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b9fe4d21fca2f59171aa9374cbbfc49">  825</a></span><span class="preprocessor">#define DMA_CH1_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">// Register    : DMA_CH1_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4923879f7b7334b000d3c4b631630120">  829</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a5f5a8df05727aa7c40f2553da87547">  830</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae87ae1ad4bc54898601cf894b02ea7b">  831</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3566579dc3b664265137189c026cbf79">  832</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a802c3399537c5f3c318c08d04bb3d9a3">  833</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1c7c82eb9e9f72a79c650b8c42e9015">  834</a></span><span class="preprocessor">#define DMA_CH1_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">// Register    : DMA_CH1_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fd4a1cecbebdc3dac8c8a467ec5ace6">  840</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3892e414fe45550d8d66d1385060882b">  841</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ac2121d124bd97ebb4d2f3fe34b21d0">  842</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86cf56cd30f5b226622f186deac34775">  843</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6979977839d4b0630aef4f2a3d2df25d">  844</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52a95e8d328e8cec64d0ebaef2c635b5">  845</a></span><span class="preprocessor">#define DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// Register    : DMA_CH1_AL2_CTRL</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2851f3a6159129cd51df5072fc7b93f">  849</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b889d625e5608d823ffd0a013964d7d">  850</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a313d47d8f16e148aa25ee1f5949df281">  851</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af99bf8d4c60c591866c194182a17b05d">  852</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22c0817e6d23e8b432663df33c984d58">  853</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa50b3b93a765f08116e7c825f6fdac25">  854</a></span><span class="preprocessor">#define DMA_CH1_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">// Register    : DMA_CH1_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ab30016886e699e120beca5c497cb76">  858</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9526f601fdf3fffe26f034072c53abfe">  859</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31bfa40e157c05116c400bf6391e1148">  860</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3163ef56ef28b3c4b9e67abe9e2e3ad1">  861</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5270f13a8cb035807476a97fe66e4c3b">  862</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a94b90c2e651df4ea0a8fb20c4585fb">  863</a></span><span class="preprocessor">#define DMA_CH1_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">// Register    : DMA_CH1_AL2_READ_ADDR</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0acb4395172ce129b59f44483ffeaf45">  867</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57be975b7736b68cb7dad633dd6ee8c2">  868</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a063077dd6730eedb4f1aee3748e063f9">  869</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad385f9abd9c26ce96124021793cb310">  870</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ef5803708aa5fa17b1f393976d60684">  871</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf58a086ce98fc94280b43645cc4ddea">  872</a></span><span class="preprocessor">#define DMA_CH1_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">// Register    : DMA_CH1_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb532b0d7be13a4ede82cae22f3d3b3">  878</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9734efdfbecbd783870ddaabb734a62">  879</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ebb4f3c4edcb7da10af215e4c09b3f">  880</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae91d6819195ddc99877bd4cd6a1cbb39">  881</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec4d6afd5bef16b220b69d6337432874">  882</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792e75e9df10542708ef0f8d2716e4e5">  883</a></span><span class="preprocessor">#define DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">// Register    : DMA_CH1_AL3_CTRL</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">// Description : Alias for channel 1 CTRL register</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a352ed7ccea7a7f06da0d0a1fafed0683">  887</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c53bfa2e88ae9dd614bd9c4522f2ac8">  888</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6265aef574dcafdcb11ac4a59b27ba2">  889</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4740114a0d54201f1a3c2512cc762dd">  890</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff4ba490499247f3878f24900dee3519">  891</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7cb95028e621725e220416e1e4006d">  892</a></span><span class="preprocessor">#define DMA_CH1_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">// Register    : DMA_CH1_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment">// Description : Alias for channel 1 WRITE_ADDR register</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d741fa4c4b9a4fe288acb0c1f8c5b5c">  896</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb9cb81bc9c6cd5f86b4e7acd49f9610">  897</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a640f0b2a21adbdabf615bc4869e3a7ae">  898</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa853c65e8fb7d3739938ae242eb6782b">  899</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab300bc5b4a109c8ff96d98cf70d2ce88">  900</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6387e499e587a4069b29028fc8ead7a">  901</a></span><span class="preprocessor">#define DMA_CH1_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">// Register    : DMA_CH1_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">// Description : Alias for channel 1 TRANS_COUNT register</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fa9be0a6da2f8731e9eda9e9366943">  905</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0056d08bdce27e3674a2619d8c065ad8">  906</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82be5af1a12290621ca9ac5eb21a3936">  907</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7193cfe53c8c90a8ef6ab107ebb19046">  908</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66075ea8db401694aab6acf8015891c9">  909</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd7f22660a74efba590f51a9e9ae85cc">  910</a></span><span class="preprocessor">#define DMA_CH1_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">// Register    : DMA_CH1_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">// Description : Alias for channel 1 READ_ADDR register</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49242b160cbdcd630e3e8620f655459c">  916</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dc9eac1b9c1a26fc408e7cb0d79f185">  917</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db1b9372a40bfde7fb5cd205463ca62">  918</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae4419ea3d2dc4548eb81dd5758ce8b">  919</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56fda5b29dc774bab67f707c191a85a1">  920</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fcfb4ab6b6312d442b69ab1d18e7b85">  921</a></span><span class="preprocessor">#define DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// Register    : DMA_CH2_READ_ADDR</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">// Description : DMA Channel 2 Read Address pointer</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599b72193869d8b99fecdb2f8e63e284">  928</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbdea351ad6b6116a893fbf41c6b3692">  929</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbdeeeca1b8c416975929db8eb135f92">  930</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d5eca97575caaf46a2e41ba0a88a35c">  931</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4c7f6cd3e64038c3a4109cf620e762f">  932</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af517b4bbb54da54dca86197a71b31e69">  933</a></span><span class="preprocessor">#define DMA_CH2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">// Register    : DMA_CH2_WRITE_ADDR</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// Description : DMA Channel 2 Write Address pointer</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f3bb0f42f8769fd92cb724cdf234d83">  940</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91bb30118fd3313f8e7516292dc9d637">  941</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d0d9bf50257c582715df2c443f8b4a">  942</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0b675bff6bc3385c6187481e44dd5b">  943</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09b2ba04b73083b5a2c160d1580fb0b6">  944</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0fd8f776eb23790f0322ea5875cb738">  945</a></span><span class="preprocessor">#define DMA_CH2_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// Register    : DMA_CH2_TRANS_COUNT</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Description : DMA Channel 2 Transfer Count</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7054957dd1a800bb4d207e70e01ed877">  949</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0e1174b53734f481d4ed185d778a15a">  950</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec9d10daaf92e1b4c357a20fc12074e7">  951</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">// Field       : DMA_CH2_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">//</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">//</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">//</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b82f1e8bf0d6fb18140a647c0d4bdd4">  973</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae331f2a9a654a55bbe3ce93c32986d98">  974</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac517b7f47bfa5849a7c9d8f5234d080a">  975</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0ee918e7342b6ec02d8c8d471fbb00f">  976</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3873fccda85b9592804adec3dbdabe8">  977</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a159f770a52f18e5061fa3bd5bb691e5f">  978</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a886b6a3b72e3f06aef4aef79ff63c239">  979</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11565e30d7ba3151eb79c2367658ec3d">  980</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">// Field       : DMA_CH2_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">//</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">//</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">//</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">//</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c0f2b713b50806dc8a3dc0c98340171"> 1004</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6598aea69dfc125b0ecb038fdae66d1"> 1005</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e71ecd80acd5f87534ccfce24de84fa"> 1006</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13362fc9734fb7bdaf6c2ba49cdb8e94"> 1007</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b40eae0dc3743fc45f7c56238eda3b6"> 1008</a></span><span class="preprocessor">#define DMA_CH2_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">// Register    : DMA_CH2_CTRL_TRIG</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">// Description : DMA Channel 2 Control and Status</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fddb9ebe0af1af8c3aa3c17a369a63a"> 1012</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6494af0adc61ec5707a95380d1aa5fd9"> 1013</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfdb827236cbaa5e5186c4378fff0f05"> 1014</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff645841b1dae68c5ad440a95402f1d3"> 1020</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78bf123b7597c55a3cce19b25c5f4158"> 1021</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b5b2ecfad0e5abb8effa01ce3185123"> 1022</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05a5be01cd89862fc249c1a021abfb65"> 1023</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a134af9f56157e8f1aedf7251fc8be8a7"> 1024</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbd141b2536793c4d720436e87523456"> 1032</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8f9ae9c0949de8ce8a478ff8b5ec87c"> 1033</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abea72ede2e5185c14656c9ac5b319739"> 1034</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4812b8eead9a92740fdd8db02eb1e48c"> 1035</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab97496aeb0472dce2ea31f309a8b3e53"> 1036</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abdf10b53df3b5825575f968adbcffe68"> 1044</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab28613ae0c8fcd28a2245feae09a92c0"> 1045</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18adfc144a4cf04d686e9f2eef334d9a"> 1046</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6e28b8ae768dd479de7866a86de659f"> 1047</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae76392fe3f2938d88f96b0a1103a320a"> 1048</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">//</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4752964d69609f629db8dd9ddba7c80"> 1058</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a07f33914490d0159de7db55be6cd32"> 1059</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68144381efc9485203eb635ef9ba275a"> 1060</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf6422e401aa41864f42d082515ebaca"> 1061</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24afd1513b4bc341338e5339dbac12c3"> 1062</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">//</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a461e97608cdb81e5bb0bed6259c0f57d"> 1072</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39aa31348dfce50a235155d8e3e138a5"> 1073</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad1eddf5bf4c8ef0e0101fb12903d78a"> 1074</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accd2cb5f7f93765f5ee7f9460e1b775b"> 1075</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec52bfbf9930c52dbefa5a146123bdb"> 1076</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0f052dd11196b6070944c1537f5d0f"> 1083</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c849eeb6752e6668bb39f3a2ecab43"> 1084</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9b94ea725637ac3c0b844710a2ad2ad"> 1085</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a780936cb0d1201a90b02b4de7217ec79"> 1086</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94fd7487e5d41ed18456cbce8a1f1613"> 1087</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">//</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3b53843f46c50dbb98b943df23739"> 1097</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39a2ec87790624a735fbeddf1ecaddbd"> 1098</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a275a790c615b8a79e29c4a6f1416e4bc"> 1099</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2cb526695dff77289eb24f5d4b0ef22"> 1100</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d9bd30ca86d8a3f1c50d2a57709ee29"> 1101</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dc0385e423c67bbea238df7952eb847"> 1114</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8785990cbbbedda5c32dbce5f39a70b4"> 1115</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7a6a2d924e8baf8eed3742e2d95e59c"> 1116</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9907486ce3b71e6f55e5a5a9a438cc95"> 1117</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a732a65c36b0c183316f5a999ae93aa37"> 1118</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb476c5c014ea1f57502c9a83e2fd174"> 1119</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00eac798b2f604b3a03bc10f1ff7faf3"> 1120</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af76f32de693f2eee701ebfd47b9fc291"> 1121</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339414dd0af0fddc2b12ff3f9db1d435"> 1122</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae57de6add1a1254d95deacbf03e59624"> 1123</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">//</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa797edaa2bd79c20e672fe03364eb4cb"> 1133</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d871575204956a5d51bb3815fb7be81"> 1134</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9427da88d43b52478f5247680624d035"> 1135</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e12cf566d5b0bcef65ce27f8ad92c29"> 1136</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72324cf63ae8ee648a0b674abe774318"> 1137</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6274fb375aa5c2ad32a9d2b748a1ffe"> 1143</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb6988546d0c771c64a8e5c81465d335"> 1144</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a003cbda68d2858ac667959fd5b876ba3"> 1145</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a167558d26a236fffce8595b255a378a0"> 1146</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae772f73754b4e305f64bb4b5602c04f3"> 1147</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">//</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd6c3f4b44288c9c95a708aa2b0e7e15"> 1159</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c3c0f0ecfd8d873cd51338a366ee3d6"> 1160</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc7bb4800f3141fbcbf13c014f0b0d4b"> 1161</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94600c7a0a6fb8cecf84b90091a53a7"> 1162</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a121fb5d99ab1e93ee6c4fe470b5168b5"> 1163</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27d1a1e2f0793e26c17ffb1bf5ab3339"> 1164</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">//</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada48b2cf9ea163136274072dfc506294"> 1173</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b4185a0b3ac46a32cfd224e63fa8567"> 1174</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1961f8dc198233087158085c897c03ec"> 1175</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a040b7fa1dd61af250f10d623bc029388"> 1176</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad226207fbf4c46df16f4600b6b69124c"> 1177</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">//</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8c74341cf842a4318170cdb81821eaf"> 1185</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e16072c43a0bbfa8fbc9003baaa7efe"> 1186</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a985a2a45f5eaa43ea8870fe908232e94"> 1187</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c6b2c21132577ffe9d8cfbccef56e8"> 1188</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52e1658717202af3846acc5eecd99630"> 1189</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">//</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70cca3d029e8c43c99fcbe9129fec585"> 1198</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacf368f7909860a4432eac75e5b0cd41"> 1199</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a113e757449726ab15bdb56e15c5bab58"> 1200</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f1a354a5d57c7b789e642de364eb1a9"> 1201</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e559cdd62e95d537d61bff7a9e0003c"> 1202</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">//</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecd0089cebcf0b4af4341a4412b0c921"> 1210</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d11463d3c198e8c00eeb0f1aa9fe62"> 1211</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecc49e7084e7cc32724360c56e49348"> 1212</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28192374b87eb746db1ecf90305e21df"> 1213</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df27a8a8116388077fc884ed8274c27"> 1214</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee6ac83fc720357ac7ab4f6687b6713c"> 1223</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22ce8e0fc9127dbe7700ec119721ae41"> 1224</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80f4db144ef87632336cbc32d21eb2a1"> 1225</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abfef709e4b0d10ab7ce664111a1fb30e"> 1226</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0c038681982801b14300eac25f4177"> 1227</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccd60ab66576ffb79692b42419dae2b"> 1228</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28280a4183f885570524a81aac27eaa2"> 1229</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33651289014ae35c0b6dc819da6d5661"> 1230</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">//</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e1d43d0a7d6da5d832fcc7e0b93930"> 1243</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a980bef69bb12a4275568b6cdcf691f02"> 1244</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3bae4373a7a472b183cb8216424dfef"> 1245</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5af502940279e8f976e696d0c36ed2fe"> 1246</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838e081b2cfe92a10986e6b0e00850f6"> 1247</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">// Field       : DMA_CH2_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbd82765b8c3ea358f177e430afba09e"> 1256</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3097ccd011f5e32ad24e0d238a7042cd"> 1257</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a025c5ff22148607a64282d289bfc5635"> 1258</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95e98b6111a066bb420ff891ffa33e8d"> 1259</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae426b110e28a0da7808217e4d8a48fbb"> 1260</a></span><span class="preprocessor">#define DMA_CH2_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">// Register    : DMA_CH2_AL1_CTRL</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0481ccde8c9fe246ed62f4e4b821735"> 1264</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf19da4e666cf14c1b135d2f76be1c0c"> 1265</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0b9dc7ca4b5f4eafb9172afc7b46197"> 1266</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1249cb1070bb4662b3f27843aacf55a"> 1267</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6e9cb912762b4a630a93b8a4d77c093"> 1268</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1737ab26d8584e97a8e131a70882122"> 1269</a></span><span class="preprocessor">#define DMA_CH2_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">// Register    : DMA_CH2_AL1_READ_ADDR</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42a2c071906c371a66b1c695835ad01a"> 1273</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee70482dbadc4769c4b5fb5ad6a8e8c5"> 1274</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787045576ea2ccf28d6de3501777af69"> 1275</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78f6ef1116601977fd30d79819167336"> 1276</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287a21d6a3c22bebf9317f6dfb370b4e"> 1277</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a743618d1433ffe75f3e5bafad3a1ea01"> 1278</a></span><span class="preprocessor">#define DMA_CH2_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">// Register    : DMA_CH2_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d8fb45f82937cee6d9016a40dee461"> 1282</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff33a75d61940ebda3cecaf77955f18"> 1283</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a453fa41abf965a2b6197ed0b64224a8a"> 1284</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a46436b7535be4b6a78a10314965594"> 1285</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337cbbc045501eaf3133826813bec49b"> 1286</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ead89abe8b8e1f9793c84c50626ccf8"> 1287</a></span><span class="preprocessor">#define DMA_CH2_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">// Register    : DMA_CH2_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab499b1d5bdde1873805fa1f3ee57c415"> 1293</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8aed3c128f536ab7fe1a72af2bd9462"> 1294</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada792ddcdf00faa918e71418ed8f790a"> 1295</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b5746f763042952072c83a8ac160451"> 1296</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd924fa5019cbc025a02d39ce8cfd702"> 1297</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa87b0ffdf6a0903a1177031bbe03a88b"> 1298</a></span><span class="preprocessor">#define DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">// Register    : DMA_CH2_AL2_CTRL</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa903e54758faf2f2b5cd44c52bf3e33"> 1302</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab324315d17b0a72f98288014f475e84e"> 1303</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37bd34acd1cf0d153dea48b13d20d728"> 1304</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9d20e1d565eaac444945d91577cf89d"> 1305</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90340cb3ce188ec6b0b83d3fbd6f6282"> 1306</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa548060963fe089c27500d4a4192bad9"> 1307</a></span><span class="preprocessor">#define DMA_CH2_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">// Register    : DMA_CH2_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59aa1e99e8c70ac5cae4ea1a1480a37c"> 1311</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade6033d5ce68907e92513b767a9adfbe"> 1312</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a002855163320c8d160436d6e748c80a4"> 1313</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a318b03ded5a3fa34693fa760ce2361f0"> 1314</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c468b6c8a21dd25b48d9996ca83920b"> 1315</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56c99e9c6372fceac387d0695db6f34b"> 1316</a></span><span class="preprocessor">#define DMA_CH2_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">// Register    : DMA_CH2_AL2_READ_ADDR</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae38a35b18312a4ffe3fa2dea4539a39d"> 1320</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626a95bf7c2310c947a62b4140df6e6d"> 1321</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1adec679b5754367ef6d96f3bc0f148f"> 1322</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6438b0f215d7c1887cf26d23cafb422a"> 1323</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9f82a688735f2f3224fe76e8dc95c17"> 1324</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c0a73856c31122dbab694c5ab10fb8c"> 1325</a></span><span class="preprocessor">#define DMA_CH2_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">// Register    : DMA_CH2_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2a42523cb0ce9433f2653e4cf63760b"> 1331</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2552e7fbafe9784c307957722a9c6a62"> 1332</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d658b054147e2b60ee08363afbc98c"> 1333</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc41a08c53294ec84cd5db81e0063b52"> 1334</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c2c2137e053fd5c3e675a8ab757041b"> 1335</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad82b6eeb8d1ae860aad3be6c4250a981"> 1336</a></span><span class="preprocessor">#define DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">// Register    : DMA_CH2_AL3_CTRL</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">// Description : Alias for channel 2 CTRL register</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29a2ebc450361ed9d42a70b58a2c8b5b"> 1340</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3079045afc64262ce347a2363c0c0773"> 1341</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae82723c79d20c230387b835f2f192c"> 1342</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac43bf62e8a67863f5bb957b0db912b7f"> 1343</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7c5fc7aa8d4c81b3c19021027f58e"> 1344</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792c728c4d74bb6f827bad65774472d4"> 1345</a></span><span class="preprocessor">#define DMA_CH2_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">// Register    : DMA_CH2_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">// Description : Alias for channel 2 WRITE_ADDR register</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad23eafdebd6084257dee5b43f78fc7b9"> 1349</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69ae57f258bd88f05c86bec3200e1ccb"> 1350</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afee4c513f28ae91714811035749a1eea"> 1351</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a633f1a172ccfcf93d0f51e5262dccd50"> 1352</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e761664afcf32ed4717f34fd7bcc40e"> 1353</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411873b6a5cb13519d52f3dd15c198ae"> 1354</a></span><span class="preprocessor">#define DMA_CH2_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">// Register    : DMA_CH2_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">// Description : Alias for channel 2 TRANS_COUNT register</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc6543fad712b6eb895e98ecf2bdecc"> 1358</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0609de140097c3d4562e16f4a94dd050"> 1359</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1913737cc42e63c2c3bb65b50ed4169e"> 1360</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3949a9903c530a880507df9a49994e03"> 1361</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c196c9f35570f8738500638a598936"> 1362</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd176d79e272c2d2db180d81a409a04b"> 1363</a></span><span class="preprocessor">#define DMA_CH2_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">// Register    : DMA_CH2_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">// Description : Alias for channel 2 READ_ADDR register</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4181422f74dc7d8f9917f95da1ee8d5f"> 1369</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad051df0b46f6f58807bbc3373dad0ca9"> 1370</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07e2ba01116c202bebbe0b1476d5ea6f"> 1371</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8950d4494773edbc873fafefe98f96ab"> 1372</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37e264f578fb010397c3f93b09058cd4"> 1373</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57b394121657e7980e3f4900b916e9d3"> 1374</a></span><span class="preprocessor">#define DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">// Register    : DMA_CH3_READ_ADDR</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">// Description : DMA Channel 3 Read Address pointer</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a940a3f773de8d5eb9590560ddc8e1691"> 1381</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef3152437f8ed5c8ec5d891f7d7a16f"> 1382</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aa2d4e7badff20d0cb02641849acccc"> 1383</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c98967c56036c44de1b874443e4b79a"> 1384</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46f9074842f948eca29a2a8ceccc115f"> 1385</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e90237f708d3591bc6b1dfb77ca4fc3"> 1386</a></span><span class="preprocessor">#define DMA_CH3_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">// Register    : DMA_CH3_WRITE_ADDR</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">// Description : DMA Channel 3 Write Address pointer</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9940d49744ba60824c920108d1e13fb"> 1393</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affe6fddda9c10218086c172aeffb00f0"> 1394</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0feb7803f6732801a8600fb1cef1b87"> 1395</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a468aaf540c75a07bcc156ab62bd6381a"> 1396</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad49d203f4f5c98c3cf66e65870e51a"> 1397</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59a732079745ade4a02fca1676bcf0ee"> 1398</a></span><span class="preprocessor">#define DMA_CH3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment">// Register    : DMA_CH3_TRANS_COUNT</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">// Description : DMA Channel 3 Transfer Count</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c178fbf8653fd8f2de3c188e636e94d"> 1402</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afab7948c59d4c13cf644dee66de5ee15"> 1403</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad06f7efc06b6e7a0bf5d6542bbffbe88"> 1404</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">// Field       : DMA_CH3_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment">//</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">//</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c4199c1cbd3862502201548cf40b2bd"> 1426</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6020e81bb6651b6dd37537b3e285ebac"> 1427</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d8d83a178f7adb34f5876150e30aea7"> 1428</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1566e7dda8a7604586b93aebd96de863"> 1429</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2534ee4370f07654b9c66ce268f1eef2"> 1430</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a653af22291ec09e6884175c461f15c0e"> 1431</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af26ed80af1c529b6e4b26f227919f39e"> 1432</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2da8bbe80ab4a58a5af7efc611698e01"> 1433</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">// Field       : DMA_CH3_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">//</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">//</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">//</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">//</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a844c149e5f62f767d4e10c7d1e4ac390"> 1457</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6353ba77f4338514c5b2817e541e1ed9"> 1458</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7724c3d7b5a20d56f365e60ca4f3b3c"> 1459</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a727106ace6d3f7d6de04d217dacdd8c4"> 1460</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d541e1bd4c38e5e2b9882a9b3da615a"> 1461</a></span><span class="preprocessor">#define DMA_CH3_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">// Register    : DMA_CH3_CTRL_TRIG</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">// Description : DMA Channel 3 Control and Status</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaacdf67d0d166e86079e67d966ca20f"> 1465</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afebaaac915fea767d4910ddee3b4e5be"> 1466</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73a78a4f40d1815982750e5daf005f5a"> 1467</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a883df3e74e81cdc579d684dd437710db"> 1473</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76d4114a05052f6f44e8b0a5fdf062ba"> 1474</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a918c3dd0aab3026a96faa4e469144db6"> 1475</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbed92ac56f2895a4b569c98c30d9885"> 1476</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4270e01b7a1a6bcd5859cfbf003bf3e"> 1477</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4a403d1fe98bbe040ce9c81b675d369"> 1485</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3313332d90490a69a136ae3e49ff0ec5"> 1486</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a238472aaea15ac70c41de6433652065f"> 1487</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24fc7f6be0569c2f5af4601c8c455cae"> 1488</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc7c42d14c6bca58dc42ea1bcb62764a"> 1489</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b374941700552ed8ae07153748457b6"> 1497</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2501b3d9301d8736e9be07cbbb8d3a05"> 1498</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72d4c414ef920291f56ad64d5a2d26bc"> 1499</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ceeb6175984df68cf8e77a5fe6016c"> 1500</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57fe60ce840de7abf1bc9e44c8bfc226"> 1501</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">//</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7940f63c5bbdd03f43bcfe0c0ae0985"> 1511</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d7dc14b949bfeaec750e20c83dd2342"> 1512</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84f279767217959b4c1c221dafc7da59"> 1513</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad51c909b51f41296b031c7e220bd3a14"> 1514</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c7bbed6068f86f2b04df94fd272e84"> 1515</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">//</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e41c865b4d28e4942d7fc6e991cd613"> 1525</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae29bfa224ddaaa3986d9235a2cf2006f"> 1526</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5aeec505bb3f84e902969789c3be75a"> 1527</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27023cb0135691cf45dbdfee6493fb17"> 1528</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af23a435669f0d28fa669c5a0cdc96cc5"> 1529</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a947f3e9180493a55672d79c4ea79d7b9"> 1536</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa41cf1e04b600ad6d122f7a9d3c35151"> 1537</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea6d9b18fc495fd92ddfa1f34f2b2144"> 1538</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae396ff95545a68abb0208dcd3c2d7b5"> 1539</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add4dec4913304d36576debd738ff44dd"> 1540</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">//</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc47ff726653814cc9f039c5042efb6a"> 1550</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1edb24091ce8d3e6879ae01f37821aa"> 1551</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7604ac30dc88d8553321405cb3a73f4"> 1552</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af564fc8ba8ec1782a5ff3d46d31c5dca"> 1553</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad030195a33b1d85ba1d1e5e6bc5c6cb9"> 1554</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6d528cacd22fb50325dee55e6f4de8"> 1567</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b8ee6b8f6c5d2a048e220c9cbecc3c"> 1568</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf96125751009bd5fa7cf5cd91c9bc16"> 1569</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a655774605afc5cb529f3004d993204e1"> 1570</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2377651aa2f2b1be73e2645bf3b9bf89"> 1571</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dce206059f6892e127e4dfa538072f4"> 1572</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5f2d5ad318ea056b5c7d7cfb26c03c7"> 1573</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7b85b096365601f889142367b77ee4"> 1574</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0678aed5d5bb82d0860a119a0fa67171"> 1575</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8d0de4978cd2c8ef6790b2310e23779"> 1576</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4045144e7174ad75fa68b3bb20108457"> 1586</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d88c0c54b0792da7e944341a0426df"> 1587</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c958453e1112cb20627f8ab6dd89c29"> 1588</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3366445280ebee471c11df053aceb13d"> 1589</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4b41716d21dc487522538c3cd69d40"> 1590</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dbcd0656537be5b20d7b0b250c4d83"> 1596</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2600f4abb8653a82f20152adb97d1f6c"> 1597</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ae05a31687f47946da559d0198b117"> 1598</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf1f5e81ffe98a872cb1d5f4c258f8e2"> 1599</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae92fb542fec40893caf79e82171d920f"> 1600</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">//</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7026b4d8157f324d16fd6311d832a41c"> 1612</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad85cf06b4bada317a96df79f390462d6"> 1613</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8b93b1c561e89ad4d292c0d83997b47"> 1614</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa377c1e2fade2051ebd0f20100b17776"> 1615</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0548a0b3a779694f2ece51a672d46cea"> 1616</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74c930f9b8baee02f2bd613ad888eccb"> 1617</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">//</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac959d3365b88518dae7d26239fa05833"> 1626</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef6479b379ed834f9a550dd5a74ff620"> 1627</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3fbfc2c01b83f0155a864e6316cfc5a7"> 1628</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea5d6373afb88b7d9c8f28d76b29104a"> 1629</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae79237c0a67b664f59b1b2e31111832e"> 1630</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment">//</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae576af4cac54e8b8b587d2b1b365f05"> 1638</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa307713db872ce98183ae36bb60d37f9"> 1639</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c1ce45e0d527aa439dab313f03be71"> 1640</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a735769a0507d966d70a83000f63a13"> 1641</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80415a6257986bece6c22daa083d93c5"> 1642</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">//</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0be36b2e8100b44118a148e891e1ffa6"> 1651</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada2baba23ff21f798a1ec460607510b2"> 1652</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bc1e0fa625998ccf99cd8ca1aac18cc"> 1653</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6f8e62af79dfedbd59643bbbf049615"> 1654</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b6fbd4f7e18efc1af96fc9b8c143748"> 1655</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">//</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1882b07e1ddfdc1955f96ccff2cd93fb"> 1663</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e1d9858629714de80a941b1e5e40d70"> 1664</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413a0c649e24e6d485389b4e801453de"> 1665</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17db9e8c43b34aa636914e4dd1120a86"> 1666</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace62c935caca3397c7a125cc66a3cef9"> 1667</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac85cfb173a037a008113f012d28147ce"> 1676</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a868e69e3500f74270836a09f2253013f"> 1677</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a79b05cb3fb818a9157125ea22087dd"> 1678</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f91660c13432ea545802ed55a13354"> 1679</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79c290529ee338f3ac4cfce223b15472"> 1680</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ddfe4d2809e1ee69524d2c370612766"> 1681</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89986bdd08c8c5e3de6f9b0cc0b11f40"> 1682</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc7b2e942993b5f2ab0875ef05376f58"> 1683</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment">//</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71a9d5ff7356d7e8746987ffc67e3d6d"> 1696</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b80408a549b0a998543085538648e93"> 1697</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a2a445fad573691c9af036dcb222762"> 1698</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38f1c05302be4a223635a6d91678bf6f"> 1699</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d556932125fcc4662eeac2adc1e78c"> 1700</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">// Field       : DMA_CH3_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dee928163ceb62ff4c66c5fdbc2923a"> 1709</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae5c7dd97b5124df4255653e14ecbb8"> 1710</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ee7f3ffa776de50fef41e58f51cd984"> 1711</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d374a9f485bdcd648138bff6c60cabc"> 1712</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786ba1df9889b4d891f445705fd8f050"> 1713</a></span><span class="preprocessor">#define DMA_CH3_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment">// Register    : DMA_CH3_AL1_CTRL</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade4890da9515fe5570e83bae7034c005"> 1717</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48e25832523771d54d1f3d4144aee041"> 1718</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dcef9641e0ae8bb372f91b412c80f4b"> 1719</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3d307258f7ca3c2ee4180ffa584af35"> 1720</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab09201548d0d85d8b8d6886e9649e7dd"> 1721</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92cf8f06c0f09488498575c9722e2316"> 1722</a></span><span class="preprocessor">#define DMA_CH3_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">// Register    : DMA_CH3_AL1_READ_ADDR</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a775915c568275d7258482167499d56"> 1726</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab108bc2bb71d06ebb8ba68458d9a3df4"> 1727</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a7c5522d0a06ef37b57ede355c78f79"> 1728</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45d34a04f5d09caebd76f81811b99cc0"> 1729</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace503a6c52182f6d780dee8e359eaa30"> 1730</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fc2ec7c8cc202b2190d34b92ab6871"> 1731</a></span><span class="preprocessor">#define DMA_CH3_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment">// Register    : DMA_CH3_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d4239a3001349738a3b8b62d668b43b"> 1735</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0b61536bb85e80640fa7a95a44c999a"> 1736</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415ddf3113148ea024fa435ac06e1a49"> 1737</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbe9efc287e70a7b6b1e800554db3f69"> 1738</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5746cea7e98c28a3acd3771cd4f3ad3d"> 1739</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a913014ba88915e398f4eb7c43d9e928a"> 1740</a></span><span class="preprocessor">#define DMA_CH3_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">// Register    : DMA_CH3_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a329a4553b8b1400b07abc9236dad3a01"> 1746</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af582b3bd99c429855b7c05cb43ce5816"> 1747</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4a7c04e5647f71c7dd8edc60390701"> 1748</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a551aaa52e4a0a5328893ea90065cb36a"> 1749</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06485c74a06a439952fe90c3f35c5ee2"> 1750</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab729681f2330a4dd7a71a7525824c270"> 1751</a></span><span class="preprocessor">#define DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment">// Register    : DMA_CH3_AL2_CTRL</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e0f6ba679889c34d83c13db6a19f07"> 1755</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64de67602ef153c5249d48f96e895928"> 1756</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13d7615a9c33f467d9a40a064d4cf0c9"> 1757</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17779a066dbf254a7a3b006b19f4a60f"> 1758</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6abc28f5ba2242fc01c77d189fe5c"> 1759</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae1a19594a339e406b30e2181358411"> 1760</a></span><span class="preprocessor">#define DMA_CH3_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">// Register    : DMA_CH3_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabac5ac0f914de9f58eccdc30123eb30"> 1764</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0755757a529b4322ce773516c47d175"> 1765</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c77df8894b84c29ef6ad7f2304e6541"> 1766</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03fae3d5e12eb723604e854932c42332"> 1767</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac33f39d11ce7e8d3363d026a4157083e"> 1768</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54855aa18fc971b313e928f3a9de151f"> 1769</a></span><span class="preprocessor">#define DMA_CH3_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment">// Register    : DMA_CH3_AL2_READ_ADDR</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072fe371a6ca11edfc14786b70d9906c"> 1773</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a719ad94789c7e08d0f5cfc759754da1c"> 1774</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a167215ebadf9c34cdaf0e330b757ad"> 1775</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cea6183df13da43aa5e89b4b70d7826"> 1776</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9747427a606d54b5b9212f0a486e52e8"> 1777</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade9be7312170720273234f5870443b58"> 1778</a></span><span class="preprocessor">#define DMA_CH3_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">// Register    : DMA_CH3_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d457c9c7e6f35c555feb8b3cfbbf80c"> 1784</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000000ec)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cbe464bda36ad5238d8b89eb455ccb9"> 1785</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36b83dc9fc869b5957b588cc2da7bab1"> 1786</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76052dae28058173c27d0f9727d38327"> 1787</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eb78ddc27dab31a327e6439fe9f617f"> 1788</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bce964bbec747d5c218fcfe9b14e31c"> 1789</a></span><span class="preprocessor">#define DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">// Register    : DMA_CH3_AL3_CTRL</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">// Description : Alias for channel 3 CTRL register</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf3dbc9db3064ebca202cf5d1602d9f3"> 1793</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55ac3bed2b3df833bc2cdb13f1ce686"> 1794</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abccf01cdbe625c6b9fd58bf53da2b340"> 1795</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afde7c6e0d13759a875d99df08840c099"> 1796</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168e2064db177185d24dc6aed661fd3b"> 1797</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9e13ece576fd3d04f466a98e8eee84"> 1798</a></span><span class="preprocessor">#define DMA_CH3_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">// Register    : DMA_CH3_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">// Description : Alias for channel 3 WRITE_ADDR register</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7cae4a71e0a48de5004aa95b63220ca"> 1802</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e680ab3baf5b5ee8cb977ddddfab83"> 1803</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec01dd9fb6224182ec78670f48882ae"> 1804</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a795e9226b89aa7b82904f140a22c0e1e"> 1805</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39573aa8fa544e932502d678fcd807a3"> 1806</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a437c971363453fd82927c7dd4218be15"> 1807</a></span><span class="preprocessor">#define DMA_CH3_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment">// Register    : DMA_CH3_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment">// Description : Alias for channel 3 TRANS_COUNT register</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f2424b9cac990842510088b0b1881e8"> 1811</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24053594a6488496b625333e116a687"> 1812</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e25077ce4e9cf6f571de1ff8f1dad2b"> 1813</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f7c79bf33584e7c54966e4d7e5bc9f0"> 1814</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65c6b4c2ae0a176facd74ea7b78213e6"> 1815</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f977bcf5cbe3aff822f55b7b7882b78"> 1816</a></span><span class="preprocessor">#define DMA_CH3_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">// Register    : DMA_CH3_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">// Description : Alias for channel 3 READ_ADDR register</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04ce42db9afae9d74ecf10a1c5820af7"> 1822</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET _u(0x000000fc)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99142ce6a249e9557b066669a20efd19"> 1823</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba871d375155a9a78496feca8c99792e"> 1824</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af28057d0402bb61c5c9528c8888aba82"> 1825</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f90b764f06a763b988137dd34620faf"> 1826</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe94f6ab102de33f45ea48cf64c4de58"> 1827</a></span><span class="preprocessor">#define DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">// Register    : DMA_CH4_READ_ADDR</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">// Description : DMA Channel 4 Read Address pointer</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d85d80bfaee9d9ea00ceb997bdb1dda"> 1834</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ed0823c867ac7f987496ccd62adef61"> 1835</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06eabad3f1ec31787c19643f401316b1"> 1836</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8284fadfc952d70966e9fd6a0095070d"> 1837</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f301e5add42452fbe52fc3a79722df4"> 1838</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff12b635404513f843a915fbd59891b7"> 1839</a></span><span class="preprocessor">#define DMA_CH4_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">// Register    : DMA_CH4_WRITE_ADDR</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">// Description : DMA Channel 4 Write Address pointer</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a037239892b2c457750c29acc3c18b22b"> 1846</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eadc3cbca6f1b9ff585eee14e5bd27"> 1847</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5945296fb886b6b8fa2bda0a83577edd"> 1848</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdd52ee90f8fda2289bf2ee503fa0b24"> 1849</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a516d6be7829447f24fe8ae59d212a0da"> 1850</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f55ed167c34fd92e966cf519f77d464"> 1851</a></span><span class="preprocessor">#define DMA_CH4_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment">// Register    : DMA_CH4_TRANS_COUNT</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">// Description : DMA Channel 4 Transfer Count</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8fbe832f1614c13973d94d6eaa9a418"> 1855</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a040d41a23359b6fdcd553cfb832e181e"> 1856</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59cc548535f073f85b14e3d73bda51c5"> 1857</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">// Field       : DMA_CH4_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">//</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">//</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment">//</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6234eb328ab46f84219b21655db2a3cb"> 1879</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e9b9913decd25f6dc98d2c078427d2d"> 1880</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18646c6a00bf459520e866733db8d38a"> 1881</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc89c4421d6946735995c0b175e50328"> 1882</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3db06213f0fc27de856bad2946e82c8"> 1883</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d486aba614f57a3d3b67874dbab4f2a"> 1884</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9720ab828f5c44dc328a6b226f9294e9"> 1885</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40bac0f56ff91c5d386ff2730bfc654a"> 1886</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment">// Field       : DMA_CH4_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">//</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment">//</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">//</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment">//</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac42291b97a19dc647de6b812b3d2c322"> 1910</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e987e2089d78b12dca0c186176e8664"> 1911</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1662b4700ceab670e1284eac4bb75dd6"> 1912</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8827a33afd75bc3853957ea57514ebb9"> 1913</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc1262eb29598235718e4e8d430eda81"> 1914</a></span><span class="preprocessor">#define DMA_CH4_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment">// Register    : DMA_CH4_CTRL_TRIG</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment">// Description : DMA Channel 4 Control and Status</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab632e37db7449c5c3ceaada2d26e5c39"> 1918</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea4dc7d08ad61ba0594ee8d761a4c9cc"> 1919</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb9a64cec7bc6978d5967a6bcdbd4a8d"> 1920</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a54c644ee6b907dc9d8b47712328148"> 1926</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413c0e2759003cd63ca6b32bc67537d6"> 1927</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d90b2517733399c3de4a7f203305aa"> 1928</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a750a56748b55d210b74bf3cfe9ee0eeb"> 1929</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accfcc1f85335ccd82b038517622b5c83"> 1930</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1a0a912daa3adf0b41e40f27f2deb7a"> 1938</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d83dd881d7e31abbd2f72886d23e6bf"> 1939</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87c490cf0ffc9a02e09a6a507d2ec757"> 1940</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82b921cb603aa610fe28d908ddd0eae3"> 1941</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4198471c431bdfe7872986b6f889ebd"> 1942</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d499932356c4a868c412f27dbe2a0e7"> 1950</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae949789ea391c2db40580d57d5431a76"> 1951</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af06bcc83c379be8eb93beb32c0447083"> 1952</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dda6e99c874bf7a0f10d90fae873f95"> 1953</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8272602105f09adae8a90e15d396b202"> 1954</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">//</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a855964a4b2ef084b6632dd1b121cd7fc"> 1964</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e345e417d38d7e129beade35e35fcab"> 1965</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28204d2b99eabf37f3ba419eee7e8aac"> 1966</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3627386629be873b3f9253a11276f8c9"> 1967</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79d8e3a0f6fda7bf7ff29d71451caf21"> 1968</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">//</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861b41f9b5a5b900390e16eed768299f"> 1978</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65964595611012faeee08aaa123ca4db"> 1979</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac875d62b1b0004cac9e3089e5b67c54"> 1980</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a728163896a4c139e46166737c8dd69b0"> 1981</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53998e3bb354691723e7996b4d55cf55"> 1982</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaec265cad165dcae8734290050dc7588"> 1989</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b135bb8824806841f85c17720cdfedc"> 1990</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30608746dab8dd3ed0f94a8a00c4592d"> 1991</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b6f1858a269d4900cd105df0a6969d"> 1992</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68e6151c9887910ffaa105ef1a9357dd"> 1993</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">//</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12c9d9a17fb58a01065c6551233d5ca4"> 2003</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31b3980e15795a32e8e7623478da52cf"> 2004</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae88988d38101e8e711449a7b0d279e50"> 2005</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51007736b3f9696167348fb1301d7237"> 2006</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf784ea87f2979147bbd743c12138e73"> 2007</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f9dcb5c07775a2271bd28265ab41cae"> 2020</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93b8caa933783c0a684c049324e8d384"> 2021</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2b4549a8a55270f68614f6345dfec74"> 2022</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5362ef3b75b9da36517e80183777099"> 2023</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6eea3932a98a9494858e6352b9fc20d"> 2024</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6541c0a1aeb9fa0d736faef8100e430f"> 2025</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a9cb20c614d9255e61f355b6350b25"> 2026</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0554dd5e5ecf2bb05e47784e8a3b93f"> 2027</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af989799ebb5fbf2b99dd4608c8188114"> 2028</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45269dd9e430105294f20874556ca54d"> 2029</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">//</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76a27d12ca34ab6590872ca9157735ec"> 2039</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38a3f8bf031aae0f744e88624a325488"> 2040</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a02c9c5be7d3b31fdcaa5f094f9218f"> 2041</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af88e1ba1702b75e84a3236bf5136c7d6"> 2042</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b561aa87341ecf6eebd78846a935a83"> 2043</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621fde03a58440b697b980bd0452edeb"> 2049</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a652cdabb238bb71478651592f0c608c4"> 2050</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa291fc1b7bfb822985591f7b780cb2c9"> 2051</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67cebaaf162b831700a4bcf2abc13dda"> 2052</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83dca5e7ed2f769c30088e2aaba3ed30"> 2053</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">//</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad00b86939a3c647733f0870ec0deb84f"> 2065</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab15701e240be2d6dbea85c31dedc36fe"> 2066</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2f09f49fa0bd0c710d1b066625e25d"> 2067</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2cd7e124d80721bbdf85fc68f13908a"> 2068</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc3506f74a1fbdabd9e5fbda9579297"> 2069</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f8b73fcb530f5ef28175025ad02207"> 2070</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment">//</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a582dbd6532759ffbb023680c3a947e05"> 2079</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a069c79242039d5fd4f7de3245c0d6c4d"> 2080</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2818faea12b291538030f452333df19a"> 2081</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56e9507883f7baa25e9c95910a34cd55"> 2082</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30194f8ff6c1962a7da18c064c99044f"> 2083</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment">//</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c191bfb216d5bdd556131121b2c39a7"> 2091</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6013bbdafdbb9afe7568a66d583fd491"> 2092</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd611d1ed83e8bf41c3126864dba330f"> 2093</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50803d5b0b050d30482c5094549a3b64"> 2094</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40a82d52727baa27ed1f425aea607bb6"> 2095</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">//</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af31e543d7553756d662dc87e55f0ed4c"> 2104</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4590bfba6763e30a4f84795af0dfbaa"> 2105</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f4ed6b7857cd5c8f59898f93ab65228"> 2106</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa39fbda6ae580b113c75b10c608408ce"> 2107</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab368e053413432a88328970298a40fb0"> 2108</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">//</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cfb8a228bb74128c139c3beb2c0f37b"> 2116</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ddbb0181276a3f06ca06f33c9694b98"> 2117</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605d8ccba01d8ed34d326fa2f5a8c97e"> 2118</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca55874756214921fb41a208da7b9775"> 2119</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a8a44494c0ae4dcd951b707f7b195"> 2120</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40d5b0920e28bd734d54ab0e6976cdb4"> 2129</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a314d3df27295e846ef8fd009008731"> 2130</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a574905d56716eb15130c1f764bc5fc0f"> 2131</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a015e4ca324e94932e42d9f32544543"> 2132</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c943d39d473e682b329f2f87cb63c37"> 2133</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f223bdf972ea60fc5cb70981097089f"> 2134</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b304c34a424032f6dd84caf46a25437"> 2135</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b16c37e66cd785ed9904e5d93d3e45"> 2136</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment">//</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a542da994cd130fc116354e04ca4b997a"> 2149</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a715ec65a446cae46eba4eb747fe331ee"> 2150</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cce27be293ebf356278cfc8f11609f"> 2151</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee831e604a58279d50a7f75efebe1da"> 2152</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4f21d725d6b2e7e2244700fac1335a6"> 2153</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment">// Field       : DMA_CH4_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3eff63a2bcf8c1894cb6b180eb690ed6"> 2162</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43d31aa993ccc19a7e2c9abb805d61b7"> 2163</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed6f5304f1fc06fe71dc0029a66aab6"> 2164</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae34c4bd8299ae434fb4c2b351a77b68e"> 2165</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a129a5edf190906ba182879c17253d59f"> 2166</a></span><span class="preprocessor">#define DMA_CH4_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">// Register    : DMA_CH4_AL1_CTRL</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b261ad038fdc47b5576f9a276c95457"> 2170</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7af8b0ccf1767b1ef00cd4413a3ecadd"> 2171</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af11da326d88a978d24bc437954aef6fd"> 2172</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd14b9ab687b4e00f9e2ef2c1778e993"> 2173</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2c06e46b352adab7682714defeaa0c"> 2174</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95e60d0f90445f237d178d94e1d5707"> 2175</a></span><span class="preprocessor">#define DMA_CH4_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">// Register    : DMA_CH4_AL1_READ_ADDR</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae544e091343ae9e63fadbe4964a41856"> 2179</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae26197acdc964a5126c13b10ded2961f"> 2180</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dbca4f78387eb1f152f24cab3f78656"> 2181</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67079d05dd3a6049dd0237ecf7860162"> 2182</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2b253392731e2a49f5be2c9835a761"> 2183</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3636c9619a8d0efb4bbebff740c66"> 2184</a></span><span class="preprocessor">#define DMA_CH4_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment">// Register    : DMA_CH4_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1697395474e5b39025e40412516da99c"> 2188</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6a2ec220008596bec6384bdbe35bb73"> 2189</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a8847c61174f354ffecf98cfac87582"> 2190</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68140d25c3dad0ca54828f14fa59b12a"> 2191</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba56aceee283955b790b5821873b282e"> 2192</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa167d4873e4d0c717f6425123f76cb12"> 2193</a></span><span class="preprocessor">#define DMA_CH4_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="comment">// Register    : DMA_CH4_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f2664bd4972f71f92b17c78d3f17878"> 2199</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72404bee135ea5f53262f0d656544123"> 2200</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99874fe3a171f78ebf5035324740f828"> 2201</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4a99614829b7efb0296d5688e05eb0f"> 2202</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdca4bf9fa15856259222bbd296de39a"> 2203</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa30780c2fc53a142d158a2c9442ac5d7"> 2204</a></span><span class="preprocessor">#define DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">// Register    : DMA_CH4_AL2_CTRL</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d4c4b64f038ddf71c06251b0ffd1bb5"> 2208</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab483a9e782b850eb3d2e33fa84276817"> 2209</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa09b3445d7cb42f327d45b9d41e36081"> 2210</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5b52c7de64c268fa2668815c1a98626"> 2211</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1095953b0173e707259a92280372930a"> 2212</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adec696cc56ce48b0c9427d5aea396b22"> 2213</a></span><span class="preprocessor">#define DMA_CH4_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="comment">// Register    : DMA_CH4_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c75aa4144de61c4d9699dbdcc12e6c3"> 2217</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e525e648ebd2fa1d26fe7256057c1f9"> 2218</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4644f1b932ef55c9e7f25aa07bc3733d"> 2219</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ad9fe78884a29eaa008592d3f75f3a5"> 2220</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449e2f10fc9a330c736a11e943abd3c0"> 2221</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fa634cce40654d2f862e1645145d548"> 2222</a></span><span class="preprocessor">#define DMA_CH4_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment">// Register    : DMA_CH4_AL2_READ_ADDR</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab165d825d9893d9f44c5347fc3c4bb6a"> 2226</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc4aa08d82d5cb0ea915a9dd4193581a"> 2227</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587ee7579d8b0892d27deb69c1c703b8"> 2228</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed6db72d862409c73e153c21ff9f654"> 2229</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af15b30f027df6451901ac8f5538ec1d3"> 2230</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1014b436f2e8133816de17da1bf9abb8"> 2231</a></span><span class="preprocessor">#define DMA_CH4_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">// Register    : DMA_CH4_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e4530ffe67e989b6af094194127719"> 2237</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141d305a8a65b9f099208abc9ec58fdb"> 2238</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26bca1d97210a8242158406ca8feaeb3"> 2239</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a93af31fc41ebdf9a3a5317ab26e615"> 2240</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9e569f435cdadfd8646c79219fd996"> 2241</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aec03a2fd60ccadc104ff28ec588d81"> 2242</a></span><span class="preprocessor">#define DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">// Register    : DMA_CH4_AL3_CTRL</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">// Description : Alias for channel 4 CTRL register</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af86b66727687c1e213e7582816fccd69"> 2246</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_OFFSET _u(0x00000130)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7da425b879ad921bba3cfa0e94eff9"> 2247</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf222a0d9067c5e5f003ee8d615049b2"> 2248</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a469b8d601ec1823a6548627b955f18ca"> 2249</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0205e4b1086bc000ab2ed7da5c5ba62e"> 2250</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83e1966e1fdc295def7785192d3b69c9"> 2251</a></span><span class="preprocessor">#define DMA_CH4_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">// Register    : DMA_CH4_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">// Description : Alias for channel 4 WRITE_ADDR register</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a489b7be99af440ee57965fd35b642f81"> 2255</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a4821a7ac12b4ef28668bd318670a29"> 2256</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4bb521fae40c3c0350d1eb202672809"> 2257</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a965d3b23fccb715b25c9546074121cbf"> 2258</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383c4f7d377841a9b7e6a5d84d32aa58"> 2259</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5861a14343bbdfa29a07bc539f582b50"> 2260</a></span><span class="preprocessor">#define DMA_CH4_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment">// Register    : DMA_CH4_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">// Description : Alias for channel 4 TRANS_COUNT register</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbda28ef35ca7485ff8898a4852c3c43"> 2264</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7644905d6f7b787b5228001af380a605"> 2265</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf909cc85090e1a572cf3328f8e98469"> 2266</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5d74e437fd4a2d8095961a57336c1"> 2267</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd6b0388cf9459dbb9769af2e8b6e9a4"> 2268</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9268679c48e768006db62fe617ea5048"> 2269</a></span><span class="preprocessor">#define DMA_CH4_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment">// Register    : DMA_CH4_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment">// Description : Alias for channel 4 READ_ADDR register</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7745f9d9c03522913a3bd22df8c13089"> 2275</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000013c)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77099c8e3266347af492b1326f00df81"> 2276</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a163da3af0719a5ef30ef3779353f528e"> 2277</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9949fcc2495ef2cc5b5960e831ca37"> 2278</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71d184c30d6b35b29ca4a65f692cd7af"> 2279</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8286cab47cdb19ce4d19931fe44f1d98"> 2280</a></span><span class="preprocessor">#define DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment">// Register    : DMA_CH5_READ_ADDR</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment">// Description : DMA Channel 5 Read Address pointer</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60069edede07cfbbb6e32d9fd4978211"> 2287</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc1b2a46ed8cbfc048f40a4db03ab765"> 2288</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd94019a3bd4da00499d33a94f27403b"> 2289</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f660eff3f744d53bba27cc95ae791a"> 2290</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32bfed59789bd213cc3498ae978cd1ff"> 2291</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69b23160ed7e302d388be577194da89b"> 2292</a></span><span class="preprocessor">#define DMA_CH5_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">// Register    : DMA_CH5_WRITE_ADDR</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment">// Description : DMA Channel 5 Write Address pointer</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a991f6b807e4c672c79eb74f6a1bd7558"> 2299</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_OFFSET _u(0x00000144)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af600e91853f335e467663b9615c78846"> 2300</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc38d253f5d68bd5a6716c3e747e351f"> 2301</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cc508867ac28246473693cd3845d888"> 2302</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47983661a0d888ff0588e832e4c55aee"> 2303</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88c4d9fcb71122f3dbc8fea4eb34d1cd"> 2304</a></span><span class="preprocessor">#define DMA_CH5_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="comment">// Register    : DMA_CH5_TRANS_COUNT</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">// Description : DMA Channel 5 Transfer Count</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287cb15bdeab3c202b6bc7a3a35467da"> 2308</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_OFFSET _u(0x00000148)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9470902ca9f75be1eaa3a4861bd4ae8"> 2309</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb0121d9c26ec4c39dad7420c10c6eb4"> 2310</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment">// Field       : DMA_CH5_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment">//</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">//</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">//</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36d2ba9ba5e586d380638429ac8cd62a"> 2332</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aede833bc0ff8b82e560b795d427fb06d"> 2333</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8fb2f3ec51976cd07de0f73ff1b2656"> 2334</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae426fd1ef4877cf737ce47971222d219"> 2335</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19b4945699ae9903874600310fb5a7c7"> 2336</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee0cb9a67bca8d38e8e663e06af1915e"> 2337</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6220a5a774e9ae896440836f05cd3fe"> 2338</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f899012a5163fdf0929e647356f8d25"> 2339</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">// Field       : DMA_CH5_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">//</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">//</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">//</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment">//</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599022448c1fc9b7b2aa1c6331fad14b"> 2363</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d6dabf6d88d7fbc1912a82c41b9686c"> 2364</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cb0a0248f2df0b414bc5078c20acf5f"> 2365</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30513595744e8be131c8817f8122b1cf"> 2366</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab56a56a8b8baa12569b593a7a5c8e9e"> 2367</a></span><span class="preprocessor">#define DMA_CH5_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// Register    : DMA_CH5_CTRL_TRIG</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">// Description : DMA Channel 5 Control and Status</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cb6fdc81123077edf6a168e1084fd59"> 2371</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_OFFSET _u(0x0000014c)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1932e54474e42258bf7ca6cdb3bb5086"> 2372</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6705056093b202539b066c529bfb459d"> 2373</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415e4c79a11c93b080ebf10e4100382d"> 2379</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52387e9b647c50d64098e481ef30f713"> 2380</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a099a824ab385f475f06fc11317378074"> 2381</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afce12a38a72ce6136902290b51a260e4"> 2382</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024bd2fb14d219db56a180a096f1ea70"> 2383</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33e4ffdecc493ef092615fbfcf906408"> 2391</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54b387447e59335f9d9efd448323b1a5"> 2392</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf98f36ef2b97fa3706883740eaedc9d"> 2393</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02fb47421cf55f580db3e4fc829ed323"> 2394</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08480386e255b4c455c447ae1f200aa6"> 2395</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abced9a79c147bb47dc994b5e6ba867b8"> 2403</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95aac0abcc13102f1fd200a899e7c592"> 2404</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5453dc01254808bf334390a938188131"> 2405</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcd063375cad3b1892a59307dcea8b09"> 2406</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed8ffc0163c86921324189259e0a871"> 2407</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment">//</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d1575a6cbb74ff1c2e609ae923b6bed"> 2417</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c38e260af0b09c657705d10c638bc8e"> 2418</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca187332f5620985ffbb55f12519b9cf"> 2419</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4bc063ba5cf8238e8ec01cf4899b04c"> 2420</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7cfa6921e8d56158e3ffb2caa527797"> 2421</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">//</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a9ee847c8f208a12add87dd51aedbea"> 2431</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a707d1ee461867b7f6a8c075f050e1bf2"> 2432</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9da4de4fa5cdd4f48725aedeb10de42e"> 2433</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26d75fc31f32511195a0edae7ca514a5"> 2434</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ea8d5994b549b440824667a0d3b01e9"> 2435</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad453a7bf799e8d0822d47e86458a11e"> 2442</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c49b5dac820a7976ed8fa2106f3e91c"> 2443</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86fd0e1220e5b51862c300fe8f620b20"> 2444</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a774418533f86e4d5e0b51828e6b1dd5f"> 2445</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7eefdf13d7d7f26680752f3c806c87"> 2446</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">//</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6889a441d9fa1be3301d48e87ef6cfb5"> 2456</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18f67eb531ea110283d73d154a514c87"> 2457</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417f7a430bed475885edb52f249ea2e5"> 2458</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbd01eff396c4fe9606b9c4ec88823e5"> 2459</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebe8fbc086e10eec6fbafbdd9891fc5"> 2460</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285291b86570115a7c0b6a5e3b48ff03"> 2473</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae983b9931849f4e9fb7151457dd6d4b1"> 2474</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53d126d6514e9d11e12bd555ddc940"> 2475</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa01e612830edc16cd9ae7000addca3d2"> 2476</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2865353c28cb5b74fdf4db6b2d795d86"> 2477</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eba7798dbd8c18cd7a8b196255e6681"> 2478</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a629274cf25c53f5a61bb6639dbc971f4"> 2479</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8894e522690b85957034edc29231f13b"> 2480</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45ffef83ca7fa759b00937848a3a4599"> 2481</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae55ed067dbf3402ec0051bc037e2f46c"> 2482</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment">//</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab252cdf3885827d3000071c0bd759cf1"> 2492</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f82463976e2e26d3d2e6a1eb91dba8d"> 2493</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacc99d6c389d6a2e1eacd896b01cca5d"> 2494</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f388793289977bfaafc72eca6e50239"> 2495</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc3edb4ceba959de8c5b1b94a60ae367"> 2496</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98cbe7cd2939bd59f77debdaf4e91a3c"> 2502</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21abe98fa6aa114508eb52d80816df11"> 2503</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b4ce9b3a77d7777efb7389b72961efe"> 2504</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1787e5e5605a757f9753570c0fa45c7"> 2505</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af808784c95ca5bd366c2a667daecc9ed"> 2506</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">//</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc65af4b941647a5cfdc308865a0be9"> 2518</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8888a64a77fb9edcde3fd5e17e536830"> 2519</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1ec541f0221e9f8b58b4c7c3b59b61f"> 2520</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff5e6fc6b3f0e02f3983bb5da3ccc2f8"> 2521</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c443aeb351c46d9097b58fae341964"> 2522</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4662877bb5dce4ec4c8d72b3c3fc196b"> 2523</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="comment">//</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e3242de858f422d78445f4e7bb381f"> 2532</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b84fddfedc404dcbd35f377b59d547c"> 2533</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a279ef79de1585937820234663461cd0f"> 2534</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a203a57b6a7e65db925fdf6de13c7af"> 2535</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad32c085cb9d0c8296c6e37ea2a88e6f7"> 2536</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">//</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c234a8fb2d41e6f0ec937f2d880f00"> 2544</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49573c4511762505f23f24428380c0fa"> 2545</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f6a849b287a656f58986615790c5dd3"> 2546</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ebc1c31ffb0c39133817cc9a2e1b820"> 2547</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af67d6778984507bd1c7a1050e7c13c16"> 2548</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment">//</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab974e1930ff3544097d3048be5f1d23c"> 2557</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa822665e8d4521c939f4dde92287e504"> 2558</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25c089c19ddc304ba7200d95654948bf"> 2559</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bedb26f4452a1e1ad0ca19a59704f05"> 2560</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e195b91bfe6e89cf87ffd38136f41dd"> 2561</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">//</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1f248255f7fdc36ac4036edea15b929"> 2569</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2fcac27045460eb2e60faae92934f47"> 2570</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af45468dea5841f340de96dbdc908110a"> 2571</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92f7a31b3ecfccb2220b4a8cd9ecebbd"> 2572</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95f94a475fbb903ee15b4f1c1b31ad4"> 2573</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47937158cefde760dfb113d1bb1e7546"> 2582</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7556635d3aa6d55bad9802b3adc2f117"> 2583</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24f836d8505585437c95545cff935330"> 2584</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefbc8dce9521c8603a0a43c63eb6ff6"> 2585</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f865523c3cef61628dd2fed5a12254"> 2586</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94faea2af8bf79d1ed5896bb9a636ed"> 2587</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93306fb42b60e05cc9eca0c684631d8e"> 2588</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa7fa53a2c27843311981d184bb01465"> 2589</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">//</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6476fc0ca3171249298a0ede54ab236"> 2602</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a462dec4aba07558bc53e32cb23560cb5"> 2603</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefa85d5d7cf9133184118e57348f0998"> 2604</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c8c30d3204ce610b91aa1c6a5cb4e32"> 2605</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf6de3be1e6ca9dcf2a53416dd38270c"> 2606</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment">// Field       : DMA_CH5_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa6ce6d2102ebe9c86311ba260e4ac83"> 2615</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ee9a2eae818fd054224651c454d1a6"> 2616</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e9ae25662d5557877660080a48c2da5"> 2617</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f7987d8e66bca96a0511eb32b2fa04"> 2618</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa678f6b1e4f2f06dcbcfef79d62213b"> 2619</a></span><span class="preprocessor">#define DMA_CH5_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">// Register    : DMA_CH5_AL1_CTRL</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67347379ec1df61244c80908ab9fd056"> 2623</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_OFFSET _u(0x00000150)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed10e8b1ef989297499946bb46b831a"> 2624</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98ec28972144abfacd1b029bec9f0377"> 2625</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9767328934fcc119453aa852bc2741dc"> 2626</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b33becdf344b2890d4550a54c964efb"> 2627</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77f0bf8319e66b6e67eccc3ba9d83829"> 2628</a></span><span class="preprocessor">#define DMA_CH5_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment">// Register    : DMA_CH5_AL1_READ_ADDR</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f5b63f20f03839d6c8c050f94274f8"> 2632</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_OFFSET _u(0x00000154)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86df377e0062bb2dcdf4a2f467257e"> 2633</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8226b9663797fab74f505d58b5de5f59"> 2634</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ec2813cd11241e0a88016f55d8d1662"> 2635</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a289adb39b55e3d645e4153b3cca1ff20"> 2636</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2d7b6b57425b0b17f82671a59edf2b"> 2637</a></span><span class="preprocessor">#define DMA_CH5_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment">// Register    : DMA_CH5_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ad6ebdcc293ba5696eb8d43ecd8ca70"> 2641</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_OFFSET _u(0x00000158)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47efd78118a92ec3ceada4a8c734c0ff"> 2642</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc274ee3f794bbca8703b200f3b36f2"> 2643</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd4c4ddace414a0d552f719907a7cc22"> 2644</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a387c5130d4fefc27094c0cc6f7191090"> 2645</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78b35af6d7cc070ffda1fd29e23c421d"> 2646</a></span><span class="preprocessor">#define DMA_CH5_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">// Register    : DMA_CH5_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a671276cc03cc29b158ef15c416007d3b"> 2652</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000015c)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa558858110701bfcaf00cc63254886"> 2653</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aed6ce1ad3b23a5af36929bf40835cc"> 2654</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecaa37374746cd657d9835b69689df05"> 2655</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a583c954ee9d2af4dde4ad3c85dbd9b89"> 2656</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fe824f5571ce2741711fae07d70cbfc"> 2657</a></span><span class="preprocessor">#define DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="comment">// Register    : DMA_CH5_AL2_CTRL</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad88eea4620c81f35ad972677c3e784"> 2661</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_OFFSET _u(0x00000160)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae099679f613e179e3e89e97cc04cce37"> 2662</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad37dd9af38cedbee695c8dc26eba8d55"> 2663</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ae8714f614a1c6c13b5da013ecec4dc"> 2664</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0be4736ca69282f3766cf1bc540e24a7"> 2665</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c2fa4a2d0eb38300696dbef180ec9c"> 2666</a></span><span class="preprocessor">#define DMA_CH5_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment">// Register    : DMA_CH5_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad02c6b4d69f8ae162765c52c51744d6c"> 2670</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_OFFSET _u(0x00000164)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab81357f7eb7f63a69f071dab0d91a831"> 2671</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f1ec6b16c708bdcfe6d5a25987d2d2"> 2672</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9c3bf97eef4cb6f83745a431e2ab39"> 2673</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ab5ce059177d6678f87a475f94423b5"> 2674</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2193a3c04aabb7aae07acd1e109e712"> 2675</a></span><span class="preprocessor">#define DMA_CH5_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment">// Register    : DMA_CH5_AL2_READ_ADDR</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd65134619a2a3e2f4b9c2342d223e87"> 2679</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_OFFSET _u(0x00000168)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf768f0a5e89a81d3fe7578c20ff4bc6"> 2680</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad18a532bc85e2789a305e43347b0d8b9"> 2681</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5523e22fdede55fe5dfd2b86b29e37d5"> 2682</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb0179b07962280d06056dea57452970"> 2683</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2110445e183afe52aa0951908756ef2d"> 2684</a></span><span class="preprocessor">#define DMA_CH5_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment">// Register    : DMA_CH5_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bf104aa29b6237f8644cfbb03d95ab4"> 2690</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000016c)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74bb931f683a5bfacdc10c81e79f1866"> 2691</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7cfbcc99295323eaf452da3ad50a6e"> 2692</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9033f6543ac9b2b5c5ee83bc3fd03042"> 2693</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a472a49111e9e7e13782831800a67bbd9"> 2694</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68a2331c232f1ca63e5fe21ea1b57137"> 2695</a></span><span class="preprocessor">#define DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">// Register    : DMA_CH5_AL3_CTRL</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment">// Description : Alias for channel 5 CTRL register</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad81fa1aa9a62951aba37732036a57895"> 2699</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_OFFSET _u(0x00000170)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2212c73865ada59c1e4929a75548f68"> 2700</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046c18ff981cc28007f86b17afbeb853"> 2701</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac169d27cfd27e86d4ad0c44e8b941e1c"> 2702</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3891d47ca426df48f2ae168d96c303e8"> 2703</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a687cf763df9362cc1bebdd6fe68aaa59"> 2704</a></span><span class="preprocessor">#define DMA_CH5_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">// Register    : DMA_CH5_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment">// Description : Alias for channel 5 WRITE_ADDR register</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc2b81636f9c4c148b9f355e47b6e61"> 2708</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_OFFSET _u(0x00000174)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad91d8b78a9fc05622ee190737600d0ad"> 2709</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba373739d80516f29b46d1e923a6e2d5"> 2710</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade5dda0854ccabf95e367cf752ff75ab"> 2711</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23301201fcea5f3afcc468503280d3f2"> 2712</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a069f79811356db09ece15ce5f61a8cb2"> 2713</a></span><span class="preprocessor">#define DMA_CH5_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment">// Register    : DMA_CH5_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment">// Description : Alias for channel 5 TRANS_COUNT register</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0324fbcbf653456f55528893a8461d43"> 2717</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_OFFSET _u(0x00000178)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26f926eccbee0c200c88182bf9a58515"> 2718</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3efd933ab70d7b48ed53989f6bd3de"> 2719</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf06bff2874baa394ee4de2855fc25ae"> 2720</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa999b82600bcc952c90d71f94773da04"> 2721</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4def611f3df3577a62d0caa97ad6fb0"> 2722</a></span><span class="preprocessor">#define DMA_CH5_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">// Register    : DMA_CH5_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">// Description : Alias for channel 5 READ_ADDR register</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada275f15c8ed858c0abb68f6deea688b"> 2728</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000017c)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626d32a3fe2f827181e4462c7b69eaae"> 2729</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab58a978857a78340cb093e2cce0396e7"> 2730</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8325c46e36a92223bbfcbac01b2a6d6e"> 2731</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f9b73600f6429c1a052e7e7039b5b8"> 2732</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af37158937bc5063430f7da76ca469ab9"> 2733</a></span><span class="preprocessor">#define DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">// Register    : DMA_CH6_READ_ADDR</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">// Description : DMA Channel 6 Read Address pointer</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a957a9c4b61607d31a6b5243647d472cc"> 2740</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_OFFSET _u(0x00000180)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a62673066224fd46c83401452a6c444"> 2741</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69dcafc7ed16beeebb5d06e463ea75f4"> 2742</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeca5a5f5d370b18e6d0905ac6813dfdd"> 2743</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9220dd35b5e83544583ca186f8a50164"> 2744</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27520a3305f4edf6ec449dbc5b68a60b"> 2745</a></span><span class="preprocessor">#define DMA_CH6_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="comment">// Register    : DMA_CH6_WRITE_ADDR</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">// Description : DMA Channel 6 Write Address pointer</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fddb50eefa5cb55e1f18feaf4c8a36"> 2752</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_OFFSET _u(0x00000184)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86f37172817212e5dfd999f99cc09e"> 2753</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19f2f920124f75d8d0871346c2b86b5e"> 2754</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f1e5fbb42054603ebc451f66e1b69eb"> 2755</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b4bc75d6b74ac0ce4b93924ab29d83e"> 2756</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad380d3ae57079f6c543c58dae290c74c"> 2757</a></span><span class="preprocessor">#define DMA_CH6_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="comment">// Register    : DMA_CH6_TRANS_COUNT</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">// Description : DMA Channel 6 Transfer Count</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4f5b63e1fc05b2cd99c28ffc6140b7a"> 2761</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_OFFSET _u(0x00000188)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9dad3ce2aa3a88ba98254babe566429"> 2762</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168215d2d294ddd3717383f9b507d1d9"> 2763</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">// Field       : DMA_CH6_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">//</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">//</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment">//</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a95b05569b21444659c0a58d45cac08"> 2785</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66af5f7e29ef1ea50156fefc2141200e"> 2786</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6db6d8e294edb0fc5e7a8e1f88a0060"> 2787</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e4d16a6b2cfa2202aedb614005c253"> 2788</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4d95d6af542000ccf1df031c9fff92e"> 2789</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4671bc5f2fabc60c92641ab20b9b449d"> 2790</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5093e7d4307a5c57bd65df395f09876"> 2791</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76a19bed70e2aa6548cd1faceea4bbe4"> 2792</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment">// Field       : DMA_CH6_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment">//</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">//</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment">//</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">//</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa7f8892fec6f02c3cc1c18cfdd53830"> 2816</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab314daba563266d6fc63b8c9ceb6263b"> 2817</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6780770f1e3fe53eb55339af88ec073"> 2818</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c8739fe0fc68e2685a7fb64fea2c906"> 2819</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a967d26488841a3e0d1e532cd13bd7fdb"> 2820</a></span><span class="preprocessor">#define DMA_CH6_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><span class="comment">// Register    : DMA_CH6_CTRL_TRIG</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">// Description : DMA Channel 6 Control and Status</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90ffc93291b36f8038c531652a2fd75c"> 2824</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_OFFSET _u(0x0000018c)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8bc26f6875f282de1db58d83b71a6b6"> 2825</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8256811f3bb93ce71f370d2e9bacbb5d"> 2826</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70008767e4a0fdacd6a21d727cf43721"> 2832</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e79567874cdf5780acc4fe706577c3"> 2833</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e2c43639e1a21f5d73024c953f5de2"> 2834</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28eb23e7dd0118d4ba68bdbf9bbe553d"> 2835</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab45b70126c35114b049c3df176d0a07c"> 2836</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1894a39e26078303e055f847ac0b6961"> 2844</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fe6e7afd0777667e11b9b8438e24e9"> 2845</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11216d891e41d5704958b2e78306503f"> 2846</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72839f4373ebff9aa0dc5ffce9a4e989"> 2847</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac444d83b5f594d51e239bf2f724bc06c"> 2848</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c76b02c9eb49e9c3cc8ac7dffcbe51"> 2856</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af95ce131741a3186187eb71a9777ce18"> 2857</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3f25fa5b34b7d5970b03e4c34094e0c"> 2858</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141be1c863e4f23f0e27ee9dc80869f"> 2859</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab585948e863177b3808a7de5015bf7a6"> 2860</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">//</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5073f98b0708d8158c0d714297948c7"> 2870</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc95bbf9c7a67a2efd4fdc9119b7b7ed"> 2871</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141c0aac2df8e9134fb434bc9e66412"> 2872</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02446e2c187684d581a36aebc737fb26"> 2873</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50444c85d06b81545b83ed48f8ba77c2"> 2874</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">//</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a01897c8555dcbcbb26f69d5a1dbad"> 2884</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8597cbf64e8a7c4bc78146c1da67d065"> 2885</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a598a1230b176dd6bd3b3787779e8c08c"> 2886</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa5822715fd2c11ca5210649d10808da"> 2887</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae658fc8df59d27eb4f1334f95fafe5dd"> 2888</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98816518fc9fe78d3e308caab6d680ca"> 2895</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4d88cbbbf74d9c8bcf1e1c50946cab6"> 2896</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2eb461d78f781b654b9b41f25804c5"> 2897</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6be87b881be3976b022a92da355726b1"> 2898</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2401daf271530cae5acfe889da9ce93c"> 2899</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment">//</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5badbdf2483384ef8fb1cbe548c57ffc"> 2909</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fb080c49af726b7ee2b60b593cbfc93"> 2910</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac138b64ba8a2fe9296b60b8fd2cc8e68"> 2911</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e3a6e17091fb02b924ef8e484f561a"> 2912</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91304ca6807db017b1f75b44101e385"> 2913</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65a096e539a1d4b90dc83324038dec26"> 2926</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b2ae7ac6db1fd181115b6144e453e0b"> 2927</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49b706da471aaffdb82f616a75165190"> 2928</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b29e5de9b9196c0dee0487fbb09308a"> 2929</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a7343173300b08368453ca672c2ba67"> 2930</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a927b8c9016b0154d9253299d1ccfce1d"> 2931</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a8bba4686a7a3d09ee09f4b747ec646"> 2932</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6155e1158989b031fb03b574d51de"> 2933</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46fc02ad203c6b52f2c1e8b0b6f25be9"> 2934</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a990333d6c60421527c4fa617f60312e1"> 2935</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment">//</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657acdf055f93780b3d79f7829b15835"> 2945</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2d44e08fb16d5f5af5b9463ed7cc63a"> 2946</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fc1b434431c87f92e84dfd109320c31"> 2947</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c5d31957ae6d73175c5da8b200ffc92"> 2948</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14888173b34dcf1441955926e10b712a"> 2949</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577db49a34a24fee2c73e23051e40c39"> 2955</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1aa546a50b39cce3c94c2b33da1a8ce0"> 2956</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a117c63db2b4a535ccb1bb4497e8f36b5"> 2957</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411cbcd9f79b08f5c1ee4aa89ed75c8d"> 2958</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a091fda09f83dd51ea9d50011f7749709"> 2959</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span><span class="comment">//</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29f3b78a1a69427544fd9fddc0602b31"> 2971</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47d8b8c7ba109fcfe7304f44ba7de622"> 2972</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ca492496c6d7b68475d2d7c5311f94f"> 2973</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60019c4bfa698cbbdb258c776853e77e"> 2974</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab869ab6246528ec45c2bddecfd246d18"> 2975</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23c3ac2e8ddbe5cde4f026a41aa5cedf"> 2976</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment">//</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63c881dffed2383513bcbf7793e54990"> 2985</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab06b9fbc126327b6026245fb449300c2"> 2986</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad54562c06144384c2c6b7859220269b2"> 2987</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15d96f4afa88167919be576e3b908a01"> 2988</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31e2a90a5cbb3f4cd902c8d2c321068b"> 2989</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment">//</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08f5b44cd0b89fe11b1524594137d049"> 2997</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3592ea97a247f7da5d97b7c489cb37c"> 2998</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a968d276e4d1c7767b523e149d6f2e2f7"> 2999</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05d80591c9a2e151ab06763a9ec4c863"> 3000</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04cddb817d352c74f671cb964bf49512"> 3001</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">//</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a490d8ab2c5ad17cca035a000a2744157"> 3010</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5849d2d024fe6f5bb066164fdb7145be"> 3011</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31eff8584004416a0dbfd1789fdf5472"> 3012</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa9d67788e680d5ba3a1bd9a1185b521"> 3013</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4ada36b9b9ce9a3035224fe598bc68f"> 3014</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">//</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86f0005c5575f625324c4ebdb0dbf30e"> 3022</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13736b9093fc0e172c4720ef78336665"> 3023</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44c1713a7fdc140474fa29909e2c445e"> 3024</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8bae6e003a4b635d6c1888457000f49"> 3025</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4cf2677039c3d0667dd098723b5c1af"> 3026</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25e7cbb3af50f59329248355b6af3d4c"> 3035</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18fd1b3f5f1dc01142d0a96898298b26"> 3036</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230041441d49588733251ad2e46688c5"> 3037</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fec60a360d6ca35daaed82062200663"> 3038</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8e1eed55bf0f8e2940cdb5ba787e4f7"> 3039</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41c408b7803c7f983fef4b967234ce45"> 3040</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f1a10243809cfbecda536385b3e2b0f"> 3041</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e979eb83bf144b735f6264126a85da0"> 3042</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">//</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac515c66830f464825dfadcbfe660242c"> 3055</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ed19a3d135f0ec7062832ea9e893365"> 3056</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a199627a1ba1b712b0a8623102ba98f7e"> 3057</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa78479fe2feb2322b8bfb2020607133c"> 3058</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e13f341580e3a19fca50ed369cfc526"> 3059</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment">// Field       : DMA_CH6_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4f9342efac92bc985b3f595917d67ab"> 3068</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5942372be8a71cc51ba527d6e5cab5e"> 3069</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3723e578679b12f49fe6301195b4573e"> 3070</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0115358db27e76647a462d1b7a9b2bc"> 3071</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6636ac5046e5bfbba408e16bb6e4486d"> 3072</a></span><span class="preprocessor">#define DMA_CH6_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment">// Register    : DMA_CH6_AL1_CTRL</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab50d9a83eb172f0d83c0ec4cbb11aa5f"> 3076</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_OFFSET _u(0x00000190)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaae687531a83f1c975799e36c9961e9d"> 3077</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5130484e99c97e2b045d46d1a10a0a7b"> 3078</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7546d72fd04328248ca5399dd42832cb"> 3079</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ebd176ccabebb31a4fec0eb47e372f6"> 3080</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1375c0fe6e361ef1e4c24c83e36ef17e"> 3081</a></span><span class="preprocessor">#define DMA_CH6_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">// Register    : DMA_CH6_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeddd37060b3927ee9e96203d471b22dd"> 3085</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_OFFSET _u(0x00000194)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5eaacf13a7bb9a39973c459713487c69"> 3086</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287d321a9f833f40862bee95afcf1038"> 3087</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a174fc7ec0680e75e0ad225b27b6e12d4"> 3088</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89cca5cee76aaa08b64024547a24bb78"> 3089</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4"> 3090</a></span><span class="preprocessor">#define DMA_CH6_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">// Register    : DMA_CH6_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8971b2ef94cd205f7c6c3ce67f2dc351"> 3094</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_OFFSET _u(0x00000198)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a303219c38c1cf7a0b5fe9864517168e9"> 3095</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fe67d7f5436395cf300f1df7762404b"> 3096</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8155b8d549f8f98bdd2420da52251d94"> 3097</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6ebc16b45b4c141777b1ee271d26837"> 3098</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac79480bfc78f10d3bfb9f470990cf537"> 3099</a></span><span class="preprocessor">#define DMA_CH6_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">// Register    : DMA_CH6_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab852799c66123392849e5f1b7df6e37"> 3105</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000019c)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4051211ba8e138ded100ef11aa07236"> 3106</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae23d5653a2f7b074bf6327e68df481d7"> 3107</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a231884136b97b47a3687d57a870539b7"> 3108</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a628d74c7b597ba213d63d24344ea37f9"> 3109</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f607c6306a0077112ae99805ae59af"> 3110</a></span><span class="preprocessor">#define DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">// Register    : DMA_CH6_AL2_CTRL</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05441a159f639bc9a12414800bdd2fdf"> 3114</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_OFFSET _u(0x000001a0)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db813a450a095f79fc42c628de103d0"> 3115</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affbbd1e775e066591a7e016bb4f13b73"> 3116</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c324fc168900afcc18aa0c200bcf18"> 3117</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92798f6793c35d2a4e6a82e977e99d21"> 3118</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5a1f7b50f500c40c18d56c0fe2e832"> 3119</a></span><span class="preprocessor">#define DMA_CH6_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment">// Register    : DMA_CH6_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b18c687dafa3f348d4f3182eab5771b"> 3123</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_OFFSET _u(0x000001a4)</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b145892a6cd5428986a49c32af716e0"> 3124</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8856cfe0d7dac57b5d1b07b781d8d15a"> 3125</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af145c097994964cabbb13fb32c76a84f"> 3126</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f6e3ca9cfde746a765c54170be5df73"> 3127</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fcddf86195c2e70b9db2bce2958a8f"> 3128</a></span><span class="preprocessor">#define DMA_CH6_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment">// Register    : DMA_CH6_AL2_READ_ADDR</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c1a793ec741c7466ba5c8c54859d411"> 3132</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_OFFSET _u(0x000001a8)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a499fe3b55e7a42481dab5efd36be649b"> 3133</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa42956f7e272d43d95790aa74fc10470"> 3134</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abebe37292a30237ddda6d14d5a69266f"> 3135</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6ff2d781aea50e74b5a3ea134ef35ca"> 3136</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd72f2c40bc00a89890c77df9c8ace11"> 3137</a></span><span class="preprocessor">#define DMA_CH6_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment">// Register    : DMA_CH6_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a4628a1724c745a8bc6ac7e035d1b2"> 3143</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ac)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad57c38e0bf137239ee62420d322d6db6"> 3144</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb217cfb76d24341b24dcdfeec4edddb"> 3145</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90036cef510bc68fec806d86f1a56d3b"> 3146</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95d6133082f1a3bea2857ccd2d7f6f58"> 3147</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c6f05c7ca6aec7581edf70f4580df7f"> 3148</a></span><span class="preprocessor">#define DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">// Register    : DMA_CH6_AL3_CTRL</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">// Description : Alias for channel 6 CTRL register</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b909604992c29328a4c566615f8e23"> 3152</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_OFFSET _u(0x000001b0)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a2bf8e572c3f602ddc3657d2c080c12"> 3153</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59301f01e4ec3a6b217acc58962be484"> 3154</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32be76438d4591b4bae1e3ef65a25f04"> 3155</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd1c2594ca79e183ce6ad6d7f6d777fc"> 3156</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19c422dbce431526855a1af4a7346443"> 3157</a></span><span class="preprocessor">#define DMA_CH6_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">// Register    : DMA_CH6_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">// Description : Alias for channel 6 WRITE_ADDR register</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b"> 3161</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_OFFSET _u(0x000001b4)</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a895350651c4060db1567e446992966f3"> 3162</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e956ee56423254d98b604431a359aa"> 3163</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a452c2f75f4d9358a50fc2f8d4763b075"> 3164</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dda9d99740eeb7f359db8d7aa0a06dd"> 3165</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3ad1b6ab7d0df9f173b074e706cf15"> 3166</a></span><span class="preprocessor">#define DMA_CH6_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">// Register    : DMA_CH6_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">// Description : Alias for channel 6 TRANS_COUNT register</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39b4175d45919285ecdd99b2de44d4c6"> 3170</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_OFFSET _u(0x000001b8)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e21e80f7403458197d4419d70c749c6"> 3171</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fe525ec5544b79592b3566bffc8e535"> 3172</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac565060b9440f7e91a4e8e9dcb68eddb"> 3173</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af31cbfbc6cd388e278ed42ed69db7144"> 3174</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fa82f471ce426378d123025ca318204"> 3175</a></span><span class="preprocessor">#define DMA_CH6_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment">// Register    : DMA_CH6_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="comment">// Description : Alias for channel 6 READ_ADDR register</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa857d7a82972ec47c263e56f0d644d73"> 3181</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001bc)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad63356b4a1977bc00b895b00bd7d9aa9"> 3182</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5283fbdfd3348c7658f935f1d1d7d28"> 3183</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27a2eb50a6d3629c692304cd44777a13"> 3184</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c7866eced98909d3fc1c5b5f99a740e"> 3185</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2323ed511b8b049348c68811ba74a950"> 3186</a></span><span class="preprocessor">#define DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">// Register    : DMA_CH7_READ_ADDR</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment">// Description : DMA Channel 7 Read Address pointer</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4f1d75319cefa5938b4578018478b79"> 3193</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_OFFSET _u(0x000001c0)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a112fd0fac8fd186fcd3320d432785068"> 3194</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b2c6e16de2f46f8c4e58691acce4a1"> 3195</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae65af22bbe82631befe356d15a4e09a1"> 3196</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44918aa269e8430c0daf0fcd2f761267"> 3197</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28f22f9f721f617ac03ae0bd39c0cbad"> 3198</a></span><span class="preprocessor">#define DMA_CH7_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="comment">// Register    : DMA_CH7_WRITE_ADDR</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">// Description : DMA Channel 7 Write Address pointer</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9839dba4adf2e9a255b786bba11fdc7"> 3205</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_OFFSET _u(0x000001c4)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23397b0aabebae1d2c3bade2b3e40c5a"> 3206</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d80e870565d3a885f680ce6b0f6529"> 3207</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addae95d1006f0b1da8c8a663de193a0d"> 3208</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a695f415a4bb0d365354bf5be77a58a21"> 3209</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376936c373d8cb14ef5970bfa3e07824"> 3210</a></span><span class="preprocessor">#define DMA_CH7_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment">// Register    : DMA_CH7_TRANS_COUNT</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment">// Description : DMA Channel 7 Transfer Count</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ca34cef11c2d2f8b09b9b3d49af0da"> 3214</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_OFFSET _u(0x000001c8)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7b1a9782dd82808d436284f2f2b2497"> 3215</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cdc659dcba38b2ae2729b3a4b6e436f"> 3216</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">// Field       : DMA_CH7_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment">//</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment">//</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">//</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52b543244cd4ed9a87b27d1e16780597"> 3238</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a490c27d5777aa5f1163bebf34706dce3"> 3239</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae81a729c92bab770f7b4746e29a00a48"> 3240</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a495dad6464965d7529e0e6888adb8873"> 3241</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75c38eebabcc6eb8cf043c3481fe6bfc"> 3242</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25ff102d8e21c77bec2ff8ff5f325fd4"> 3243</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c189386cdc2a3211d42de238934c2d4"> 3244</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4e257f6e3663989e9875a56e3d6646d"> 3245</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment">// Field       : DMA_CH7_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment">//</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment">//</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment">//</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="comment">//</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66e7f3629755bedf13114ac736a07ef7"> 3269</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f73d220e84cce785d47743144faf813"> 3270</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b7cef055f23280ac4cb898ed8fbec1a"> 3271</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac38d24420e44de89ee8414442f6abbae"> 3272</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d4cfc13cf528c708056b8a986684f6a"> 3273</a></span><span class="preprocessor">#define DMA_CH7_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment">// Register    : DMA_CH7_CTRL_TRIG</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment">// Description : DMA Channel 7 Control and Status</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a114632ebcb266eccfd9b24903aff9a72"> 3277</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_OFFSET _u(0x000001cc)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48cd50ccce551847c909f9c1c924719"> 3278</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a665106c7caa3203bf960846379ba161a"> 3279</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4b3dc4305abeffe28c25ffc28f29a03"> 3285</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c5b888f0876af1d2c20ee4fcbaf8e7"> 3286</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7100f3b99803d6710c62a4af36d8c190"> 3287</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25bcbc2f30ae88e993606f123fe1b57b"> 3288</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1049f9acf19d059dd753f55a147deebd"> 3289</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec50374acf11fb7b05c0ddb679ee8fc3"> 3297</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa986b6ab4ac09ad4515654b50d9f5a63"> 3298</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed58f7b98b9aa441e7faccf5e2616708"> 3299</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c6a3d490ab9d181ec61246a2906063e"> 3300</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57518ae212754c65f34f3c7ca7077eff"> 3301</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d90889e3a893aa23456bb0594ce07ef"> 3309</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8612373cb93e6de3bf445ee1f4bb8c73"> 3310</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad336d44c680bdd46b0165bd225777df1"> 3311</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa5b22527c9e80887c9f390592c109c"> 3312</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e87a24ff3bdf17f4f81ac6f46bb2a8b"> 3313</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment">//</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6c1fb3479a14793ddd2388131dfcd11"> 3323</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4df6c5c35207b078e22e12e26c790531"> 3324</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa40630122aff3931030be7f37a041a9"> 3325</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22bbadae08c73882493a3ec531d31a93"> 3326</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ad393e7a632daf02a7b3b73e564b37"> 3327</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment">//</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605cad9ebfb40c6cd8c504652ed12322"> 3337</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72ac0ab1b498d4ff870974b11bbbca6f"> 3338</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c8abd3c6036ccc5fbc1645e371ed3d0"> 3339</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a52c4f93003ec68193479d376602798"> 3340</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af156c074f09851a9a958db466dd3a714"> 3341</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a363dd44ba1a167c75deae9bb227f432b"> 3348</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba2b86a1c2a01554e35d5f93be69c4b"> 3349</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a573feb55ad1b4ff64d79549b3b923f17"> 3350</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8e8dc974a4792d5bcee91d66b5511e0"> 3351</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7e9a1bda9648cc194bf7e45ae015d2b"> 3352</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">//</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b65bf8bd2da12217234a4444b4ac814"> 3362</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5c7f1c19e4135b56c3caced6b68ae05"> 3363</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2386abec9f2fa606945a5e1420432bfa"> 3364</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad65016cdd4f2940e07e16f801027e772"> 3365</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0c6fe79841109fe26d9f175178346ba"> 3366</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4949035683c3bb853d11346b0905fa5f"> 3379</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e8ef642adeabf712f4a8e25bc31f227"> 3380</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3638a668084541dd66ba6ac84f7502fc"> 3381</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a851b266fb8a7ea4780717352cb20fb3f"> 3382</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac810fe4fa7e5a8c5cd83feaea76c8a4a"> 3383</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85562bd474d3f960e29f6489b31baecb"> 3384</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5dee735c4aeaf674c3fb0c317e70cf4"> 3385</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af55f2d9b78f71126ea8a0bb42427d8e0"> 3386</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b098deb044aaaff69900bf1eceae42"> 3387</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3639bf936c7063c04739e9af894e321d"> 3388</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">//</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f83b6dae74546bbcf637e6cac58c269"> 3398</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b720c3e8c738c21e736124c985775e"> 3399</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230f0fe2ebfd91506a26643218af5a92"> 3400</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af732ff6b4dd16fff81e841659986fbbc"> 3401</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4db866d560388eda557cc6565eda3030"> 3402</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07a8432b386bcd378796c22ad9a3419d"> 3408</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7bbe613a542a321b8acfdf12d1f40d3"> 3409</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab018e7ec21d7ee76af416f77709c35d7"> 3410</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77a99c6895554cf5168821f40bc8372a"> 3411</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dd379b1a0e4b0d9b607ecd9904d79f7"> 3412</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment">//</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdef823cc15b3b04d02492d640358715"> 3424</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6213c5e1e33ba47fb1565f88659b24a6"> 3425</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab39709ad359f18dcd8c0ee09cd8d8f5"> 3426</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a368f9d3503b5254421c03a844842ae82"> 3427</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d6840692270df46b1052550cf71ba2"> 3428</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af83d18657ce676bb308ec879abc8638a"> 3429</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">//</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3245fb7c991c5a7e96c3775b24be017f"> 3438</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16d7e2c5e5b438c80daca4acc1db4d02"> 3439</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ea3ba9ad406d182fef75197b8a42a67"> 3440</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3d32ae5c323289835c43570454c3c32"> 3441</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c030bb68df5b9e033fa356df09a16d9"> 3442</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment">//</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1c14ae97dbb20e6d46ff2f22e856bb5"> 3450</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9ac4f7e5a3e106ec820fff8d3e022dd"> 3451</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47eefc7fcd8d67270c415e05ceb70d2c"> 3452</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e9da24e1ffe7bb8a08128cc0ae2d603"> 3453</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae251d2ae403ee0b72b250fd4c5959e6f"> 3454</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">//</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2487be706c2a99a621d4976efb93aca"> 3463</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15c4240a1627659decce81567dd0c202"> 3464</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d52fbfdebd641dda58453050e947b9d"> 3465</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77a9463241912be2716d446cfe84a045"> 3466</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e851e3f46898bb86a455b94957e1663"> 3467</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment">//</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94f64f671710dc756eb7811b0a0cf78"> 3475</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43efb08b22c43527cdac8376cf336024"> 3476</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5df8fdbc64aa11882d515a11247a244"> 3477</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45251891cf67c4f271ff344c04e7f6a0"> 3478</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c26f00227ef0ae7e72a435bc58995ae"> 3479</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2268ed459c62a37ddaea9347c4fb3120"> 3488</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7fb18d6d97ad5e3a6eeaa27db734624"> 3489</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642da7852c32339cf31fc9ea1135d96d"> 3490</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4aea1bff87687a6e499286dbf3b619b1"> 3491</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac42030a3cd98b2e7be5f4014a1fcf723"> 3492</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8669ef1221950d2c01dc7f63ab281ef"> 3493</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afea5326816e88a3f9c47b6766ad28033"> 3494</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c85001ba87a3dbe614886705ae4026e"> 3495</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="comment">//</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7eb940961ec908095f6e567985e65929"> 3508</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc882c1e07685b2a8dea328959d9166"> 3509</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a774f1624e33404df97ed76e2c07e61"> 3510</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebbb52084b284568725ba5ae59cfe334"> 3511</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa26ff68aa1a9d8f5a212513e35128c9"> 3512</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment">// Field       : DMA_CH7_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c97049d2125a9ae49c6ef9650aa420"> 3521</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b23fa98c26acec069fca2b71ce35203"> 3522</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bdb35fa8a2888759bc1ddcf38d1cf7"> 3523</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad43548d81b8e17803796d5afb3e613c9"> 3524</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3cc93114ee127c16122696ae809f51d"> 3525</a></span><span class="preprocessor">#define DMA_CH7_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="comment">// Register    : DMA_CH7_AL1_CTRL</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bca6e4362ce3d56cc77ff198aa41261"> 3529</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_OFFSET _u(0x000001d0)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af53b703a77c6231e9cb6cd7830521999"> 3530</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc8280d201eb2a73f475ceb0753c2de"> 3531</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a233716892fdfa1d9ffe2e6e5efa7ce14"> 3532</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0201e41873a09088caabea5c518e7e88"> 3533</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54cef5667a3dafaeeac81bb32245fbfc"> 3534</a></span><span class="preprocessor">#define DMA_CH7_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment">// Register    : DMA_CH7_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80df1a918ccefae63b04db6a086e85af"> 3538</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_OFFSET _u(0x000001d4)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae25f628f93d6b17edb8854e7e05b838f"> 3539</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78d5a62bc361a528133557dbcc9e20bf"> 3540</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba236640cfaf594a06b76c27f928b32"> 3541</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08015c458286cf984c71388e63a5fe00"> 3542</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afec2966890aa124cb8176615b230a36c"> 3543</a></span><span class="preprocessor">#define DMA_CH7_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment">// Register    : DMA_CH7_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a962c2d2b6ab8bbfc08b990c3c1d86e6c"> 3547</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_OFFSET _u(0x000001d8)</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89be8f667177e017b62c0976cd114250"> 3548</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e67ee266a9e4f40016116650d4c2ab"> 3549</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a771fbb4e24e36d300f7d5d5a7ce9aab5"> 3550</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9468e0ff705301f5533ca52e5f44b292"> 3551</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b0ee855a299dd1d30ac66495ba9553a"> 3552</a></span><span class="preprocessor">#define DMA_CH7_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="comment">// Register    : DMA_CH7_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31be9ba197b37e77c4c0064325e9c51d"> 3558</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000001dc)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa355097beee6ba7b25e5a0a883568b2e"> 3559</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a032cc0f974306385637f229ad1b3f276"> 3560</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055bb6fd7a06b666a96491b51452aafd"> 3561</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d734256ebbe7d86f923b703d60a419"> 3562</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafa30de48d3cea141cfdcee71d6a7a5b"> 3563</a></span><span class="preprocessor">#define DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="comment">// Register    : DMA_CH7_AL2_CTRL</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a30dc1bffa9a6995f6487977de6eb58"> 3567</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_OFFSET _u(0x000001e0)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a887729c845c01e07030b88fa5840afd6"> 3568</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a925b66a4ab1ead47f3ee361ccb663d64"> 3569</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a436618dc609abe223921ebc81bd38044"> 3570</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3caf1266c99b4a2c3f6691821d4c0a45"> 3571</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621db2056f38341df8b81aedc4b95228"> 3572</a></span><span class="preprocessor">#define DMA_CH7_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="comment">// Register    : DMA_CH7_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e3b41944c253678124652169c477cdb"> 3576</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_OFFSET _u(0x000001e4)</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa678d976755468b62f6ddcff5a3f42ed"> 3577</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac01f4fda8acecdf4cc3e994346a0e207"> 3578</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90480457919e6bbe318060413b9295d3"> 3579</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c8daa7d5f53bb44f6e01625e8c94ac"> 3580</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa56507f680b859bab81abe76c5a999a7"> 3581</a></span><span class="preprocessor">#define DMA_CH7_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment">// Register    : DMA_CH7_AL2_READ_ADDR</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f389b952bb4aff3b7df46349837fbf7"> 3585</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_OFFSET _u(0x000001e8)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4a94c7931d0f4cfcc3f7e769f50b56"> 3586</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f726259b9a943ab86e5426d99bbdd9e"> 3587</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f2d260fff5c61eca42f006360432886"> 3588</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac56c40a296ebe5b966d3335124a304b5"> 3589</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07430492377474899117fc830651b5dd"> 3590</a></span><span class="preprocessor">#define DMA_CH7_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="comment">// Register    : DMA_CH7_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47b692dd9c728f6302c73a10472ebcde"> 3596</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000001ec)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ce8b895c80400eb566d41405b18ea93"> 3597</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34a1a8f839c047b19614e932cc5596c2"> 3598</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376c35a0a42163666b34854fd2980c5a"> 3599</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fbe9f4945d686894598feb5fbd018af"> 3600</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d0b27e3d202577e63872bbd97ada593"> 3601</a></span><span class="preprocessor">#define DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment">// Register    : DMA_CH7_AL3_CTRL</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment">// Description : Alias for channel 7 CTRL register</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7856d0bfc3832417c7f575e9e54574"> 3605</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_OFFSET _u(0x000001f0)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab30490cc9dd549d9478a073b9712bd52"> 3606</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01c54f6180ab11f677e1f45d7731b0fa"> 3607</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adebc44ba8293e3b8503e22f3fe3ee53a"> 3608</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebe2ad0a4325a2c7bee32aa16226d22c"> 3609</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18866bcfc6bfcc7c944fcb3307896b34"> 3610</a></span><span class="preprocessor">#define DMA_CH7_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span><span class="comment">// Register    : DMA_CH7_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="comment">// Description : Alias for channel 7 WRITE_ADDR register</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14091010bcf194a66a63e432641502cc"> 3614</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_OFFSET _u(0x000001f4)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4f029d8ab82010f8dbe6fb1aa37cad1"> 3615</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d67478584ace8e4d68f94fcb14e320f"> 3616</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0a999576b71d13b4449d1d4d6fe46a5"> 3617</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a026a1dd3245718fa007c78c5431faee9"> 3618</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61b50cd187ebe7756a732ce7c4a59da2"> 3619</a></span><span class="preprocessor">#define DMA_CH7_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment">// Register    : DMA_CH7_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment">// Description : Alias for channel 7 TRANS_COUNT register</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51807b0e43f6e147f9a8d532c6e35a0c"> 3623</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_OFFSET _u(0x000001f8)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8126ca2d1eda4cb8477629a50aa46a92"> 3624</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefd768312e76e45807fa28c9d8da036b"> 3625</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac53fc22b94008edfdacb6f98ac8756e3"> 3626</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad805fd5d853371accc6ac459f56ea3df"> 3627</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1884d3505d2dd52c3d2919ee2decd111"> 3628</a></span><span class="preprocessor">#define DMA_CH7_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment">// Register    : DMA_CH7_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="comment">// Description : Alias for channel 7 READ_ADDR register</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dd3d0951435b0f4a9953f46581fa61a"> 3634</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET _u(0x000001fc)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1d4ea37e66fa2161fa6fe1488d84279"> 3635</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7921b99def7310d926f10ba8b66d2d0"> 3636</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35bd4f7f143039995455c63342574f3"> 3637</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d3c3ed69d3fd080a92c340dd747640"> 3638</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae95c017e018da594bb52524c0432871c"> 3639</a></span><span class="preprocessor">#define DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span><span class="comment">// Register    : DMA_CH8_READ_ADDR</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span><span class="comment">// Description : DMA Channel 8 Read Address pointer</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2322bee9c03bff72cb67549419c26ca5"> 3646</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_OFFSET _u(0x00000200)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04bce56a219a15567d44578cd511748a"> 3647</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b205bb13505b45ef0af4390a484dfbf"> 3648</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59699b1bd62644a823de04b469010fa4"> 3649</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe06545e50172735c11f4c61362c89ac"> 3650</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3ae844728001612250c57003d31db1c"> 3651</a></span><span class="preprocessor">#define DMA_CH8_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span><span class="comment">// Register    : DMA_CH8_WRITE_ADDR</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span><span class="comment">// Description : DMA Channel 8 Write Address pointer</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74025c8fd2127c7c7e5f435cec4ab5a3"> 3658</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_OFFSET _u(0x00000204)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace91727dff589ca497a39da58a980808"> 3659</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5930cd2bcb444f979d255165f6699de0"> 3660</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26448e963792db4352f20cd5a254e1be"> 3661</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac796a08bd69717bba422e545ca2349b9"> 3662</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302c20c9be58970982a7304edf86ad9a"> 3663</a></span><span class="preprocessor">#define DMA_CH8_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span><span class="comment">// Register    : DMA_CH8_TRANS_COUNT</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><span class="comment">// Description : DMA Channel 8 Transfer Count</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a569d305deccfd99951f9274b4850fb9e"> 3667</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_OFFSET _u(0x00000208)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a594e2f2a22f065dd35c1b9192fdb7e04"> 3668</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fca8986b4d739cd91b57b8fcf8a3932"> 3669</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span><span class="comment">// Field       : DMA_CH8_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span><span class="comment">//</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="comment">//</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span><span class="comment">//</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a944190bea3d8426efce6e03d6aa7b494"> 3691</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05a42bf3bbcc164c2d89c5e1269ce7bd"> 3692</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88461c54ea285d46e371b2e97cc11025"> 3693</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a612edc2733305b5c133b09c8c3aec803"> 3694</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7ff5f2aae5b503e22dbc855c2adc25c"> 3695</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec8ed5f87d6b03252a7022e3eec3c5a6"> 3696</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a314b9e8d1f765ce16f49e77e7cdafcb5"> 3697</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e13f5c1280b333e2afebdab9188b846"> 3698</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span><span class="comment">// Field       : DMA_CH8_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="comment">//</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment">//</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span><span class="comment">//</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment">//</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"> 3718</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf055c5858e9fd524e30caf500fe20a1"> 3722</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa422d30bccb645eb458d8f0b1fbcffbe"> 3723</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f4a9426d77f7e7cd07e31215c1cf14d"> 3724</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cbe66e62f34d646143dbb7da8c874e8"> 3725</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34fe754ed10e8e0ba8ced0e64af06da1"> 3726</a></span><span class="preprocessor">#define DMA_CH8_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span><span class="comment">// Register    : DMA_CH8_CTRL_TRIG</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">// Description : DMA Channel 8 Control and Status</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d78dded0ab9b8dc666983c4c9a8dea1"> 3730</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_OFFSET _u(0x0000020c)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53f019c1a85dbb3c007130104886901c"> 3731</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98728f0812e8c0cd798ee27975bbcd71"> 3732</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"> 3734</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"> 3735</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"> 3737</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04345e51223840a3227d49ab5aefefba"> 3738</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6e8e0aa7693456ab731fe39e1d34e7f"> 3739</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95b79e9570259265145ca3b9f2a07b96"> 3740</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11d2109a941f7e2ede3f1f2f55cc57a7"> 3741</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52efb6c1086c68edc5f398012fdf1c05"> 3742</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac628954aef508d28a172924361cb4ce3"> 3750</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51fa0d9724b78a747c25f4671ff53281"> 3751</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a428cf20dbf37786f66d1130bf04e9632"> 3752</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e19f3f2c78c6b20537a1342a02e447c"> 3753</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a746473590f87e3bd7ef64642cb40cd6f"> 3754</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"> 3755</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"> 3758</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c57056ec016d434c5f3684759c9a79a"> 3762</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60c1611c885cfa01205dd1b83164563b"> 3763</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a763b7e4fc843d129eed973904e380035"> 3764</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c02250a2e320dc67588ce777544373"> 3765</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d1a1848d24e89dfe33d681f871ce459"> 3766</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment">//</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8c3fab8754ea18d06b59534f26e6b29"> 3776</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada61dcbfc0b6a29579396e4ffa6cc18e"> 3777</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5eeca379cdecdf0c16fd1eb8f23c68b"> 3778</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab79590d89415d1762e98ad4e7e7495ae"> 3779</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4724ece7f073017ed1d94674e54a55a"> 3780</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"> 3781</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"> 3782</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span><span class="comment">//</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055ba610f6d8d67bf51ef347819d50b8"> 3790</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a539584a2a6c8f8c644094f6ddb0a2d68"> 3791</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe2c2b6862a62aff196bec0aab6ca10a"> 3792</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46c2d5079d7cfee2517a368d3b350d0a"> 3793</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a824cf9587c37bd962ca9f89beac722ca"> 3794</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0027b02fefbc41ed513d0e0c62bfdd1c"> 3801</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3538ac7bd219f3a0fc3a199277480df0"> 3802</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae0d9f47e2da317e309a7c1c3fe730d0"> 3803</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e9707189066732a1b8f2e7ca03f832"> 3804</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f3baf3cf624495d7ff2c245da2052c"> 3805</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">//</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"> 3813</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"> 3814</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411d73644d23795d15df195b7ea56ad8"> 3815</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90541bb010faea5d763518030306843c"> 3816</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d813d32ad2760feb708e0c5b3bc1620"> 3817</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd5e7057c8a6a3cc6af3c22df5036961"> 3818</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf4ca95d16fb5f240b466cee40a8bd0f"> 3819</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad834cda7daafccd14288121e4a615b4d"> 3832</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ab7e3a9404fc46cf67a3cc1343973ba"> 3833</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60ac94e4089a38a9db901d8f5090dd86"> 3834</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a135595e3fe7dff700eed1eb609392755"> 3835</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1c94b7c032c506325b5b30098144e4e"> 3836</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d4249ff428ca3dcfbddcf9f639746f"> 3837</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c943de590f0467e2c4b8f3668ce6f2"> 3838</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8be81b45af65e9d96b1b378761c964"> 3839</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd7e80452be97c68aa3cea350394e012"> 3840</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a908503b3b6adea1743321100a42aacee"> 3841</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"> 3843</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"> 3845</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"> 3846</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span><span class="comment">//</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"> 3848</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade632e1ab2eed4dc6bdee274f0922988"> 3851</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a987a540967b6aa3dc6289715db614475"> 3852</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67bdbb18a930d443e69192a39a197e0e"> 3853</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81ea83a6c6ed3c99e03c8b5baa5ec297"> 3854</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8de11402649f5166733f905d278447"> 3855</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"> 3857</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"> 3858</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f265b933946808847d92d829b92c777"> 3861</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabaff3b760701ad12cb02118e4fcc6d1"> 3862</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f5b64e1aa77c4e11097756c589d5a23"> 3863</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba50d65780ceb692bd83984c1c599469"> 3864</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3b6b73f72c7d8f173207aab0f73f7fa"> 3865</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"> 3869</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"> 3870</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span><span class="comment">//</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"> 3876</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a401742c497655e28149ec3cbb8f8868f"> 3877</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1582c3d9b8d2e7eaa6be1178d5041171"> 3878</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dcaccfc561924ad1f0fb0d7065336fd"> 3879</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8791120a95d3a5e02637647f65978fbb"> 3880</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e23dcbc5faca5bbd8a039a99eff40f"> 3881</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1683fc6a9bed3418b5c3c2a38f3859c0"> 3882</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment">//</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ff3a98f1c022a5d1cb0d337a407c9fd"> 3891</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5090219b422122281d1f3eba56ab1cb7"> 3892</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56488dc1695be42f508af44fbc241304"> 3893</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa624f7ae5fb4f96bf4d1e8d5528f9e81"> 3894</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94cecdd88ee6570798ce643266c0fab8"> 3895</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"> 3899</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"> 3900</span><span class="comment">//</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab485aca7ee7aa107f41e0becc1ac2417"> 3903</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ad36e6c13c82c6a24bc095a8bbe8781"> 3904</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33539b6175683ede0d3cd339575d047b"> 3905</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac58dc12dc24cda63c84d6fefb858c741"> 3906</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae562484b9804c59543c63f0f39afd07b"> 3907</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"> 3909</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"> 3911</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"> 3912</span><span class="comment">//</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"> 3914</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae24413ba6a4dbf83257a8e9e5184d641"> 3916</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35811f31fb571aaace1290357a3ae92a"> 3917</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e3099914da922635d1ab3ff5c447fae"> 3918</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c3079beda9e8ad8354b524fab3eea5f"> 3919</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ad6f9717b8c699b422e897586771110"> 3920</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"> 3921</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"> 3923</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"> 3924</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"> 3925</span><span class="comment">//</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af533a1313c1dcd0adefc4aee30c7831a"> 3928</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2b11a11a8e9aeb2fe1f5723c093e352"> 3929</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a853125cd5de21b0e8f035d45b15419c4"> 3930</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1af8f9a289bb45597bd2028da6396997"> 3931</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd4b70b0b1f8f54268813f8e6aa601"> 3932</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"> 3934</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"> 3935</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"> 3936</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc5f350cc6c7fd0c3abb916a2a94be64"> 3941</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1cc4a100ff5def86ead569c9847f68"> 3942</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad46adca9fb966dfac217f34da215be67"> 3943</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f1cc39ab96f91ebbd756e40ae527de"> 3944</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a930e9eee938d35183eff5344a2a97318"> 3945</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc51fc26e3ff8422c090ff89aaae355c"> 3946</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd869900bdd8208be932c175c553e11b"> 3947</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72240a54a2589a4359448def3e37ff9a"> 3948</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"> 3953</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"> 3954</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"> 3956</span><span class="comment">//</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"> 3957</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"> 3959</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"> 3960</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae11a9b62c35bcb47dc26244ce4ed913f"> 3961</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc4148b7b8d45f2483206fa681d630a6"> 3962</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fa718c8ca05c6939057b3b6bfddca80"> 3963</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141032708edb6ae9204997fffdbdd137"> 3964</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ca63139f2d05c7ae6c29ac293b8392d"> 3965</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span><span class="comment">// Field       : DMA_CH8_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"> 3971</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"> 3973</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeade7daa7d83b97d3973fc554fb8ab50"> 3974</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a881085cab36da9c0590997930463fc43"> 3975</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08bbb85531369208dec095c53b0db49"> 3976</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af695d0d88038d8f60c9b387ca307901d"> 3977</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae66b565546c1d18639182d6fc1a598e3"> 3978</a></span><span class="preprocessor">#define DMA_CH8_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span><span class="comment">// Register    : DMA_CH8_AL1_CTRL</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3b34e23c3e3f2a59fbe8ae9eeabe84e"> 3982</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_OFFSET _u(0x00000210)</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f3b8cd6d27d6360f90f6806096e3b91"> 3983</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fd8059b57edaa5b5694cc6a6c2de93"> 3984</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff73793fbdcbd00ba5515db305397c8"> 3985</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ece1470d1d56556aeaf32cb19c72d58"> 3986</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1165f0aa38e82bc67f5b9b42da372cff"> 3987</a></span><span class="preprocessor">#define DMA_CH8_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="comment">// Register    : DMA_CH8_AL1_READ_ADDR</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a634c57a026ac3facc67a59917ae11449"> 3991</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_OFFSET _u(0x00000214)</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a6142003d88fdfc354d1a49f187129a"> 3992</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8df18b6c28ea489a4574b3a83f00cb2"> 3993</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136bebe5a88ad66f19be4b69aec017e9"> 3994</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0ca6ac4ddf5ac3b5548706626429d8"> 3995</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadd0d4c08f86b1695dfcb1aaa40649d9"> 3996</a></span><span class="preprocessor">#define DMA_CH8_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"> 3997</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="comment">// Register    : DMA_CH8_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8904f8717709211c6e30596ef52b7595"> 4000</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_OFFSET _u(0x00000218)</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d51049d8a567fdf917c1120579024c"> 4001</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24ee5547085e50b6468015e62264ac60"> 4002</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd04696e0dda218d7902486815eecf1"> 4003</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4847bc3219bb85f3da6fe780c373bbf0"> 4004</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23746e28d291d30235a7b6728358b6ef"> 4005</a></span><span class="preprocessor">#define DMA_CH8_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"> 4006</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="comment">// Register    : DMA_CH8_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"> 4009</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec93ab06614a7a3f38605c14eb2aa0ed"> 4011</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000021c)</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa40d656815d2356e853ff2a722f5bb52"> 4012</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadc05a96032e2d50f21c60fc7dcf72d5"> 4013</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a429215366de52eff3a94d9cdcf91c9e7"> 4014</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52ec99173fb63e6b97f23aa28ddcfefd"> 4015</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fbe2463e09bccf4952916adcce735f"> 4016</a></span><span class="preprocessor">#define DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"> 4018</span><span class="comment">// Register    : DMA_CH8_AL2_CTRL</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4"> 4020</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_OFFSET _u(0x00000220)</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2e6ed80f3af32e6d2a98c8f923a5559"> 4021</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaa9880e977c33b570c9bf7ee5cc9644"> 4022</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a882a96c2eeb2a55d6ac60201ce54237f"> 4023</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1853e93bdeeabc1b9e086104b93086b"> 4024</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0093dbb8db63614e8774975f2b292243"> 4025</a></span><span class="preprocessor">#define DMA_CH8_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment">// Register    : DMA_CH8_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69cf0a8e08621c5dc8c9c9743e180260"> 4029</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_OFFSET _u(0x00000224)</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af316f2bd91b1e198bd6c653b0fe777cb"> 4030</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac96cd254af67bf204ab7369238a2ab62"> 4031</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7252a02ed3b65c2c0e4bc6a0ad5783f"> 4032</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05e644f918eb81b7e5dba5825c30e7e2"> 4033</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6481adf079b8ae16723658ee063b3ff6"> 4034</a></span><span class="preprocessor">#define DMA_CH8_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment">// Register    : DMA_CH8_AL2_READ_ADDR</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0810e85388a8d88e10687cb541d7a31"> 4038</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_OFFSET _u(0x00000228)</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad812539415ef7bfc89ab18c70e1a2bb8"> 4039</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7df1813b8d51639e43fa9bfcb18b17c1"> 4040</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e8832aa14b80b3a4ec6b352b5b55d00"> 4041</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d62cfa2337e7d87bf9553a04f152b18"> 4042</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9d4f6e4681546b0692b8a6cb19a6729"> 4043</a></span><span class="preprocessor">#define DMA_CH8_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">// Register    : DMA_CH8_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87ca4ede2777c9b0cea68f670597be08"> 4049</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000022c)</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e1d7a5dc8cb60e6944090e64de1c98"> 4050</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affa55bdbb34a889724733af7fd86f8b1"> 4051</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad288716409cd52ba7d25565088020e8f"> 4052</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa23db47af86f3313bd8c5928458a3308"> 4053</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab261bd80058da57d0a69394d266ff520"> 4054</a></span><span class="preprocessor">#define DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"> 4055</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span><span class="comment">// Register    : DMA_CH8_AL3_CTRL</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment">// Description : Alias for channel 8 CTRL register</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b9a5ac533cf4ed0f2d8cbd72340c645"> 4058</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_OFFSET _u(0x00000230)</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7d8904ab39f960b138da96c3ca663"> 4059</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5286610f4f385bdd09e40878489502e5"> 4060</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af85008b8caa2b23e38d91e011b290186"> 4061</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8c9fdcfc7c8acef16e26fbb780ab849"> 4062</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98c0117d6b99ccc098af9e3342a54e23"> 4063</a></span><span class="preprocessor">#define DMA_CH8_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="comment">// Register    : DMA_CH8_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span><span class="comment">// Description : Alias for channel 8 WRITE_ADDR register</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e0b37a1ccf72a2b290941e47ecccf75"> 4067</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_OFFSET _u(0x00000234)</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3070847114de00370aaf48dac83378e4"> 4068</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1650663542a166661b900e2709a79d1b"> 4069</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d50d12c4803a5c06222c5a87eef4dd6"> 4070</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a081fc716555f84dc5100ada9d3d220cb"> 4071</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25a42ebfb1b27f9d15b155f1a3af15b1"> 4072</a></span><span class="preprocessor">#define DMA_CH8_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment">// Register    : DMA_CH8_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="comment">// Description : Alias for channel 8 TRANS_COUNT register</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74dc4e6446b75e3af20af0e0e5f80ec1"> 4076</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_OFFSET _u(0x00000238)</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5f8f81ec392542efd1c717c10b1b65"> 4077</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7146a2a786d1c9d27753fc2d11d3e82f"> 4078</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22a62e0e64e559c3c44dd91753e2b98a"> 4079</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af268209e1e17304f0594da2157a15e4b"> 4080</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7933caf945878259ee6d5623f6c42ff"> 4081</a></span><span class="preprocessor">#define DMA_CH8_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment">// Register    : DMA_CH8_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="comment">// Description : Alias for channel 8 READ_ADDR register</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30f7ddd67d16bd650f1a5b8e55b410e3"> 4087</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000023c)</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25d4d6e2cc3df3517f2e49c6ebb1d738"> 4088</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b57e4524577b942938ec59b0f72e95"> 4089</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae305ae1202f9fe163e132a3be07b2609"> 4090</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccc72149bcf9691982496ee08f16ada"> 4091</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68c7ac6dddb2f82a2d3c5ba17de31676"> 4092</a></span><span class="preprocessor">#define DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"> 4094</span><span class="comment">// Register    : DMA_CH9_READ_ADDR</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"> 4095</span><span class="comment">// Description : DMA Channel 9 Read Address pointer</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"> 4096</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"> 4097</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"> 4098</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88237b69022e4b883b4044bd996f7e3d"> 4099</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_OFFSET _u(0x00000240)</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974e00020d832a81690e2a1b901f48f6"> 4100</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39cd3d1274845acec29a0dcfe0dcec94"> 4101</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c728dbd22c21558927796c01fe186f0"> 4102</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dd792dce8408ac545e93b664fb7236a"> 4103</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daa2d6eb65e4cc07e5a200a1d9fab90"> 4104</a></span><span class="preprocessor">#define DMA_CH9_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"> 4106</span><span class="comment">// Register    : DMA_CH9_WRITE_ADDR</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"> 4107</span><span class="comment">// Description : DMA Channel 9 Write Address pointer</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"> 4109</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"> 4110</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94c1f7b3edc2770e520a2d257af3b6a1"> 4111</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_OFFSET _u(0x00000244)</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f867ad475b54588e8c5f71c85e3b976"> 4112</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29ed03598e2701323881ee568d194852"> 4113</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5467d9267bba86b773c28e5e6e889568"> 4114</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41a190403e921e3b069920819963773f"> 4115</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8afa87e0a9122cd719e58fac8a944b0f"> 4116</a></span><span class="preprocessor">#define DMA_CH9_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="comment">// Register    : DMA_CH9_TRANS_COUNT</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="comment">// Description : DMA Channel 9 Transfer Count</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9d059cc3035948d0433f271d52e9ca6"> 4120</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_OFFSET _u(0x00000248)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a698f9a16f685c21d7909889465dcd364"> 4121</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac83b4809d62973debecd070f3ffa5b2c"> 4122</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"> 4124</span><span class="comment">// Field       : DMA_CH9_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"> 4127</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"> 4128</span><span class="comment">//</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"> 4130</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"> 4131</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"> 4133</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"> 4134</span><span class="comment">//</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"> 4135</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"> 4137</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"> 4138</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"> 4139</span><span class="comment">//</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"> 4140</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"> 4141</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"> 4142</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"> 4143</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a441016401160e22bf0ba58a905faafb1"> 4144</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2e15a93e895e3ce319cc8c639aec30c"> 4145</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfc86e9d3aece644d0726053f58a2650"> 4146</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11af2c6031ef690828e8f128dd8eb3a4"> 4147</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90fbdb190d41a75ec7de49b40fe70c0d"> 4148</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee6c326139d7140ea268307e3b0e42a5"> 4149</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a016bbbb44bddf2d21389754e52d6c2a2"> 4150</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7871ccd8f2d10d7a0d7f3cb4c4b51073"> 4151</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment">// Field       : DMA_CH9_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment">//</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"> 4157</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment">//</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment">//</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"> 4165</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"> 4166</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment">//</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"> 4174</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fbeed0957c7d2b46678f099d2edf59a"> 4175</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79f0b8eeafd9c85719da2ce6dd99e023"> 4176</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6740f7fac11dc315790d7920f0f05c03"> 4177</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32fde4fb8810c937fa80cf1cde340a84"> 4178</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebf27129fbab2de114d30ed395c8b2dd"> 4179</a></span><span class="preprocessor">#define DMA_CH9_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment">// Register    : DMA_CH9_CTRL_TRIG</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">// Description : DMA Channel 9 Control and Status</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b83f7040c041f81e2b1e0ee68fad9c0"> 4183</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_OFFSET _u(0x0000024c)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae373ea8aeeb086ff04e951e8cb9d2b1c"> 4184</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12888d849059d2eb9c277345e08122a5"> 4185</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"> 4187</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"> 4188</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"> 4190</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f71bcfa0f0e81359d7524c3fb5f4dba"> 4191</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9c8fe709f0052752e61b4df7c885a76"> 4192</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38e726db3220ad79c9a0f606ceff7081"> 4193</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b34221a25fc4a00af174e6ed85b437a"> 4194</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fc25c932227cbcc145dedc289bb46fa"> 4195</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"> 4200</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86540028196fa4646679fa6b5324a2b4"> 4203</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adece9496e8b92d2ed4fbb37a26b06b7f"> 4204</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fadc90c9e25607adb95416201e613f"> 4205</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d3855b0bdf19cc0538d5541550f3231"> 4206</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa66023bbb30862fd5ba2ba5d810889be"> 4207</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"> 4208</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"> 4209</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"> 4210</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f0a9560a675d168b854012c0dc66f31"> 4215</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2abb97fac9fe5050a4916008abf70919"> 4216</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a822a375befbea0d343f294f6852402c0"> 4217</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13e5b5728d4bbf8459857434eef3e2ff"> 4218</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae40c8bbc94860ec2871d7b28fc2ff78c"> 4219</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"> 4221</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"> 4224</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span><span class="comment">//</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"> 4228</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec302b4c500705debe2ea922830dd3b"> 4229</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2c1d7f0d59d15a741c0dbb586ba52a5"> 4230</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa65b5b5d1ac143dfb2d0b330f918960"> 4231</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adaa47d8159173e21824231b5130837ec"> 4232</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5dea5b9ddfffdc25aac3075eaa85f31"> 4233</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"> 4234</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"> 4235</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">//</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aaf29b212e6d10e030ed1482416ac2f"> 4243</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a474fa3a363718384093ff1ddda2387ec"> 4244</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86de8ebd45078fa33771257e0a5029ff"> 4245</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3fe8a6948d4e5bbc476e654b359a2e7"> 4246</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48947f06d4788cd7ec7d3695bded1726"> 4247</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"> 4249</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d645e2e8869948e8273efe324da87fb"> 4254</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d8ca2917c880063a425e52d42f5cf7b"> 4255</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46d93f404f98ceba529b5f80cb9e3816"> 4256</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4372bfbdbac85267cd5a11146f8f62"> 4257</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08b2066127e63f7c3226cc06c491d898"> 4258</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment">//</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21337e315269686e04e875870891b720"> 4268</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e18ed90ecaa46948b0f71c4f94dae7c"> 4269</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a353f5f2c803e11ea8cac961183f1f5db"> 4270</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c19e09051ba9231004cf406ae82c20"> 4271</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a803822998be6983a5bf969a2e141313c"> 4272</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"> 4273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"> 4274</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"> 4281</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"> 4282</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"> 4283</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"> 4284</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a123757e8d31ccd56e9550b9ed8d79916"> 4285</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a68c4716882b83f2959660c6720ec84"> 4286</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae389e2865d49c7da8e651b24ed82e268"> 4287</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a589199fc47c85ba3c106199e738bff3b"> 4288</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e846bb2d34b120e1d2e38a524bc5b5"> 4289</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39737c328790d6d676365557898f42b8"> 4290</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1522e1c4b8033bb19b4bfe37542a6946"> 4291</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a3495d5aca88ac989668cb330fdd2b"> 4292</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56ccf52901cc4ca6770e0e6e468b74ba"> 4293</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04e5a84e5f0ebb09d31b85b3211634c7"> 4294</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment">//</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"> 4301</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af00812018a811f497289886fb71ee4e8"> 4304</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a673a7729e9c005437eb0578d811ccabc"> 4305</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6ed1f10d2cec86c998326e465a3e32"> 4306</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95baf5a728182a5d8b847ed9d7015582"> 4307</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcde2ca7bd36907530c3141959f9368a"> 4308</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"> 4309</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"> 4310</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e71b6e7848ecd4840bf79faf098cec"> 4314</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad5bccb46a4ace32610fa73e617e5122"> 4315</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab8ab6f2fdc73abc240ffc2f5ebdca8c"> 4316</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63ffd824eb379864a572b07244a85f4d"> 4317</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a014de66cf4c3f4744824719c43be3c78"> 4318</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"> 4325</span><span class="comment">//</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"> 4326</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"> 4328</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"> 4329</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44bc13e81cd6aa2551ddd9128fbca41c"> 4330</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed1b545d172cb113fd0d4e95410f16e"> 4331</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6e109befa0cdffa14939b9c5afe8fd"> 4332</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f22a99ca04b43857db0da19e6338ac"> 4333</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31ee8100e25d7ff0648eaf7c609a8b5e"> 4334</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f6458c17af8bfe1badcdf5ec7378bf"> 4335</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"> 4336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"> 4338</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"> 4339</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"> 4340</span><span class="comment">//</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"> 4342</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"> 4343</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7681a79ceea3c52f7f7112afbd6963df"> 4344</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a436a1e7fa9405fb56e2498d9fac720eb"> 4345</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d3797b44a396fa973fb1747539abb20"> 4346</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af43805defaf3f0b856e1f146ec07eb15"> 4347</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9adb41d64539fc5f55fad912a2058ff"> 4348</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"> 4349</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"> 4350</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"> 4352</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"> 4353</span><span class="comment">//</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"> 4354</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"> 4355</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3a0bb4dd1fa457f62ab0a7755cff6d6"> 4356</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f0326cbbbf849222a1bea49d2e219dd"> 4357</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afddffd5fdac7bde70d29f5c0a09767da"> 4358</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee8760578887444cabc6d2fc575b55ea"> 4359</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8342c636787b4d4e4cd33945ea2ed4a4"> 4360</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"> 4361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"> 4362</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment">//</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9871e54509296e7671437b1ce6c8135a"> 4369</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75e53f20145ee029e527781876fcd117"> 4370</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2feecdfcd1c788758632c4fb50138001"> 4371</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85ff69875ab3f936dfc665dae98a33c1"> 4372</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97d00edd55cf425a89edf53857da2c25"> 4373</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"> 4375</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"> 4376</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"> 4377</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="comment">//</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"> 4379</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"> 4380</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac391acdc610acaf6a773957a789ccf82"> 4381</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b6f544dbdf4b547fb92154e1041763c"> 4382</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab78d25197daabaf30fd687eb219e4332"> 4383</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7025bd5605466ca8a7e3b5b5033121c8"> 4384</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e7200d4b90740348c5b2c10371f22c0"> 4385</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"> 4386</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"> 4387</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"> 4389</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"> 4390</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"> 4391</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"> 4393</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af96b9311ca91041c810db376c2095de7"> 4394</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1590054a13d00228feff0fe4b1e2cd1b"> 4395</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7350db9277d9cb901afd098cc9b7bc6e"> 4396</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad485c5eaa2ad636b67e683c2a0460c69"> 4397</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00f9a084e1d239b1391970442c4ab34"> 4398</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ada0a7823e43ab00fa17be7cd2276c5"> 4399</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a409716927cded726c39df2e3e5d79912"> 4400</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac313b2cf2e0271b2ac023fc5cc8b8892"> 4401</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"> 4402</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"> 4403</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"> 4404</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"> 4405</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"> 4406</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="comment">//</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"> 4413</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9371e1f3a89f7d4b0ae36b3db8841e16"> 4414</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1647e7a88227501811f7877c3867def"> 4415</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d67473ff6b0ad3b5f257bfd71ea8d1a"> 4416</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a919873972648435c67c33c02c2843519"> 4417</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd23e5b1076065981d306cdc0747124"> 4418</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"> 4420</span><span class="comment">// Field       : DMA_CH9_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"> 4422</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d1c214aba1fa46accb7ac680c5be28"> 4427</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adde4dbf489c8b9a416200282bde44ff1"> 4428</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a015ddeaf31d48fcb07941289962f4c34"> 4429</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acde0f85e279d3becf04d38f4aab3768c"> 4430</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68f4db2670da5dded3d455e9f45d316"> 4431</a></span><span class="preprocessor">#define DMA_CH9_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="comment">// Register    : DMA_CH9_AL1_CTRL</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34abadb557282b2a444a154d3506a97b"> 4435</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_OFFSET _u(0x00000250)</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3e23ea5c86cc96d10959f7d60a3511a"> 4436</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6cdd08030ff0c8086e4a11142141cf0"> 4437</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a879cf2bf00f83ce89310df26cec2d5de"> 4438</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5a7961360bc90fc87ccff7628cfadb"> 4439</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1b3691c99b587bb68cf688ac22ddb25"> 4440</a></span><span class="preprocessor">#define DMA_CH9_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"> 4441</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="comment">// Register    : DMA_CH9_AL1_READ_ADDR</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a244d6723ad54ecad297f405cbc903d85"> 4444</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_OFFSET _u(0x00000254)</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bd6fbbf9f75321a1f78f05f59270267"> 4445</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebca9a7c76ad2d1a33887335224fcb7"> 4446</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae254ade09ce39fafdd40ad1a5f7e96f4"> 4447</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1034d21cbbe86cae80b49c19c3f46d2c"> 4448</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3688f7ec2c4530c12657c4db96102e9"> 4449</a></span><span class="preprocessor">#define DMA_CH9_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment">// Register    : DMA_CH9_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c1c6e3ef7afe9918fd0fb1fc59695b"> 4453</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_OFFSET _u(0x00000258)</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0088b3be7793c7d22a7e9d4e47ba8d5d"> 4454</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fea63a92e35894e5ebe4153ec9cc1ab"> 4455</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa79bc0eebb5efabb432e80b8e487d00"> 4456</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8d4dd6ee4d2a302b9b94854b22bb5b5"> 4457</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc271546451af795c6be5158750afa8"> 4458</a></span><span class="preprocessor">#define DMA_CH9_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span><span class="comment">// Register    : DMA_CH9_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4602df0d4205e048b62e53e4f3c7b564"> 4464</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000025c)</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2af87040e1248e4b593645dfd19ca657"> 4465</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a378e069e1fa080897ecac750b2861131"> 4466</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a814fede7bca270e7289c28b716841f1f"> 4467</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a411378576ad7b3a628c2abc89135a"> 4468</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfea6898d8bb208472abe81e64922b3b"> 4469</a></span><span class="preprocessor">#define DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="comment">// Register    : DMA_CH9_AL2_CTRL</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a008dc168a73c5902fccbabeb8425c7"> 4473</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_OFFSET _u(0x00000260)</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a34fddc2bcf22d7c0a470db87ee6e9e"> 4474</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85dc4c32a9779df6fd9f4100c91cbe4a"> 4475</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa99fa7b51c05d3e118167fb00e686c79"> 4476</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8134f5de5eada82417a01ea9d8792bc"> 4477</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d5cfef7e2d0362e8c87b75850ac7bdd"> 4478</a></span><span class="preprocessor">#define DMA_CH9_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"> 4479</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="comment">// Register    : DMA_CH9_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add1f939d22e8390ac7e518dded52def4"> 4482</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_OFFSET _u(0x00000264)</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51ab70d0352fce3f53010bbb2f4a79ba"> 4483</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807c4959c576e1db0c0d34ebaaffbc5e"> 4484</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc98376e2a3197767854f77630f95cdf"> 4485</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5d810c4f5e35f0e1b601f0159214df6"> 4486</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79da5a14b524edcf1021fd734af720b3"> 4487</a></span><span class="preprocessor">#define DMA_CH9_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"> 4489</span><span class="comment">// Register    : DMA_CH9_AL2_READ_ADDR</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a151a6a790c0b046d838b99c179dbda95"> 4491</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_OFFSET _u(0x00000268)</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe8e543d2170a423f16eaca4d87db6c9"> 4492</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2e6c60b370d4d07a26dc05905a6834"> 4493</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72aed77d5bdd59153dd82b228bd6ddc3"> 4494</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a659d95df032ef6637f3e9c2454ad0fb0"> 4495</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59f641cc1f63cb12d38c807249b60b60"> 4496</a></span><span class="preprocessor">#define DMA_CH9_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"> 4497</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="comment">// Register    : DMA_CH9_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"> 4500</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09ca0dd28b55bb046127e038e1eca6b0"> 4502</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000026c)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7dc15c53cccf4cbecc25664eb272f96"> 4503</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c3ca890bbdc2feaf874ee03f55d5e6a"> 4504</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af389bf465b0a01bfa827519126d1040c"> 4505</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24a82f59f6e7642d017d46330f6dbb5"> 4506</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9058a9ebf5c6a22f45ee33da6a98b5b3"> 4507</a></span><span class="preprocessor">#define DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment">// Register    : DMA_CH9_AL3_CTRL</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="comment">// Description : Alias for channel 9 CTRL register</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbbc9e29741d982ab1d29de9c6a97142"> 4511</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_OFFSET _u(0x00000270)</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bb4e8a8d5dfb1d20c56dd2e23ccd794"> 4512</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64e70f31e0d7794e0fa619f700785016"> 4513</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3fba79d9a5143988306fcaa4bcae6d61"> 4514</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16f99d258c00d5d6edcc521803b48512"> 4515</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32cee7a598095d478dfc359ea9bff724"> 4516</a></span><span class="preprocessor">#define DMA_CH9_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span><span class="comment">// Register    : DMA_CH9_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">// Description : Alias for channel 9 WRITE_ADDR register</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f7824eff6ba890ee5271e6eab710c0"> 4520</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_OFFSET _u(0x00000274)</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33d185c1ee57dfc5d22871cfaf2d4b37"> 4521</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30523d927c6698d4dd8c2d3e073a9f54"> 4522</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8704bd7548c7f768f1b2c01d18ee880"> 4523</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0604d9ca81f8b4dd0904e335343bc6e9"> 4524</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a78b8977a1009173f2847f40e0c6dc7"> 4525</a></span><span class="preprocessor">#define DMA_CH9_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"> 4527</span><span class="comment">// Register    : DMA_CH9_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="comment">// Description : Alias for channel 9 TRANS_COUNT register</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae10d2523d40d66a107af18e808c522b8"> 4529</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_OFFSET _u(0x00000278)</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75f0e563db42555423fd81b7a8a802b"> 4530</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a785fa6f2a6fac0eef050534922659e"> 4531</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae99b07c256dafdc437e9dcfd533f20b"> 4532</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a261dfc233c8123ea73b331b0639f4ebc"> 4533</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6404044d7bc2aacbc297051a85106894"> 4534</a></span><span class="preprocessor">#define DMA_CH9_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"> 4536</span><span class="comment">// Register    : DMA_CH9_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="comment">// Description : Alias for channel 9 READ_ADDR register</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"> 4539</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acff21bcf337253deeb8a7b2f98227d19"> 4540</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000027c)</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada3d73e7b8c595649f2702a711cbd8c9"> 4541</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33358b9e84804b1846022e83a08c3f4f"> 4542</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f2d484959f03f344fad48bc12e1f2f6"> 4543</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a088792d137890d6a884688e70e061da5"> 4544</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2b22d5350e11ee32564fd4a87fb6f19"> 4545</a></span><span class="preprocessor">#define DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">// Register    : DMA_CH10_READ_ADDR</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"> 4548</span><span class="comment">// Description : DMA Channel 10 Read Address pointer</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"> 4551</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ee697e9749885e09a8df6ff4c1f0ad5"> 4552</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_OFFSET _u(0x00000280)</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6ab9231948dbefdf8ec74dec0945d2a"> 4553</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb92678c5e7af10b739d41dc59ab89f6"> 4554</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd29b9ce148c193c65cf3faa1b56af2"> 4555</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6638a1e90f146273bd2f6c65797d19a"> 4556</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14bb7ccf2dd7bfede895bcd57e7e4344"> 4557</a></span><span class="preprocessor">#define DMA_CH10_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">// Register    : DMA_CH10_WRITE_ADDR</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="comment">// Description : DMA Channel 10 Write Address pointer</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86d4fa966cc9897f9be0a44c2d9689e3"> 4564</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_OFFSET _u(0x00000284)</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7d13ae7f92290a01a8656711b301e5"> 4565</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c448a89cee58199adc600345e08d80"> 4566</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91ad5aee2baceb739c19ce037a320424"> 4567</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b13889706c6ef3125909780db619685"> 4568</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5608920cdcdff2c430b38a729d1e595"> 4569</a></span><span class="preprocessor">#define DMA_CH10_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span><span class="comment">// Register    : DMA_CH10_TRANS_COUNT</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">// Description : DMA Channel 10 Transfer Count</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c01f2a4ded8da02e4a76b615c6cbba5"> 4573</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_OFFSET _u(0x00000288)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f692a0c8959e1b307f14039626533fb"> 4574</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d033a30c5ad1158badc466303e5f66a"> 4575</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"> 4577</span><span class="comment">// Field       : DMA_CH10_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment">//</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"> 4585</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">//</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="comment">//</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5113c40c8675b7bfbfdcbfe97f0d01f6"> 4597</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8a0ba109b267f42a7be5ddc2fe7fb52"> 4598</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37f0028ae7cb051f9c0197134bb2bc97"> 4599</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12d67ee7bc56f7864f53b17b890ec4a5"> 4600</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11026e78c8f0a400d9e801232d2b58cc"> 4601</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8f367220b5647c0c6945464ac622076"> 4602</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69974f90c34176d6b9517c3aa45c437f"> 4603</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77b35844d151b12ee9c2fbf3611c5609"> 4604</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"> 4606</span><span class="comment">// Field       : DMA_CH10_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="comment">//</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="comment">//</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"> 4614</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"> 4617</span><span class="comment">//</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"> 4620</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"> 4623</span><span class="comment">//</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"> 4626</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab481edf3c206001aa7616be8378a7d0a"> 4628</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e021a091dd7cb91c37f34c1a0eda027"> 4629</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21304850df21f63d945d9e76c3107843"> 4630</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a462f4dfd2d305e43608c232f0fcb6f2c"> 4631</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09ecbd7213287b27dc7d4103fc8c7542"> 4632</a></span><span class="preprocessor">#define DMA_CH10_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="comment">// Register    : DMA_CH10_CTRL_TRIG</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="comment">// Description : DMA Channel 10 Control and Status</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32d856dc7203ea746445a1016722041a"> 4636</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_OFFSET _u(0x0000028c)</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af884b29747a948f3715e3c56efa1601b"> 4637</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6afa8fa2435a29bb2548d9a072ee6f1a"> 4638</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebfe3dfc54e530d80c1c223d4dcc4465"> 4644</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b4117a3853037a6c35c7d93fc95172e"> 4645</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe1f4915d62323d88102bdf586fdb8e6"> 4646</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fcaaa7d4c636205a32584f31b3063fa"> 4647</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9133d7d87efa5f9683e73ea8353135f4"> 4648</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"> 4649</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4feaf36a33f622dc78f2858698c8d136"> 4656</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5ff973a8e5d47cae82afa50a0eab813"> 4657</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a784cbbf7154612bd8fce9dd1da71d2ea"> 4658</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3edc2f778c4ba2e41975826aa1a298"> 4659</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35256891a0e49aba85f65e74b0a7a34"> 4660</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"> 4661</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"> 4664</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"> 4667</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff911144b8875c3e05df72d3d2080669"> 4668</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b20362fa6da45df3b457ef42202ed0d"> 4669</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046036981e52f0280a5041a0e36f8298"> 4670</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af778086dc37f54fe4aff06d04c032625"> 4671</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17902e27c3c631481b28e684da1add9c"> 4672</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"> 4673</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment">//</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a250b2ee42b4a77ef3d6b62223d67a9f6"> 4682</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2012a92c90b94525bbb1a9ee5beeed05"> 4683</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed2642bfb93d6903dd4994069fa3610"> 4684</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5f56393c24fdeb4626af0e1c99743"> 4685</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c5fbd045cac182d973d3bfe0ea0019"> 4686</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"> 4687</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><span class="comment">//</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38470248fc1c5beb8d14e9d24d1d24b6"> 4696</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67656f3421abeec7a9d173909e3c54a2"> 4697</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bbcbb95fece7221d7f45e3b46476d33"> 4698</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeb7e86ccc346d05e1dab6fbec44f563"> 4699</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcbb876793e9d535317b1dc18a408bee"> 4700</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3c2a1d0f3ec23f933bc1c4b156af16b"> 4707</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0487fe7d26a9a59978b4d4fedb58ec"> 4708</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a056a22223f219215bd64e7c802744721"> 4709</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff"> 4710</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657c48c0a3479d7e12b81884d629ed0a"> 4711</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="comment">//</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"> 4719</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4086947ca7a33f105b4f0cdffc283aa"> 4721</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac357035c2a7901acb5b4fdcc8c21225b"> 4722</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b5219928e19a864b37226d0689f7aa"> 4723</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6197075ab3a6730a76204602b57c622"> 4724</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0401b98a6bc4ae6088c3ca5c1f2ad2d9"> 4725</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"> 4734</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0299ae7dbd51500b62a5372f80defc37"> 4738</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f84a7aa1ddf986826cb4479667cb25"> 4739</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dd3fcea77d4e9d683b9c7234f83c628"> 4740</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc10c010f6b9c7284f649d5804e0be77"> 4741</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bf448d98a79262ff8c9234b58b29153"> 4742</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4302bd7119fc9be1dc830dac781b568b"> 4743</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3f0ae24f1f4d8632322eb960cf0066f"> 4744</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5086d64792add290995363ef9016d553"> 4745</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2326e8938efc19ac545c1bc542ab84b"> 4746</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b77ecd62c94af6028cce8723f0d388c"> 4747</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"> 4751</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="comment">//</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"> 4754</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82f12efcb4128e52e544a02f7bbf254f"> 4757</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e9cd8d28f52c20a4c0e6f0e3f5a1a34"> 4758</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786d5faa678a447e1416f51a15f02806"> 4759</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf534fa0486c7eea6d5c959a68c500dc"> 4760</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44abcf4ae58d9571aa66466141e54b29"> 4761</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"> 4763</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"> 4766</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1785cef3f1c6370abb91e5e0a4fa77"> 4767</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8246386ee58418a28eb9b59c1f96574c"> 4768</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a53b0db6dc45a207e599594dd176c30"> 4769</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dfaf14ecf7cb63c7e03a84d5f52186c"> 4770</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717bab8ac69b87a04f56ded32eb111d"> 4771</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span><span class="comment">//</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aceec1390aa2014c3c6ddcf67fd7309b6"> 4783</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd48985fb6c5ad8f9c0d54df52791ba"> 4784</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab93158bdc1e8b939e758ff9548f4d31f"> 4785</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06134abe187d79ba2d93abdfa4092176"> 4786</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90f95ccfa76f170d6a15e37dfb1a060a"> 4787</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a865317c0bb9154ca10b032102132ab07"> 4788</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"> 4789</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="comment">//</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabd2747546f0563a53fa9c32b013c95b"> 4797</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46a25653c02526bfafba100c0d095869"> 4798</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b1916aa4b83df6f480b5e8cf6592d49"> 4799</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04e0bbb44307e2283ab2f619bd737a0d"> 4800</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab66e3dd215989d3b9c87b2927c193820"> 4801</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="comment">//</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fc0faa9a6b55d5b3784846afd950b4"> 4809</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85fafc26191422e867dc610638fa9e32"> 4810</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60cb77814006fc99de4d657e83f1e9b"> 4811</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599594abc8eac41443f964505a12862e"> 4812</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d12cee1d6f19c7b7a0224332eede91f"> 4813</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"> 4816</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="comment">//</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"> 4819</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a774670e241cd14987ec8c18dbd1b1241"> 4822</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a943a23c4cc4418dc0f2431b35515293c"> 4823</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a009cd293c2aabf0579b037827cfdc5c3"> 4824</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1c63abae4760b8cf56fd2080616bc9e"> 4825</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dbf40fa491e883021bca0308739f286"> 4826</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"> 4828</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="comment">//</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0ba5922ab4b70352c56588ca3c39404"> 4834</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade04b8f10d3e1f93107c0612a51e0d21"> 4835</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2165149cc63b1fbf246e3e02f35848e5"> 4836</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c6f99bbfbc1efdf8cd4b6ff04637df1"> 4837</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7ea1ecdb699f1f530f1eb6201d3c919"> 4838</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb2e13da6ee06fcae44b05c12d6d4a00"> 4847</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fed1d8b523576ced6d8ad24d8db3e33"> 4848</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a618af2cfe3955c263d364678d0e4a578"> 4849</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5928856c2b5d7432901d840fcf35cfc0"> 4850</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6087a0e49674da5adfa3c246e781c707"> 4851</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a090f2e94a950653eff9965c1221d2968"> 4852</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa326dd3c15e1a6ba39aa3ad2fae1f49a"> 4853</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dd2a58bbb4259aa786c3a5089d26b29"> 4854</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"> 4860</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="comment">//</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"> 4863</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"> 4865</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"> 4866</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cf05f2c4deb7bc3c0b58808e400f224"> 4867</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2d99d97e758e29731abe05d4f3d9869"> 4868</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da86a32b821d6024ffdc81542bfda7c"> 4869</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed895a8c41115227e50d58dc78fc73b"> 4870</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1215f6f1f57fa159e21e582e2bd6ec65"> 4871</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"> 4872</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"> 4873</span><span class="comment">// Field       : DMA_CH10_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"> 4877</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"> 4879</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a941e33984095522a2b78704709847dfa"> 4880</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f34b71afadcf1c9477306993cd4c14e"> 4881</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8496b8ee6df33222cc75199d172d2f"> 4882</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c35d8b638669fc553b3cbf271b48dad"> 4883</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35480c44c8350327fa78f665e2d39899"> 4884</a></span><span class="preprocessor">#define DMA_CH10_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span><span class="comment">// Register    : DMA_CH10_AL1_CTRL</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2939f5e8517658a5dadd4cc7a47bde09"> 4888</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_OFFSET _u(0x00000290)</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ebecef92ea94a7fdcb00ecf03f57b75"> 4889</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47345199648eaf9eae358df867c093d9"> 4890</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a235f3feed17119d17f1acbc640aaf52b"> 4891</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaabb3108269ebe22b298bb615765bef"> 4892</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6aa6acf2eca95df491efb9397d18b10"> 4893</a></span><span class="preprocessor">#define DMA_CH10_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="comment">// Register    : DMA_CH10_AL1_READ_ADDR</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"> 4896</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3745e82ea7c728770ce60f100c4e7608"> 4897</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_OFFSET _u(0x00000294)</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e3d0c599068ebddbda365a9b8d6940"> 4898</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa330704bea2933bd2fcb50a00b0f4d23"> 4899</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01e1ec776c2fbcb41705a3aae9cba8c1"> 4900</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c8735dd7970f52283e57eb2014f4f0e"> 4901</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60e5819f7d3933c4bd95965ce728ee4"> 4902</a></span><span class="preprocessor">#define DMA_CH10_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="comment">// Register    : DMA_CH10_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d50ed5564b59ed68804792c77f23936"> 4906</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_OFFSET _u(0x00000298)</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85539ba8c4c02d2ef1aec197ee57d852"> 4907</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30c6bcfc2d115c4b0c2890f72345d30e"> 4908</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa81be9d09257d86821782ec1b2479a8a"> 4909</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba55643e164a9ac70588094420edaf2c"> 4910</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32496069d574b95f324911b7520509e6"> 4911</a></span><span class="preprocessor">#define DMA_CH10_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment">// Register    : DMA_CH10_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3907326c874022c738dc4440a358da6"> 4917</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000029c)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1a106b186395b031f35c6e5715538f8"> 4918</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a554c875292a966a70210de309b6eaa74"> 4919</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0543b07b97964049c994b6f213323a7"> 4920</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf226d8ce1e26f3df3e1eede0650c51d"> 4921</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbbba5b6f3a5c7e4e5944b36223477e2"> 4922</a></span><span class="preprocessor">#define DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span><span class="comment">// Register    : DMA_CH10_AL2_CTRL</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"> 4925</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b35e5efde596ada008dff740f814e6c"> 4926</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_OFFSET _u(0x000002a0)</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a591098a20c9342845e9e2083996b7fdf"> 4927</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae271f577ca41a847be95b3b4d193af53"> 4928</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54f5847c0880d41b26f853c6f55a5279"> 4929</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ddbff0f6263827c9f1469fa7e1c683c"> 4930</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e565d245c1409d9994b89b0ee5e8a7c"> 4931</a></span><span class="preprocessor">#define DMA_CH10_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"> 4932</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"> 4933</span><span class="comment">// Register    : DMA_CH10_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"> 4934</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a276accbe9629ab45f377d346d7572647"> 4935</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_OFFSET _u(0x000002a4)</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accf0d4624aa4272caf9029187c2d70fd"> 4936</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5c0fc5aeff7bd05a3c3c731d16b8b25"> 4937</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ae90c91b476fa38a376282c63a76cd7"> 4938</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b6f425ae16b1ae0a26026a3056efcaf"> 4939</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77d40fd6a9a328501d035c87b4b9b69b"> 4940</a></span><span class="preprocessor">#define DMA_CH10_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="comment">// Register    : DMA_CH10_AL2_READ_ADDR</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a641654eeaae3edc9d867ea18b2923a96"> 4944</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_OFFSET _u(0x000002a8)</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d2741e66a2957cd59639d4757a4165"> 4945</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331273d2675cc65e8b57a563d95aa532"> 4946</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafb6893f3d93ebe579df11f74950f4e8"> 4947</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51b6e7206f899dcb893cca943ea538c7"> 4948</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3860834c3ef239ade1c7f3daa308590f"> 4949</a></span><span class="preprocessor">#define DMA_CH10_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="comment">// Register    : DMA_CH10_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"> 4954</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42df2a077aaf8a198e231f801dc0af38"> 4955</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ac)</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a815fbe8d75d6e678a5029838c7cee942"> 4956</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78952f3d539d8d9cd32b1e437a45f673"> 4957</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68bcad2f2177473c21283070ed52830b"> 4958</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642f6048406748fb2a74b10c221da6ef"> 4959</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf7faab5a45f1499962ab47299718ddd"> 4960</a></span><span class="preprocessor">#define DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="comment">// Register    : DMA_CH10_AL3_CTRL</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment">// Description : Alias for channel 10 CTRL register</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cbd41f9f816f254a611edf0b4e41dc8"> 4964</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_OFFSET _u(0x000002b0)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6826b887763ac1bae0b77276d354ce0"> 4965</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0c67efe65233c66a9ce06e21b911ad0"> 4966</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df433447b31313b89245e1129e3ba96"> 4967</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af776685cedbd03e049788fe0f5df1b95"> 4968</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99588da8a83bedc9d4c6788700c9a8c7"> 4969</a></span><span class="preprocessor">#define DMA_CH10_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment">// Register    : DMA_CH10_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="comment">// Description : Alias for channel 10 WRITE_ADDR register</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88963b600280e4f0cb038378ca65ddd7"> 4973</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_OFFSET _u(0x000002b4)</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c220b10fd955287a989e05e337e228"> 4974</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82a794f29ee68436f222a48f7dfc5b98"> 4975</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa553400b6a2458b3d8f32cc6d523f61a"> 4976</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae139dae11df8432fcf82000b08d3ea45"> 4977</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f88a129210a25eeabbd9f221f32d5b"> 4978</a></span><span class="preprocessor">#define DMA_CH10_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><span class="comment">// Register    : DMA_CH10_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="comment">// Description : Alias for channel 10 TRANS_COUNT register</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8575497a932918320912bbd509907578"> 4982</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_OFFSET _u(0x000002b8)</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa88a65548cd8174c9cf3c2a39ba66fe"> 4983</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5609fb87f3ef918b7420c1ab7c2a464"> 4984</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab57f54add26861dfbca5acfe3c7bd278"> 4985</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1ce9259ce2135acbe6b6b71e88e5adc"> 4986</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2be6c8ee4a8237f98a6b14d152a40540"> 4987</a></span><span class="preprocessor">#define DMA_CH10_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"> 4988</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span><span class="comment">// Register    : DMA_CH10_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"> 4990</span><span class="comment">// Description : Alias for channel 10 READ_ADDR register</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"> 4991</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"> 4992</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d8bebfa639fe0606921c4eb51bb4dc9"> 4993</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002bc)</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae803fdaa4188fca21a899ab23ee61f80"> 4994</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1534ae18162370d7817e6ff68e3b64b1"> 4995</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861e27f51b9f6e9a66e66e89a644a978"> 4996</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30cfeeb045840f825070381255ce1c81"> 4997</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a588746c7085084b3b0797c735c1878f8"> 4998</a></span><span class="preprocessor">#define DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="comment">// Register    : DMA_CH11_READ_ADDR</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="comment">// Description : DMA Channel 11 Read Address pointer</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"> 5002</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6a9a744587532c896058387899b08ec"> 5005</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_OFFSET _u(0x000002c0)</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a757c1eb68d07c2709cd12158b42268d7"> 5006</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a355cc24ed40bb59c7ad9c9d5e34c9e93"> 5007</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8c937bcc0b601e11af915ddeb5368"> 5008</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e45ce5d9af971ccb26f527dbe64443f"> 5009</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca8a29293b44c4b93c09186139c3e6b0"> 5010</a></span><span class="preprocessor">#define DMA_CH11_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"> 5012</span><span class="comment">// Register    : DMA_CH11_WRITE_ADDR</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><span class="comment">// Description : DMA Channel 11 Write Address pointer</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabce42f72a3e3fe8f3ab2006695ccda7"> 5017</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_OFFSET _u(0x000002c4)</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a8951bd82e55280a12153725dcc6638"> 5018</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96daf02ae79ee9575163146f2c4165fb"> 5019</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefca7f63515def4e7734fd6c15275dea"> 5020</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7729109e47217fcea9552ec7a4954de7"> 5021</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39da055f3eaacc43b52d81d1c21bf50b"> 5022</a></span><span class="preprocessor">#define DMA_CH11_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"> 5023</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="comment">// Register    : DMA_CH11_TRANS_COUNT</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="comment">// Description : DMA Channel 11 Transfer Count</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a966a9e765f4ee4890f35b8cadfaa1da7"> 5026</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_OFFSET _u(0x000002c8)</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa555c837676c7f8fb6a8d4caba5d017a"> 5027</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4379c2808003ef0910983d2057bfe83"> 5028</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="comment">// Field       : DMA_CH11_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"> 5032</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span><span class="comment">//</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"> 5035</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"> 5038</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="comment">//</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span><span class="comment">//</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"> 5047</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94bd4e1f9ca94ba6d4a6fac900365b4b"> 5050</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42272b582ed49dda645851d8dea09ee2"> 5051</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1635aa2c1fb9e8117b2cb8b148e8f54c"> 5052</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9aa1493fbaee617f8bd7161653b9f57c"> 5053</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7e9f109b5356469e37561aaac2a406"> 5054</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c8f4e96924e98fde3c72ccbc6047208"> 5055</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a752a6dc428686ed456233eda01e4b8c3"> 5056</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48eb21f50ae9ed1a8315120bcb9da363"> 5057</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"> 5059</span><span class="comment">// Field       : DMA_CH11_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment">//</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="comment">//</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"> 5068</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="comment">//</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"> 5071</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"> 5073</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"> 5074</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="comment">//</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f4f8b4571cd4f06bfb640606015c954"> 5081</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cd9cd2ced8f5865f2f92a06f759a5cf"> 5082</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee88598eb4e04a89fe188787b07d0546"> 5083</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71e03c46ff810dfe7ff5ce1edb4fe3c2"> 5084</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a876456c7a622c396dfc8b9fcfaae80e8"> 5085</a></span><span class="preprocessor">#define DMA_CH11_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="comment">// Register    : DMA_CH11_CTRL_TRIG</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="comment">// Description : DMA Channel 11 Control and Status</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29b22779a4e7de49816b5e47ad3f7e0b"> 5089</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_OFFSET _u(0x000002cc)</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fcde414bb2af7a0a506b18920c33099"> 5090</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed6685d0d18d265694efcbf75ddd75b"> 5091</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"> 5094</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba36e86274a751ed1ce4da5db89ce1be"> 5097</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a154d84d6e8127c5e5a3cd04138b0ba43"> 5098</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad01b6a51d75ab5c0d2d878fa37a544d5"> 5099</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9660bae136f537ea40451c277bda342f"> 5100</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6918e67e554c93de4dc72fc1fc430d4"> 5101</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"> 5103</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"> 5106</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daae1b7694d8f94d42c92897c1ee302"> 5109</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55e6d515fb950e9bb59190c0526617a4"> 5110</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32c06b2c867e7c5f7b78658d8bc57cd8"> 5111</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8241b400c6acedf8ca9a512fd3e954bf"> 5112</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623ab407a855838eda9b6403c70bd7"> 5113</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"> 5118</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27b1d5d5385d93dbb71a4cbc979d8a06"> 5121</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af928e41f96710c02f60ce8a2d2b23640"> 5122</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a4bef4ae2c0be4fc5fddddf6cd4633f"> 5123</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ea610cd05dcfd2a1b712f126583b033"> 5124</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc7be3f48b27a99892a8a4f84f3919f"> 5125</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span><span class="comment">//</span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a661ee2120d974ca4f62effd5c6eb0bc1"> 5135</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d59b128885d10dd2a1c09b769fdaaad"> 5136</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a045d97aac72c0312910e325f4cf333b9"> 5137</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7be3048728e3285bb3610345ca658336"> 5138</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af993305feb4b7154350d3271f08cd711"> 5139</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"> 5140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"> 5145</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="comment">//</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af741d6af6954718c5045b100c933fa36"> 5149</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac17a21e2222525f1d9fe0f4bd753f63e"> 5150</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1d110e1ae6c19fefa017c095fb49a5f"> 5151</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c8204e4e9d1faa8dab2f6e2edc75ef1"> 5152</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84d42ad32b372cd8ddcdfa4c047ed168"> 5153</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"> 5156</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"> 5159</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea3a9696b27e00bc07caba3c6392cac8"> 5160</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b930002f15c26aa6c3178e725e7f75e"> 5161</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53c5d7caa86b7a1e174451ec25f94fb4"> 5162</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75ef1e27f611007486b54be18ee99966"> 5163</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1744caf67aaaddddc2074200fe7622ee"> 5164</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"> 5166</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"> 5167</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"> 5168</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"> 5169</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"> 5171</span><span class="comment">//</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d284692a049ea63d564a6d65e69a1cb"> 5174</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2df9062fd71ba3e5166e5b18e07cb8c2"> 5175</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a866a7ab4a266cca216611e86aeccb633"> 5176</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a16e1868e39e1fc868f0d2187eca8f"> 5177</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27cc000d88cb5c1eaf1a24c7f2f52d16"> 5178</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"> 5180</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"> 5182</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"> 5184</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"> 5185</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"> 5186</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"> 5187</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"> 5189</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa787ccb4ae6ace36aa087d382988d571"> 5191</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dcbc6882a5ff70ce6432ca8d2d193a8"> 5192</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a556f0a8a5dc3a10cba780f7019d37265"> 5193</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bdcfa6cc28801789b9c97b629762952"> 5194</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeefabc8d83ed4a73f4aa4af997eb083c"> 5195</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3c7172be5ccdf2bff01de5e1121fad"> 5196</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d58624c56b90326ed0b87ac1e9b2a2"> 5197</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d5fe5bc118e7cb3ad09b6d40aeb0006"> 5198</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d44a8110ee56debefe008cdd9c8999"> 5199</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e63c863867386a784376f494b753bb"> 5200</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"> 5201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="comment">//</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"> 5208</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f36b7e1dee49fa8c14c5480b5bf4cc7"> 5210</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f19bf04014e611fc2540156f29dacde"> 5211</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a5479107183ea2d92329e82e8085cf"> 5212</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed20eb6bd37256c5cc3a214ee8e6c5a5"> 5213</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1bb9d38da5e34276e61320f5ee92ce5d"> 5214</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"> 5216</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"> 5218</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1676a0963aa053d85a7725586772bd37"> 5220</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3165078d006edaf22962127f07bb872"> 5221</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe2298e1d7f16fdfab1151db4270d63b"> 5222</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f07e1cc20730021034a47d8a19980f9"> 5223</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e3ebd91983612c8405d52d74b3b7b1d"> 5224</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="comment">//</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"> 5234</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecdc4c63be4c4fb40cc38ad9b1b1fac"> 5236</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417ee0bff415938afd1db41476314c04"> 5237</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64bc895d8e44dbfff15a84a928f222f9"> 5238</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f5da7a0fb4af4384dcf78475cfa582b"> 5239</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46ba5b98ef0c38751850511ca8e6204c"> 5240</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb7b0f9ed1dfe1f1005bc79ceb80b3dc"> 5241</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="comment">//</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e8388de663550da03844ad63072b24d"> 5250</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35696704c81e504ecf14e3c903bf3710"> 5251</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf97a0e5bc2f2d72795a8004f6d6be34"> 5252</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac45596129f54ac86b259c882a56085d3"> 5253</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a940411eb0496da1052cb09967f548fee"> 5254</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"> 5259</span><span class="comment">//</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fdef658ef9e70ad9f0fc64cc36e2740"> 5262</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c52cca1938ad4b478557b2c4affe38d"> 5263</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a609951e4f7b6cf42782d2a241aa02f5c"> 5264</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac542db8d4649f449d638abfad5509ec8"> 5265</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a172aa23a32121a786652b64cb95d2b75"> 5266</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"> 5270</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span><span class="comment">//</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5512d9ec190cf30cbd103871b75e825e"> 5275</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bb96928dd405a39acd17390c17e4884"> 5276</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6882adfa2fa72e0c0fb3c102beeca6af"> 5277</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad49c904e2644948013ea7bdf789c8217"> 5278</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa62c6b5c61e9ce0e49c253da4dad6890"> 5279</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"> 5280</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"> 5281</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="comment">//</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ddfb191e79d304df51ebba46c22cc0a"> 5287</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc8f6260c139c64fb361e5044fab8ab5"> 5288</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302cbd9c63fa83b4a3ffd3b1bc8c7821"> 5289</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69012c9d2cd59e8f775834e8e32b01ef"> 5290</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c03fe2245323904b414b89b089870f1"> 5291</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"> 5298</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ad23d2203a4207a93383a0caf1b457d"> 5300</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f0425a4da2386b98a096bd545ed9b6"> 5301</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cf3fe26fb02e08b72898235c732881d"> 5302</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafee9c91f59610e604c05d6162ddf721"> 5303</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d561ac5041edc1f6829e79b09a02045"> 5304</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9366dd5c82c4978e2c8e5b36e3e861f8"> 5305</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2760d81ba554d634df8811666832e197"> 5306</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88bd77d693ebb235a4117a543c62f7f0"> 5307</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="comment">//</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"> 5316</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"> 5317</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"> 5319</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa323db7d4bedc85f7c614736dca00535"> 5320</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad399eb581f2827e586bc1a777427b425"> 5321</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e57eecdf9b37009bf54124b6865df16"> 5322</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec9b57ec835126ce489966ba2eda87c"> 5323</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a365dcdc72441a08ebb86e2f1a59f1e26"> 5324</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"> 5326</span><span class="comment">// Field       : DMA_CH11_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"> 5329</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"> 5332</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ad20c42325cd59b4a513cb74694d03"> 5333</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c520366ba9414d9b0b59d44def89d9f"> 5334</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fd7a5465db43c49c9b35cf95676cd7"> 5335</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedba5fce6500160332dcac663bbc5499"> 5336</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dae18dfaffb4142d08c8e9c42f5b10"> 5337</a></span><span class="preprocessor">#define DMA_CH11_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span><span class="comment">// Register    : DMA_CH11_AL1_CTRL</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2cc59711e5a2f5cd20887026e5291af"> 5341</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_OFFSET _u(0x000002d0)</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa73831c09541822300dcb3f0b77088c8"> 5342</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a405774b387f802f5b62949481d170253"> 5343</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88926019fe42f92526ba0c030c0587ce"> 5344</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02a47449441c67848bc4d7f75365b9be"> 5345</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6590288fba613f632ffe51d449082ac0"> 5346</a></span><span class="preprocessor">#define DMA_CH11_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"> 5348</span><span class="comment">// Register    : DMA_CH11_AL1_READ_ADDR</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"> 5349</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1900f9aa4723799a6e33dca20dc3c48"> 5350</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_OFFSET _u(0x000002d4)</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8195c6ea11bd0d61eee4a071d72648a6"> 5351</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7a072db9e3a107cb88320981056fa03"> 5352</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a572c637d16007b64688e22825301a619"> 5353</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3746784d813f0e271f039e6975790301"> 5354</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6687fc1fb93fd3937171eb584ebc870"> 5355</a></span><span class="preprocessor">#define DMA_CH11_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="comment">// Register    : DMA_CH11_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6eefd9617f2ac449ca46a9f2809cc3b9"> 5359</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_OFFSET _u(0x000002d8)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31caa0987e66d751dc9f74227f178c7c"> 5360</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fefbf3d96124c34d79dd7b65a573ac7"> 5361</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7923e0de5c0baa2c8dbf0b3865d0e93"> 5362</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71cc9c2d6a6c350c21aeae8bf0681014"> 5363</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37f2c1bc0174cdc652bc36d26a2e283d"> 5364</a></span><span class="preprocessor">#define DMA_CH11_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span><span class="comment">// Register    : DMA_CH11_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"> 5367</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ff813663756594184a449da6c8cbf16"> 5370</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000002dc)</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3791d21bccd991914dea102bf4a4fbc"> 5371</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807d8ba0b92282e748e333292c4456d1"> 5372</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0bae7afe875325758aec7ad9b209550"> 5373</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b7e9e5f612232cf2e4c5f9a5ac99e0"> 5374</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1abef93e1937e00a78f3536788b54683"> 5375</a></span><span class="preprocessor">#define DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span><span class="comment">// Register    : DMA_CH11_AL2_CTRL</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"> 5378</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ba801d6b22dda11146f85406a09a317"> 5379</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_OFFSET _u(0x000002e0)</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3200c06dae0dd116facde77740d8cdc7"> 5380</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e3c684c9d60bcbc93e4f02f827cca9"> 5381</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7162d1391f54ad8b818f2ff72738e1be"> 5382</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af48a6b76db868ca9bf1ad4880acc934c"> 5383</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88a3a53d1601f9f07118f1f7cdc799b8"> 5384</a></span><span class="preprocessor">#define DMA_CH11_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span><span class="comment">// Register    : DMA_CH11_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94bd2910f209eff6d4be383f45cfe849"> 5388</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_OFFSET _u(0x000002e4)</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d4f731c3a18459147094cbe034b9795"> 5389</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89fa990b74871bc41229218ca5c6256d"> 5390</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3843303f804b9d0fa7ee70c2ae04e0f"> 5391</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a519db289ebf9a538a11494a81010635d"> 5392</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3d1a7221ff879cdc0b2dd683dd18554"> 5393</a></span><span class="preprocessor">#define DMA_CH11_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"> 5395</span><span class="comment">// Register    : DMA_CH11_AL2_READ_ADDR</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dd7a1df48ee797da376ed909c031d2a"> 5397</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_OFFSET _u(0x000002e8)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae03cde245506e9deea1cce929fee3613"> 5398</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8b30a5c7cfe064f2c65e233117fb9"> 5399</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0cffad1137510f7e4ebdb050fd0e95d"> 5400</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1366e9efb2ebe52d2147a4490d71524"> 5401</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abefb2a2e2728bbab965000a612793664"> 5402</a></span><span class="preprocessor">#define DMA_CH11_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"> 5403</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"> 5404</span><span class="comment">// Register    : DMA_CH11_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"> 5406</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"> 5407</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae883ae03b18d05efe55a30cdbf583da4"> 5408</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000002ec)</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affdb8fdfd90d916f430110074b0765a0"> 5409</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01271c9028ecc53726689c964525027a"> 5410</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af027cc0dffb27e730c579a73fa4e74ce"> 5411</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0aae83f8aca04472faa24942a0680ca"> 5412</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19a0ab4ae1a36a91c621ebec95f8bce5"> 5413</a></span><span class="preprocessor">#define DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"> 5415</span><span class="comment">// Register    : DMA_CH11_AL3_CTRL</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="comment">// Description : Alias for channel 11 CTRL register</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b68f6417f9b978b1c32e9eefa6a1f2d"> 5417</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_OFFSET _u(0x000002f0)</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91c1de8a60af725fcb756734e4b3d15"> 5418</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a016713f40399b2b2b7e09bfcae0b258d"> 5419</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56925b96768772dbaa685c21f10a5e82"> 5420</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb643e57ad2ff493adca0b083e8f9357"> 5421</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecb25120eefdd93ec037beb3c91f6a4a"> 5422</a></span><span class="preprocessor">#define DMA_CH11_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="comment">// Register    : DMA_CH11_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="comment">// Description : Alias for channel 11 WRITE_ADDR register</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3683b6958db6cf57d3f4e3d355839c9a"> 5426</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_OFFSET _u(0x000002f4)</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2502f43bd10c14e50a0152067e65e6a1"> 5427</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c573981dae40aec2dd99bea6ebe3386"> 5428</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a961f0da1c7096e84c13116309c745ddf"> 5429</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec95eb660b92e09744f408f41836f58"> 5430</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acba7b6fecb8721e93123906a8f0d5e0a"> 5431</a></span><span class="preprocessor">#define DMA_CH11_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"> 5432</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="comment">// Register    : DMA_CH11_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"> 5434</span><span class="comment">// Description : Alias for channel 11 TRANS_COUNT register</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2244bb371631d74dc95039a2469254d"> 5435</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_OFFSET _u(0x000002f8)</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a8bde5a3c171ff959f895a80966713"> 5436</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa0bc099c12a4f2fd3c1065e9e43b64c"> 5437</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f49523ec5f7edec5c29e244f2ccdbd4"> 5438</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0349ffd03177818c4db6ed789bc98a7e"> 5439</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba6409d33f7d4c50a96b569b02d9211"> 5440</a></span><span class="preprocessor">#define DMA_CH11_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="comment">// Register    : DMA_CH11_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"> 5443</span><span class="comment">// Description : Alias for channel 11 READ_ADDR register</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d53baf170b0ec6957da716c984be647"> 5446</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET _u(0x000002fc)</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b00fc9f5d2044df7b3d3e905a63022d"> 5447</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f651dd040f701ff96b17151fc7f04ba"> 5448</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1902f61a799c3bb45381e206d06e4939"> 5449</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac13d5b9944a61bf472d44185fb0c4777"> 5450</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9aca6db844810a5424d9752151fb554"> 5451</a></span><span class="preprocessor">#define DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"> 5452</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="comment">// Register    : DMA_CH12_READ_ADDR</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="comment">// Description : DMA Channel 12 Read Address pointer</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"> 5455</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e62aafa55bc488cc10decc31a04252f"> 5458</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_OFFSET _u(0x00000300)</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09fc8d2f81da2464406b02bc69063b5d"> 5459</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31c366617a50784c8c5d9b22fa20f8b3"> 5460</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99e14eaf308e86213307406939b41936"> 5461</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf0e04a2e50f53ae898a13baecab662c"> 5462</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8a0789aa75e8cbf48ed3b3e7cc503bd"> 5463</a></span><span class="preprocessor">#define DMA_CH12_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"> 5465</span><span class="comment">// Register    : DMA_CH12_WRITE_ADDR</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"> 5466</span><span class="comment">// Description : DMA Channel 12 Write Address pointer</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"> 5468</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67ddf5cd22e3c6650c26c158e8cc7e98"> 5470</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_OFFSET _u(0x00000304)</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa129ce015b38e8678d22d2373c18c4b6"> 5471</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96067a96503c23954b3301415ecac567"> 5472</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ab1f6e480e46337cc9d7574335b8a54"> 5473</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8d662d817a81299678f761dabbdde30"> 5474</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3c5c2dec9cc6a5743125cc9a45d82fc"> 5475</a></span><span class="preprocessor">#define DMA_CH12_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"> 5477</span><span class="comment">// Register    : DMA_CH12_TRANS_COUNT</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span><span class="comment">// Description : DMA Channel 12 Transfer Count</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38e9ca180f1526f2e5199c624e5c6966"> 5479</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_OFFSET _u(0x00000308)</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b42d1a942c9212028fc241e42a47869"> 5480</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9aeb38da94b477ef561130c69550269"> 5481</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"> 5482</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span><span class="comment">// Field       : DMA_CH12_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span><span class="comment">//</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"> 5492</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="comment">//</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"> 5497</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="comment">//</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaadf6aa0196dd9f5dfc3c1e26475cf96"> 5503</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5e6fdc4d9a6d31c1f2fd57b4dd08482"> 5504</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5531801c52b103dea3acc34d86ecaa9"> 5505</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bfb9d09b2c74a56d10d1a26784f317a"> 5506</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa515e2437338148d512af8346e5d584"> 5507</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f54bb61a2edaef537d599924a9eb909"> 5508</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e9bd6b21103386ca807152f58d54db0"> 5509</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b94d7293ece8ce8023d226b403879a"> 5510</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"> 5512</span><span class="comment">// Field       : DMA_CH12_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span><span class="comment">//</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span><span class="comment">//</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="comment">//</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="comment">//</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a11db90ded1aea2ec45a510e106a69e"> 5534</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d008da032109dceabfe5b1b8115f192"> 5535</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9f4da6850c7328a74d27bac6ee77ba2"> 5536</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90422d86518bcc2cb7bf26a24c46ff8d"> 5537</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a19f0b99ed22ab91f55290efd1dcae5"> 5538</a></span><span class="preprocessor">#define DMA_CH12_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="comment">// Register    : DMA_CH12_CTRL_TRIG</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="comment">// Description : DMA Channel 12 Control and Status</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c6fddb64e4340ec5f0a7541ea762f1"> 5542</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_OFFSET _u(0x0000030c)</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d845741ea4e1b029055269ea01f6360"> 5543</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af73f5fe1489fda2e66552beafd8e7b28"> 5544</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9496efda14d5f3e11048ed76fe0f839c"> 5550</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcba8bac22b2e48523b1c0445ca129dc"> 5551</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d436af9d6c7a943a29eea05cd7875d"> 5552</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac57e931018300471f476157cf0797411"> 5553</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5381bf05dd7c0f822b9eeb9df543055"> 5554</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9833b916d0b3296b5fee33995750f5e7"> 5562</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac398058b46fccbf0e65536d054f7c411"> 5563</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a839008bbdca924b7bf2228edbee220d0"> 5564</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41182c5e6be284bdcf61fab570f699bf"> 5565</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2abcde71361c18a088c0a125e7873897"> 5566</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"> 5572</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d5300591a369426c7105d874c7bc334"> 5574</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d67422fdda906a16e270fc039c8ea22"> 5575</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacc6bc1eaa2c7e751f89635afcfa60aa"> 5576</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a934f0985649d26bc5ed127c0dd870437"> 5577</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71d8812933b31d3ddd5678aade0bb010"> 5578</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="comment">//</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b3b8f8cc84de5bf3aea13d600e41b13"> 5588</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae30c6389b2af981c626211a4e0f1b42e"> 5589</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95f9b51d5e9e967ef75626fcaea13dae"> 5590</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a733346e130df770624ac79cd3caa8691"> 5591</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ae1939f1e8d4a64eb461392ee88cb58"> 5592</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"> 5597</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"> 5599</span><span class="comment">//</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"> 5600</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85aa21396f2eba89986092974dcaa901"> 5602</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a400c59a32d703151cd2a57ead5899f6f"> 5603</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a635de4f7aef4956bfb83a50dfc9f17fd"> 5604</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5d94c4aedac6103c4f88d3cbdc33be5"> 5605</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a2a4a46fc1ebea5c65c9a2794cba217"> 5606</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c4c7ebda5c0a7470a6a21e2885ee42c"> 5613</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fa65d2eb5bd3d02c8c53811e86a0df7"> 5614</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3fffafb1e55e530ed7bd6baf6413666"> 5615</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a057330902fd52ec5f209903092d2446f"> 5616</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae15c1aca6317b0d9c9e962043de4b6c1"> 5617</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"> 5623</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="comment">//</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeefe2f5f6786e605cb9d050965be2362"> 5627</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad93c62bd9665e31b1ad2d3dd21a7407a"> 5628</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8bf3873c1016fb8e4ae1e34535cce36"> 5629</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c96cfae65f65ca9296566635501ad6"> 5630</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3329e87b355d2581365bc3d88ec181be"> 5631</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"> 5632</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"> 5640</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"> 5641</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7496d96d6487db254a70fff31fa5d8b0"> 5644</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2070c4305a2128e2e8d1f9c3add724ca"> 5645</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cf7a2de083c000d0f97eea251f06399"> 5646</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a532d0ef1183bc880c11c9c7982fee855"> 5647</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f0f52ee64363128adb856c2c4071b0c"> 5648</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec0cd4237f69ec9a014b4a2cbe390e7e"> 5649</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2e97dd5beab3a4b6bd99a0550f17924"> 5650</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70d6c04fbd33c5fc43c619744e1dfbf7"> 5651</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3014525e6b6e30ca09536f52be12c9c2"> 5652</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4864c2f5aead586fbf161e7945d643e"> 5653</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"> 5657</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="comment">//</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43f365c53f2e5375a9ff34cf56fa4c04"> 5663</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e6464fca4536e63635582cde01f39c4"> 5664</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48b1eeca147711adce6403ea128e7148"> 5665</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02d6190b1afc32378e3050fe642a74d8"> 5666</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeff8086d3d39f699aa9b876f90f9e919"> 5667</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"> 5672</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72bfc0b9e70078c8d589729b52ac5f5"> 5673</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad10c01f00984580ecec28e093323b830"> 5674</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1cbc3012dbe98640e4d9f713fddac03"> 5675</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a447dbfab625da2567c1c38ee218bb708"> 5676</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41808e037e139bb418634381d72820a3"> 5677</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"> 5680</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"> 5681</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="comment">//</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f98a83593ea4f34f9270a2ea2f75a9"> 5689</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ddc51ded3628310ea8714905b784bee"> 5690</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e34d56b5caa9d5847a121ce1f8b51b0"> 5691</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a905cc8d233eeaca676c453ee378b2492"> 5692</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e599552aec43fe6b9bdb85fac6edc7c"> 5693</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e5048cb6b6f9046818cb28e375065b1"> 5694</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"> 5697</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="comment">//</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64249752e500c52972d31ece6ef85b33"> 5703</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a044725081731c5ca7d8f27e713c983df"> 5704</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9738ad284146927b3c14df91bc0410c4"> 5705</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09e56eab78ecff701f3d650e5331b546"> 5706</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56cf06d4d82f1adea7c2dacbe56e7107"> 5707</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"> 5712</span><span class="comment">//</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"> 5713</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48abf5310a25c9ec75ff384ee2491603"> 5715</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00e462eed2e80d7e368513b70f7747b6"> 5716</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b46d58ed54fb8f84309d35adce633ba"> 5717</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2f8c251634fa8f27e90c16d92bd38aa"> 5718</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4102cba5cda0bf0cf3916528da5b7896"> 5719</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"> 5721</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="comment">//</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f2bf6c7d177ee7c20bb86f927658f19"> 5728</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed19c1b2206bae7c42da5f72a44fa215"> 5729</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accb3082080762854ca87a988d72ce0e0"> 5730</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d59167c42837ab39ff95151a1a1b408"> 5731</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad605575e1f06df6873d561f182538cdd"> 5732</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span><span class="comment">//</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"> 5738</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e50484c8be794cb6cca804c86523f06"> 5740</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d87ad63e759acd5b5f880f3c54eaaf3"> 5741</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b12e1cae2895ebcd77b912dcd8fd292"> 5742</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d2ca3976601cd752e892fd1f2dae2bb"> 5743</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a529a6b868e17c96ad3b3652907bf80ce"> 5744</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"> 5748</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"> 5750</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"> 5752</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c81982befbb0f236d14652f960b947b"> 5753</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92003fdfc7e6a9617b4bba58ab3a00ae"> 5754</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93645dc94dec4e0212e94ca0a6e0dffa"> 5755</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afad1ba1dffa2b4cf3e890d0880ba4396"> 5756</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc31b5fc45f29895240e3eeb298b498d"> 5757</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1eaed39425559ccd4ed7b4048bd9a985"> 5758</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af71705b2952a698633027a8877f35f5d"> 5759</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7955e856fe73f4e4c1eee8b150b67fa"> 5760</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"> 5762</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="comment">//</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"> 5772</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae866c4efe9bb54dff26473cbf4803752"> 5773</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d82fe41995be871c0935428da59d345"> 5774</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad04dbd3e5cc674f523ed6100af764c2f"> 5775</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8da9a3f8b23021d48ddb7eee3e706e42"> 5776</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06cdbe5d1436c2436f34bf9e6f65bbba"> 5777</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment">// Field       : DMA_CH12_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"> 5785</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57508f451773da145463c089140209e4"> 5786</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbf38a0f79977a3b2c921d7402d2535a"> 5787</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61324f394a2633ee85d64bccf44d1c71"> 5788</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca957c3fff144395ce2a7b4ef889da08"> 5789</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2938a1a5a0610f81cd6b9fb618880686"> 5790</a></span><span class="preprocessor">#define DMA_CH12_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"> 5791</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span><span class="comment">// Register    : DMA_CH12_AL1_CTRL</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span><span class="comment">// Description : Alias for channel 12 CTRL register</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2ff4f6d2fb690577aaaf0fe952becd6"> 5794</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_OFFSET _u(0x00000310)</span></div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20ec839d1c32625e91be7af745c2e01d"> 5795</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa11890b5f531de06c574027c29df44ba"> 5796</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef4ce098be6f2e0c33d83c0a8402f25"> 5797</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c64ffdc1223ccefd0247c821658ffd"> 5798</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add7ee780383089a5a6498c73a003ef2d"> 5799</a></span><span class="preprocessor">#define DMA_CH12_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"> 5800</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span><span class="comment">// Register    : DMA_CH12_AL1_READ_ADDR</span></div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="comment">// Description : Alias for channel 12 READ_ADDR register</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6f5b884037cd14ba40baa62fa227903"> 5803</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_OFFSET _u(0x00000314)</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fce9ea3eff3aadfbf89243f66104485"> 5804</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a781a8590a54b3af93f83cc37ec414c28"> 5805</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad80e1cba4a3630d5326390eb60b6f260"> 5806</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a776313e24aa56a6df2069e7fabc59adf"> 5807</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60932d72be0200fffedefd614fa73839"> 5808</a></span><span class="preprocessor">#define DMA_CH12_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"> 5809</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"> 5810</span><span class="comment">// Register    : DMA_CH12_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"> 5811</span><span class="comment">// Description : Alias for channel 12 WRITE_ADDR register</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafe01fc8a144bdb3e90b566b0bade857"> 5812</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_OFFSET _u(0x00000318)</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1176a016eba879e052e536c5b033ff2c"> 5813</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42c844523f93326e1832e04751092867"> 5814</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a58093c52db2a89a1272a0fae2babbf"> 5815</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6df84858c68da43ed83ec5730f42e5d8"> 5816</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d2361d1461adf514c597d0ab779d62"> 5817</a></span><span class="preprocessor">#define DMA_CH12_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="comment">// Register    : DMA_CH12_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="comment">// Description : Alias for channel 12 TRANS_COUNT register</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"> 5822</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab26684d56fb3896406aff9f5e25db143"> 5823</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000031c)</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45574fc4de3137cfcd2ff2258ea69c4c"> 5824</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c0e8eb02de1197452aef84920b91b54"> 5825</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8f93a8a3548a775d8516103d60fa617"> 5826</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3351df49f41a0ef338579cdd06c9b7fb"> 5827</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8631b3d9362e79def23029f634a4787"> 5828</a></span><span class="preprocessor">#define DMA_CH12_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"> 5830</span><span class="comment">// Register    : DMA_CH12_AL2_CTRL</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"> 5831</span><span class="comment">// Description : Alias for channel 12 CTRL register</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44f02fd94f5905b24696808ea683ac32"> 5832</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_OFFSET _u(0x00000320)</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aada61a33861f4a99d3a3b84a8d4a1559"> 5833</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ba415a4fd5aee4bab8ca07c4a490b43"> 5834</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21152baeed9d389e91c8c7b2de8ec085"> 5835</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2653a7fc15bf214c29886509208541c8"> 5836</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abfa3218864ee0db5776fed8603488b73"> 5837</a></span><span class="preprocessor">#define DMA_CH12_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"> 5838</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span><span class="comment">// Register    : DMA_CH12_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"> 5840</span><span class="comment">// Description : Alias for channel 12 TRANS_COUNT register</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8521b2778e5a0632f2deaeada44aed0c"> 5841</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_OFFSET _u(0x00000324)</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a594e90fc3dca5131ffa2e20647dc765e"> 5842</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8f85918db7a017782afbb1ca0e2c7bc"> 5843</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a464fb13cf608ba3dbfe2180d32c1d40b"> 5844</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb59f51ad422e038d91fbc85f47fcd9e"> 5845</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fcfa2a4a3a5e4d2d76ca62459a0bb7b"> 5846</a></span><span class="preprocessor">#define DMA_CH12_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"> 5847</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"> 5848</span><span class="comment">// Register    : DMA_CH12_AL2_READ_ADDR</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"> 5849</span><span class="comment">// Description : Alias for channel 12 READ_ADDR register</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaff25f85f409fb21bfcaef71c67fa68"> 5850</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_OFFSET _u(0x00000328)</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71748ab37dd609e812b01e662f85c5c9"> 5851</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7525ff043bb6885535ff6d92d9a18db9"> 5852</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26a14ec751ff5d841c1fb473cd636c2b"> 5853</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dbd50ddb13a94b0f80b2e98715d515d"> 5854</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a237fd643c087cb41e5ca6bbf7b2a34eb"> 5855</a></span><span class="preprocessor">#define DMA_CH12_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="comment">// Register    : DMA_CH12_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span><span class="comment">// Description : Alias for channel 12 WRITE_ADDR register</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"> 5860</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a275f209905ce8f3489dde4d5061d43ac"> 5861</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000032c)</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab11d549267b1cf7bd97dd60dcf870ade"> 5862</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77c8af74eeb81095abba9d4215e42649"> 5863</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a819bfedd61edf7e622cb2af2e6fd6cdf"> 5864</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49bb4226de836cbb9e3a594cfbd73c66"> 5865</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab359a71ce69d3c08d70a01e1d1826ba1"> 5866</a></span><span class="preprocessor">#define DMA_CH12_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"> 5868</span><span class="comment">// Register    : DMA_CH12_AL3_CTRL</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span><span class="comment">// Description : Alias for channel 12 CTRL register</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2efe9f384ba7797fec5677ad89b5e0c9"> 5870</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_OFFSET _u(0x00000330)</span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeba3b04c3a01939e2a028dfd10901aa2"> 5871</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5d9f4ba388813b2bd5c6cced91fc8a5"> 5872</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6ee02e67c8ba31c2b9136abc161ff48"> 5873</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98bce1caec1f74f1dca7f43d102e859e"> 5874</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa48f9822f77a63a33acb1a9237eb8efa"> 5875</a></span><span class="preprocessor">#define DMA_CH12_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"> 5876</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"> 5877</span><span class="comment">// Register    : DMA_CH12_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="comment">// Description : Alias for channel 12 WRITE_ADDR register</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a913a01264ee574957809e3f6e6875bf0"> 5879</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_OFFSET _u(0x00000334)</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24834e43c9294c800d1c7c11924c9c63"> 5880</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fcba7a052cc0e0f930ddb621fccb517"> 5881</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a596a2d368d0404293df1c1842106add4"> 5882</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f79adfd182a2a5fb72e155ad2cb8493"> 5883</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a5eed488690bfa8dc12ceff22c21515"> 5884</a></span><span class="preprocessor">#define DMA_CH12_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"> 5886</span><span class="comment">// Register    : DMA_CH12_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"> 5887</span><span class="comment">// Description : Alias for channel 12 TRANS_COUNT register</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a635d010a90e4bdc743f58dd7dcc8d711"> 5888</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_OFFSET _u(0x00000338)</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3593c41e53fbd1e62740c3488af01602"> 5889</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a891fedc8e90f93539fb439d9f38242e0"> 5890</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03d38691d84bd770b4e428cd88e62671"> 5891</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac64eae0b6366a29b8d41425134245276"> 5892</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a191ff7cc2c99a8014148cb39de45652c"> 5893</a></span><span class="preprocessor">#define DMA_CH12_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="comment">// Register    : DMA_CH12_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"> 5896</span><span class="comment">// Description : Alias for channel 12 READ_ADDR register</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"> 5897</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"> 5898</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98f01d64c4e0f4516663fbc0d763ba4c"> 5899</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000033c)</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9107fc039e1c8d64c8fe317a7d522156"> 5900</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15f13e8f15c69ca0318e3df173ef0c92"> 5901</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1058b536e14f27ad03d8d67a5f8995c7"> 5902</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3555ac8d23321668628e64a3be24ba8"> 5903</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12100cd9e8a42522f5a3981c8153dec5"> 5904</a></span><span class="preprocessor">#define DMA_CH12_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"> 5905</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"> 5906</span><span class="comment">// Register    : DMA_CH13_READ_ADDR</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"> 5907</span><span class="comment">// Description : DMA Channel 13 Read Address pointer</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"> 5908</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"> 5909</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"> 5910</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3b59e8bd7525306110b3835980c6d67"> 5911</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_OFFSET _u(0x00000340)</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaebb06cdc5aee9052377635205c91d4"> 5912</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c8a3f594574ae93eebcf40b75743fbc"> 5913</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c80a76f70667d893a2257fd976c9760"> 5914</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae25a4d07949dd9f9bd64b18721c1ebb6"> 5915</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af859e611652823f829555ed5b5137be2"> 5916</a></span><span class="preprocessor">#define DMA_CH13_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span><span class="comment">// Register    : DMA_CH13_WRITE_ADDR</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"> 5919</span><span class="comment">// Description : DMA Channel 13 Write Address pointer</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"> 5920</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"> 5922</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4413541b41cdf7075b2a6e580c06f0ef"> 5923</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_OFFSET _u(0x00000344)</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4771fe0a1095dfba318494ac42029b1"> 5924</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6fe92d235f9e4cace58ffe264e1d354"> 5925</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d54bedf74d40c553ec44d9659331d32"> 5926</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36651cd95873838e6732c67f5ad5df82"> 5927</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac52ad0b8da0a800b0bd4855cfaf92c3a"> 5928</a></span><span class="preprocessor">#define DMA_CH13_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"> 5929</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"> 5930</span><span class="comment">// Register    : DMA_CH13_TRANS_COUNT</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"> 5931</span><span class="comment">// Description : DMA Channel 13 Transfer Count</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a616f31795db054b579c69d7b6c46bed1"> 5932</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_OFFSET _u(0x00000348)</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af24b6ab1fb6d9bc5727ecdea729ed492"> 5933</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24389fa9c99a203487888dc1530afcd6"> 5934</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"> 5935</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"> 5936</span><span class="comment">// Field       : DMA_CH13_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"> 5937</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"> 5938</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"> 5939</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"> 5940</span><span class="comment">//</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"> 5941</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"> 5942</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"> 5943</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"> 5944</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"> 5945</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"> 5946</span><span class="comment">//</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"> 5947</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="comment">//</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"> 5954</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"> 5955</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73cf14d09cb0bee40197c51d2c644e86"> 5956</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad79933cdd3bae16f19d9cbe7fac85881"> 5957</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a819e5cd6cade6391ba157cafcc51e434"> 5958</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621dbc4d5cf45208891ffc73987b8bf1"> 5959</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9f84ade6ccb60bda2c59936cea2f522"> 5960</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0624d53d2d97f78dddcef60eeb714dbc"> 5961</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6347f4b97122c5962935edf114628932"> 5962</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12c8e502bb98ae6ffac6a280715260b8"> 5963</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span><span class="comment">// Field       : DMA_CH13_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"> 5966</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span><span class="comment">//</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"> 5968</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"> 5972</span><span class="comment">//</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"> 5976</span><span class="comment">//</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="comment">//</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2590e0b802b0753358f45937b873f82f"> 5987</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae23e52aef1703100ae505aecef3882a2"> 5988</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb5e5a9deffeefbe8ece87601dcab506"> 5989</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9592d3eab7cdeb08a74a57d466e87d5"> 5990</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a9edf25cb0266fcbe91d0df0422b907"> 5991</a></span><span class="preprocessor">#define DMA_CH13_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment">// Register    : DMA_CH13_CTRL_TRIG</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span><span class="comment">// Description : DMA Channel 13 Control and Status</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41c8fa021aa732ebda10b8841c4343c2"> 5995</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_OFFSET _u(0x0000034c)</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9a9627039f40885fed9165e8470f994"> 5996</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30cca947d069414abb2b9c3f72ff9218"> 5997</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"> 5999</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"> 6000</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"> 6002</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a395c6fc331b77000b8fab6ac89fcc94f"> 6003</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a423be1676eeb6abcca32bfdebc0d39e2"> 6004</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dfaf9a4cd7d8eb61bba003d1aea4f6e"> 6005</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4b208d977a06cad68761538da3a6a0a"> 6006</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b4657f86da83213dfc3a05c82cb6257"> 6007</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"> 6009</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"> 6010</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"> 6011</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"> 6012</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa08624f7e843b135b95428aeaf84300"> 6015</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dfcae87601123f30ae7cc4153e32d1a"> 6016</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f4a15652145ebe346f42c3a87a5d856"> 6017</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4460963f3ae4e363ec3c3dae33499239"> 6018</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f80673ea899c1cdaa2ffd982c3173e4"> 6019</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"> 6020</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"> 6021</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"> 6022</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"> 6023</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8596d5c769354e0b3f0dec1025282fb1"> 6027</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77beeb1e568d75c974ed7d955d8fc72d"> 6028</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6199b2444a2be21a43c2a00d309721b8"> 6029</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76b04d31d474f0d578c0dbb6673d94f4"> 6030</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad11fd6b24f1c26aec62ebcbe2d014d30"> 6031</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"> 6032</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"> 6033</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"> 6034</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"> 6036</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"> 6037</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"> 6038</span><span class="comment">//</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ca60b72eef4741d135a9c5e8be86692"> 6041</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28b86f9e09620a748874f998281066a6"> 6042</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace260d652319022e27413d384afd5619"> 6043</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0fde82a5b8ed683f7495b70e58ca95a"> 6044</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c9b68dc8e045b26d4fb80cae58fd8b6"> 6045</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"> 6047</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"> 6049</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span><span class="comment">//</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"> 6053</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e985b8871e3f295757cc3338e780370"> 6055</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b28588ae9f0c83ac0f7239819794ab8"> 6056</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea6d1b05eb8d3021238bbd8ff16ece0b"> 6057</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab95da56ee3e2cec427956d82ea4d56fd"> 6058</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7a2ecbcc08c27828298c667597316ea"> 6059</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1072d357d2769510bba8f87ef588653"> 6066</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a740f5ba35f304eee1582b217c0bbdc01"> 6067</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7559794005c4092a71ef876e49961b05"> 6068</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a241fd65ffad6d552a386ccd1c6af1f23"> 6069</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a636a186f0b53ed34126aa6aa6c8e8965"> 6070</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="comment">//</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"> 6079</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5e003e7291048f8ddcf701d8e586c1f"> 6080</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b457e7637816ebf2b57f940e4706c1f"> 6081</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abee5fda637e1abcc5ae153e11c36909c"> 6082</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c36073f53668ea3fae521ac6505cb77"> 6083</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abca092d0c042108613be1abfe2820379"> 6084</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"> 6085</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"> 6087</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"> 6088</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"> 6089</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"> 6090</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"> 6091</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"> 6092</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"> 6093</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1822804289e78fcaf61d73bc5cc4454b"> 6097</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2460901fe3123055bbccdcbb7cdff443"> 6098</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c195f27b17253870f531d8d4f26f5c1"> 6099</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaaf65874c97b3c9d3376b9eb4c7fb6fd"> 6100</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47c65a0df0e38572ee8e497cd7a98ce7"> 6101</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f784d2c47a9c9c9e3f90ac7b8911da7"> 6102</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a572cc88f531205a697c3fed7a0c890a9"> 6103</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99cf4cc6d3b3f7c776d0cc2fd5649aa2"> 6104</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a378f1202f9a9193e1aa70913d2c94d31"> 6105</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af07ee73e670cd97b7a4cc1008f67eaeb"> 6106</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"> 6109</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"> 6112</span><span class="comment">//</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"> 6113</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad18f6553f8fa576c25c2fa9be192168a"> 6116</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80d021850e44988f0f03fa39ce1f255e"> 6117</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a0dfcadb98cab7d9e500b6f52d77f7d"> 6118</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1820328909dffaf0a143ebb7c4ef2dd"> 6119</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb0736ae15f851cedc67ea9c2ae889aa"> 6120</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"> 6121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"> 6122</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"> 6124</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f2036f89878bcccdf0f93540afe6f62"> 6126</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38bb0fd8133d5a4de74579aceffd923f"> 6127</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c89db18ff42cc0a92d6554295fb258c"> 6128</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f690f8b851e8503f211d7673b9fc927"> 6129</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1dba602b7d7e4e54b0df9c55d7adb2f3"> 6130</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"> 6131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"> 6133</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"> 6134</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"> 6136</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"> 6137</span><span class="comment">//</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"> 6139</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10bcbbcf4772164c4a3099bfd8c4c314"> 6142</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec69d7e71f4a03362a4b8da7682ef6d"> 6143</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0cf77d65c452007ffe17480431f7dc9"> 6144</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23744018fe83e4a0c1c08d9e95550e3c"> 6145</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afaabdca9e9e1b431aa3adda4f950ab9e"> 6146</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad029b71c1c766b4cd3dc36c3ec65e9fc"> 6147</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"> 6148</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="comment">//</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4923ec7823be385384492f52de05ecde"> 6156</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c5d0f4c2db9deb4f6ba77eaf11ddbb"> 6157</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9573e79f80dbfa437428c8673eef3917"> 6158</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92878437ce3093d2639a2a97d7c5e2d3"> 6159</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a349cf3b25f53c04c4c60b98dab0c4b5e"> 6160</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span><span class="comment">//</span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2f327a92a8018bced3880d511f5174a"> 6168</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a248d9591691c06c73a9afc17469b0781"> 6169</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75c6f91a3e36094015d2aeea2d901261"> 6170</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab31d308f11fadf8e05ac09bca8bf87fc"> 6171</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a293bdbc129890509acb80e97e80223e2"> 6172</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"> 6175</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"> 6177</span><span class="comment">//</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a041effa61478db7ca5e3898b1ebd496b"> 6181</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7691bd29def9afbf03d1413d8495addb"> 6182</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32286f50129be477d1d36f541bdf1e99"> 6183</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a686c134819129b3cc729b46f2507befe"> 6184</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93fbc1631545d71e06210e0af756c61d"> 6185</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"> 6189</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span><span class="comment">//</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"> 6191</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5017969319ecef7bc0077df1de8b881"> 6193</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8c3ed7a24bbc63a5d7b4aeb94474228"> 6194</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a315eda685ba96e6b22c1c4af4af14bde"> 6195</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adea86eb82c45894ec128ad3be681a346"> 6196</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a440bc230a600a63afa23d6c2eef6b50a"> 6197</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"> 6201</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"> 6203</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d667b35b7be60c313ebb667d5dbff9d"> 6206</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac62e3be099c00e9d78a8b3401fe6d291"> 6207</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec12ce6115f8c47dc0bb6b9b22ebd552"> 6208</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a091720bf5e0a8bdd6f9cd5ec58c0e22a"> 6209</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3aa4ddac6b760fd4e12c57889af4d471"> 6210</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b6d8e8be08ee0c4a3d93d7ce0e57551"> 6211</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada18785a18b09d9bbfa6d83a9a4b55db"> 6212</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0449d29c9cb2484502e62c7781004c2b"> 6213</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"> 6220</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span><span class="comment">//</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"> 6222</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"> 6224</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ed40a48beae910782b8542b12591dde"> 6226</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1ca1bb1fd06f03d1f01730c98f12cd7"> 6227</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a217b68c5b1bebaba4fb0fa0b55e93976"> 6228</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9d11b04f61514c6b46b6c72551ae740"> 6229</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f21b87c99415f386dc8b7148d1e9d7e"> 6230</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span><span class="comment">// Field       : DMA_CH13_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d56cc035a0f8479b686ba1dae33404c"> 6239</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdd374a4cec12edf16715d02d5581ed4"> 6240</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa312f593e5b92b45e5d9ba17e1939b2"> 6241</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d992a328da19fb692d54d10adde7985"> 6242</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32bba69a7931d2013c8ecfcda6b7c861"> 6243</a></span><span class="preprocessor">#define DMA_CH13_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"> 6244</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span><span class="comment">// Register    : DMA_CH13_AL1_CTRL</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"> 6246</span><span class="comment">// Description : Alias for channel 13 CTRL register</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59835ec6d35571fc3ffbda1fcc41a8b7"> 6247</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_OFFSET _u(0x00000350)</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38f0e6a7033d3cae4aba11e6e5fd63f2"> 6248</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6badd2cc92fec083e5add54ad3ced6de"> 6249</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d74458f8f8c816f091af7893ad6ab35"> 6250</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addbbc0b5c8cbd6d660ec3ea88cad388e"> 6251</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a746bb64dc9192c7c3871ca5a6834d219"> 6252</a></span><span class="preprocessor">#define DMA_CH13_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"> 6254</span><span class="comment">// Register    : DMA_CH13_AL1_READ_ADDR</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span><span class="comment">// Description : Alias for channel 13 READ_ADDR register</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a6d4ee6c0f7ed64ad8662be3885d0d5"> 6256</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_OFFSET _u(0x00000354)</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae69dd081170a04c59fc90068a8a99888"> 6257</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2a79b21425810e23892c76508832b72"> 6258</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65fab9038af623d02c2f9e8f39b5bfb9"> 6259</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d3103b1e98f64dc6e42382d72e4a9a7"> 6260</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae775dda721f45a7a74251c50a1508068"> 6261</a></span><span class="preprocessor">#define DMA_CH13_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"> 6262</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span><span class="comment">// Register    : DMA_CH13_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span><span class="comment">// Description : Alias for channel 13 WRITE_ADDR register</span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9eb6f466350066cf4a148bf9575cfc99"> 6265</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_OFFSET _u(0x00000358)</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48638bf43fa402c092dfe83f1d31347"> 6266</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac33e65bc52cc5dd4e004ed5d6993e339"> 6267</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cdf77cfa1b25eb8581dd166deefe44b"> 6268</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0fe88663f2aed74f6b31dc1d1e1b8bd9"> 6269</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aaff7a43433367952003948029dad59"> 6270</a></span><span class="preprocessor">#define DMA_CH13_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"> 6271</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"> 6272</span><span class="comment">// Register    : DMA_CH13_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"> 6273</span><span class="comment">// Description : Alias for channel 13 TRANS_COUNT register</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"> 6274</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8911f8e18ce4cd2015c0467f18c103f"> 6276</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000035c)</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affcff5b6484f62b300c3dc9ddb75bc72"> 6277</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5a9907ab4bf8665e7f506f5b9180d9d"> 6278</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae3af14bacd65edebc006630701deb5c"> 6279</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4aabe4336ffca2755d51db7c12875261"> 6280</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7d4ca377726ecd158b0d401f584629d"> 6281</a></span><span class="preprocessor">#define DMA_CH13_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><span class="comment">// Register    : DMA_CH13_AL2_CTRL</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"> 6284</span><span class="comment">// Description : Alias for channel 13 CTRL register</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f024ecee82064c6470a55374274d384"> 6285</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_OFFSET _u(0x00000360)</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a104b8fa4794dc816a95dca7939d3a400"> 6286</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f9414e440c63aa81823a92997a2f04"> 6287</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b569539d05b9c27e7b8bb8450b38756"> 6288</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afeac217962f25b5936e667a03f83e01b"> 6289</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26d324fce335e18eb5bb96c7f5ec13ea"> 6290</a></span><span class="preprocessor">#define DMA_CH13_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"> 6291</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"> 6292</span><span class="comment">// Register    : DMA_CH13_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span><span class="comment">// Description : Alias for channel 13 TRANS_COUNT register</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12e30d85037ada0bd991ef3d1031cdd0"> 6294</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_OFFSET _u(0x00000364)</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a005d069c6080f18576362081659672c8"> 6295</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c373568d124ae6ee3a5d727ca98ba42"> 6296</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0feeeefe0bac76e4e81b04270b944063"> 6297</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a673cf48d3f7807d3034272614b01a805"> 6298</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad844c0849e61ccee6061b135a91b587a"> 6299</a></span><span class="preprocessor">#define DMA_CH13_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"> 6300</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"> 6301</span><span class="comment">// Register    : DMA_CH13_AL2_READ_ADDR</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"> 6302</span><span class="comment">// Description : Alias for channel 13 READ_ADDR register</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25b3b8638cc54b81708e172b1f91c7c3"> 6303</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_OFFSET _u(0x00000368)</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc592935100b3797106b23026e852a56"> 6304</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef90cc466690c45b5f083c684b66559"> 6305</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3b6ebedf3b85ae3287d2f07fcf88e54"> 6306</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83a5bc99a78422e8c0712a49d339b28b"> 6307</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21856493559aa2a977c64196e43e1e97"> 6308</a></span><span class="preprocessor">#define DMA_CH13_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"> 6310</span><span class="comment">// Register    : DMA_CH13_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="comment">// Description : Alias for channel 13 WRITE_ADDR register</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb42b183516b04c8884b02485d383926"> 6314</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x0000036c)</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1714a21c63c19b3cf20e171c58d12b8e"> 6315</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fbecf31669f9c10d879673e3b046d5"> 6316</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5ba8dc983a97e13ae261816bb83b0af"> 6317</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0b363b56e997a5280be2fe180675840"> 6318</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2c80b24576fd71eefce62229a1162f1"> 6319</a></span><span class="preprocessor">#define DMA_CH13_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"> 6320</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"> 6321</span><span class="comment">// Register    : DMA_CH13_AL3_CTRL</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span><span class="comment">// Description : Alias for channel 13 CTRL register</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d5615cff97ce029e954648a58b00dd5"> 6323</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_OFFSET _u(0x00000370)</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adedfe177123ae595dfd2c7c62a1238de"> 6324</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada8955b66c0f421220bc8bd1e8693f67"> 6325</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab338d9d0b67155221e4b13024e0cb7d6"> 6326</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3a1ade91fa0c9fb9e1abb86299c8b1b"> 6327</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30391d5f1fba578a958cc79e01f22f1e"> 6328</a></span><span class="preprocessor">#define DMA_CH13_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"> 6330</span><span class="comment">// Register    : DMA_CH13_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span><span class="comment">// Description : Alias for channel 13 WRITE_ADDR register</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff622e7547f0545419291babc9c4dbac"> 6332</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_OFFSET _u(0x00000374)</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0cd9499fd5ac303e61b77f07b18d50b3"> 6333</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3eeddb054a01d268bb81a3f0a9af0d92"> 6334</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abafdff46e9b9609caaa3f93a6da0da62"> 6335</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88826f8157ad68e8ffc06602e7f4e2b7"> 6336</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0cf93594a3dc142765899cd70a7cc544"> 6337</a></span><span class="preprocessor">#define DMA_CH13_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span><span class="comment">// Register    : DMA_CH13_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="comment">// Description : Alias for channel 13 TRANS_COUNT register</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a076a9e53313b0ec09acfbc4255ecef52"> 6341</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_OFFSET _u(0x00000378)</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92259870e14e7fcd8e2a1b4b02c6abf4"> 6342</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7a992e864fd277363336b1edf6269ee"> 6343</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac18dc0335fc4e25be7dea6de676293d3"> 6344</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a534aaae6a64051b01f05031a0b6d4fa8"> 6345</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60b76eeba1498592618a080c63648f1d"> 6346</a></span><span class="preprocessor">#define DMA_CH13_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span><span class="comment">// Register    : DMA_CH13_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span><span class="comment">// Description : Alias for channel 13 READ_ADDR register</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"> 6350</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d562e22e79aaaac3af02711c660fe4e"> 6352</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_OFFSET _u(0x0000037c)</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54cd791a1bba782623a8f433fed1664c"> 6353</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3b3b473c9948165a6510efc6e67d59f"> 6354</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13c27e9dcbaaafe40851c608b0ed4e54"> 6355</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d56e0dd406124fc8885f080b8ba4c06"> 6356</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed268f5ee9b46034c21612460ceed86e"> 6357</a></span><span class="preprocessor">#define DMA_CH13_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="comment">// Register    : DMA_CH14_READ_ADDR</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="comment">// Description : DMA Channel 14 Read Address pointer</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"> 6361</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"> 6363</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96ea47f65bd02874d0c64ead072d61dc"> 6364</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_OFFSET _u(0x00000380)</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d81cb05b4aeffbb390501ed30bee6f7"> 6365</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d76d1eb35ce8389ef762f506ec5d2a4"> 6366</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a802878717622dfc2bb112a9fdd174b9a"> 6367</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3db0c7b22f93636ea6f9a86276ef404d"> 6368</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a524f13e0d7f340b006a026b479f9045e"> 6369</a></span><span class="preprocessor">#define DMA_CH14_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><span class="comment">// Register    : DMA_CH14_WRITE_ADDR</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span><span class="comment">// Description : DMA Channel 14 Write Address pointer</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"> 6375</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f5b7b50abf43710a8be56ced71ed53c"> 6376</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_OFFSET _u(0x00000384)</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a22ea68288e9fd02cc776d98543e4c"> 6377</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8095194195a7235ff76ad6315087ddbd"> 6378</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72ba79191eba1b9293205ed24d2d233d"> 6379</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec3caaf6ab1a0ea892b536f69eb0ddf"> 6380</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af16bdc8a783f0545a029560cf994024f"> 6381</a></span><span class="preprocessor">#define DMA_CH14_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span><span class="comment">// Register    : DMA_CH14_TRANS_COUNT</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"> 6384</span><span class="comment">// Description : DMA Channel 14 Transfer Count</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b3b30a5f81477eb3c9d451520d54049"> 6385</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_OFFSET _u(0x00000388)</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e92ad6c6fad588e3ea285cff8c7f196"> 6386</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b3315eb99b7041be5009f847a9fc215"> 6387</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="comment">// Field       : DMA_CH14_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"> 6393</span><span class="comment">//</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"> 6394</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"> 6396</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"> 6397</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"> 6399</span><span class="comment">//</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"> 6400</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"> 6402</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="comment">//</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"> 6408</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2896dc874fcefcf0b1bfca60b2373d30"> 6409</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfb4d786c4507902041584ebd2999b57"> 6410</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f3ee25bfa4304c6befb0bfb3544683d"> 6411</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a152b7baf2c8ee8bc76bf6c547900108a"> 6412</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4a3600e911e083138c53eeeeaa784d5"> 6413</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77349044966ac5c3d7feca13373297c3"> 6414</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b12797e72cc67ae77ca0e65e91ddd3d"> 6415</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8a0fd545a0fba62c4e8b0f75bc328c1"> 6416</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"> 6417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"> 6418</span><span class="comment">// Field       : DMA_CH14_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"> 6420</span><span class="comment">//</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"> 6422</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"> 6425</span><span class="comment">//</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="comment">//</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span><span class="comment">//</span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a917403380b69fc694827e698efcb631e"> 6440</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a515bd1a6df34cac4e04024dd5947d226"> 6441</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17496df8be289c9ac21741714d0fa97d"> 6442</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af351d3a28581afc98b42c1aad7680140"> 6443</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae06d43c33185a07e4031e9038890db86"> 6444</a></span><span class="preprocessor">#define DMA_CH14_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"> 6445</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"> 6446</span><span class="comment">// Register    : DMA_CH14_CTRL_TRIG</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span><span class="comment">// Description : DMA Channel 14 Control and Status</span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05524852837115209d18735bdebaaecc"> 6448</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_OFFSET _u(0x0000038c)</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29b2097b2ca17f94de2e7b7ab4bb85e8"> 6449</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7bb086915ed3c04194ce6ded5552059"> 6450</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"> 6455</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa68bb9135cd95384fcb9ebfc5965bab"> 6456</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81eab3bd6ba2dba2068d8e2474b93406"> 6457</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae766844ea11d740dd12408b7b8d4507e"> 6458</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cbd178cc267b973ccf1e57b7e95bfe4"> 6459</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3b015859c1a2af326055097e3a32719"> 6460</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"> 6467</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fa7259d187c4e0d0db7f39adcb350a"> 6468</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15a316f297ff30458098281120992729"> 6469</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e68ecaf1c252a0a1c5e2d4c0f0dc61e"> 6470</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfafd5e51cfdc671152f1109b8be17c6"> 6471</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5174cb4793bdad21d4cb91dc03b75723"> 6472</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"> 6473</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"> 6475</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"> 6477</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73b2dee68220a8aa506dc95393fa3636"> 6480</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54b35691b76f820d500b1b61d5d1e137"> 6481</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d7cf1349e4fed3c2f85f19ac034f3f3"> 6482</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95dc84b6e46661eeec020beb84f24994"> 6483</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a830d05b2e529c86207a0d1b49d1e98d6"> 6484</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"> 6486</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"> 6490</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="comment">//</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6543cadc8104aaa135bd132d943ae6ce"> 6494</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aebac77727b7662bf8e4698308c4bf3"> 6495</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3aac8a3609455c04ee9eae67ad4db53"> 6496</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9ec465399c3353578b317d72d8bb447"> 6497</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9129e72cf2441de0a8c4974783f62194"> 6498</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"> 6500</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"> 6504</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span><span class="comment">//</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"> 6506</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"> 6507</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5a44d690c9287f29c0f7d471e08aa3a"> 6508</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad93f8ab58bb4ea9cf788afe5c7af4c02"> 6509</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73cea96377d285f12944f727a04b71ba"> 6510</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3672c780f89acb9dbbf38e20d4762eac"> 6511</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab33a0bd2f4d9f4753c222acf32aa026f"> 6512</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"> 6516</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"> 6517</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26b4f9f2ed072b84904e3e953d5586f1"> 6519</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14a0242ad56f698147a56f89443c180e"> 6520</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bf32a6b246d6bc913148f5dab235408"> 6521</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe2e5f532f7b163ed61b87fdd5d7d6b9"> 6522</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb8cc78f9582a3b3fa1ea5bf7714a5ef"> 6523</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"> 6524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"> 6527</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span><span class="comment">//</span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a090801b3657666ee7f6cdd29b6fec1b3"> 6533</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e2f5352744664b4a83dde58f7639914"> 6534</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e48c513de4e2dad619c873469f2e4ce"> 6535</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ac03655fcf463a529497649ca8757ff"> 6536</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49a579582e787153e86aaf416422968a"> 6537</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"> 6545</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"> 6546</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49fc9a132abdeae55a3cbb2948ade8ea"> 6550</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af088cf2a50df285c00f3a2126700021b"> 6551</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b2fdd8b06a329c86d4b3bab903b2ac8"> 6552</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1447cda30951d572af91a0ca7875e3a"> 6553</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61f4e0bb4e9a0109884e9852a029d88d"> 6554</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74b2dbe4801b22009109d8d32460bf22"> 6555</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a507851e9888f4ca64a8fd5c43d038a7f"> 6556</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a442b6b889a109f9e3ef0f2b0262e6b91"> 6557</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4566d8aa8c2196eadc7cb9666217d4e"> 6558</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a939e1e4ad15da7770f6c267a90cec7"> 6559</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span><span class="comment">//</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af25d7ffdd068482773967fee365b42b7"> 6569</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fafc6f4a1af6b95432e1adbce9f03a5"> 6570</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b77d57b46be1ac8c835cba972da1107"> 6571</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee41e4c9733992a91f91b92d68dbabe"> 6572</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ce42f9c715e95398084b1df1acb09aa"> 6573</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"> 6578</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db7cb9713f85a02e0717e159cd387b3"> 6579</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a054a9cf5e3c8566bd0958ef02a20edaf"> 6580</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c17838f7739c7e6d58b3077adbb3739"> 6581</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8355bd3f98b762c8643884f653167a63"> 6582</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5496a29a6c4ef64ce8313d4ce2a87bc"> 6583</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"> 6587</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"> 6588</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span><span class="comment">//</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"> 6591</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"> 6592</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"> 6594</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b3b6df7659f4577d1b762ef4f5d6546"> 6595</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15fdc198c1a0d61722c1ad29754c132b"> 6596</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6f4e13bb8f626d62c3dcbe79b6d9cfa"> 6597</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1908f73eae7ba6cd44f3850a77cd2b52"> 6598</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3eb36dcffc9ef007876957ff3b20ce57"> 6599</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99c7ef06fa0321a7cd4a6215cffaae79"> 6600</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"> 6601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="comment">//</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeac4d882a396f167c87129fdd5fd725e"> 6609</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7ac0c01a136d70bc4a07f55a268e0cb"> 6610</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a187684bbed8351ef0af5dd21f099d9bb"> 6611</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab13be37a74a5e11aaf68365995872256"> 6612</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2883d5a20ad947827ab1bf80f722f3a5"> 6613</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"> 6614</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"> 6615</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"> 6616</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"> 6618</span><span class="comment">//</span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"> 6619</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"> 6620</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9838c0189a272ac55ada7525bf6b1f63"> 6621</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7db236bc2c5a06dbe1d50398fa941663"> 6622</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61bfe84ba4061ec19669e261f250cfce"> 6623</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86165a502d988c7bb0bbc309c7f6ccbe"> 6624</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ad5d9ff36020e7c4d37047d9665f60c"> 6625</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"> 6626</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"> 6627</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"> 6628</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span><span class="comment">//</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56522c7825c8266736b8b022c4e2270e"> 6634</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeac48bfa37d08cd73248c10d3436c1fd"> 6635</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89de8b93fd2aaf35ef1a6b14bb0dafc5"> 6636</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada72b38ba7947616f4f024b4f2b30cf9"> 6637</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2651bd9d0e258f943cad93600c182142"> 6638</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"> 6639</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"> 6640</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"> 6641</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"> 6643</span><span class="comment">//</span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"> 6644</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"> 6645</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31db8f64fef97e0e7a8d892fbd36f98c"> 6646</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e68fa8481582be061f30aedd7ea9acf"> 6647</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae51469ae0866342a433a0658822c46bb"> 6648</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f22271d49ea4d22c340a219ed96c89a"> 6649</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c45a796bafe20349d7f11a59d81eb52"> 6650</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"> 6651</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"> 6652</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"> 6653</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"> 6654</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a115a4f7111bab927d7457eeb95fcdefb"> 6659</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad736656e6bf2b5b58c681a2829d56b4d"> 6660</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0310739f11e117db17547794998d124"> 6661</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e008f3b14e9b9de5725be8363f4d3e8"> 6662</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27658da5aaf4c6fc2e09db42b4aee446"> 6663</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51f91c6127b6199824982e90ae7cb2a9"> 6664</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fd727bbe9a56133d09343fc0c0867a6"> 6665</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfde6fc168a7f5eba57aeff6bf8ba59b"> 6666</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"> 6668</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"> 6669</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"> 6671</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"> 6672</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"> 6673</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="comment">//</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"> 6676</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"> 6677</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51d09bf8dde44b6434b01687b9ab5114"> 6679</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a529955c01e341ed8d06eae143a0245eb"> 6680</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9300ba7db8cdab0cb346f0c641e70314"> 6681</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a364f8ac5f6729263d48ada786dd7b8e1"> 6682</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae33ea1bec1dada9de840d8735cc202b6"> 6683</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><span class="comment">// Field       : DMA_CH14_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"> 6687</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"> 6688</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"> 6689</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a654395be80d043376f110e034afb5849"> 6692</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1545091bbfdf6bd48c279c93e4a85116"> 6693</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7258550b28f7b64a5695c5e711625fa"> 6694</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8391b142fc7a88fa40e8b017563fb15c"> 6695</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6293fa81c8807d9f42c98dde94e1f694"> 6696</a></span><span class="preprocessor">#define DMA_CH14_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"> 6697</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"> 6698</span><span class="comment">// Register    : DMA_CH14_AL1_CTRL</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"> 6699</span><span class="comment">// Description : Alias for channel 14 CTRL register</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1118678114c2e1528e291c59679cec2c"> 6700</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_OFFSET _u(0x00000390)</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd3830b19094994f7b91a88d9217899d"> 6701</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f72a2439626f31e12fc84ea31eb7a6f"> 6702</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f3ed876cfdd09382ad53ae997b84248"> 6703</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab316d76f837a4eedf58cc56f71e3aa0a"> 6704</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad101d1cb5b68def6bc325697365a353c"> 6705</a></span><span class="preprocessor">#define DMA_CH14_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"> 6706</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span><span class="comment">// Register    : DMA_CH14_AL1_READ_ADDR</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span><span class="comment">// Description : Alias for channel 14 READ_ADDR register</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6083d56e6d29c4e01bf088ff9fce04b6"> 6709</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_OFFSET _u(0x00000394)</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d91f420da8016a2393cc2f46839f839"> 6710</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70f2621112c60529d29863457c084621"> 6711</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed197643f098b048bcc1d037638bc29"> 6712</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97d23cf882847fc32db364098e1e3c81"> 6713</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f71a8780a1e6fc6768261de694a94c2"> 6714</a></span><span class="preprocessor">#define DMA_CH14_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="comment">// Register    : DMA_CH14_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span><span class="comment">// Description : Alias for channel 14 WRITE_ADDR register</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd9e1fafebbc1204a36b156dda1999d5"> 6718</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_OFFSET _u(0x00000398)</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d2307954ce84bafbb4c643d385e2ce0"> 6719</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bed6dacc128009b38198c3b1a9a8474"> 6720</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e0324555c890551cad9804c00925874"> 6721</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8bce9c521f788ee1ac638b23c81fd8bf"> 6722</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b96f0a484347d860c09393e699304c5"> 6723</a></span><span class="preprocessor">#define DMA_CH14_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"> 6724</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span><span class="comment">// Register    : DMA_CH14_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"> 6726</span><span class="comment">// Description : Alias for channel 14 TRANS_COUNT register</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"> 6727</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91fb80f0c57b4f63c3833a9b61f037b0"> 6729</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x0000039c)</span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a245cee3e0f2694be116f78e03cb9a526"> 6730</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1094d1df15a5349ea70f920382c2421"> 6731</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a208633e9ee35c50d503f77ce51ddd804"> 6732</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a276d800455a8a12f536195848194867c"> 6733</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba96ba963177fbebff0f81b7d792c910"> 6734</a></span><span class="preprocessor">#define DMA_CH14_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="comment">// Register    : DMA_CH14_AL2_CTRL</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="comment">// Description : Alias for channel 14 CTRL register</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fd33c96a83ab40b3371e941d85c6a87"> 6738</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_OFFSET _u(0x000003a0)</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad22c8e8acb54ce0bd729928547c394a7"> 6739</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a063a0f55442a59848f0d00e64139c2ff"> 6740</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10f4f50f13a84527f5bd81038679f022"> 6741</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab84bd141f1258827f602c9064158f8a0"> 6742</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab56d41a6aef35079ca8b6755b0a784e8"> 6743</a></span><span class="preprocessor">#define DMA_CH14_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"> 6744</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"> 6745</span><span class="comment">// Register    : DMA_CH14_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><span class="comment">// Description : Alias for channel 14 TRANS_COUNT register</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dcb13410681041c7060992a3235eb78"> 6747</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_OFFSET _u(0x000003a4)</span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3784e7a971e8823cda9026eeabb66ef"> 6748</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade9d5a565d76150614eb406be7bade3f"> 6749</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab21033190a9f20d2ab90b605c3ccb27a"> 6750</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf265023302c70236dc806369c0da225"> 6751</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2746f839e250b4a209fa4858756b5666"> 6752</a></span><span class="preprocessor">#define DMA_CH14_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"> 6753</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"> 6754</span><span class="comment">// Register    : DMA_CH14_AL2_READ_ADDR</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="comment">// Description : Alias for channel 14 READ_ADDR register</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a5724d5a0d3eb484caeb3560edd6436"> 6756</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_OFFSET _u(0x000003a8)</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f513a80c8b5573ff51c54118c1e5fe9"> 6757</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84c7d63f0693185ae6d6e89e819f78f8"> 6758</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ab2d05455468d1b8712492520c61684"> 6759</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92b769bf9c49c7793eb35983b35641e6"> 6760</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa42ec4993986138082fac8790deb197a"> 6761</a></span><span class="preprocessor">#define DMA_CH14_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="comment">// Register    : DMA_CH14_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="comment">// Description : Alias for channel 14 WRITE_ADDR register</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"> 6765</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"> 6766</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2967e3080e589bfd4338bdeb884676"> 6767</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000003ac)</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6ef8db9afb67c568f8c430b5eb463a9"> 6768</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0f454b4e78b9c062f8fddb498a6665e"> 6769</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad388fc78586ccf8ca9f2c2add42530a5"> 6770</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a011872a23292bbbde24300d2ddee5275"> 6771</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f72291d55d39c4398cfc220eb4c3fb3"> 6772</a></span><span class="preprocessor">#define DMA_CH14_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"> 6773</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"> 6774</span><span class="comment">// Register    : DMA_CH14_AL3_CTRL</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"> 6775</span><span class="comment">// Description : Alias for channel 14 CTRL register</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c4f190c38a260831546d2323b5d81df"> 6776</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_OFFSET _u(0x000003b0)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a767f631121e847754394977bc69aadeb"> 6777</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad096737c80b7878c574f30c7e8f14da7"> 6778</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23cf93a9b8f1fd5e8536dc1030dd4b08"> 6779</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e4d28bf803b3f3be7da1c86130bc1f4"> 6780</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae151b45632ae5f7b7cdcab36cbdb23a6"> 6781</a></span><span class="preprocessor">#define DMA_CH14_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"> 6783</span><span class="comment">// Register    : DMA_CH14_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"> 6784</span><span class="comment">// Description : Alias for channel 14 WRITE_ADDR register</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae24ca79a366841a51da602d01bd4664"> 6785</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_OFFSET _u(0x000003b4)</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1925d1f932a825ab0bfd70485ffcda96"> 6786</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f0886791057832c5013caadd465e421"> 6787</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac128e5c7214c64473ddd6456ae5028ce"> 6788</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8754450b988b29352f66fb0b4da4da87"> 6789</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7a53f9b8c16f16702df50880e3e5b61"> 6790</a></span><span class="preprocessor">#define DMA_CH14_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"> 6792</span><span class="comment">// Register    : DMA_CH14_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"> 6793</span><span class="comment">// Description : Alias for channel 14 TRANS_COUNT register</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16dd240b38c4c92d8dacc60b08374d24"> 6794</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_OFFSET _u(0x000003b8)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f23f9cc86721d48eba990892a69f113"> 6795</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91779ce22a502401be90b75358045590"> 6796</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a934b8ab7479e71eb6499b9f38333992b"> 6797</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56a1e5d81e66a93ce6f94dc48518a83f"> 6798</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecda376f110fbb566c14adf581cd4104"> 6799</a></span><span class="preprocessor">#define DMA_CH14_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"> 6801</span><span class="comment">// Register    : DMA_CH14_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"> 6802</span><span class="comment">// Description : Alias for channel 14 READ_ADDR register</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"> 6804</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01edce587bf6d85c154e2ffa532e7cc7"> 6805</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_OFFSET _u(0x000003bc)</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31d51ae54a49e7c68ef3400fc72fd487"> 6806</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af93871e93e56e048ef22054cf4f60170"> 6807</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae81e2b4d616fc36111bac94a59217bfa"> 6808</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae387e712e1e3ca42e28a6c90e1ec8735"> 6809</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ae501aa7728404d0e22cca3e3949f5d"> 6810</a></span><span class="preprocessor">#define DMA_CH14_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment">// Register    : DMA_CH15_READ_ADDR</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span><span class="comment">// Description : DMA Channel 15 Read Address pointer</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="comment">//               This register updates automatically each time a read completes.</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span><span class="comment">//               The current value is the next address to be read by this</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ceb41dfc5a06c5de42f2180d285b661"> 6817</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_OFFSET _u(0x000003c0)</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2695aacd618910593910c426c32e79a2"> 6818</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5b1fb04475957353e3f44b9cd02b2dd"> 6819</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefa0fabe9483d4995a5ec8c4c463f06f"> 6820</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2c97bc257dc89ffa2c0bbfaef660334"> 6821</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ecdd97f7cbbdf3eaa4cbbba87565651"> 6822</a></span><span class="preprocessor">#define DMA_CH15_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span><span class="comment">// Register    : DMA_CH15_WRITE_ADDR</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span><span class="comment">// Description : DMA Channel 15 Write Address pointer</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="comment">//               This register updates automatically each time a write</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"> 6827</span><span class="comment">//               completes. The current value is the next address to be written</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"> 6828</span><span class="comment">//               by this channel.</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32cf0353275e01ac14955fae78b6055f"> 6829</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_OFFSET _u(0x000003c4)</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17c55132204576a3eb61c9c3a5852903"> 6830</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230faf007781fca5ce8ff7396c7e9f82"> 6831</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bc7b596d29a554b2ffe1d1840907775"> 6832</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ebd884861c605036232cf88a6d6157a"> 6833</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07c82ebaf361339ea1e15a46e6e4dd39"> 6834</a></span><span class="preprocessor">#define DMA_CH15_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span><span class="comment">// Register    : DMA_CH15_TRANS_COUNT</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"> 6837</span><span class="comment">// Description : DMA Channel 15 Transfer Count</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adffe55e77eb488ab1105c7ff798498f1"> 6838</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_OFFSET _u(0x000003c8)</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a048248799501026d04dd08302f79b2b9"> 6839</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f7f2dcb74e6acbbbeb30a52d99513ed"> 6840</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span><span class="comment">// Field       : DMA_CH15_TRANS_COUNT_MODE</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">// Description : When MODE is 0x0, the transfer count decrements with each</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="comment">//               transfer until 0, and then the channel triggers the next</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span><span class="comment">//               channel indicated by CTRL_CHAIN_TO.</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="comment">//</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="comment">//               When MODE is 0x1, the transfer count decrements with each</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"> 6848</span><span class="comment">//               transfer until 0, and then the channel re-triggers itself, in</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"> 6849</span><span class="comment">//               addition to the trigger indicated by CTRL_CHAIN_TO. This is</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="comment">//               useful for e.g. an endless ring-buffer DMA with periodic</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span><span class="comment">//               interrupts.</span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="comment">//</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="comment">//               When MODE is 0xf, the transfer count does not decrement. The</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span><span class="comment">//               DMA channel performs an endless sequence of transfers, never</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="comment">//               triggering other channels or raising interrupts, until an ABORT</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="comment">//               is raised.</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"> 6857</span><span class="comment">//</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"> 6858</span><span class="comment">//               All other values are reserved.</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="comment">//               0x0 -&gt; NORMAL</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"> 6860</span><span class="comment">//               0x1 -&gt; TRIGGER_SELF</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span><span class="comment">//               0xf -&gt; ENDLESS</span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3dbd58ec4b4454e80ce951a72848848"> 6862</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f683ca1945c92da1cfdf5e9c1c12fdd"> 6863</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab39f4a5220d06ab561c1e85a18da1657"> 6864</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_MSB    _u(31)</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70071aa461b4c695ef4334519855cbdb"> 6865</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_LSB    _u(28)</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeab942d61128604c2e90de11a67fd23d"> 6866</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26574f5a5e8e542fb91971071646b989"> 6867</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_VALUE_NORMAL _u(0x0)</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a492987f2248e122d5107bf2b34ce9582"> 6868</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_VALUE_TRIGGER_SELF _u(0x1)</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfb296c2390702c7f4e70a48c9cb55cd"> 6869</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_MODE_VALUE_ENDLESS _u(0xf)</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"> 6870</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="comment">// Field       : DMA_CH15_TRANS_COUNT_COUNT</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="comment">// Description : 28-bit transfer count (256 million transfers maximum).</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span><span class="comment">//</span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="comment">//               Program the number of bus transfers a channel will perform</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span><span class="comment">//               before halting. Note that, if transfers are larger than one</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="comment">//               byte in size, this is not equal to the number of bytes</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span><span class="comment">//               transferred (see CTRL_DATA_SIZE).</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"> 6878</span><span class="comment">//</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"> 6879</span><span class="comment">//               When the channel is active, reading this register shows the</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"> 6880</span><span class="comment">//               number of transfers remaining, updating automatically each time</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="comment">//               a write transfer completes.</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment">//</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="comment">//               Writing this register sets the RELOAD value for the transfer</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="comment">//               counter. Each time this channel is triggered, the RELOAD value</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span><span class="comment">//               is copied into the live transfer counter. The channel can be</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="comment">//               started multiple times, and will perform the same number of</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"> 6887</span><span class="comment">//               transfers each time, as programmed by most recent write.</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"> 6888</span><span class="comment">//</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"> 6889</span><span class="comment">//               The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"> 6890</span><span class="comment">//               is used as a trigger, the written value is used immediately as</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span><span class="comment">//               the length of the new transfer sequence, as well as being</span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="comment">//               written to RELOAD.</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4411d6119287fd0c25102409af5e8ce3"> 6893</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_COUNT_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8b7452dca8ed49e82778cac851b6c7c"> 6894</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_COUNT_BITS   _u(0x0fffffff)</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a128b83e5b29533bfd607ebe8afa096ae"> 6895</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_COUNT_MSB    _u(27)</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab67b56620f7cf12952fc270d17767a94"> 6896</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab0733da9cb569f76c382d6216b1ba4f"> 6897</a></span><span class="preprocessor">#define DMA_CH15_TRANS_COUNT_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><span class="comment">// Register    : DMA_CH15_CTRL_TRIG</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="comment">// Description : DMA Channel 15 Control and Status</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d5f1feffa165eb5ed2179e36dc6e14d"> 6901</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_OFFSET _u(0x000003cc)</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54d61871a015e0931ca15c4f0d7d5e69"> 6902</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BITS   _u(0xe7ffffff)</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafe4eb338cced8c9bf434391f5ce11ba"> 6903</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"> 6905</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_AHB_ERROR</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"> 6906</span><span class="comment">// Description : Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span><span class="comment">//               halts when it encounters any bus error, and always raises its</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"> 6908</span><span class="comment">//               channel IRQ flag.</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6bec6a153d4b6cce09855f3f06a7c5a"> 6909</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_AHB_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a268fa1df073f7d369f4dafdb8b1e4228"> 6910</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_AHB_ERROR_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83f2deeb6d00cc8bd29359e041866d86"> 6911</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_AHB_ERROR_MSB    _u(31)</span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf2fb15a98c81b47d9865d78fe9deb39"> 6912</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_AHB_ERROR_LSB    _u(31)</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae15e0b7aaa9956fc26f0d7ef0fa1108b"> 6913</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_AHB_ERROR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_READ_ERROR</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="comment">// Description : If 1, the channel received a read bus error. Write one to</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span><span class="comment">//               READ_ADDR shows the approximate address where the bus error was</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span><span class="comment">//               encountered (will not be earlier, or more than 3 transfers</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4789990ca40db05076fac15b3f05db2c"> 6921</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_READ_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbe5d67b6e48c78d06d42beebd974329"> 6922</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_READ_ERROR_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af076042f0ce708f5d1ee9213e309a566"> 6923</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_READ_ERROR_MSB    _u(30)</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04c1bc6eb1a2328ab82ddbc0a4b29216"> 6924</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_READ_ERROR_LSB    _u(30)</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a662effecadbefede9d229ff9c5bd5782"> 6925</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_READ_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_WRITE_ERROR</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><span class="comment">// Description : If 1, the channel received a write bus error. Write one to</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span><span class="comment">//               clear.</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span><span class="comment">//               WRITE_ADDR shows the approximate address where the bus error</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span><span class="comment">//               was encountered (will not be earlier, or more than 5 transfers</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span><span class="comment">//               later)</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc9c896a7285beec66b6e4fcb98279a7"> 6933</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3c3c62d6c82ddad4e52616464bac059"> 6934</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade46c9bba58a9f520522000cc120ba7e"> 6935</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_MSB    _u(29)</span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2270789d80262629d4329794e15ac3aa"> 6936</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_LSB    _u(29)</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65e17e0dea89f8f03ed9ca9e9653f76e"> 6937</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_WRITE_ERROR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_BUSY</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="comment">// Description : This flag goes high when the channel starts a new transfer</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="comment">//               sequence, and low when the last transfer of that sequence</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="comment">//               completes. Clearing EN while BUSY is high pauses the channel,</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><span class="comment">//               and BUSY will stay high while paused.</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span><span class="comment">//</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span><span class="comment">//               To terminate a sequence early (and clear the BUSY flag), see</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span><span class="comment">//               CHAN_ABORT.</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae16d51518d6d01273f6dbc44abc2527e"> 6947</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BUSY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d61264314adf13f84cc97efb4aa5be2"> 6948</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BUSY_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a049bc56175c7eb8cad7749217e5a382f"> 6949</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BUSY_MSB    _u(26)</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28eea87ea8abc080fb5bb9dc57a3d52c"> 6950</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BUSY_LSB    _u(26)</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29770cfe70a5b94fd6a19c55cbb23e06"> 6951</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BUSY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_SNIFF_EN</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><span class="comment">// Description : If 1, this channel&#39;s data transfers are visible to the sniff</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span><span class="comment">//               hardware, and each transfer will advance the state of the</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span><span class="comment">//               checksum. This only applies if the sniff hardware is enabled,</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"> 6957</span><span class="comment">//               and has this channel selected.</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span><span class="comment">//</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span><span class="comment">//               This allows checksum to be enabled or disabled on a per-</span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="comment">//               control- block basis.</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6744895e07213fe5dac26202086b2476"> 6961</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_SNIFF_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b49145e70f1ba9930be8d5633ac8a55"> 6962</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_SNIFF_EN_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3547d2bebfa976fdad7cd9fddd5e5708"> 6963</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_SNIFF_EN_MSB    _u(25)</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac705cfa4dfc091c421f1d41a8422fd3e"> 6964</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_SNIFF_EN_LSB    _u(25)</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc30d22dc21fb9a83a84a0627991d38a"> 6965</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_SNIFF_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_BSWAP</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span><span class="comment">// Description : Apply byte-swap transformation to DMA data.</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="comment">//               For byte data, this has no effect. For halfword data, the two</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span><span class="comment">//               bytes of each halfword are swapped. For word data, the four</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span><span class="comment">//               bytes of each word are swapped to reverse order.</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a777607f059573b8ad00280bc7acfb05f"> 6972</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bcc0db98c283cd414da8fa577f8894e"> 6973</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BSWAP_BITS   _u(0x01000000)</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19c7b41b79d98ac77ed8a8565c3609d4"> 6974</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BSWAP_MSB    _u(24)</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70e77e024d1d77ec10b4735f10e2668a"> 6975</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BSWAP_LSB    _u(24)</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54791cba67af9e32c98b9d42cca14d72"> 6976</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_IRQ_QUIET</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="comment">// Description : In QUIET mode, the channel does not generate IRQs at the end of</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="comment">//               every transfer block. Instead, an IRQ is raised when NULL is</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span><span class="comment">//               written to a trigger register, indicating the end of a control</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span><span class="comment">//               block chain.</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span><span class="comment">//</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"> 6984</span><span class="comment">//               This reduces the number of interrupts to be serviced by the CPU</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span><span class="comment">//               when transferring a DMA chain of many small control blocks.</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05070a7f89896ad5cc8dde6743c74cb0"> 6986</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6dcfa7640734cc7c57fa873bfa991ac"> 6987</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa76bad5336a5dc0184bd23f568309091"> 6988</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_MSB    _u(23)</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66901744b3dd046f96319a97b8349dd3"> 6989</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_LSB    _u(23)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac62f4f78a8430801f21748fdaf7b199c"> 6990</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_IRQ_QUIET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_TREQ_SEL</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="comment">// Description : Select a Transfer Request signal.</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"> 6994</span><span class="comment">//               The channel uses the transfer request signal to pace its data</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span><span class="comment">//               transfer rate. Sources for TREQ signals are internal (TIMERS)</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span><span class="comment">//               or external (DREQ, a Data Request from the system).</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span><span class="comment">//               0x0 to 0x3a -&gt; select DREQ n as TREQ</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span><span class="comment">//               0x3b -&gt; Select Timer 0 as TREQ</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="comment">//               0x3c -&gt; Select Timer 1 as TREQ</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="comment">//               0x3d -&gt; Select Timer 2 as TREQ (Optional)</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"> 7001</span><span class="comment">//               0x3e -&gt; Select Timer 3 as TREQ (Optional)</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><span class="comment">//               0x3f -&gt; Permanent request, for unpaced transfers.</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dc2aa5467a52edb31650acf898f5317"> 7003</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95822c812d298a98aca803181dc6c2ba"> 7004</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_BITS   _u(0x007e0000)</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8729caa26bd09b8da52b09178754dcd5"> 7005</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_MSB    _u(22)</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50749a2cd638dcf68c5e1975fcaeab00"> 7006</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_LSB    _u(17)</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93cc7481b40293a1448c105e506724f4"> 7007</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9db22444e4cfc19493bdbcc7fb3d2785"> 7008</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0 _u(0x3b)</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17c9437586239f2258b7d1b65375a8c4"> 7009</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1 _u(0x3c)</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0774a2a39269b8e87827a8451b05c71"> 7010</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2 _u(0x3d)</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97840500541bd9fa2b03ff070f9a2c7a"> 7011</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3 _u(0x3e)</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46601641f70dca3218f2bed862ca008b"> 7012</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT _u(0x3f)</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"> 7013</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_CHAIN_TO</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span><span class="comment">// Description : When this channel completes, it will trigger the channel</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"> 7016</span><span class="comment">//               indicated by CHAIN_TO. Disable by setting CHAIN_TO = _(this</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span><span class="comment">//               channel)_.</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span><span class="comment">//</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span><span class="comment">//               Note this field resets to 0, so channels 1 and above will chain</span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span><span class="comment">//               to channel 0 by default. Set this field to avoid this</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc3bd344d3d5ec1c6c28e95b93006c82"> 7022</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_CHAIN_TO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d4a478ef2e9ee3a22c6c9bfe15d6fbf"> 7023</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_CHAIN_TO_BITS   _u(0x0001e000)</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6e8f6a872063a012f3b9d067c629f20"> 7024</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_CHAIN_TO_MSB    _u(16)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abedda753e4d62e200eb0ee05f264d87a"> 7025</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_CHAIN_TO_LSB    _u(13)</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a145f7b215a0d02290feebb48adf9f71d"> 7026</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_CHAIN_TO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"> 7028</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_RING_SEL</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span><span class="comment">// Description : Select whether RING_SIZE applies to read or write addresses.</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span><span class="comment">//               If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE)</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="comment">//               boundary. If 1, write addresses are wrapped.</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f587455031eab1c65f0365ea7005f32"> 7032</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af121ce63b4632e71e41bad737dd8c82c"> 7033</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SEL_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27f92e3be6e89ca60f6a730df890cef1"> 7034</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SEL_MSB    _u(12)</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf27580500f340c5f9f42e0371a2446b"> 7035</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SEL_LSB    _u(12)</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ca7a49017c21a68303d2a3377ab5af2"> 7036</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_RING_SIZE</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"> 7039</span><span class="comment">// Description : Size of address wrap region. If 0, don&#39;t wrap. For values n &gt;</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="comment">//               0, only the lower n bits of the address will change. This wraps</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"> 7041</span><span class="comment">//               the address on a (1 &lt;&lt; n) byte boundary, facilitating access to</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"> 7042</span><span class="comment">//               naturally-aligned ring buffers.</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"> 7043</span><span class="comment">//</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"> 7044</span><span class="comment">//               Ring sizes between 2 and 32768 bytes are possible. This can</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"> 7045</span><span class="comment">//               apply to either read or write addresses, based on value of</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"> 7046</span><span class="comment">//               RING_SEL.</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"> 7047</span><span class="comment">//               0x0 -&gt; RING_NONE</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b82cab371b066e45da3039c90051ad"> 7048</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6b24cdeb6efb501018acde5bb5f5545"> 7049</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_BITS   _u(0x00000f00)</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a554f828451eb72f711976e87a4419952"> 7050</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_MSB    _u(11)</span></div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a834a9698f47af4d11ac6c24033d6f4e5"> 7051</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e05f14ff2a205daad81017facf28155"> 7052</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6143895fb377c74c535130119da3783d"> 7053</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE _u(0x0)</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_INCR_WRITE_REV</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span><span class="comment">// Description : If 1, and INCR_WRITE is 1, the write address is decremented</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span><span class="comment">//</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">//               If 1, and INCR_WRITE is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="comment">//               causes the write address to be incremented by twice the</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment">//               transfer size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71eb6eb9316a093d3194d67ed75d6228"> 7062</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2fff980bd430e8cf95d8cd6a4ebd4f0"> 7063</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a769dace119df618b6c2bccdc4dbd9d7b"> 7064</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_MSB    _u(7)</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecb62b97eaa6c423ebb969877089d850"> 7065</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_LSB    _u(7)</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaaa261536a4ec627884874d4d32f61ef"> 7066</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_INCR_WRITE</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="comment">// Description : If 1, the write address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span><span class="comment">//               each write is directed to the same, initial address.</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span><span class="comment">//</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span><span class="comment">//               Generally this should be disabled for memory-to-peripheral</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a990d88c7bcf965807f9f4ddd64e19615"> 7074</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60996ed6ddf4854c4f514b30178b6e5d"> 7075</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61e5a878c6f47c19dd3878d8fe4083c7"> 7076</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_MSB    _u(6)</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a934e03fdbaeac9cc8af8b5535e3cc"> 7077</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_LSB    _u(6)</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61320ead9aa5d1fcf1a9ca9e77adaa57"> 7078</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_WRITE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_INCR_READ_REV</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span><span class="comment">// Description : If 1, and INCR_READ is 1, the read address is decremented</span></div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment">//               rather than incremented with each transfer.</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="comment">//</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="comment">//               If 1, and INCR_READ is 0, this otherwise-unused combination</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span><span class="comment">//               causes the read address to be incremented by twice the transfer</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span><span class="comment">//               size, i.e. skipping over alternate addresses.</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7fa4e361e3b7edc3fd94075720fe26f"> 7087</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade9b83202c1f87f3b1ca9e2a4f646356"> 7088</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab83b4cc51177b51347324da616566a62"> 7089</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_MSB    _u(5)</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77f66fb50b55e7695da6f9c0fb299bff"> 7090</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_LSB    _u(5)</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb6385ef519a6cb1c4bffede8b77d704"> 7091</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_INCR_READ</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span><span class="comment">// Description : If 1, the read address increments with each transfer. If 0,</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span><span class="comment">//               each read is directed to the same, initial address.</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="comment">//</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span><span class="comment">//               Generally this should be disabled for peripheral-to-memory</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span><span class="comment">//               transfers.</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a497b02558b31ac2852e85a87969b47cd"> 7099</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed1cf8ce741e8b8b65a7918e800ad4b"> 7100</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8c7eddbc57f88dbebca1870ccd7bc37"> 7101</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_MSB    _u(4)</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d9939ae7b2ac81b3783b7121688854b"> 7102</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_LSB    _u(4)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5076a05585eb2d34c151cf9e675ac56d"> 7103</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_INCR_READ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_DATA_SIZE</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span><span class="comment">// Description : Set the size of each bus transfer (byte/halfword/word).</span></div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span><span class="comment">//               READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes)</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"> 7108</span><span class="comment">//               with each transfer.</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="comment">//               0x0 -&gt; SIZE_BYTE</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="comment">//               0x1 -&gt; SIZE_HALFWORD</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span><span class="comment">//               0x2 -&gt; SIZE_WORD</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2b3fb1d302dc483fe93a5f493c13fc0"> 7112</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee03166a54a2c4333f47ff2e9e2aef61"> 7113</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa20bc33f1471e1ff810f66cb986694da"> 7114</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_MSB    _u(3)</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a3ae9f432ef575386d7d1ef3c49ae8"> 7115</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_LSB    _u(2)</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58be5814b2334632f5cccfda6956e29e"> 7116</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae43ca4f99d0079f8b8fa45341f41db18"> 7117</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE _u(0x0)</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae12b467953754c29ef9ebd3b2595191d"> 7118</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD _u(0x1)</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a8ed2d73d9fbbb3e9bc2183645d01b2"> 7119</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD _u(0x2)</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_HIGH_PRIORITY</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span><span class="comment">// Description : HIGH_PRIORITY gives a channel preferential treatment in issue</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span><span class="comment">//               scheduling: in each scheduling round, all high priority</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span><span class="comment">//               channels are considered first, and then only a single low</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span><span class="comment">//               priority channel, before returning to the high priority</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"> 7126</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span><span class="comment">//</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="comment">//               This only affects the order in which the DMA schedules</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="comment">//               channels. The DMA&#39;s bus priority is not changed. If the DMA is</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment">//               not saturated then a low priority channel will see no loss of</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span><span class="comment">//               throughput.</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a199095c339c8f991a172669fa09b379b"> 7132</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8996387e36a421e93061a9b9c21f13a4"> 7133</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a606304fa97a41c46294e54deb9534c15"> 7134</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_MSB    _u(1)</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca8d1ea6a7f515a955060427e30ce992"> 7135</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_LSB    _u(1)</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7660c61ac8d5a1dc1763b7cfb4fee567"> 7136</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_HIGH_PRIORITY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span><span class="comment">// Field       : DMA_CH15_CTRL_TRIG_EN</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span><span class="comment">// Description : DMA Channel Enable.</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span><span class="comment">//               When 1, the channel will respond to triggering events, which</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span><span class="comment">//               will cause it to become BUSY and start transferring data. When</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span><span class="comment">//               0, the channel will ignore triggers, stop issuing transfers,</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="comment">//               and pause the current transfer sequence (i.e. BUSY will remain</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span><span class="comment">//               high if already high)</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2090fd119fecc623d2d9dab59d52e38a"> 7145</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba3e5f127a375f3d7d47880740a5ddcd"> 7146</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89a4e04d053153affa7ced3b64dda9b9"> 7147</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a936f89138054d3fe551f6b90deb56ab1"> 7148</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab360fce76cdd37ebf6243012702ed7b6"> 7149</a></span><span class="preprocessor">#define DMA_CH15_CTRL_TRIG_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span><span class="comment">// Register    : DMA_CH15_AL1_CTRL</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span><span class="comment">// Description : Alias for channel 15 CTRL register</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1adfc2a882802184a8eacfa721109da2"> 7153</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_OFFSET _u(0x000003d0)</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae69d4628aeb4d18ae31468ce6dd1c18a"> 7154</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a746b1059f8785ea8f9eed2cb58c2b568"> 7155</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade5b89f6b1772733e5424113c38f1180"> 7156</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef07b6b50b5eb40fb156d1b6d044bbd5"> 7157</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee9cf4fcc0e69df70c1a587c42eae953"> 7158</a></span><span class="preprocessor">#define DMA_CH15_AL1_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"> 7159</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span><span class="comment">// Register    : DMA_CH15_AL1_READ_ADDR</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span><span class="comment">// Description : Alias for channel 15 READ_ADDR register</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e01f53a199fbcd0df8f1192096c8966"> 7162</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_OFFSET _u(0x000003d4)</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb7a56189e9b3411c919de88fce3b65"> 7163</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9b960ce8dbbb22a705918701b5b3409"> 7164</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a304faa53a7ce6ccb92cdaf3d9ff632bc"> 7165</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3f67ea1efa974bb4f7a5de136e49e66"> 7166</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d32f54bcb34ff9cfc5dbc5d0deebce7"> 7167</a></span><span class="preprocessor">#define DMA_CH15_AL1_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="comment">// Register    : DMA_CH15_AL1_WRITE_ADDR</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><span class="comment">// Description : Alias for channel 15 WRITE_ADDR register</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1198d02c1a58fde64e093aef1fdc301f"> 7171</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_OFFSET _u(0x000003d8)</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bd8e6af9979a1b8da2da17eddb5a88b"> 7172</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af05115e247e6f481241c5cc6fcc90ee3"> 7173</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a7a51b5fb86987fcc130a2661f8c479"> 7174</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a090149d524866924b26c168e62bc5143"> 7175</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3befb7b854a140f2410cde08d8181b70"> 7176</a></span><span class="preprocessor">#define DMA_CH15_AL1_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span><span class="comment">// Register    : DMA_CH15_AL1_TRANS_COUNT_TRIG</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span><span class="comment">// Description : Alias for channel 15 TRANS_COUNT register</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf264bc186081225c9b55bddb6be63f9"> 7182</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_OFFSET _u(0x000003dc)</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d4b344184b935c18cb487386692c4a2"> 7183</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76743d6ee990ba48116f569c33738dbb"> 7184</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a873df906b3b0b5d19c019baf84538cfa"> 7185</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed246d4c98db0bae79331d587e8201a"> 7186</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a491fff5b8680607ec21ce05b09d340e0"> 7187</a></span><span class="preprocessor">#define DMA_CH15_AL1_TRANS_COUNT_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span><span class="comment">// Register    : DMA_CH15_AL2_CTRL</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span><span class="comment">// Description : Alias for channel 15 CTRL register</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9b61eed13dd9ca09e10fb32d5cbc787"> 7191</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_OFFSET _u(0x000003e0)</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a062b43d4a7c30c47ed97306a6e22df79"> 7192</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bcfc4c238cebf25646e38d5e10fc0b0"> 7193</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58a495cbf20553b06e4db89426d197ca"> 7194</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82161537661ac60548c9cee806623193"> 7195</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cf820dbda75c15c3fd0580de1990cb3"> 7196</a></span><span class="preprocessor">#define DMA_CH15_AL2_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span><span class="comment">// Register    : DMA_CH15_AL2_TRANS_COUNT</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span><span class="comment">// Description : Alias for channel 15 TRANS_COUNT register</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ecdd2ec4e75e490b5cb5619bea3f394"> 7200</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_OFFSET _u(0x000003e4)</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace80b4cb9ca830bfeee9b040e13f8b7e"> 7201</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8f06574e68e83a4ac3de969496e1560"> 7202</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35a9bc67db3ef38d259212e1b160343c"> 7203</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab57eb3ca5fc137f567f8caf070867865"> 7204</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1479d3e34fb563a93acbde381049c56"> 7205</a></span><span class="preprocessor">#define DMA_CH15_AL2_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span><span class="comment">// Register    : DMA_CH15_AL2_READ_ADDR</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span><span class="comment">// Description : Alias for channel 15 READ_ADDR register</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2da3e0434e33f99aef520567c700c90e"> 7209</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_OFFSET _u(0x000003e8)</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7323bf4e15eb26b48cbef9f8ad6eaf59"> 7210</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ab17b10b4a0083d65b03d50ed949c18"> 7211</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a255200b12292891911597ba4bdc0069c"> 7212</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab2557d5e264a5ac24203da664b2bdc1"> 7213</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3421b1388c61071bd53f7d03dd49f79"> 7214</a></span><span class="preprocessor">#define DMA_CH15_AL2_READ_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="comment">// Register    : DMA_CH15_AL2_WRITE_ADDR_TRIG</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span><span class="comment">// Description : Alias for channel 15 WRITE_ADDR register</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af80dfd40d30fcd0a9d58d64548b6c67f"> 7220</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_OFFSET _u(0x000003ec)</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60c326d981217546574d5806e8ee3151"> 7221</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6f8e53a8c3905676e3373690de60547"> 7222</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a458f0e9d972dc67e9e33839f968dff16"> 7223</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb71b4d34185ec95cdaad1a210a4b29f"> 7224</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c450fed25608ea3ea2d5ea2dad88d4"> 7225</a></span><span class="preprocessor">#define DMA_CH15_AL2_WRITE_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span><span class="comment">// Register    : DMA_CH15_AL3_CTRL</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span><span class="comment">// Description : Alias for channel 15 CTRL register</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a970758812507e28fd12d28a68afd09e4"> 7229</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_OFFSET _u(0x000003f0)</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac20e7092bbaf71b41433e0e27a059209"> 7230</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae585ea790e62d8abc8b01e225520bdf4"> 7231</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0398e4c4758a6c9b1b9763c50f44d836"> 7232</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_MSB    _u(31)</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b992f1f41613b63c1184b9fa72861b3"> 7233</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae12df8e6e1a24959c7133156a05f2017"> 7234</a></span><span class="preprocessor">#define DMA_CH15_AL3_CTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment">// Register    : DMA_CH15_AL3_WRITE_ADDR</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="comment">// Description : Alias for channel 15 WRITE_ADDR register</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d6ab5c5da459f8c946a49d96a2d63d8"> 7238</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_OFFSET _u(0x000003f4)</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41bb71b2d65b8814fbcad79a962ba554"> 7239</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1f669de9ae1ddb12ea7337fd236d16a"> 7240</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5623f757c08653d720102121a1dc31e"> 7241</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa240ca35864f1101c22fde392f9e5424"> 7242</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_LSB    _u(0)</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f16864b8b4024681a864be607164bec"> 7243</a></span><span class="preprocessor">#define DMA_CH15_AL3_WRITE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="comment">// Register    : DMA_CH15_AL3_TRANS_COUNT</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="comment">// Description : Alias for channel 15 TRANS_COUNT register</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbb49b160691f632d11623253293deb9"> 7247</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_OFFSET _u(0x000003f8)</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52a46bb0a3d04605b49ff72caa152847"> 7248</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02e686005584a6bd870231befa6fcd08"> 7249</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac41f322852b5fe107ef1b952ba4b3893"> 7250</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_MSB    _u(31)</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1634a8d2d0d030dd9d7e75327cad7b6"> 7251</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_LSB    _u(0)</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9efdfacad8df72aa5385cd72eb8b1492"> 7252</a></span><span class="preprocessor">#define DMA_CH15_AL3_TRANS_COUNT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span><span class="comment">// Register    : DMA_CH15_AL3_READ_ADDR_TRIG</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="comment">// Description : Alias for channel 15 READ_ADDR register</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="comment">//               This is a trigger register (0xc). Writing a nonzero value will</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span><span class="comment">//               reload the channel counter and start the channel.</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9f9d4d9a9ca5b9ff73a7025b04be35c"> 7258</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_OFFSET _u(0x000003fc)</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621813ebd1334cf182afb6951f868ae2"> 7259</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe9f4a3032e9777d5c22a7dc76d9c36b"> 7260</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5e0b989eba0bb63f718ad340da44e58"> 7261</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_MSB    _u(31)</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e87262f1a31bb1ee664f49031e5ae85"> 7262</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_LSB    _u(0)</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84cfbe7e4fe4745cec134a8f28c5c9af"> 7263</a></span><span class="preprocessor">#define DMA_CH15_AL3_READ_ADDR_TRIG_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment">// Register    : DMA_INTR</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="comment">// Description : Interrupt Status (raw)</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"> 7267</span><span class="comment">//               Raw interrupt status for DMA Channels 0..15. Bit n corresponds</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span><span class="comment">//               to channel n. Ignores any masking or forcing. Channel</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span><span class="comment">//               interrupts can be cleared by writing a bit mask to INTR or</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span><span class="comment">//               INTS0/1/2/3.</span></div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"> 7271</span><span class="comment">//</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span><span class="comment">//               Channel interrupts can be routed to either of four system-level</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span><span class="comment">//               IRQs based on INTE0, INTE1, INTE2 and INTE3.</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span><span class="comment">//</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span><span class="comment">//               The multiple system-level interrupts might be used to allow</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span><span class="comment">//               NVIC IRQ preemption for more time-critical channels, to spread</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="comment">//               IRQ load across different cores, or to target IRQs to different</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="comment">//               security domains.</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span><span class="comment">//</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span><span class="comment">//               It is also valid to ignore the multiple IRQs, and just use</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span><span class="comment">//               INTE0/INTS0/IRQ 0.</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span><span class="comment">//</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span><span class="comment">//               If this register is accessed at a security/privilege level less</span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span><span class="comment">//               than that of a given channel (as defined by that channel&#39;s</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span><span class="comment">//               SECCFG_CHx register), then that channel&#39;s interrupt status will</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span><span class="comment">//               read as 0, ignore writes.</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81"> 7287</a></span><span class="preprocessor">#define DMA_INTR_OFFSET _u(0x00000400)</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad710f28fe4bc011940a0c429d99cc1a6"> 7288</a></span><span class="preprocessor">#define DMA_INTR_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ece6220552c55cff88a645c735797d9"> 7289</a></span><span class="preprocessor">#define DMA_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36310931d41aa95f75705e1851a3e0ae"> 7290</a></span><span class="preprocessor">#define DMA_INTR_MSB    _u(15)</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed292ef0067da733ca25f7716c79136"> 7291</a></span><span class="preprocessor">#define DMA_INTR_LSB    _u(0)</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af29d5e240e46ab95d76d26ec14ec4e76"> 7292</a></span><span class="preprocessor">#define DMA_INTR_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span><span class="comment">// Register    : DMA_INTE0</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span><span class="comment">// Description : Interrupt Enables for IRQ 0</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 0.</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span><span class="comment">//</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"> 7298</span><span class="comment">//               Note this bit has no effect if the channel security/privilege</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><span class="comment">//               level, defined by SECCFG_CHx, is greater than the IRQ</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span><span class="comment">//               security/privilege defined by SECCFG_IRQ0.</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c"> 7301</a></span><span class="preprocessor">#define DMA_INTE0_OFFSET _u(0x00000404)</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f0c0915c241a6b563e49acf364c1ed"> 7302</a></span><span class="preprocessor">#define DMA_INTE0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2aa6df185617c4aa49115a14ad564c19"> 7303</a></span><span class="preprocessor">#define DMA_INTE0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ca6c30d3a141a09beeccf4984e8b560"> 7304</a></span><span class="preprocessor">#define DMA_INTE0_MSB    _u(15)</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48a6fd8f7dd20fca41b8aae041bf7a7"> 7305</a></span><span class="preprocessor">#define DMA_INTE0_LSB    _u(0)</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285862238f70437add68bde9cc5d216a"> 7306</a></span><span class="preprocessor">#define DMA_INTE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span><span class="comment">// Register    : DMA_INTF0</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span><span class="comment">// Description : Force Interrupts</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span><span class="comment">//               Write 1s to force the corresponding bits in INTS0. The</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span><span class="comment">//               interrupt remains asserted until INTF0 is cleared.</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c"> 7312</a></span><span class="preprocessor">#define DMA_INTF0_OFFSET _u(0x00000408)</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9196096bdca4bdf5f9d51cdaaf056479"> 7313</a></span><span class="preprocessor">#define DMA_INTF0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66af8d922690505d6e689d4749938374"> 7314</a></span><span class="preprocessor">#define DMA_INTF0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072523a7f99c90efd192d784cc3232a5"> 7315</a></span><span class="preprocessor">#define DMA_INTF0_MSB    _u(15)</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d4d70a52f7b342ec8065385dd85653"> 7316</a></span><span class="preprocessor">#define DMA_INTF0_LSB    _u(0)</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a692ed6c78ab57ec552f6860639b394e4"> 7317</a></span><span class="preprocessor">#define DMA_INTF0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span><span class="comment">// Register    : DMA_INTS0</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span><span class="comment">// Description : Interrupt Status for IRQ 0</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"> 7322</span><span class="comment">//               causing IRQ 0 to be asserted.</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"> 7324</span><span class="comment">//</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"> 7325</span><span class="comment">//               Channels with a security/privilege (SECCFG_CHx) greater</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span><span class="comment">//               SECCFG_IRQ0) read as 0 in this register, and ignore writes.</span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679"> 7327</a></span><span class="preprocessor">#define DMA_INTS0_OFFSET _u(0x0000040c)</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f6b8dedfbad4708867db47c8682a3ac"> 7328</a></span><span class="preprocessor">#define DMA_INTS0_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1905835ec337d1e172f3ea9161a7007"> 7329</a></span><span class="preprocessor">#define DMA_INTS0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae864465e04beb23ecb0b75b32a4a9243"> 7330</a></span><span class="preprocessor">#define DMA_INTS0_MSB    _u(15)</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cc88b5e795b833f3ec9a7e59492adbd"> 7331</a></span><span class="preprocessor">#define DMA_INTS0_LSB    _u(0)</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93d360b19020f02a780ac2ff3db46034"> 7332</a></span><span class="preprocessor">#define DMA_INTS0_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"> 7333</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"> 7334</span><span class="comment">// Register    : DMA_INTE1</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"> 7335</span><span class="comment">// Description : Interrupt Enables for IRQ 1</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 1.</span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"> 7337</span><span class="comment">//</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span><span class="comment">//               Note this bit has no effect if the channel security/privilege</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="comment">//               level, defined by SECCFG_CHx, is greater than the IRQ</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span><span class="comment">//               security/privilege defined by SECCFG_IRQ1.</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a094a3421ad8500913b57c5a91565cda8"> 7341</a></span><span class="preprocessor">#define DMA_INTE1_OFFSET _u(0x00000414)</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbcb597da213ff38a57028cb3545b454"> 7342</a></span><span class="preprocessor">#define DMA_INTE1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acddff9b6776755fd7c8a30d22bbf6968"> 7343</a></span><span class="preprocessor">#define DMA_INTE1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b60c920e31e551d44414665d313b7ea"> 7344</a></span><span class="preprocessor">#define DMA_INTE1_MSB    _u(15)</span></div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b5624d66764640f754a095e847ed74f"> 7345</a></span><span class="preprocessor">#define DMA_INTE1_LSB    _u(0)</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab70c74ce4b96ba97f37ca4d3d0ccdc13"> 7346</a></span><span class="preprocessor">#define DMA_INTE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="comment">// Register    : DMA_INTF1</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"> 7349</span><span class="comment">// Description : Force Interrupts</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"> 7350</span><span class="comment">//               Write 1s to force the corresponding bits in INTS1. The</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"> 7351</span><span class="comment">//               interrupt remains asserted until INTF1 is cleared.</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfdc95d6f9d71030c27641d3d91d6fdd"> 7352</a></span><span class="preprocessor">#define DMA_INTF1_OFFSET _u(0x00000418)</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdf6c79d1e1fd50bb7769201c57931b4"> 7353</a></span><span class="preprocessor">#define DMA_INTF1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ce0e3fc316771b2ae6c5e1c82255603"> 7354</a></span><span class="preprocessor">#define DMA_INTF1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad60a4ec1e35e315916b85af77d27ec83"> 7355</a></span><span class="preprocessor">#define DMA_INTF1_MSB    _u(15)</span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c3afeb304e1ba5c58711b451cc811b"> 7356</a></span><span class="preprocessor">#define DMA_INTF1_LSB    _u(0)</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf2b9482dae93e67c1ecf8072e8fb9ee"> 7357</a></span><span class="preprocessor">#define DMA_INTF1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span><span class="comment">// Register    : DMA_INTS1</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span><span class="comment">// Description : Interrupt Status for IRQ 1</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"> 7361</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"> 7362</span><span class="comment">//               causing IRQ 1 to be asserted.</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"> 7363</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"> 7364</span><span class="comment">//</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"> 7365</span><span class="comment">//               Channels with a security/privilege (SECCFG_CHx) greater</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"> 7366</span><span class="comment">//               SECCFG_IRQ1) read as 0 in this register, and ignore writes.</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4122612aced0fbd4d693c1a5d1316e08"> 7367</a></span><span class="preprocessor">#define DMA_INTS1_OFFSET _u(0x0000041c)</span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2752b6ab3e5d535cf795b715fd2be8ff"> 7368</a></span><span class="preprocessor">#define DMA_INTS1_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08b31f04638af7aae73e3d077fc9c21"> 7369</a></span><span class="preprocessor">#define DMA_INTS1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8eab2a249f5cfb96d43f3580d25ce68c"> 7370</a></span><span class="preprocessor">#define DMA_INTS1_MSB    _u(15)</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabce0282200b6af74f1b00d5956947e"> 7371</a></span><span class="preprocessor">#define DMA_INTS1_LSB    _u(0)</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e09509c1e331fc95e576445b99fbe1"> 7372</a></span><span class="preprocessor">#define DMA_INTS1_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span><span class="comment">// Register    : DMA_INTE2</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="comment">// Description : Interrupt Enables for IRQ 2</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 2.</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span><span class="comment">//</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"> 7378</span><span class="comment">//               Note this bit has no effect if the channel security/privilege</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"> 7379</span><span class="comment">//               level, defined by SECCFG_CHx, is greater than the IRQ</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span><span class="comment">//               security/privilege defined by SECCFG_IRQ2.</span></div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98da64f60b5c1a1648fdcaad09314e6d"> 7381</a></span><span class="preprocessor">#define DMA_INTE2_OFFSET _u(0x00000424)</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33c0acf821dc00e0fc39608431f088ae"> 7382</a></span><span class="preprocessor">#define DMA_INTE2_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf60d105f8ebe8f6b93cc8f89d9571b0"> 7383</a></span><span class="preprocessor">#define DMA_INTE2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab97608b5c1aca121bf46d95f5d71e978"> 7384</a></span><span class="preprocessor">#define DMA_INTE2_MSB    _u(15)</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa76b079a936b9f8e12e9a992748fe6ae"> 7385</a></span><span class="preprocessor">#define DMA_INTE2_LSB    _u(0)</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae143c4218dea8afdf485598f6067dd11"> 7386</a></span><span class="preprocessor">#define DMA_INTE2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"> 7387</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span><span class="comment">// Register    : DMA_INTF2</span></div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span><span class="comment">// Description : Force Interrupts</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="comment">//               Write 1s to force the corresponding bits in INTS2. The</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span><span class="comment">//               interrupt remains asserted until INTF2 is cleared.</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a986b1fdb57f755c39d4aeb3c4010d514"> 7392</a></span><span class="preprocessor">#define DMA_INTF2_OFFSET _u(0x00000428)</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5afa4f8f6d3464cab3786221e40b92a7"> 7393</a></span><span class="preprocessor">#define DMA_INTF2_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a153160498cfcffd75c64539f8a683183"> 7394</a></span><span class="preprocessor">#define DMA_INTF2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19b09b56b78ae03ae5abc17a3612cb6c"> 7395</a></span><span class="preprocessor">#define DMA_INTF2_MSB    _u(15)</span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae6e6ac1901e3d64bc85a8d437046df0"> 7396</a></span><span class="preprocessor">#define DMA_INTF2_LSB    _u(0)</span></div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa83001dd375e02d582ededa86a9036cf"> 7397</a></span><span class="preprocessor">#define DMA_INTF2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span><span class="comment">// Register    : DMA_INTS2</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span><span class="comment">// Description : Interrupt Status for IRQ 2</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"> 7402</span><span class="comment">//               causing IRQ 2 to be asserted.</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"> 7403</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span><span class="comment">//</span></div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="comment">//               Channels with a security/privilege (SECCFG_CHx) greater</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span><span class="comment">//               SECCFG_IRQ2) read as 0 in this register, and ignore writes.</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0c227ad870f536d8bf002b26776e07a"> 7407</a></span><span class="preprocessor">#define DMA_INTS2_OFFSET _u(0x0000042c)</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13f12cfe974bcfd8d9ab31737fe1143b"> 7408</a></span><span class="preprocessor">#define DMA_INTS2_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad89828a91369bed760729e5691c60444"> 7409</a></span><span class="preprocessor">#define DMA_INTS2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24010527ec2a8564eee79e531f83e4bb"> 7410</a></span><span class="preprocessor">#define DMA_INTS2_MSB    _u(15)</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e22a372379d23c789ab27221ac19cab"> 7411</a></span><span class="preprocessor">#define DMA_INTS2_LSB    _u(0)</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac93ddf4d1936f03640adf8a4cb4f4776"> 7412</a></span><span class="preprocessor">#define DMA_INTS2_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span><span class="comment">// Register    : DMA_INTE3</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span><span class="comment">// Description : Interrupt Enables for IRQ 3</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="comment">//               Set bit n to pass interrupts from channel n to DMA IRQ 3.</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span><span class="comment">//</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"> 7418</span><span class="comment">//               Note this bit has no effect if the channel security/privilege</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"> 7419</span><span class="comment">//               level, defined by SECCFG_CHx, is greater than the IRQ</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"> 7420</span><span class="comment">//               security/privilege defined by SECCFG_IRQ3.</span></div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79de1cb08bfb7766b81a92863bf37d0c"> 7421</a></span><span class="preprocessor">#define DMA_INTE3_OFFSET _u(0x00000434)</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a066d27cf7f4363e56af60dc50cd453"> 7422</a></span><span class="preprocessor">#define DMA_INTE3_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb29472faca9b42f080745ad348fd162"> 7423</a></span><span class="preprocessor">#define DMA_INTE3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a338f93378f7c17c7acf4dd39b97bcf15"> 7424</a></span><span class="preprocessor">#define DMA_INTE3_MSB    _u(15)</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7cd8a83a1abe5dd00f8bc712c6d6e3d"> 7425</a></span><span class="preprocessor">#define DMA_INTE3_LSB    _u(0)</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab28a53dcf7ec1da22a6d47c1289f8b24"> 7426</a></span><span class="preprocessor">#define DMA_INTE3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"> 7427</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span><span class="comment">// Register    : DMA_INTF3</span></div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span><span class="comment">// Description : Force Interrupts</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span><span class="comment">//               Write 1s to force the corresponding bits in INTS3. The</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span><span class="comment">//               interrupt remains asserted until INTF3 is cleared.</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0407eb3bf44770d659f609a658f4c9c1"> 7432</a></span><span class="preprocessor">#define DMA_INTF3_OFFSET _u(0x00000438)</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01b1bca13d94e3eea7c4ca2b3e66d300"> 7433</a></span><span class="preprocessor">#define DMA_INTF3_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6084e5dec1b988891f5a8cd78ddd0059"> 7434</a></span><span class="preprocessor">#define DMA_INTF3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeb644fdceec752d83f5b6032b54e878"> 7435</a></span><span class="preprocessor">#define DMA_INTF3_MSB    _u(15)</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a638e2e4fb5c67c85175947b576a8ed3f"> 7436</a></span><span class="preprocessor">#define DMA_INTF3_LSB    _u(0)</span></div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a672a617daf37130d3c7838153608ce4f"> 7437</a></span><span class="preprocessor">#define DMA_INTF3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span><span class="comment">// Register    : DMA_INTS3</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="comment">// Description : Interrupt Status for IRQ 3</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span><span class="comment">//               Indicates active channel interrupt requests which are currently</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"> 7442</span><span class="comment">//               causing IRQ 3 to be asserted.</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"> 7443</span><span class="comment">//               Channel interrupts can be cleared by writing a bit mask here.</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span><span class="comment">//</span></div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="comment">//               Channels with a security/privilege (SECCFG_CHx) greater</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span><span class="comment">//               SECCFG_IRQ3) read as 0 in this register, and ignore writes.</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23accd4071d1b9b1404ad285018254f8"> 7447</a></span><span class="preprocessor">#define DMA_INTS3_OFFSET _u(0x0000043c)</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26b410ff929195e5642ed8d3c2edc51d"> 7448</a></span><span class="preprocessor">#define DMA_INTS3_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6dd24c2d13eba1befcfded825608280"> 7449</a></span><span class="preprocessor">#define DMA_INTS3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08cdad60d4cdfc0ee16bea870d9d6a0f"> 7450</a></span><span class="preprocessor">#define DMA_INTS3_MSB    _u(15)</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b2a9b28cfb2090e63ef5e589657ee8b"> 7451</a></span><span class="preprocessor">#define DMA_INTS3_LSB    _u(0)</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ca468ca29bc5c1b5d23390148ab9f5c"> 7452</a></span><span class="preprocessor">#define DMA_INTS3_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span><span class="comment">// Register    : DMA_TIMER0</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span><span class="comment">// Description : Pacing (X/Y) fractional timer</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"> 7458</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"> 7459</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cef14fa56fd32c73c454370c03b86fe"> 7460</a></span><span class="preprocessor">#define DMA_TIMER0_OFFSET _u(0x00000440)</span></div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb71730f9a9d746a61ce04d8235a1be3"> 7461</a></span><span class="preprocessor">#define DMA_TIMER0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab922e9682e9852a6afdb7eade8b17770"> 7462</a></span><span class="preprocessor">#define DMA_TIMER0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="comment">// Field       : DMA_TIMER0_X</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"> 7466</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf8675438321d8579ddabaa4778fdd99"> 7467</a></span><span class="preprocessor">#define DMA_TIMER0_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35aa8032a1660b121a0ae48a2e46b5d7"> 7468</a></span><span class="preprocessor">#define DMA_TIMER0_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2149bcb12410005c1fe0a39f76676fc2"> 7469</a></span><span class="preprocessor">#define DMA_TIMER0_X_MSB    _u(31)</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b8100651fbf5b0791cb06b15fe46431"> 7470</a></span><span class="preprocessor">#define DMA_TIMER0_X_LSB    _u(16)</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedbdce60ad20fd11094d3ecb87ada1e0"> 7471</a></span><span class="preprocessor">#define DMA_TIMER0_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="comment">// Field       : DMA_TIMER0_Y</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"> 7474</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"> 7475</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac471ab146ba3e29943d34f23b3d1da9b"> 7476</a></span><span class="preprocessor">#define DMA_TIMER0_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1299388adfae41d4319dd58bdc21de57"> 7477</a></span><span class="preprocessor">#define DMA_TIMER0_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a483ab77d51e28a04109e805496e2bf34"> 7478</a></span><span class="preprocessor">#define DMA_TIMER0_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4999f5ef6ee78048b5c46f1890a9eb93"> 7479</a></span><span class="preprocessor">#define DMA_TIMER0_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed3a26d6e78c9d54c55518755612a44"> 7480</a></span><span class="preprocessor">#define DMA_TIMER0_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"> 7482</span><span class="comment">// Register    : DMA_TIMER1</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"> 7483</span><span class="comment">// Description : Pacing (X/Y) fractional timer</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"> 7484</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"> 7485</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"> 7486</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"> 7487</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a04007799bc6edb1c97b93c6be93f76"> 7488</a></span><span class="preprocessor">#define DMA_TIMER1_OFFSET _u(0x00000444)</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa987227b5fafe057b259e5dd051e9bad"> 7489</a></span><span class="preprocessor">#define DMA_TIMER1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a59413ad4b1cdbca5aeb866e85f3342"> 7490</a></span><span class="preprocessor">#define DMA_TIMER1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span><span class="comment">// Field       : DMA_TIMER1_X</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70b539052d75049f73f5065fdd531456"> 7495</a></span><span class="preprocessor">#define DMA_TIMER1_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2454b1ac09b9344b4799a2933963204b"> 7496</a></span><span class="preprocessor">#define DMA_TIMER1_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3192aedfeba5355a76855f8e607f630"> 7497</a></span><span class="preprocessor">#define DMA_TIMER1_X_MSB    _u(31)</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf203aefafeb619f91fe6fe77657a0d5"> 7498</a></span><span class="preprocessor">#define DMA_TIMER1_X_LSB    _u(16)</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ede6677f9d766c00ef408335f433a50"> 7499</a></span><span class="preprocessor">#define DMA_TIMER1_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"> 7500</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"> 7501</span><span class="comment">// Field       : DMA_TIMER1_Y</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"> 7502</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"> 7503</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab070b15cb2e56e59954b5767a06a17d9"> 7504</a></span><span class="preprocessor">#define DMA_TIMER1_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd6ca5b03e52356f522fd0dbeca88633"> 7505</a></span><span class="preprocessor">#define DMA_TIMER1_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e985705da5ccadd6f3b8a1c7fadbe8"> 7506</a></span><span class="preprocessor">#define DMA_TIMER1_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17cd35b0d74053f8134dec0546ffd24c"> 7507</a></span><span class="preprocessor">#define DMA_TIMER1_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc932670257dd83dc1ae50523a5a0ab4"> 7508</a></span><span class="preprocessor">#define DMA_TIMER1_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"> 7510</span><span class="comment">// Register    : DMA_TIMER2</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"> 7511</span><span class="comment">// Description : Pacing (X/Y) fractional timer</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"> 7512</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"> 7513</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"> 7514</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"> 7515</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f028d5d1516f3b86f853c2ee59784f7"> 7516</a></span><span class="preprocessor">#define DMA_TIMER2_OFFSET _u(0x00000448)</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8fb0fa31052b2ccae4593d44009c58a"> 7517</a></span><span class="preprocessor">#define DMA_TIMER2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0bbda1dfb5862b4c34ac76c735ca33"> 7518</a></span><span class="preprocessor">#define DMA_TIMER2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="comment">// Field       : DMA_TIMER2_X</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"> 7521</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd372168b22aa32cf157c40daf2a5fc"> 7523</a></span><span class="preprocessor">#define DMA_TIMER2_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97410ace92d55af1fcb683703f23e429"> 7524</a></span><span class="preprocessor">#define DMA_TIMER2_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5a5f1a270a877818d24283a02870ac6"> 7525</a></span><span class="preprocessor">#define DMA_TIMER2_X_MSB    _u(31)</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6aaf6b80d43e4399495e912aee5f202"> 7526</a></span><span class="preprocessor">#define DMA_TIMER2_X_LSB    _u(16)</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d522828740887a200c4ee550f310e4"> 7527</a></span><span class="preprocessor">#define DMA_TIMER2_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"> 7528</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"> 7529</span><span class="comment">// Field       : DMA_TIMER2_Y</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"> 7530</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0cb4f0ac585d088c949ec9d4123aa12"> 7532</a></span><span class="preprocessor">#define DMA_TIMER2_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a62565c77425db6f8fd83497060e091a9"> 7533</a></span><span class="preprocessor">#define DMA_TIMER2_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace5efba765bc9ff9e8379126dbedbdd7"> 7534</a></span><span class="preprocessor">#define DMA_TIMER2_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7f41ef500c7ac6ec78dca7901db7777"> 7535</a></span><span class="preprocessor">#define DMA_TIMER2_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d9647675d25ca34203fda44f82dd3e"> 7536</a></span><span class="preprocessor">#define DMA_TIMER2_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"> 7538</span><span class="comment">// Register    : DMA_TIMER3</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"> 7539</span><span class="comment">// Description : Pacing (X/Y) fractional timer</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"> 7540</span><span class="comment">//               The pacing timer produces TREQ assertions at a rate set by</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"> 7541</span><span class="comment">//               ((X/Y) * sys_clk). This equation is evaluated every sys_clk</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"> 7542</span><span class="comment">//               cycles and therefore can only generate TREQs at a rate of 1 per</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"> 7543</span><span class="comment">//               sys_clk (i.e. permanent TREQ) or less.</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4170101aa561be226e07a57fdc07c3ac"> 7544</a></span><span class="preprocessor">#define DMA_TIMER3_OFFSET _u(0x0000044c)</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8504c07219ee89e3ce1790c5874035b3"> 7545</a></span><span class="preprocessor">#define DMA_TIMER3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6bee2526bd7d9319751fc8a4ef01dc9e"> 7546</a></span><span class="preprocessor">#define DMA_TIMER3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span><span class="comment">// Field       : DMA_TIMER3_X</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span><span class="comment">// Description : Pacing Timer Dividend. Specifies the X value for the (X/Y)</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bcbf6d3c1a107a88619e47cbd1c0267"> 7551</a></span><span class="preprocessor">#define DMA_TIMER3_X_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9241f34543374c9ab6c04d464a86403f"> 7552</a></span><span class="preprocessor">#define DMA_TIMER3_X_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411473c395d4ed0cd2bd62a6ab679531"> 7553</a></span><span class="preprocessor">#define DMA_TIMER3_X_MSB    _u(31)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786c66e1e0a9746e3c927f3099f03341"> 7554</a></span><span class="preprocessor">#define DMA_TIMER3_X_LSB    _u(16)</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a7cfef8a96d4e640839f9f62835132a"> 7555</a></span><span class="preprocessor">#define DMA_TIMER3_X_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"> 7556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"> 7557</span><span class="comment">// Field       : DMA_TIMER3_Y</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"> 7558</span><span class="comment">// Description : Pacing Timer Divisor. Specifies the Y value for the (X/Y)</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"> 7559</span><span class="comment">//               fractional timer.</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9285a09c7e8529cb90130d210198e817"> 7560</a></span><span class="preprocessor">#define DMA_TIMER3_Y_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055c3d7faecc974177ffd065fce44a31"> 7561</a></span><span class="preprocessor">#define DMA_TIMER3_Y_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a517c50b2e8b814c445f0e5978c82cc82"> 7562</a></span><span class="preprocessor">#define DMA_TIMER3_Y_MSB    _u(15)</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974c86e06a4df1181b819f1f18af18bf"> 7563</a></span><span class="preprocessor">#define DMA_TIMER3_Y_LSB    _u(0)</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cd0c632957bb5852f17944bee7e34b"> 7564</a></span><span class="preprocessor">#define DMA_TIMER3_Y_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"> 7566</span><span class="comment">// Register    : DMA_MULTI_CHAN_TRIGGER</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span><span class="comment">// Description : Trigger one or more channels simultaneously</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"> 7568</span><span class="comment">//               Each bit in this register corresponds to a DMA channel. Writing</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span><span class="comment">//               a 1 to the relevant bit is the same as writing to that</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"> 7570</span><span class="comment">//               channel&#39;s trigger register; the channel will start if it is</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"> 7571</span><span class="comment">//               currently enabled and not already busy.</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8bfc7cd48d0e230a75ce999653f4959"> 7572</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_OFFSET _u(0x00000450)</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0378593df2e7ff67a7bd5579c9be19b"> 7573</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7b768f6d4c57fc2786335ad03972157"> 7574</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d930248027100a1cc2865350f9badad"> 7575</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_MSB    _u(15)</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c420f83650c9eb4f55bfba77503d7d"> 7576</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_LSB    _u(0)</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a973395c1424cdb2a089f4c7476033e3e"> 7577</a></span><span class="preprocessor">#define DMA_MULTI_CHAN_TRIGGER_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span><span class="comment">// Register    : DMA_SNIFF_CTRL</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span><span class="comment">// Description : Sniffer Control</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c3fb6a7c4e58344786480b237118aa3"> 7581</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OFFSET _u(0x00000454)</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a243cb6f1558e0ad30b2cb8b8d95d52b4"> 7582</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a735d6c46d34ba66b97b4930b81b18a49"> 7583</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"> 7584</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span><span class="comment">// Field       : DMA_SNIFF_CTRL_OUT_INV</span></div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="comment">// Description : If set, the result appears inverted (bitwise complement) when</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="comment">//               read. This does not affect the way the checksum is calculated;</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span><span class="comment">//               the result is transformed on-the-fly between the result</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span><span class="comment">//               register and the bus.</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a471646679a3e4dbfedcabb780a25acaf"> 7590</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28b9022ab94e21476ecf6442020919f"> 7591</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b83bb210c5abba551581e15e372875b"> 7592</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_MSB    _u(11)</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787997dd4e4b031ae263c65d88993ae2"> 7593</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_LSB    _u(11)</span></div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717b4595d92f0fb1c5e4d45d37e7128"> 7594</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span><span class="comment">// Field       : DMA_SNIFF_CTRL_OUT_REV</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="comment">// Description : If set, the result appears bit-reversed when read. This does</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span><span class="comment">//               not affect the way the checksum is calculated; the result is</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"> 7599</span><span class="comment">//               transformed on-the-fly between the result register and the bus.</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94a3c649b12635f5685b6aa128efb550"> 7600</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96ba6151a264b9412faa2d9006f26d45"> 7601</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab867db0c9f9a3c33d9d843543328e001"> 7602</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_MSB    _u(10)</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc847f9bf7de717f5abc5e36b55861b3"> 7603</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_LSB    _u(10)</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02dce97ebb9f2fa26765301633a0c81a"> 7604</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_OUT_REV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"> 7605</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"> 7606</span><span class="comment">// Field       : DMA_SNIFF_CTRL_BSWAP</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span><span class="comment">// Description : Locally perform a byte reverse on the sniffed data, before</span></div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="comment">//               feeding into checksum.</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span><span class="comment">//</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"> 7610</span><span class="comment">//               Note that the sniff hardware is downstream of the DMA channel</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><span class="comment">//               byteswap performed in the read master: if channel CTRL_BSWAP</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="comment">//               and SNIFF_CTRL_BSWAP are both enabled, their effects cancel</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"> 7613</span><span class="comment">//               from the sniffer&#39;s point of view.</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a392c31b4295a826cb19199ad6ef60011"> 7614</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87781c6da6be4acddf876dac85ab450f"> 7615</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a3a7700efe120db56beb97193dd4627"> 7616</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_MSB    _u(9)</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e5e0f7325293801e3c09232273af214"> 7617</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_LSB    _u(9)</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a039db923810bf65cb0c168753e78f6f7"> 7618</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span><span class="comment">// Field       : DMA_SNIFF_CTRL_CALC</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"> 7621</span><span class="comment">//               0x0 -&gt; Calculate a CRC-32 (IEEE802.3 polynomial)</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"> 7622</span><span class="comment">//               0x1 -&gt; Calculate a CRC-32 (IEEE802.3 polynomial) with bit reversed data</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span><span class="comment">//               0x2 -&gt; Calculate a CRC-16-CCITT</span></div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span><span class="comment">//               0x3 -&gt; Calculate a CRC-16-CCITT with bit reversed data</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span><span class="comment">//               0xe -&gt; XOR reduction over all data. == 1 if the total 1 population count is odd.</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="comment">//               0xf -&gt; Calculate a simple 32-bit checksum (addition with a 32 bit accumulator)</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06e7b7ddd2b40d57e745ef4eb3ce3e9"> 7627</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55ba579ea888700f6e2c0312dbd29fd0"> 7628</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_BITS   _u(0x000001e0)</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6031fba6d1cce5ab41ef1ea5e76b432"> 7629</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_MSB    _u(8)</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e943540c0a4acdbb8f5d51a44482a2"> 7630</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_LSB    _u(5)</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0bb7dd96d11c6ad7f9a73dd913c88ee"> 7631</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbbea384319ee2d36816f2ca7e26994e"> 7632</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32 _u(0x0)</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51c30e1863db892616eef93779661bdb"> 7633</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC32R _u(0x1)</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9873114b3b94ff47a175128fa33e6b16"> 7634</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16 _u(0x2)</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4137d88a6230edb4eb9ba3f20937d69"> 7635</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_CRC16R _u(0x3)</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0c0f31a24bf3ede7fb188273cd5c91"> 7636</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_EVEN _u(0xe)</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b7f06f227c44366dd7f7be35f57c7ae"> 7637</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_CALC_VALUE_SUM _u(0xf)</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"> 7638</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span><span class="comment">// Field       : DMA_SNIFF_CTRL_DMACH</span></div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span><span class="comment">// Description : DMA channel for Sniffer to observe</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5b9ec4caeda7b4a0d95382586d97995"> 7641</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedb7dcf4ca26b8f6e06ba517f6608499"> 7642</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_BITS   _u(0x0000001e)</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae87d2bade388228bad7ffb6db6810936"> 7643</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_MSB    _u(4)</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23142e6ae3c2e59e090fe9f1667cac11"> 7644</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_LSB    _u(1)</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e465c9b0cbc2ce960915f8f76d9e118"> 7645</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_DMACH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"> 7646</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span><span class="comment">// Field       : DMA_SNIFF_CTRL_EN</span></div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><span class="comment">// Description : Enable sniffer</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9353166f7e7cc8a1c34c0b17d8b85b4a"> 7649</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57bae9d2ba8ffaaa25330527f680e453"> 7650</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfbff68df87071b17ba1e6b8223fc6ed"> 7651</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc7c978e3c77d2efdbc44afb84eba321"> 7652</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a669a4c26f7eee162b5606492647c5c0b"> 7653</a></span><span class="preprocessor">#define DMA_SNIFF_CTRL_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"> 7654</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span><span class="comment">// Register    : DMA_SNIFF_DATA</span></div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span><span class="comment">// Description : Data accumulator for sniff hardware</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">//               Write an initial seed value here before starting a DMA transfer</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="comment">//               on the channel indicated by SNIFF_CTRL_DMACH. The hardware will</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span><span class="comment">//               update this register each time it observes a read from the</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span><span class="comment">//               indicated channel. Once the channel completes, the final result</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"> 7661</span><span class="comment">//               can be read from this register.</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa57c430a2f304cece3e15fbbf72f921"> 7662</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_OFFSET _u(0x00000458)</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c61a2f775116cd0d2e244490700c62"> 7663</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623308d460dcf0cd25cd6fae12b505"> 7664</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cae2ab70ba1c1baa8555146b7ef9e15"> 7665</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_MSB    _u(31)</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ff923f92491b3d348efa4148e1ab212"> 7666</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bd111c7c6bac63161522f7c79604f5a"> 7667</a></span><span class="preprocessor">#define DMA_SNIFF_DATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"> 7669</span><span class="comment">// Register    : DMA_FIFO_LEVELS</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"> 7670</span><span class="comment">// Description : Debug RAF, WAF, TDF levels</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38496e266df2e0382a7dbb64f9a028b2"> 7671</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_OFFSET _u(0x00000460)</span></div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac415cd81c3e1ac428a223ef42996ceb0"> 7672</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c4bb057d328c3d93612472e42bdb2f"> 7673</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="comment">// Field       : DMA_FIFO_LEVELS_RAF_LVL</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span><span class="comment">// Description : Current Read-Address-FIFO fill level</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90da8a638d73d28a754c52e51f52940f"> 7677</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0430440926f85ea9ace83cb82d96a98a"> 7678</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af89a9035b5cbf69e58722e3687b51976"> 7679</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_MSB    _u(23)</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a906de05f3d891c4a535e2efe118e4643"> 7680</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_LSB    _u(16)</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c170a3389b696699cb0e06f73c364f1"> 7681</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_RAF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"> 7682</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"> 7683</span><span class="comment">// Field       : DMA_FIFO_LEVELS_WAF_LVL</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"> 7684</span><span class="comment">// Description : Current Write-Address-FIFO fill level</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa26c660d0bce514898d8e66b26b9c13f"> 7685</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a942ea79eb9703d1a1c89d56646387733"> 7686</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0491746a7da2729f86ccea28104b09f5"> 7687</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_MSB    _u(15)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa829e6c9d8be3e4069a0798c4065ced1"> 7688</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_LSB    _u(8)</span></div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b1e4e1c0c7690ae280a1bba253bd2d1"> 7689</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_WAF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="comment">// Field       : DMA_FIFO_LEVELS_TDF_LVL</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="comment">// Description : Current Transfer-Data-FIFO fill level</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17d75aac1a1047b8a5354144ce0bffc7"> 7693</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_RESET  _u(0x00)</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339233d79055db5a9d41f459b20818e3"> 7694</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a546f2340db9b02784ec1e305e0ad5618"> 7695</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_MSB    _u(7)</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df1a497b774375fa0299773e4ea8abe"> 7696</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_LSB    _u(0)</span></div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63a7c1bfd6e54ec1920fd7f682764d64"> 7697</a></span><span class="preprocessor">#define DMA_FIFO_LEVELS_TDF_LVL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="comment">// Register    : DMA_CHAN_ABORT</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span><span class="comment">// Description : Abort an in-progress transfer sequence on one or more channels</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span><span class="comment">//               Each bit corresponds to a channel. Writing a 1 aborts whatever</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"> 7702</span><span class="comment">//               transfer sequence is in progress on that channel. The bit will</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"> 7703</span><span class="comment">//               remain high until any in-flight transfers have been flushed</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"> 7704</span><span class="comment">//               through the address and data FIFOs.</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"> 7705</span><span class="comment">//</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"> 7706</span><span class="comment">//               After writing, this register must be polled until it returns</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"> 7707</span><span class="comment">//               all-zero. Until this point, it is unsafe to restart the</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"> 7708</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3622574bd7088db159f61145f311dce5"> 7709</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_OFFSET _u(0x00000464)</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c3cb22e7f809ee7a396d2ab6e2d56e"> 7710</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_BITS   _u(0x0000ffff)</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc6eb7e6b08a0ae5d5dd47853675c05"> 7711</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72db517ee1c7f36a66364e4d51f2b15"> 7712</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_MSB    _u(15)</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbf10a3e2aa6357efbf6594654b349bd"> 7713</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_LSB    _u(0)</span></div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbb64d456f78e2b0f49b131c33459c1e"> 7714</a></span><span class="preprocessor">#define DMA_CHAN_ABORT_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span><span class="comment">// Register    : DMA_N_CHANNELS</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span><span class="comment">// Description : The number of channels this DMA instance is equipped with. This</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="comment">//               DMA supports up to 16 hardware channels, but can be configured</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"> 7719</span><span class="comment">//               with as few as one, to minimise silicon area.</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6b4bef691170b98f5403990128912f"> 7720</a></span><span class="preprocessor">#define DMA_N_CHANNELS_OFFSET _u(0x00000468)</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8698789644d09f57d108e80cee5676d1"> 7721</a></span><span class="preprocessor">#define DMA_N_CHANNELS_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa9cff26da12bb36de99091e8f841e51"> 7722</a></span><span class="preprocessor">#define DMA_N_CHANNELS_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef05772398b62b5a59c30da5b0d123b8"> 7723</a></span><span class="preprocessor">#define DMA_N_CHANNELS_MSB    _u(4)</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b3efa2e17e3d7913fd555c74d6d108"> 7724</a></span><span class="preprocessor">#define DMA_N_CHANNELS_LSB    _u(0)</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02c73910e988a23678aa9bed6917130c"> 7725</a></span><span class="preprocessor">#define DMA_N_CHANNELS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"> 7726</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"> 7727</span><span class="comment">// Register    : DMA_SECCFG_CH0</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"> 7728</span><span class="comment">// Description : Security configuration for channel 0. Control whether this</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"> 7729</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><span class="comment">//</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"> 7737</span><span class="comment">//</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"> 7738</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="comment">//</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2919d9a29a4cfd30ccedea816a05717"> 7743</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_OFFSET _u(0x00000480)</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab77289ec4ec24c38987d351899ece4e7"> 7744</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30a19b6b1b1957a054a0abd4cbe9a794"> 7745</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"> 7746</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"> 7747</span><span class="comment">// Field       : DMA_SECCFG_CH0_LOCK</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="comment">//</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="comment">//</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"> 7755</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"> 7757</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b35b9c4c02d816dcc9a2670ed75b1f1"> 7758</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb47b4a1aa7bef8d38d8ad6e42144c02"> 7759</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2ede0949290163691f0be5267c34ba2"> 7760</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab60a09efd980f902f08d524fb8922b58"> 7761</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf705b295f3900baacd3df04ededb812"> 7762</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="comment">// Field       : DMA_SECCFG_CH0_S</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"> 7766</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="comment">//</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"> 7768</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c6a496b1916fe5db05059540b26466"> 7769</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af64325afaa762797b4d9ae6b78008c26"> 7770</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5418af2b6e400cbef4e3f05f3821441d"> 7771</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_S_MSB    _u(1)</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabc854846ccbf059f756229b7f5037ec"> 7772</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_S_LSB    _u(1)</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2665ed35c3f2b13df26fdd4067415d89"> 7773</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><span class="comment">// Field       : DMA_SECCFG_CH0_P</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"> 7777</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"> 7778</span><span class="comment">//</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14b684c1bd21a982d460aa1a83b4fe07"> 7782</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8720bddd000f7035a42a5ee496c04946"> 7783</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e2247cb94082b49f732b1d9afdc2932"> 7784</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_P_MSB    _u(0)</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95b01ffc5124a015a77ae7fd146c38e"> 7785</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_P_LSB    _u(0)</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee7fa6d95abe6d2282a91c759789b6e3"> 7786</a></span><span class="preprocessor">#define DMA_SECCFG_CH0_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"> 7787</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"> 7788</span><span class="comment">// Register    : DMA_SECCFG_CH1</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span><span class="comment">// Description : Security configuration for channel 1. Control whether this</span></div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span><span class="comment">//</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"> 7795</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"> 7796</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"> 7797</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"> 7798</span><span class="comment">//</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span><span class="comment">//</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb9d428c2cc379c58d4588f932bcd79e"> 7804</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_OFFSET _u(0x00000484)</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b9e9d07c2fff081348062dffc299805"> 7805</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a945060a3aebba193ee5ea5a55427727b"> 7806</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"> 7807</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"> 7808</span><span class="comment">// Field       : DMA_SECCFG_CH1_LOCK</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span><span class="comment">//</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"> 7815</span><span class="comment">//</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"> 7816</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"> 7817</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"> 7818</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b331f165fa3f5f7181dc88ec66cd69"> 7819</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac884a4f734fcdba574fa7535c2a06cbe"> 7820</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7390eb93d7613e595ef0b4acec407414"> 7821</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a177026cf5c40ee9a952c194d7be59cff"> 7822</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56f8ca451205671311691c50ac7f89f3"> 7823</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"> 7825</span><span class="comment">// Field       : DMA_SECCFG_CH1_S</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"> 7826</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="comment">//</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeae00162702fd1a7c14b5198e02c798c"> 7830</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21f8b430b754989b2352cfd79da1b6a6"> 7831</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebbfdd6a5694c848d38d29cb43936d07"> 7832</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_S_MSB    _u(1)</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18f29afd7dd67f871cdf459c5330fdcb"> 7833</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_S_LSB    _u(1)</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6a5f1b649c26f6c749f3526ceb25f89"> 7834</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="comment">// Field       : DMA_SECCFG_CH1_P</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span><span class="comment">//</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"> 7841</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"> 7842</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73f4427f0ca9079b26422d1c76a6bb65"> 7843</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3bc9276c65c007563ea095c82a9fbbb"> 7844</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a123684134c07ba9dc898254f179ec5ab"> 7845</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_P_MSB    _u(0)</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69d34630a7246abe0c5288a56d5fca26"> 7846</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_P_LSB    _u(0)</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50bcde6a94f7b80152cf6c4252089c7e"> 7847</a></span><span class="preprocessor">#define DMA_SECCFG_CH1_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"> 7849</span><span class="comment">// Register    : DMA_SECCFG_CH2</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"> 7850</span><span class="comment">// Description : Security configuration for channel 2. Control whether this</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span><span class="comment">//</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"> 7858</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"> 7859</span><span class="comment">//</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span><span class="comment">//</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00e0cd6e3a5d54f8a55c3d2bda169a91"> 7865</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_OFFSET _u(0x00000488)</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6843a8499f8ec9d70c39a072c639eb0"> 7866</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9990d8d5c05c0f5bbf8a89424541ae23"> 7867</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"> 7868</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span><span class="comment">// Field       : DMA_SECCFG_CH2_LOCK</span></div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="comment">//</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"> 7876</span><span class="comment">//</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"> 7877</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10d7cbf8251d58412a2cf128f4bd2284"> 7880</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dfe0de8e6c279d465f7740b2999a9ff"> 7881</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1aefa29d6cefa485fe3c9fbf39b3a14f"> 7882</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab46bd2c6a3461ec5464a351f21e2a99a"> 7883</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28f2f944ddb33873078f3af81f57cfd3"> 7884</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"> 7885</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"> 7886</span><span class="comment">// Field       : DMA_SECCFG_CH2_S</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="comment">//</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ef18a17ada461949fd77008b149806a"> 7891</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a979b62dd9509c3f399a2f5c455c7ec82"> 7892</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa07489c5931c2f7d047bc26975599192"> 7893</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_S_MSB    _u(1)</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abda16fbe2c05e4764c5011384e175d8b"> 7894</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_S_LSB    _u(1)</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab259c19e367ce1bc5482b1c508d61129"> 7895</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span><span class="comment">// Field       : DMA_SECCFG_CH2_P</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"> 7900</span><span class="comment">//</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"> 7903</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f38e915244d982b9f9f1139c0003129"> 7904</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e32afb7ac367680d9555fd322197879"> 7905</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6d0b60a3ae5af24b25b20bc156e8c4"> 7906</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_P_MSB    _u(0)</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b6b6f05f3b614df0060951e1650b552"> 7907</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_P_LSB    _u(0)</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21976c44b52b458f7231da6d5aa46330"> 7908</a></span><span class="preprocessor">#define DMA_SECCFG_CH2_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span><span class="comment">// Register    : DMA_SECCFG_CH3</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span><span class="comment">// Description : Security configuration for channel 3. Control whether this</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"> 7912</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"> 7913</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span><span class="comment">//</span></div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span><span class="comment">//</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"> 7921</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"> 7922</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span><span class="comment">//</span></div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"> 7925</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ab5423f53a74e311d465bd8954cf90a"> 7926</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_OFFSET _u(0x0000048c)</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33aec4c5c993b84c2317cbdf7abb4684"> 7927</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35ab659373af0b51efeda317fe8f75a9"> 7928</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"> 7930</span><span class="comment">// Field       : DMA_SECCFG_CH3_LOCK</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"> 7931</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span><span class="comment">//</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><span class="comment">//</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"> 7939</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"> 7940</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a517e29cf1a371831102c7ca6e939cff0"> 7941</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4007bac0909ce51beabbc47d1cb37f9"> 7942</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adaf570450b3325ad90e383bcb79bab7d"> 7943</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf542b5864407e26159fd113aa75e49a"> 7944</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff1b52bf9ddc9a1ee221e187cd25315b"> 7945</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span><span class="comment">// Field       : DMA_SECCFG_CH3_S</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"> 7948</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"> 7949</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span><span class="comment">//</span></div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a061b4bb67107f487ff49c2720d7ab9f4"> 7952</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a638e8525d9170a8e55ed5708b95f0857"> 7953</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08c802610176cfb65f7b468c9decefe0"> 7954</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_S_MSB    _u(1)</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4717a44a0c5cd2a7241f1346c3282f1d"> 7955</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_S_LSB    _u(1)</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb8984e1f4f55157208f34d1703996ae"> 7956</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"> 7957</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"> 7958</span><span class="comment">// Field       : DMA_SECCFG_CH3_P</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span><span class="comment">//</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"> 7964</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d4170c43f16d00aec19ac7a61ecf8e4"> 7965</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31b4488c260e19863c75a527327ac087"> 7966</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d0e9382947f0d1020749680535ffd2c"> 7967</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_P_MSB    _u(0)</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22d4f0bb987d513bde0334c813c3d64e"> 7968</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_P_LSB    _u(0)</span></div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b2e28ba5a5ebe09a2af65108a2ac29d"> 7969</a></span><span class="preprocessor">#define DMA_SECCFG_CH3_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span><span class="comment">// Register    : DMA_SECCFG_CH4</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span><span class="comment">// Description : Security configuration for channel 4. Control whether this</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"> 7975</span><span class="comment">//</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"> 7976</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span><span class="comment">//</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"> 7984</span><span class="comment">//</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"> 7985</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"> 7986</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bf01664a8a1b39a1ddef7071564d22f"> 7987</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_OFFSET _u(0x00000490)</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d403c053e1a335d2591c4bcb806d4fb"> 7988</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22850e4a045a23068dae6d6f483c293c"> 7989</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span><span class="comment">// Field       : DMA_SECCFG_CH4_LOCK</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"> 7993</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"> 7994</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><span class="comment">//</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span><span class="comment">//</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40d868191a6a7dc563f44953d6182ed2"> 8002</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48dddbd77181179c852cbfadc268db69"> 8003</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabd1f08a88b66522cf8d75094429a29e"> 8004</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9d608448a1cf0d29f92b7c3c152a8ca"> 8005</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e03f252ddcaa126da75c4500918e9d7"> 8006</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span><span class="comment">// Field       : DMA_SECCFG_CH4_S</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"> 8011</span><span class="comment">//</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"> 8012</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53b4923589977d207cfc192ba0a2185b"> 8013</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0fecdc206c86023411764741106cc1c3"> 8014</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d5b71ad1f9ec03f9170338cdb4f0850"> 8015</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ae3d88e9c8c0eb1c6a5d6ef59f3c22c"> 8016</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17bb6945c3167e34b37ea65bd40935ab"> 8017</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span><span class="comment">// Field       : DMA_SECCFG_CH4_P</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"> 8020</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"> 8021</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span><span class="comment">//</span></div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad250453e4b64ae5b7d7a2238b9de3311"> 8026</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7e70925a2b8e726bff8698b1c4ee13d"> 8027</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8caaa27096c0272c670a6a0741541260"> 8028</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae74cd1c28c82a5ebb2818dbd061570c9"> 8029</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a359567f02ed4105927ec0318909b5e8c"> 8030</a></span><span class="preprocessor">#define DMA_SECCFG_CH4_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="comment">// Register    : DMA_SECCFG_CH5</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span><span class="comment">// Description : Security configuration for channel 5. Control whether this</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"> 8036</span><span class="comment">//</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"> 8038</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"> 8039</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span><span class="comment">//</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span><span class="comment">//</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"> 8047</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a719a8ffe5f1ebf47ab1526718baaaeb2"> 8048</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_OFFSET _u(0x00000494)</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a549343124a21c490a415446a52984b73"> 8049</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae55d68f86798e9b498950501c7d0ecea"> 8050</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span><span class="comment">// Field       : DMA_SECCFG_CH5_LOCK</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"> 8056</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"> 8057</span><span class="comment">//</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"> 8058</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span><span class="comment">//</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"> 8060</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0b28498a77dea1c3ea1da6d6abb3f64"> 8063</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9415b2a9e22d216c5e2c6e1b481829a6"> 8064</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37f1b5c6591ca076af5c31fda13827cd"> 8065</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5b8553f6414ce5e65e5da2c661858ff"> 8066</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc62576bdd659dce12023200b264ecd1"> 8067</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="comment">// Field       : DMA_SECCFG_CH5_S</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"> 8072</span><span class="comment">//</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d7c9d4bb985f1443c9489dd04860303"> 8074</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d7c8d41ab9f247b93519845d5a13575"> 8075</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e22def164dcf38228afe12b7dcbd540"> 8076</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2626b814c2114b6d1c77b631d0978b8"> 8077</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a783cfa35fc4424af504a689b8de25eb6"> 8078</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span><span class="comment">// Field       : DMA_SECCFG_CH5_P</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"> 8083</span><span class="comment">//</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"> 8084</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a365763186ec229d74a2b3a82cb5a0291"> 8087</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25dacfc4034dedc737e9578c2405dd7d"> 8088</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5608fa124a7e9639d824df0d4a4e319e"> 8089</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d5f19c02a9abcbc0ae8a6aa0f601c0e"> 8090</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c5d43f6e829a0809a3bde397ee47499"> 8091</a></span><span class="preprocessor">#define DMA_SECCFG_CH5_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"> 8092</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"> 8093</span><span class="comment">// Register    : DMA_SECCFG_CH6</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span><span class="comment">// Description : Security configuration for channel 6. Control whether this</span></div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span><span class="comment">//</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"> 8101</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"> 8102</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span><span class="comment">//</span></div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><span class="comment">//</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ffb6c730502b77f06f3acf208806880"> 8109</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_OFFSET _u(0x00000498)</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a316634b37c8b9868e38285d739daad8e"> 8110</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6bcceef8abd0182b7e1a7ec5e1f93d23"> 8111</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="comment">// Field       : DMA_SECCFG_CH6_LOCK</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"> 8115</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span><span class="comment">//</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"> 8119</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"> 8120</span><span class="comment">//</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ea10de97b8cebffd0f2b2725b6a5b28"> 8124</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c991db8b19de20dcfe563653a5b4cd"> 8125</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6baeddd1bf70e9d5f9c395d7b87ce70c"> 8126</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab847465955b6407ee9d88851c5ec88eb"> 8127</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97914f7d2cdf5abeb12fb432c70c9fe4"> 8128</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"> 8129</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span><span class="comment">// Field       : DMA_SECCFG_CH6_S</span></div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><span class="comment">//</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a078b058efac682372deea2bcd1de0d73"> 8135</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa28e34d6fdac4c2c1845fe96a8e3b042"> 8136</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6688bf6762824f9b6ac842c01b713be9"> 8137</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed688f4d114f44133b7982183011814f"> 8138</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fee5725a617b7cd92038f42b15571d6"> 8139</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span><span class="comment">// Field       : DMA_SECCFG_CH6_P</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span><span class="comment">//</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"> 8146</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"> 8147</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbe8417a95499b939737a719265bd63e"> 8148</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a767e1baf6e7a3dcd3f17a095aa5c4f98"> 8149</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a097fb6a16a1d8d8c5472437c654a5907"> 8150</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1f5c22fec034a7a2a0768c6414bc906"> 8151</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d5bf361d16132cd7f609431d636702f"> 8152</a></span><span class="preprocessor">#define DMA_SECCFG_CH6_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="comment">// Register    : DMA_SECCFG_CH7</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"> 8155</span><span class="comment">// Description : Security configuration for channel 7. Control whether this</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"> 8156</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span><span class="comment">//</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"> 8164</span><span class="comment">//</span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"> 8165</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span><span class="comment">//</span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"> 8169</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e5223fd9995857d6a28ec3d30c10e5f"> 8170</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_OFFSET _u(0x0000049c)</span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdc9bd1e0607c11531ef6c4c49352b6d"> 8171</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5394e3daac7c712b30d5e71c57dfcc4d"> 8172</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"> 8173</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"> 8174</span><span class="comment">// Field       : DMA_SECCFG_CH7_LOCK</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span><span class="comment">//</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span><span class="comment">//</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"> 8182</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"> 8183</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecc687cf9b295bb2c250b4ed4ad40fb0"> 8185</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a375b201484d0ced2ad19a1ff5b8c7e8d"> 8186</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0749c6a2178e685414a5af9403a0095e"> 8187</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2eb29bf30945c5d3f6ea35becc7e90d2"> 8188</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a612727b52870fc63486179a6149d6a44"> 8189</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"> 8191</span><span class="comment">// Field       : DMA_SECCFG_CH7_S</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"> 8192</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"> 8193</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span><span class="comment">//</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac51c89e0a94fb2de9ac8d7db206401dd"> 8196</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f44f9179964a2836e013cb20683de42"> 8197</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29c8bfb9d79eaaf1e3477b3f15c9ea29"> 8198</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a726fa3e8f359301af4fc7490984e6be4"> 8199</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4e8c533083ef37d59899a062b9dd422"> 8200</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"> 8201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span><span class="comment">// Field       : DMA_SECCFG_CH7_P</span></div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="comment">//</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab328e52a218464f8da4cebff9cc1e051"> 8209</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe4956dc0959cb6cf7840d96b1409839"> 8210</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a349e93f306202c635beeaac6cabe0f09"> 8211</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3ca88c8417baf0ffaa5d2d929d31746"> 8212</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f10b730085cb5347f6804db8e3fa4be"> 8213</a></span><span class="preprocessor">#define DMA_SECCFG_CH7_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="comment">// Register    : DMA_SECCFG_CH8</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span><span class="comment">// Description : Security configuration for channel 8. Control whether this</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"> 8218</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"> 8219</span><span class="comment">//</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span><span class="comment">//</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"> 8227</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"> 8228</span><span class="comment">//</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"> 8229</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0c7d41236607043376d9e952e0edebe"> 8231</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_OFFSET _u(0x000004a0)</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8c616d8786b69be83639f6185024916"> 8232</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9f90bf4bcbde6cc460059575f23f3de"> 8233</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span><span class="comment">// Field       : DMA_SECCFG_CH8_LOCK</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"> 8236</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"> 8237</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="comment">//</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"> 8242</span><span class="comment">//</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"> 8245</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1eabe037f3b9b456e7db56b95973fa9c"> 8246</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4161e79fd474e033c40703ac6bb6161d"> 8247</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab09e8f6f1281de23f00d10fe316674aa"> 8248</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e7ed666c2e55b0ddaa50126be5ef723"> 8249</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf627c3a323ff9385bb4dda6a1ad4348"> 8250</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span><span class="comment">// Field       : DMA_SECCFG_CH8_S</span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"> 8254</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"> 8255</span><span class="comment">//</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bd971e6904103b33b5e3fe9da3ea88b"> 8257</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4cc68b3ee4c210c0749f670d673f635"> 8258</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4800c3704a7cf601559062870421357e"> 8259</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae146f547dc15a15b2e924f0337b570f0"> 8260</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03a572231b1ea7fe43a797ae9a42dc0a"> 8261</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"> 8262</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"> 8263</span><span class="comment">// Field       : DMA_SECCFG_CH8_P</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"> 8264</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"> 8265</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"> 8266</span><span class="comment">//</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"> 8267</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"> 8268</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"> 8269</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3095527b8696f91e16e1d0929a41e1a2"> 8270</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae56381577ee62267df6ef735f4e6566f"> 8271</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a658692b6955cadb05f00f1da48af73b2"> 8272</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a8584381438f369f230548179d12b24"> 8273</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc6df6064a4cadbd1ab0cfdf44386931"> 8274</a></span><span class="preprocessor">#define DMA_SECCFG_CH8_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span><span class="comment">// Register    : DMA_SECCFG_CH9</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="comment">// Description : Security configuration for channel 9. Control whether this</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span><span class="comment">//</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"> 8281</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"> 8282</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"> 8283</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"> 8284</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="comment">//</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span><span class="comment">//</span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"> 8291</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ff3f4152de937b948e1aeedb33b7575"> 8292</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_OFFSET _u(0x000004a4)</span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84bf0f5ccd37b2cf1e94d84c5dc798ea"> 8293</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ef5100b61b431e3099a23144a4c3ddf"> 8294</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="comment">// Field       : DMA_SECCFG_CH9_LOCK</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"> 8299</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"> 8300</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"> 8301</span><span class="comment">//</span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"> 8302</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span><span class="comment">//</span></div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb62cd939d45068c3307320e900e569d"> 8307</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05f2fc78b2e2af55f4447dc33e3aeccd"> 8308</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3098e499108f7b0eb568004ea8c25b0f"> 8309</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53a8688b5adc2395e7ff2d4b39e29c1b"> 8310</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a549170c6e7443087d7f8055390ef31a2"> 8311</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"> 8312</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"> 8313</span><span class="comment">// Field       : DMA_SECCFG_CH9_S</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="comment">//</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"> 8317</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c488ae29b83e968fea9d4ff0cd5251"> 8318</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb606caa5a2a80a73dfd9d296652f652"> 8319</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b0c83cf37e8c9165714b249c1730b3f"> 8320</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a280c2b03389dd4dc6280c4baff0a291a"> 8321</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73a0b93bb7f74457eb354c888a94b83c"> 8322</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span><span class="comment">// Field       : DMA_SECCFG_CH9_P</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"> 8325</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"> 8326</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"> 8327</span><span class="comment">//</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"> 8328</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"> 8329</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"> 8330</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af225a26194fd2e1ee19f0c75f2a68e0f"> 8331</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb534f43d96601a70cb3fac89d7f0ab2"> 8332</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c12a79da080152a4ca77dfc44e69b6a"> 8333</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83e79281e378de5ccb203cf04ddb1341"> 8334</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0cb8d48e36bfbf57514f198360c62efc"> 8335</a></span><span class="preprocessor">#define DMA_SECCFG_CH9_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"> 8337</span><span class="comment">// Register    : DMA_SECCFG_CH10</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span><span class="comment">// Description : Security configuration for channel 10. Control whether this</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"> 8340</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"> 8341</span><span class="comment">//</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"> 8342</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"> 8343</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"> 8344</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"> 8345</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"> 8346</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"> 8347</span><span class="comment">//</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"> 8348</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="comment">//</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"> 8352</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe88c4786da9823eb56b9aa9fda6c542"> 8353</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_OFFSET _u(0x000004a8)</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71c35ac99850c56fadc66090b0f4f716"> 8354</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a021dcfcfd15b20ff00085b9b32f883b3"> 8355</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"> 8356</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span><span class="comment">// Field       : DMA_SECCFG_CH10_LOCK</span></div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span><span class="comment">//</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"> 8363</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"> 8364</span><span class="comment">//</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"> 8365</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"> 8366</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"> 8367</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2891b1f0263dc20c9a14bdd460cd2066"> 8368</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68f8d9d0a122b1af439aa17ae1280c75"> 8369</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fbed4dfe8f5a00133793dbbf2ba62e"> 8370</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55167f4a4634e19cb1ddab9d567b433d"> 8371</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64aac6ab40fd326f22a70ed0e7e6ed4c"> 8372</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"> 8373</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span><span class="comment">// Field       : DMA_SECCFG_CH10_S</span></div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"> 8377</span><span class="comment">//</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"> 8378</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae17b85405c453e0486ba791df652950f"> 8379</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05b292b7350421d30017ce4b6d89c5db"> 8380</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6188a4aa4c903d16bb52dd0b4124bf0d"> 8381</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95d0e9320d51872ea08755eb7da334b7"> 8382</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68bb4843eeef617f845a1a36d02b2210"> 8383</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"> 8384</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"> 8385</span><span class="comment">// Field       : DMA_SECCFG_CH10_P</span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"> 8386</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"> 8387</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"> 8388</span><span class="comment">//</span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"> 8389</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f6df12afb64b87e86c63655f46e1f61"> 8392</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac17b817b60f5abdb800e70dc34527621"> 8393</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bbe6a4b9ec2a0bee51578d18eeece58"> 8394</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac36ac65ae2df288a15108f0f6d9612ea"> 8395</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77fb89d7320d8d7d291b12ecf5c927eb"> 8396</a></span><span class="preprocessor">#define DMA_SECCFG_CH10_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"> 8397</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"> 8398</span><span class="comment">// Register    : DMA_SECCFG_CH11</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span><span class="comment">// Description : Security configuration for channel 11. Control whether this</span></div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"> 8400</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span><span class="comment">//</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"> 8405</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"> 8406</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"> 8407</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"> 8408</span><span class="comment">//</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"> 8409</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"> 8410</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"> 8411</span><span class="comment">//</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"> 8412</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"> 8413</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5609bcecc80755c44fbe442d773734c7"> 8414</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_OFFSET _u(0x000004ac)</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe356b73c2e94daa9f27c374a2d6e0ad"> 8415</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36f6c16a461a95671a1e5669ed57112e"> 8416</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span><span class="comment">// Field       : DMA_SECCFG_CH11_LOCK</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"> 8420</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span><span class="comment">//</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"> 8424</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span><span class="comment">//</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"> 8426</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"> 8428</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a272b93b7457f4129db5bc2d40ab59e5f"> 8429</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87b7ff4e74656a10e43e8e2df475e5aa"> 8430</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6663af576453ecf544eb3614e633a7b9"> 8431</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab84f04ae3d45857c669ad12d5bced16c"> 8432</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb6eeafc0f1340caa3872c8344a01147"> 8433</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span><span class="comment">// Field       : DMA_SECCFG_CH11_S</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"> 8438</span><span class="comment">//</span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"> 8439</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac67f5cad815d04de28e1b1165a592bfa"> 8440</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acafc6fc7418a140c0e88a70a9da0b2bf"> 8441</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a344ec2a9cec8384fccc7f7e74d62b187"> 8442</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac48ff64f5008f736f5f3e9490d028006"> 8443</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd737a2661966f4faa6b57da5e362885"> 8444</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"> 8445</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"> 8446</span><span class="comment">// Field       : DMA_SECCFG_CH11_P</span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"> 8447</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"> 8448</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"> 8449</span><span class="comment">//</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c8ada77ead9b0aef70d25747fa66e17"> 8453</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c8cf7891b6d7bb126e4d1feddcb253e"> 8454</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cb12b8fe576b32b010fa759b8f74e9a"> 8455</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9136a8cfd95d0df861baf674513f7cb"> 8456</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a714eda816841c8757dc92c70bd56db28"> 8457</a></span><span class="preprocessor">#define DMA_SECCFG_CH11_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"> 8459</span><span class="comment">// Register    : DMA_SECCFG_CH12</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="comment">// Description : Security configuration for channel 12. Control whether this</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"> 8461</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"> 8463</span><span class="comment">//</span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"> 8466</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span><span class="comment">//</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"> 8471</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"> 8472</span><span class="comment">//</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"> 8473</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00b5b1bd2d7b06d1bdd710b6f8b55eb0"> 8475</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_OFFSET _u(0x000004b0)</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415895172f8001a94212f4d8e5105e35"> 8476</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e480aea01e4e057fef12bbeb898ff36"> 8477</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"> 8479</span><span class="comment">// Field       : DMA_SECCFG_CH12_LOCK</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"> 8480</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"> 8481</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"> 8482</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"> 8483</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"> 8484</span><span class="comment">//</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"> 8485</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"> 8486</span><span class="comment">//</span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"> 8487</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"> 8488</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"> 8489</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54072adec9fcf8a6d12e7578ceb5071e"> 8490</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21dce823a60193216e8685f92ce516e8"> 8491</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f9c99928f93ed7e0b84963c452b8260"> 8492</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa152a5bf4ea64da7d0f3a190439715e9"> 8493</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1619104dd7974541c557b5907540abbf"> 8494</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"> 8495</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"> 8496</span><span class="comment">// Field       : DMA_SECCFG_CH12_S</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"> 8497</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"> 8498</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"> 8499</span><span class="comment">//</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"> 8500</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6194017b6f6ee5d06642176b2299d686"> 8501</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19579e024a94ea2643d50feb38642896"> 8502</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeae446198229e9583073fcf9d519b3a9"> 8503</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7847a58d8280a5d1754fc8d9b97d61a"> 8504</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13f230ccc65b545c4157bd7bab9ef4af"> 8505</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span><span class="comment">// Field       : DMA_SECCFG_CH12_P</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"> 8509</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"> 8510</span><span class="comment">//</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a452dacc380a110bb05838f4d21a10a83"> 8514</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8fd5dccfe5ce900698bd452b688ffab"> 8515</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f885ff126131494f28e36dac3984ebc"> 8516</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada24eca1d003a54217e317017a4cd657"> 8517</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb47b4609b2b0fa54c593236ca2c9eb2"> 8518</a></span><span class="preprocessor">#define DMA_SECCFG_CH12_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"> 8519</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"> 8520</span><span class="comment">// Register    : DMA_SECCFG_CH13</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"> 8521</span><span class="comment">// Description : Security configuration for channel 13. Control whether this</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"> 8522</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"> 8523</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"> 8524</span><span class="comment">//</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"> 8525</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"> 8526</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"> 8527</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span><span class="comment">//</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span><span class="comment">//</span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"> 8534</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"> 8535</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72857c54393681c3146ddc307fe95b4"> 8536</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_OFFSET _u(0x000004b4)</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a3fc5dedbada986c0d471cf4e5974a0"> 8537</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56e879630b7d2ea2031047093486ab24"> 8538</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"> 8539</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"> 8540</span><span class="comment">// Field       : DMA_SECCFG_CH13_LOCK</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"> 8541</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"> 8542</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"> 8543</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span><span class="comment">//</span></div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"> 8546</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span><span class="comment">//</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a215355933b951b506384aa1ad0fba4f0"> 8551</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a205ab27c5a643745388c3bbce31e9ea0"> 8552</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3df58d39c6c77b03f332de4893cb104"> 8553</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0928bb395dc236ab594e743171a90523"> 8554</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5df3fe27d2cd8c3f0312e5c11843a232"> 8555</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="comment">// Field       : DMA_SECCFG_CH13_S</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"> 8559</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"> 8560</span><span class="comment">//</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"> 8561</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f673a1c4aaac64925340cad227f54b"> 8562</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fadbe7f0db32ea1aee1995ff6ac988e"> 8563</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a88eb7b94f96e6754de2b3bb7758aec"> 8564</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb1ec1ea18f85b53fc4371788e3c9a58"> 8565</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1e9d25bd623956fa54cacd6a1dca3ec"> 8566</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"> 8567</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"> 8568</span><span class="comment">// Field       : DMA_SECCFG_CH13_P</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"> 8569</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"> 8570</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span><span class="comment">//</span></div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33901ad588a9367b84c3b9edc698bfe9"> 8575</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7fb363a69c28e37627ec384402470a8"> 8576</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c65889084e0179967067339db54086f"> 8577</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a705049f641ff630497c7d7d9b1c9fd4b"> 8578</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace29e2bfbf3c87f3db157f8948ef829d"> 8579</a></span><span class="preprocessor">#define DMA_SECCFG_CH13_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"> 8580</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"> 8581</span><span class="comment">// Register    : DMA_SECCFG_CH14</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"> 8582</span><span class="comment">// Description : Security configuration for channel 14. Control whether this</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"> 8584</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span><span class="comment">//</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"> 8588</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"> 8590</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span><span class="comment">//</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"> 8592</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"> 8593</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"> 8594</span><span class="comment">//</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"> 8595</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"> 8596</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a289522d4592e56277cb0d35d7d2dc641"> 8597</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_OFFSET _u(0x000004b8)</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0976c8c3662987e67f4211b6cfe21b6"> 8598</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdb145797d8272e3c194575a51466313"> 8599</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"> 8600</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"> 8601</span><span class="comment">// Field       : DMA_SECCFG_CH14_LOCK</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"> 8602</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"> 8603</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"> 8604</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span><span class="comment">//</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"> 8607</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"> 8608</span><span class="comment">//</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"> 8609</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"> 8611</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9745495e36aaac91cd02c54d2e750b8"> 8612</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87bb6b770bf1b7116643168ec623d608"> 8613</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c04c321a8b9271a3a579f74b9452a92"> 8614</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2513c0c30f8b2233ce0924b3c05b630"> 8615</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d57e5e00cec084df8a5675fed01b5b8"> 8616</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"> 8617</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"> 8618</span><span class="comment">// Field       : DMA_SECCFG_CH14_S</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"> 8619</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"> 8620</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span><span class="comment">//</span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"> 8622</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c793b1552888b7a61f56b6711ac73c9"> 8623</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e2cb79e247eb3fc4904dca0175ffaf5"> 8624</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7a22ff3b21ab42e8aa38faafd9b691d"> 8625</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974f57820a790aa66286ef94fceb5255"> 8626</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70549839fc9069cdc9bd74cc0fc1d038"> 8627</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span><span class="comment">// Field       : DMA_SECCFG_CH14_P</span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"> 8630</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span><span class="comment">//</span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"> 8633</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"> 8634</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"> 8635</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5127b9cca20a8506d9347a25efc8f076"> 8636</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf5ad7ea3a221b3c390ba129dbe29f10"> 8637</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff68eaf2ff719d8d6a7f7796159e0427"> 8638</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47d24e7908840b38556ba3c6e62309ed"> 8639</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6ed94a30e6ca5cd324501b96e5009f8"> 8640</a></span><span class="preprocessor">#define DMA_SECCFG_CH14_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"> 8641</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"> 8642</span><span class="comment">// Register    : DMA_SECCFG_CH15</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span><span class="comment">// Description : Security configuration for channel 15. Control whether this</span></div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="comment">//               channel performs Secure/Non-secure and Privileged/Unprivileged</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span><span class="comment">//               bus accesses.</span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span><span class="comment">//</span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"> 8647</span><span class="comment">//               If this channel generates bus accesses of some security level,</span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"> 8648</span><span class="comment">//               an access of at least that level (in the order S+P &gt; S+U &gt; NS+P</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"> 8649</span><span class="comment">//               &gt; NS+U) is required to program, trigger, abort, check the</span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"> 8650</span><span class="comment">//               status of, interrupt on or acknowledge the interrupt of this</span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"> 8651</span><span class="comment">//               channel.</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"> 8652</span><span class="comment">//</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"> 8653</span><span class="comment">//               This register automatically locks down (becomes read-only) once</span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"> 8654</span><span class="comment">//               software starts to configure the channel.</span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"> 8655</span><span class="comment">//</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"> 8656</span><span class="comment">//               This register is world-readable, but is writable only from a</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"> 8657</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad220bb38f96d66ffcc81048f15e64544"> 8658</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_OFFSET _u(0x000004bc)</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0045b3f5595537aa15345ab315162a7"> 8659</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abec031706f6bcba6d641809bc409bbcd"> 8660</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"> 8661</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"> 8662</span><span class="comment">// Field       : DMA_SECCFG_CH15_LOCK</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"> 8663</span><span class="comment">// Description : LOCK is 0 at reset, and is set to 1 automatically upon a</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"> 8664</span><span class="comment">//               successful write to this channel&#39;s control registers. That is,</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"> 8665</span><span class="comment">//               a write to CTRL, READ_ADDR, WRITE_ADDR, TRANS_COUNT and their</span></div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"> 8666</span><span class="comment">//               aliases.</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span><span class="comment">//</span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span><span class="comment">//               Once its LOCK bit is set, this register becomes read-only.</span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"> 8669</span><span class="comment">//</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"> 8670</span><span class="comment">//               A failed write, for example due to the write&#39;s privilege being</span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"> 8671</span><span class="comment">//               lower than that specified in the channel&#39;s SECCFG register,</span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"> 8672</span><span class="comment">//               will not set the LOCK bit.</span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59d7257234c6a10abd4672b315abc177"> 8673</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_LOCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff758a940dba32ef6f41c66a1313fe6e"> 8674</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_LOCK_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0220e30ef3608eb7df5f3bf9400f180f"> 8675</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_LOCK_MSB    _u(2)</span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a045596a50275adf9bd740001f75fb63a"> 8676</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_LOCK_LSB    _u(2)</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dc13c3647ffe2537cbd396f95983504"> 8677</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_LOCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"> 8678</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"> 8679</span><span class="comment">// Field       : DMA_SECCFG_CH15_S</span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"> 8680</span><span class="comment">// Description : Secure channel. If 1, this channel performs Secure bus</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"> 8681</span><span class="comment">//               accesses. If 0, it performs Non-secure bus accesses.</span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span><span class="comment">//</span></div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"> 8683</span><span class="comment">//               If 1, this channel is controllable only from a Secure context.</span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0fbbf31fb9c9c51b64efe17d503fa170"> 8684</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a065a99959484ac0bc938c39f20f40ac5"> 8685</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc61ec19f8c596b1b2e6b2d6e6508552"> 8686</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69d0d63a0f26e0df48e1f92d91176ae3"> 8687</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a058340275a47d58c3fecb921c8caddd9"> 8688</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"> 8689</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"> 8690</span><span class="comment">// Field       : DMA_SECCFG_CH15_P</span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"> 8691</span><span class="comment">// Description : Privileged channel. If 1, this channel performs Privileged bus</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"> 8692</span><span class="comment">//               accesses. If 0, it performs Unprivileged bus accesses.</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"> 8693</span><span class="comment">//</span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"> 8694</span><span class="comment">//               If 1, this channel is controllable only from a Privileged</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"> 8695</span><span class="comment">//               context of the same Secure/Non-secure level, or any context of</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"> 8696</span><span class="comment">//               a higher Secure/Non-secure level.</span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada73161a4d65179cec0fc2783beb4609"> 8697</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6f1232ce30ab8d3564b9c6e7ae96647"> 8698</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad627359368dd7198398b6a29105315b9"> 8699</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9915c0fce180c922cf92e5f8cd3e3e2d"> 8700</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa2f22f9fecb93adb35290c40f480f58"> 8701</a></span><span class="preprocessor">#define DMA_SECCFG_CH15_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"> 8702</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"> 8703</span><span class="comment">// Register    : DMA_SECCFG_IRQ0</span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"> 8704</span><span class="comment">// Description : Security configuration for IRQ 0. Control whether the IRQ</span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"> 8705</span><span class="comment">//               permits configuration by Non-secure/Unprivileged contexts, and</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"> 8706</span><span class="comment">//               whether it can observe Secure/Privileged channel interrupt</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19af9e8e51d9af6664db69cc6eae4b76"> 8708</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_OFFSET _u(0x000004c0)</span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d0e0e53337db7b1d43849832124ecb8"> 8709</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade37c23b9afdb864288e38dfd6124089"> 8710</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"> 8712</span><span class="comment">// Field       : DMA_SECCFG_IRQ0_S</span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"> 8713</span><span class="comment">// Description : Secure IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"> 8714</span><span class="comment">//               accessed from a Secure context.</span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"> 8715</span><span class="comment">//</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"> 8716</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from a Non-</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"> 8717</span><span class="comment">//               secure context, but Secure channels (as per SECCFG_CHx) are</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"> 8718</span><span class="comment">//               masked from the IRQ status, and this IRQ&#39;s registers can not be</span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"> 8719</span><span class="comment">//               used to acknowledge the channel interrupts of Secure channels.</span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea8c938ec9f22dff124b7a943cb3c4e7"> 8720</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9293258dfe083e29c987eac8fd5e42e1"> 8721</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f8ee16d340ea1f746258dd892a5062c"> 8722</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02c5c003804f7c2c5e94565d2c5e49a6"> 8723</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a018fca91e7ac3cf12c63f5232153f874"> 8724</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span><span class="comment">// Field       : DMA_SECCFG_IRQ0_P</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"> 8727</span><span class="comment">// Description : Privileged IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="comment">//               accessed from a Privileged context.</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span><span class="comment">//</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"> 8730</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from an</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"> 8731</span><span class="comment">//               Unprivileged context, but Privileged channels (as per</span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"> 8732</span><span class="comment">//               SECCFG_CHx) are masked from the IRQ status, and this IRQ&#39;s</span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"> 8733</span><span class="comment">//               registers can not be used to acknowledge the channel interrupts</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"> 8734</span><span class="comment">//               of Privileged channels.</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0a661f23ab24cb0ea6a614db4b50f33"> 8735</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3c68807013b25c2efaf147c3cc92f3c"> 8736</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa69c93c11ebe02c8bd9733f89be9f302"> 8737</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2374a3b990b38cc33ec89ea48a7675d2"> 8738</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b1e58e89cb0278db942c9abb60c197f"> 8739</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ0_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"> 8741</span><span class="comment">// Register    : DMA_SECCFG_IRQ1</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"> 8742</span><span class="comment">// Description : Security configuration for IRQ 1. Control whether the IRQ</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="comment">//               permits configuration by Non-secure/Unprivileged contexts, and</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="comment">//               whether it can observe Secure/Privileged channel interrupt</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5d754aac4db97790004bcac36237e86"> 8746</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_OFFSET _u(0x000004c4)</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8e618c6913329b71e3c3c3def065718"> 8747</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bdd6cb1fe3aaacd99e9e3292222387b"> 8748</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"> 8749</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"> 8750</span><span class="comment">// Field       : DMA_SECCFG_IRQ1_S</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"> 8751</span><span class="comment">// Description : Secure IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"> 8752</span><span class="comment">//               accessed from a Secure context.</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"> 8753</span><span class="comment">//</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"> 8754</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from a Non-</span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"> 8755</span><span class="comment">//               secure context, but Secure channels (as per SECCFG_CHx) are</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"> 8756</span><span class="comment">//               masked from the IRQ status, and this IRQ&#39;s registers can not be</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"> 8757</span><span class="comment">//               used to acknowledge the channel interrupts of Secure channels.</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5a60d918eaa7ed438411193abef2c04"> 8758</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec421cb6f48b154d5170764970348e1b"> 8759</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a435463b14dc7dfbaa99ec2887261c971"> 8760</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad038663c4eefb0eb6a73d122ed4a2b7a"> 8761</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac0963e00baf7f8df57558928c2e92d3"> 8762</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"> 8763</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span><span class="comment">// Field       : DMA_SECCFG_IRQ1_P</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"> 8765</span><span class="comment">// Description : Privileged IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="comment">//               accessed from a Privileged context.</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"> 8767</span><span class="comment">//</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"> 8768</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from an</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"> 8769</span><span class="comment">//               Unprivileged context, but Privileged channels (as per</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span><span class="comment">//               SECCFG_CHx) are masked from the IRQ status, and this IRQ&#39;s</span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"> 8771</span><span class="comment">//               registers can not be used to acknowledge the channel interrupts</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="comment">//               of Privileged channels.</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a830816173c80241a539f9f04e12e423a"> 8773</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6657c2292120caf3fa2cfbaa1aae29b9"> 8774</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7eb316d4bebfac27777e91c935aed9e4"> 8775</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a378344bad4ec7a6ebd4a6d375e8bb440"> 8776</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4de323c598d60e9349e12851c9ed7f8f"> 8777</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ1_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"> 8778</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"> 8779</span><span class="comment">// Register    : DMA_SECCFG_IRQ2</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"> 8780</span><span class="comment">// Description : Security configuration for IRQ 2. Control whether the IRQ</span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span><span class="comment">//               permits configuration by Non-secure/Unprivileged contexts, and</span></div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"> 8782</span><span class="comment">//               whether it can observe Secure/Privileged channel interrupt</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a480fb974c3e07538f0cd26afa1d1c45b"> 8784</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_OFFSET _u(0x000004c8)</span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3aa20d8a869ae6483252a491c45346f6"> 8785</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b529118bdea80d1e1b2f06872bc896f"> 8786</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"> 8787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"> 8788</span><span class="comment">// Field       : DMA_SECCFG_IRQ2_S</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"> 8789</span><span class="comment">// Description : Secure IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"> 8790</span><span class="comment">//               accessed from a Secure context.</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"> 8791</span><span class="comment">//</span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"> 8792</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from a Non-</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"> 8793</span><span class="comment">//               secure context, but Secure channels (as per SECCFG_CHx) are</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"> 8794</span><span class="comment">//               masked from the IRQ status, and this IRQ&#39;s registers can not be</span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"> 8795</span><span class="comment">//               used to acknowledge the channel interrupts of Secure channels.</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a822091c7f4db8da48bad3cfb7b704620"> 8796</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80ed82f31f60c08e4e2934875fbc4178"> 8797</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3e970d4861c84e0b6c2943d6cdd52f3"> 8798</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a45edd7e5ea2cdbef7bcfd502a7a369"> 8799</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dcc16d265f00d17d47515dcc9ea5588"> 8800</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"> 8802</span><span class="comment">// Field       : DMA_SECCFG_IRQ2_P</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"> 8803</span><span class="comment">// Description : Privileged IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"> 8804</span><span class="comment">//               accessed from a Privileged context.</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"> 8805</span><span class="comment">//</span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"> 8806</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from an</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"> 8807</span><span class="comment">//               Unprivileged context, but Privileged channels (as per</span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"> 8808</span><span class="comment">//               SECCFG_CHx) are masked from the IRQ status, and this IRQ&#39;s</span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"> 8809</span><span class="comment">//               registers can not be used to acknowledge the channel interrupts</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"> 8810</span><span class="comment">//               of Privileged channels.</span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83b076b1eca5e4f8d82aa50c0f48204e"> 8811</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5849f4d0649a315d9deb3864caa50a3b"> 8812</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81ce555103191dfd727243c66a2e0ec0"> 8813</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a765ec0b34ddc1fea1d6406a12ece9040"> 8814</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b58b4fa1782e9756a4cd5240fb55423"> 8815</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ2_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"> 8817</span><span class="comment">// Register    : DMA_SECCFG_IRQ3</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"> 8818</span><span class="comment">// Description : Security configuration for IRQ 3. Control whether the IRQ</span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"> 8819</span><span class="comment">//               permits configuration by Non-secure/Unprivileged contexts, and</span></div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span><span class="comment">//               whether it can observe Secure/Privileged channel interrupt</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a9af963be50f99d58851899ba8ddea5"> 8822</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_OFFSET _u(0x000004cc)</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6cf76a503bdc99c4df7fd8a76c62f80"> 8823</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebc886d7285405cb0b378b0c303d06d2"> 8824</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_RESET  _u(0x00000003)</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"> 8825</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"> 8826</span><span class="comment">// Field       : DMA_SECCFG_IRQ3_S</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"> 8827</span><span class="comment">// Description : Secure IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"> 8828</span><span class="comment">//               accessed from a Secure context.</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"> 8829</span><span class="comment">//</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"> 8830</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from a Non-</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"> 8831</span><span class="comment">//               secure context, but Secure channels (as per SECCFG_CHx) are</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"> 8832</span><span class="comment">//               masked from the IRQ status, and this IRQ&#39;s registers can not be</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"> 8833</span><span class="comment">//               used to acknowledge the channel interrupts of Secure channels.</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5c9df7a3039fa495baf9c23b1fdcd57"> 8834</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10a867066320aa135cf154b12b47bf9b"> 8835</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01894f6c8556407b6fe2def9670555c8"> 8836</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab32531f2fff63666e3095ac7e709db9e"> 8837</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4754251d686fdc642ae14e0d0b6fa98b"> 8838</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"> 8839</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span><span class="comment">// Field       : DMA_SECCFG_IRQ3_P</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span><span class="comment">// Description : Privileged IRQ. If 1, this IRQ&#39;s control registers can only be</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"> 8842</span><span class="comment">//               accessed from a Privileged context.</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"> 8843</span><span class="comment">//</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"> 8844</span><span class="comment">//               If 0, this IRQ&#39;s control registers can be accessed from an</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"> 8845</span><span class="comment">//               Unprivileged context, but Privileged channels (as per</span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"> 8846</span><span class="comment">//               SECCFG_CHx) are masked from the IRQ status, and this IRQ&#39;s</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"> 8847</span><span class="comment">//               registers can not be used to acknowledge the channel interrupts</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"> 8848</span><span class="comment">//               of Privileged channels.</span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25f2ff1cfa66eb01641fc56ee711628f"> 8849</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fd99e6f8a90b852f8e379ff2c5ee183"> 8850</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84fbc609b74979e29e0a598a457e81e8"> 8851</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe72f778455ce186e096f8e2ffa11cfa"> 8852</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1a4aab3d9e8fd9afef0da6434b54f10"> 8853</a></span><span class="preprocessor">#define DMA_SECCFG_IRQ3_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"> 8854</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span><span class="comment">// Register    : DMA_SECCFG_MISC</span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span><span class="comment">// Description : Miscellaneous security configuration</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c9f3ffad0e0bdefaa692e4916e14e1"> 8857</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_OFFSET _u(0x000004d0)</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2bec7caaf6cb2888452189a2ed23c42"> 8858</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_BITS   _u(0x000003ff)</span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69b36ac4e5d1bc9f1d59bace4706a3d7"> 8859</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_RESET  _u(0x000003ff)</span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"> 8860</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER3_S</span></div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span><span class="comment">// Description : If 1, the TIMER3 register is only accessible from a Secure</span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"> 8863</span><span class="comment">//               context, and timer DREQ 3 is only visible to Secure channels.</span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa76f25bd278c66c10733ce10cf3df7e6"> 8864</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7820f4fb9203a3d5c0e8abfca13cfd55"> 8865</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_S_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcb6d7bf0c502bb40f939c43b47ca752"> 8866</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_S_MSB    _u(9)</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4087c471d80996b92f802551affda4b"> 8867</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_S_LSB    _u(9)</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9de60cffaf7650e18b260bfdfa603334"> 8868</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"> 8869</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"> 8870</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER3_P</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"> 8871</span><span class="comment">// Description : If 1, the TIMER3 register is only accessible from a Privileged</span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"> 8872</span><span class="comment">//               (or more Secure) context, and timer DREQ 3 is only visible to</span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"> 8873</span><span class="comment">//               Privileged (or more Secure) channels.</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9037c03f9e9037427ed6b1f913f5742b"> 8874</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d350de479da340d2dae48bb340ff727"> 8875</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_P_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab032be6cde4bd9937ec239e080271f37"> 8876</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_P_MSB    _u(8)</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaecd4b3dbcb8da6e1ef76ecae8b01a84"> 8877</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_P_LSB    _u(8)</span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeb3f7c98395e3553c6c26f1260349d1"> 8878</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER3_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"> 8879</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"> 8880</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER2_S</span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"> 8881</span><span class="comment">// Description : If 1, the TIMER2 register is only accessible from a Secure</span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"> 8882</span><span class="comment">//               context, and timer DREQ 2 is only visible to Secure channels.</span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b32ace217df413ce160ef795df9f5d3"> 8883</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9cfafd04420c304c0f5c4ccf416212ff"> 8884</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_S_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabb0735ab26ea2b677993b9903b7b639"> 8885</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_S_MSB    _u(7)</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6696fc284d17299b916122dafc2c3a2"> 8886</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_S_LSB    _u(7)</span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a34118c489c83225f95b2e95fe72248"> 8887</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"> 8888</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"> 8889</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER2_P</span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"> 8890</span><span class="comment">// Description : If 1, the TIMER2 register is only accessible from a Privileged</span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"> 8891</span><span class="comment">//               (or more Secure) context, and timer DREQ 2 is only visible to</span></div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"> 8892</span><span class="comment">//               Privileged (or more Secure) channels.</span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a542a8b748100866fc6674bc1b1df3628"> 8893</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52a1a1c9ea4e32969d4b812551ef7827"> 8894</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_P_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23cf3b96e94ae689f3eab41f30e855bd"> 8895</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_P_MSB    _u(6)</span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a536ec6c34a5a0ba4ba4d0da528f35f7c"> 8896</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_P_LSB    _u(6)</span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae31e084fe9ed175ea5a165e8ad2f4a3e"> 8897</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER2_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"> 8898</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"> 8899</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER1_S</span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"> 8900</span><span class="comment">// Description : If 1, the TIMER1 register is only accessible from a Secure</span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"> 8901</span><span class="comment">//               context, and timer DREQ 1 is only visible to Secure channels.</span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab72e58e9e2e7914d80967128be880c4e"> 8902</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9cca20440c037e9f07b9037d6901c326"> 8903</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_S_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11220546117a3a60219dd66207ee74a4"> 8904</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_S_MSB    _u(5)</span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9ba676e0e8f706ceb5467dc562f07bc"> 8905</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_S_LSB    _u(5)</span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a416f50f061e5269e84a079f3d21eba9c"> 8906</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"> 8907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"> 8908</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER1_P</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"> 8909</span><span class="comment">// Description : If 1, the TIMER1 register is only accessible from a Privileged</span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"> 8910</span><span class="comment">//               (or more Secure) context, and timer DREQ 1 is only visible to</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"> 8911</span><span class="comment">//               Privileged (or more Secure) channels.</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8e5de6d891a9b2fdc2862b399ad567d"> 8912</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c58f94144b1d29f63d662e52c4bd935"> 8913</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_P_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39cc069c19a4846664d32dc98acaec15"> 8914</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_P_MSB    _u(4)</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2deb91a89bfacffb3c4a94a13504d189"> 8915</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_P_LSB    _u(4)</span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaf76161f5a03e36bd321313df882fc5"> 8916</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER1_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER0_S</span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"> 8919</span><span class="comment">// Description : If 1, the TIMER0 register is only accessible from a Secure</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"> 8920</span><span class="comment">//               context, and timer DREQ 0 is only visible to Secure channels.</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18f6c35fd0421950ce4d730ff01bc14b"> 8921</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285481359e1e6cefaccd658a11123976"> 8922</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_S_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04c750b4473a5937b750a3d8ca43c0f0"> 8923</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_S_MSB    _u(3)</span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d2394687bb6e06fdb6b8f6be163652a"> 8924</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_S_LSB    _u(3)</span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30d8c24de4bf2cb5d0f6bc9412e03052"> 8925</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"> 8926</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"> 8927</span><span class="comment">// Field       : DMA_SECCFG_MISC_TIMER0_P</span></div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"> 8928</span><span class="comment">// Description : If 1, the TIMER0 register is only accessible from a Privileged</span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"> 8929</span><span class="comment">//               (or more Secure) context, and timer DREQ 0 is only visible to</span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"> 8930</span><span class="comment">//               Privileged (or more Secure) channels.</span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8ca66dc8efa2810082ad956cae5bf64"> 8931</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d7b357e24d6939f3b1436fb38b02558"> 8932</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_P_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ed6dae424e8186bcc76880a0696f552"> 8933</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_P_MSB    _u(2)</span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad89199d1c7962c8c509b6b867479a0e1"> 8934</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_P_LSB    _u(2)</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cbec75c6f6bf87627e7c6f4188bcc4a"> 8935</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_TIMER0_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"> 8936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span><span class="comment">// Field       : DMA_SECCFG_MISC_SNIFF_S</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"> 8938</span><span class="comment">// Description : If 1, the sniffer can see data transfers from Secure channels,</span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span><span class="comment">//               and can itself only be accessed from a Secure context.</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span><span class="comment">//</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"> 8941</span><span class="comment">//               If 0, the sniffer can be accessed from either a Secure or Non-</span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"> 8942</span><span class="comment">//               secure context, but can not see data transfers of Secure</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"> 8943</span><span class="comment">//               channels.</span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d6aaae819e6185da81df6a51bef88a3"> 8944</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_S_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a134bdd5b47207b9e8be7a34cce827aba"> 8945</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_S_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1de2006cbfb9f8c2fdf6457f37449ad"> 8946</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_S_MSB    _u(1)</span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59d506dc325e601aa4ccb8e4aa98dea9"> 8947</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_S_LSB    _u(1)</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a250739b212747dc22bb05fce1ea4ac2e"> 8948</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"> 8949</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"> 8950</span><span class="comment">// Field       : DMA_SECCFG_MISC_SNIFF_P</span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span><span class="comment">// Description : If 1, the sniffer can see data transfers from Privileged</span></div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"> 8952</span><span class="comment">//               channels, and can itself only be accessed from a privileged</span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"> 8953</span><span class="comment">//               context, or from a Secure context when SNIFF_S is 0.</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"> 8954</span><span class="comment">//</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"> 8955</span><span class="comment">//               If 0, the sniffer can be accessed from either a Privileged or</span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="comment">//               Unprivileged context (with sufficient security level) but can</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"> 8957</span><span class="comment">//               not see transfers from Privileged channels.</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd571911f5981373bcf6f3193b207c38"> 8958</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_P_RESET  _u(0x1)</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01431107460135bb2dc6d99bfdb0e4ce"> 8959</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_P_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad44f8b9448f1336ece19eb4ed5decaa"> 8960</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_P_MSB    _u(0)</span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42bf89de9ce79b4ac09efd353785cf22"> 8961</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_P_LSB    _u(0)</span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbffda98fb1b1500f9657c8a485698dd"> 8962</a></span><span class="preprocessor">#define DMA_SECCFG_MISC_SNIFF_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"> 8963</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"> 8964</span><span class="comment">// Register    : DMA_MPU_CTRL</span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span><span class="comment">// Description : Control register for DMA MPU. Accessible only from a Privileged</span></div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"> 8966</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85251b2733fa32f1f8342d7d1f39cc7d"> 8967</a></span><span class="preprocessor">#define DMA_MPU_CTRL_OFFSET _u(0x00000500)</span></div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acae07985cd7e3a36b5ba2ab5467b55ac"> 8968</a></span><span class="preprocessor">#define DMA_MPU_CTRL_BITS   _u(0x0000000e)</span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac318d49c84acb6021c06cdefc1d6650a"> 8969</a></span><span class="preprocessor">#define DMA_MPU_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"> 8970</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"> 8971</span><span class="comment">// Field       : DMA_MPU_CTRL_NS_HIDE_ADDR</span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"> 8972</span><span class="comment">// Description : By default, when a region&#39;s S bit is clear, Non-secure-</span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span><span class="comment">//               Privileged reads can see the region&#39;s base address and limit</span></div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"> 8974</span><span class="comment">//               address. Set this bit to make the addresses appear as 0 to Non-</span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"> 8975</span><span class="comment">//               secure reads, even when the region is Non-secure, to avoid</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"> 8976</span><span class="comment">//               leaking information about the processor SAU map.</span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a504325575c1005285fbb0111dcb9ed63"> 8977</a></span><span class="preprocessor">#define DMA_MPU_CTRL_NS_HIDE_ADDR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e5bff3cda06dc25cb6fa187cc6e7cd9"> 8978</a></span><span class="preprocessor">#define DMA_MPU_CTRL_NS_HIDE_ADDR_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7a7c0feb1d0a7fae992f6ddec6bc063"> 8979</a></span><span class="preprocessor">#define DMA_MPU_CTRL_NS_HIDE_ADDR_MSB    _u(3)</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a202d8b9d900a7772cf9e99254b59803b"> 8980</a></span><span class="preprocessor">#define DMA_MPU_CTRL_NS_HIDE_ADDR_LSB    _u(3)</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b3a0d6cf6dae8df64910d7d28a81eb2"> 8981</a></span><span class="preprocessor">#define DMA_MPU_CTRL_NS_HIDE_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"> 8982</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"> 8983</span><span class="comment">// Field       : DMA_MPU_CTRL_S</span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"> 8984</span><span class="comment">// Description : Determine whether an address not covered by an active MPU</span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"> 8985</span><span class="comment">//               region is Secure (1) or Non-secure (0)</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a042f189a44ff548a9b6d1906ffad918c"> 8986</a></span><span class="preprocessor">#define DMA_MPU_CTRL_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13a209546f556ddbb1b0c27ba92e7143"> 8987</a></span><span class="preprocessor">#define DMA_MPU_CTRL_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3b0f889c9908df212c6b96e730b9559"> 8988</a></span><span class="preprocessor">#define DMA_MPU_CTRL_S_MSB    _u(2)</span></div>
<div class="line"><a id="l08989" name="l08989"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08c0af3b972f14c27ea2e06741a9d3f4"> 8989</a></span><span class="preprocessor">#define DMA_MPU_CTRL_S_LSB    _u(2)</span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec64f3a03ef34cb64a6ab482aba1173e"> 8990</a></span><span class="preprocessor">#define DMA_MPU_CTRL_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"> 8991</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span><span class="comment">// Field       : DMA_MPU_CTRL_P</span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="comment">// Description : Determine whether an address not covered by an active MPU</span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"> 8994</span><span class="comment">//               region is Privileged (1) or Unprivileged (0)</span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0e10e90114d81d1558ed66f8a50354a"> 8995</a></span><span class="preprocessor">#define DMA_MPU_CTRL_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71de5a671f48fed54641b9776924c375"> 8996</a></span><span class="preprocessor">#define DMA_MPU_CTRL_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a029d956805ec6ae82ba14d9f4803d016"> 8997</a></span><span class="preprocessor">#define DMA_MPU_CTRL_P_MSB    _u(1)</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19cfaa78824ccaca79dfc61ca1670ea5"> 8998</a></span><span class="preprocessor">#define DMA_MPU_CTRL_P_LSB    _u(1)</span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1851cebfa6c058cf43c31bc2020d23c"> 8999</a></span><span class="preprocessor">#define DMA_MPU_CTRL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"> 9000</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"> 9001</span><span class="comment">// Register    : DMA_MPU_BAR0</span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"> 9002</span><span class="comment">// Description : Base address register for MPU region 0. Writable only from a</span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"> 9003</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37a37767a2898250063def349ebfe2cd"> 9004</a></span><span class="preprocessor">#define DMA_MPU_BAR0_OFFSET _u(0x00000504)</span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5e6a4f7923d5408f9f28658cd837f74"> 9005</a></span><span class="preprocessor">#define DMA_MPU_BAR0_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b0e9d147eb9eae2767a4274e8496ef6"> 9006</a></span><span class="preprocessor">#define DMA_MPU_BAR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09007" name="l09007"></a><span class="lineno"> 9007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"> 9008</span><span class="comment">// Field       : DMA_MPU_BAR0_ADDR</span></div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"> 9009</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"> 9010</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"> 9011</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span><span class="comment">//</span></div>
<div class="line"><a id="l09013" name="l09013"></a><span class="lineno"> 9013</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"> 9014</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"> 9015</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab13cdcfabc749e761473d03c8cf720bb"> 9016</a></span><span class="preprocessor">#define DMA_MPU_BAR0_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a823a29e722f601fd728e77016ebd8da8"> 9017</a></span><span class="preprocessor">#define DMA_MPU_BAR0_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5a3a125b9c848777694e5a14a37e592"> 9018</a></span><span class="preprocessor">#define DMA_MPU_BAR0_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68f3ae6bc3a4c6346c24206feb6ceb85"> 9019</a></span><span class="preprocessor">#define DMA_MPU_BAR0_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af60a4b7cfdf0d10fece33add2c27ca33"> 9020</a></span><span class="preprocessor">#define DMA_MPU_BAR0_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"> 9021</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"> 9022</span><span class="comment">// Register    : DMA_MPU_LAR0</span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"> 9023</span><span class="comment">// Description : Limit address register for MPU region 0. Writable only from a</span></div>
<div class="line"><a id="l09024" name="l09024"></a><span class="lineno"> 9024</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d13822880afc0040ae84d65ba859f55"> 9025</a></span><span class="preprocessor">#define DMA_MPU_LAR0_OFFSET _u(0x00000508)</span></div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7a55bd78074f0e43c03a33390086d20"> 9026</a></span><span class="preprocessor">#define DMA_MPU_LAR0_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09027" name="l09027"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81ac9e21a259f5a5e6c4dd0d6f1f2138"> 9027</a></span><span class="preprocessor">#define DMA_MPU_LAR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"> 9028</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"> 9029</span><span class="comment">// Field       : DMA_MPU_LAR0_ADDR</span></div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"> 9030</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"> 9031</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"> 9032</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"> 9033</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b9a0d7965b65fd906f0e39e9a7f4218"> 9034</a></span><span class="preprocessor">#define DMA_MPU_LAR0_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7cea29bd17f4b084b808a59c91441f26"> 9035</a></span><span class="preprocessor">#define DMA_MPU_LAR0_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac91c5274dfd57dca6eabfe929367364b"> 9036</a></span><span class="preprocessor">#define DMA_MPU_LAR0_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21644e59165256cd44f13d3c688d5b16"> 9037</a></span><span class="preprocessor">#define DMA_MPU_LAR0_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db0909cd474163d69ba096d980bb08a"> 9038</a></span><span class="preprocessor">#define DMA_MPU_LAR0_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"> 9039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"> 9040</span><span class="comment">// Field       : DMA_MPU_LAR0_S</span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"> 9041</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"> 9042</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7b1170239d5a5191e77d95ce274da1a"> 9043</a></span><span class="preprocessor">#define DMA_MPU_LAR0_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d1903ea5ebf21ff824164026487dc8f"> 9044</a></span><span class="preprocessor">#define DMA_MPU_LAR0_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6b3f9ddcb48e29ee4666609f27411b0"> 9045</a></span><span class="preprocessor">#define DMA_MPU_LAR0_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac973c3a7abb44140a46e663372d91344"> 9046</a></span><span class="preprocessor">#define DMA_MPU_LAR0_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f8523e48dd752887d7f255fdb098f8e"> 9047</a></span><span class="preprocessor">#define DMA_MPU_LAR0_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span><span class="comment">// Field       : DMA_MPU_LAR0_P</span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"> 9050</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"> 9051</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"> 9052</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09053" name="l09053"></a><span class="lineno"> 9053</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"> 9054</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c584d478e8348c6c5af35b97a90cee5"> 9055</a></span><span class="preprocessor">#define DMA_MPU_LAR0_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc31c07811e22bb528fabd9f764f2d78"> 9056</a></span><span class="preprocessor">#define DMA_MPU_LAR0_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fe58ba595c38dc53f0d0aa547457d9"> 9057</a></span><span class="preprocessor">#define DMA_MPU_LAR0_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3028e6e5f792473eef08262c289d1dd3"> 9058</a></span><span class="preprocessor">#define DMA_MPU_LAR0_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09059" name="l09059"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ede10dc12e4dbe59ad67940ea02d7ca"> 9059</a></span><span class="preprocessor">#define DMA_MPU_LAR0_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"> 9060</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"> 9061</span><span class="comment">// Field       : DMA_MPU_LAR0_EN</span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"> 9062</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"> 9063</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"> 9064</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95f1ef70cf53adf8f69d97f40cc51758"> 9065</a></span><span class="preprocessor">#define DMA_MPU_LAR0_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5594b5901a2ad3a90813690ff83e945"> 9066</a></span><span class="preprocessor">#define DMA_MPU_LAR0_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0daa25bdd84e685f2e3485c6ae6ac4bf"> 9067</a></span><span class="preprocessor">#define DMA_MPU_LAR0_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a90dbd0fdafb478c8df7e3eae40ac92"> 9068</a></span><span class="preprocessor">#define DMA_MPU_LAR0_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af459a7cb2c16e29dfd1834937e0420c0"> 9069</a></span><span class="preprocessor">#define DMA_MPU_LAR0_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"> 9070</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"> 9071</span><span class="comment">// Register    : DMA_MPU_BAR1</span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"> 9072</span><span class="comment">// Description : Base address register for MPU region 1. Writable only from a</span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"> 9073</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaff9f5ec10ead105d60c0e7b4147d16d"> 9074</a></span><span class="preprocessor">#define DMA_MPU_BAR1_OFFSET _u(0x0000050c)</span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebb543963515dfb3b0aa5e9beb365216"> 9075</a></span><span class="preprocessor">#define DMA_MPU_BAR1_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac9bd5dcd8a4e5a3fb7ea96448a7483f"> 9076</a></span><span class="preprocessor">#define DMA_MPU_BAR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"> 9077</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"> 9078</span><span class="comment">// Field       : DMA_MPU_BAR1_ADDR</span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"> 9079</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"> 9080</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"> 9081</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"> 9082</span><span class="comment">//</span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"> 9083</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"> 9084</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"> 9085</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b86d112bd19cd28896c81e378e26452"> 9086</a></span><span class="preprocessor">#define DMA_MPU_BAR1_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48736f70f6d39a8546b711c2b65310da"> 9087</a></span><span class="preprocessor">#define DMA_MPU_BAR1_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacfcdf4a86322292885d63edc8001e5e"> 9088</a></span><span class="preprocessor">#define DMA_MPU_BAR1_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aada55276f8112dd6baa5cf48acc04dd7"> 9089</a></span><span class="preprocessor">#define DMA_MPU_BAR1_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a857f3f679cbc1d50d4460ca70804b1"> 9090</a></span><span class="preprocessor">#define DMA_MPU_BAR1_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"> 9091</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"> 9092</span><span class="comment">// Register    : DMA_MPU_LAR1</span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"> 9093</span><span class="comment">// Description : Limit address register for MPU region 1. Writable only from a</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"> 9094</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65dee817c88f239d7aadf22baf44c2bc"> 9095</a></span><span class="preprocessor">#define DMA_MPU_LAR1_OFFSET _u(0x00000510)</span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e6c76e0549f275be2e200ae9341384d"> 9096</a></span><span class="preprocessor">#define DMA_MPU_LAR1_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a001d2732d0e2688e622ea22c9add1d8e"> 9097</a></span><span class="preprocessor">#define DMA_MPU_LAR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"> 9098</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"> 9099</span><span class="comment">// Field       : DMA_MPU_LAR1_ADDR</span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"> 9100</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"> 9101</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"> 9102</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"> 9103</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac07b3cdd0e8c9a3be043249a813fcd6a"> 9104</a></span><span class="preprocessor">#define DMA_MPU_LAR1_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cec0574b63f555d636d8454c0f2e60d"> 9105</a></span><span class="preprocessor">#define DMA_MPU_LAR1_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a043c2c6a983db96556c730e55966ec65"> 9106</a></span><span class="preprocessor">#define DMA_MPU_LAR1_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a340f403019c6f5363e501dc9cdefd885"> 9107</a></span><span class="preprocessor">#define DMA_MPU_LAR1_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3aace08ad9817b435d7961b60b22c2e6"> 9108</a></span><span class="preprocessor">#define DMA_MPU_LAR1_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"> 9109</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"> 9110</span><span class="comment">// Field       : DMA_MPU_LAR1_S</span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"> 9111</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"> 9112</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60083b5885a7aaacf106314a94cd6c16"> 9113</a></span><span class="preprocessor">#define DMA_MPU_LAR1_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af399513fa052db33ce3e706fb6b48e17"> 9114</a></span><span class="preprocessor">#define DMA_MPU_LAR1_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7be53edb07777693747e98bef1adc2b8"> 9115</a></span><span class="preprocessor">#define DMA_MPU_LAR1_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf40b7126cce271f3c6457378769a765"> 9116</a></span><span class="preprocessor">#define DMA_MPU_LAR1_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade8e1672ff12198b4a16bc486c88851d"> 9117</a></span><span class="preprocessor">#define DMA_MPU_LAR1_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"> 9118</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"> 9119</span><span class="comment">// Field       : DMA_MPU_LAR1_P</span></div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"> 9120</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"> 9121</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"> 9122</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"> 9123</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"> 9124</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f708967de5e5b426bae873c21905d75"> 9125</a></span><span class="preprocessor">#define DMA_MPU_LAR1_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68a5bfeb41222f80bc75de695ce2b0ac"> 9126</a></span><span class="preprocessor">#define DMA_MPU_LAR1_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ba738455383757955166da936f6633e"> 9127</a></span><span class="preprocessor">#define DMA_MPU_LAR1_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09128" name="l09128"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5027479a3449921da0fc23bf73f2025c"> 9128</a></span><span class="preprocessor">#define DMA_MPU_LAR1_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7deeb0fe8f8b886b63a643571b1e3d"> 9129</a></span><span class="preprocessor">#define DMA_MPU_LAR1_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"> 9130</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"> 9131</span><span class="comment">// Field       : DMA_MPU_LAR1_EN</span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"> 9132</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"> 9133</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"> 9134</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ca78cd60e20d29b8c84d9817cad052a"> 9135</a></span><span class="preprocessor">#define DMA_MPU_LAR1_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a614e864df15dd8b40d5d07a6329c06f4"> 9136</a></span><span class="preprocessor">#define DMA_MPU_LAR1_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd7747b30f00e4ef265cac2758bf84aa"> 9137</a></span><span class="preprocessor">#define DMA_MPU_LAR1_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca2998732587ef4e50c59687206021ba"> 9138</a></span><span class="preprocessor">#define DMA_MPU_LAR1_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d1ea7f4fa6d76c9de9b31e7ae149a85"> 9139</a></span><span class="preprocessor">#define DMA_MPU_LAR1_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"> 9140</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"> 9141</span><span class="comment">// Register    : DMA_MPU_BAR2</span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"> 9142</span><span class="comment">// Description : Base address register for MPU region 2. Writable only from a</span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"> 9143</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2caa59f9b685cab05a80672379d2aae4"> 9144</a></span><span class="preprocessor">#define DMA_MPU_BAR2_OFFSET _u(0x00000514)</span></div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80b8a3af47455696efc9355470b60c4b"> 9145</a></span><span class="preprocessor">#define DMA_MPU_BAR2_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a109bd631af0c9f7e19b56ce87eee6861"> 9146</a></span><span class="preprocessor">#define DMA_MPU_BAR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"> 9147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"> 9148</span><span class="comment">// Field       : DMA_MPU_BAR2_ADDR</span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"> 9149</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"> 9150</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"> 9151</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"> 9152</span><span class="comment">//</span></div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"> 9153</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"> 9154</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"> 9155</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae88df68477b470691524d04eb58266de"> 9156</a></span><span class="preprocessor">#define DMA_MPU_BAR2_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab79c2a8c986fc51feefaf7650ee1f7de"> 9157</a></span><span class="preprocessor">#define DMA_MPU_BAR2_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a139eb25787d296af550b37f0bd6210cb"> 9158</a></span><span class="preprocessor">#define DMA_MPU_BAR2_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bf5f78517f26b9689d7368e809536b7"> 9159</a></span><span class="preprocessor">#define DMA_MPU_BAR2_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f95fe534ee565d4c3d3d7eef4e9118"> 9160</a></span><span class="preprocessor">#define DMA_MPU_BAR2_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"> 9161</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"> 9162</span><span class="comment">// Register    : DMA_MPU_LAR2</span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"> 9163</span><span class="comment">// Description : Limit address register for MPU region 2. Writable only from a</span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"> 9164</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19748be3419efb4c7de35a32dcf34d11"> 9165</a></span><span class="preprocessor">#define DMA_MPU_LAR2_OFFSET _u(0x00000518)</span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7712d2d768aaa6364907f7e53f4fbac"> 9166</a></span><span class="preprocessor">#define DMA_MPU_LAR2_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae011e90b38ceb7885fdc47d648145bb2"> 9167</a></span><span class="preprocessor">#define DMA_MPU_LAR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"> 9168</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"> 9169</span><span class="comment">// Field       : DMA_MPU_LAR2_ADDR</span></div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"> 9170</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"> 9171</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"> 9172</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"> 9173</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3120c12a6bf4c0abd80bc3e1ac542bd"> 9174</a></span><span class="preprocessor">#define DMA_MPU_LAR2_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac89f9d53aff5f498fa0d770b8816f541"> 9175</a></span><span class="preprocessor">#define DMA_MPU_LAR2_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac38fcabc9d0a70654c89bdb50d44fb22"> 9176</a></span><span class="preprocessor">#define DMA_MPU_LAR2_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a288dacc7847a1eb264e220510743e5c0"> 9177</a></span><span class="preprocessor">#define DMA_MPU_LAR2_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54d867bb539051ec5fa9242c1fa1b7ac"> 9178</a></span><span class="preprocessor">#define DMA_MPU_LAR2_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"> 9179</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"> 9180</span><span class="comment">// Field       : DMA_MPU_LAR2_S</span></div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"> 9181</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"> 9182</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af12017473261f4800dde86eecf35802e"> 9183</a></span><span class="preprocessor">#define DMA_MPU_LAR2_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d09f9295f41d50d47237d1e275de2a8"> 9184</a></span><span class="preprocessor">#define DMA_MPU_LAR2_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abceaf32bd8382ad69b1c3cb8d991eff1"> 9185</a></span><span class="preprocessor">#define DMA_MPU_LAR2_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ba8b2cc000e382e6f3c4f6f41fca65e"> 9186</a></span><span class="preprocessor">#define DMA_MPU_LAR2_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09187" name="l09187"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe5e3874aa2cada8f586e89dd24d0d1e"> 9187</a></span><span class="preprocessor">#define DMA_MPU_LAR2_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"> 9188</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"> 9189</span><span class="comment">// Field       : DMA_MPU_LAR2_P</span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"> 9190</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"> 9191</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"> 9192</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"> 9193</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"> 9194</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a134d52b7f46e74dd0051ccac0e13ed45"> 9195</a></span><span class="preprocessor">#define DMA_MPU_LAR2_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3262ff86bff720d7f1526e4867a3930"> 9196</a></span><span class="preprocessor">#define DMA_MPU_LAR2_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a92d81b7f923304b00a26f8ff66cecf"> 9197</a></span><span class="preprocessor">#define DMA_MPU_LAR2_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b1a6f9d08ac8695104474f0f6e41fda"> 9198</a></span><span class="preprocessor">#define DMA_MPU_LAR2_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd97a5a05b72a889dbf4e1bac100cf35"> 9199</a></span><span class="preprocessor">#define DMA_MPU_LAR2_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"> 9200</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"> 9201</span><span class="comment">// Field       : DMA_MPU_LAR2_EN</span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"> 9202</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"> 9203</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"> 9204</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dc9059c57cbeb391de1b83f2d784c44"> 9205</a></span><span class="preprocessor">#define DMA_MPU_LAR2_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6520cfafe288abdfc48e45894fa3e9a"> 9206</a></span><span class="preprocessor">#define DMA_MPU_LAR2_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07d7e5de05718ad60cf6928726c363f9"> 9207</a></span><span class="preprocessor">#define DMA_MPU_LAR2_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82bd3c00d60805b8afff62056c016474"> 9208</a></span><span class="preprocessor">#define DMA_MPU_LAR2_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d71e740178af71d5b0e9de86852e15f"> 9209</a></span><span class="preprocessor">#define DMA_MPU_LAR2_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"> 9210</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"> 9211</span><span class="comment">// Register    : DMA_MPU_BAR3</span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"> 9212</span><span class="comment">// Description : Base address register for MPU region 3. Writable only from a</span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"> 9213</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbe84cfcd441acf653d8df2f0c71d0e4"> 9214</a></span><span class="preprocessor">#define DMA_MPU_BAR3_OFFSET _u(0x0000051c)</span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedeffbbd993a27eb3c56a195a9a7f648"> 9215</a></span><span class="preprocessor">#define DMA_MPU_BAR3_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac1dcf63e44cdef8a483632938eb5f96"> 9216</a></span><span class="preprocessor">#define DMA_MPU_BAR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"> 9217</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"> 9218</span><span class="comment">// Field       : DMA_MPU_BAR3_ADDR</span></div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"> 9219</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"> 9220</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"> 9221</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"> 9222</span><span class="comment">//</span></div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"> 9223</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"> 9224</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"> 9225</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b06148d713265cc0f7dab5ff3a97852"> 9226</a></span><span class="preprocessor">#define DMA_MPU_BAR3_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a980a3fd84079e9f82129d61ec3451d0c"> 9227</a></span><span class="preprocessor">#define DMA_MPU_BAR3_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7923d129140afcd0e7a58dc3762a196d"> 9228</a></span><span class="preprocessor">#define DMA_MPU_BAR3_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa03e39cd8edce459cc6f07be173bd4d7"> 9229</a></span><span class="preprocessor">#define DMA_MPU_BAR3_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a063fc9a52ecc47d9cb3b5d138cb42e35"> 9230</a></span><span class="preprocessor">#define DMA_MPU_BAR3_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"> 9231</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"> 9232</span><span class="comment">// Register    : DMA_MPU_LAR3</span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"> 9233</span><span class="comment">// Description : Limit address register for MPU region 3. Writable only from a</span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"> 9234</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab36202c8a353f32913d922173a3c2acb"> 9235</a></span><span class="preprocessor">#define DMA_MPU_LAR3_OFFSET _u(0x00000520)</span></div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10344b65d665302563e34cdafcabd40f"> 9236</a></span><span class="preprocessor">#define DMA_MPU_LAR3_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcc2297cbaea159bb39ab461f103f0c8"> 9237</a></span><span class="preprocessor">#define DMA_MPU_LAR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"> 9238</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"> 9239</span><span class="comment">// Field       : DMA_MPU_LAR3_ADDR</span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"> 9240</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"> 9241</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"> 9242</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"> 9243</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6305e2132f663eff2ee3bda2f9db2967"> 9244</a></span><span class="preprocessor">#define DMA_MPU_LAR3_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2115034c6f0ab322c8c671d1344860d9"> 9245</a></span><span class="preprocessor">#define DMA_MPU_LAR3_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a78281bedba1509f6895cc288f3421e"> 9246</a></span><span class="preprocessor">#define DMA_MPU_LAR3_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee416587b724fe1dbd8ee6535b73daf4"> 9247</a></span><span class="preprocessor">#define DMA_MPU_LAR3_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab480a5f42d9c39363440dd85f2715df5"> 9248</a></span><span class="preprocessor">#define DMA_MPU_LAR3_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"> 9249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"> 9250</span><span class="comment">// Field       : DMA_MPU_LAR3_S</span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"> 9251</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"> 9252</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04fd9eb7e505a9b08d5564f0784257f6"> 9253</a></span><span class="preprocessor">#define DMA_MPU_LAR3_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acaa57fabad8810e77c1104bef44a4c52"> 9254</a></span><span class="preprocessor">#define DMA_MPU_LAR3_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45b3ae48c7e622d395bfbc5b978fe918"> 9255</a></span><span class="preprocessor">#define DMA_MPU_LAR3_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa1b3606e8890636a6c1df621b63c088"> 9256</a></span><span class="preprocessor">#define DMA_MPU_LAR3_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97dd1dd73fa455a9902b45af70bd5830"> 9257</a></span><span class="preprocessor">#define DMA_MPU_LAR3_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"> 9258</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"> 9259</span><span class="comment">// Field       : DMA_MPU_LAR3_P</span></div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"> 9260</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"> 9261</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"> 9262</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"> 9263</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"> 9264</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a823487b3a70a315d70b76604e7f03b9c"> 9265</a></span><span class="preprocessor">#define DMA_MPU_LAR3_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacf6283dec35e3c1da779e0485a31f25"> 9266</a></span><span class="preprocessor">#define DMA_MPU_LAR3_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4022124d7634f2f08423625ec6f3009"> 9267</a></span><span class="preprocessor">#define DMA_MPU_LAR3_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaced8c553cef3bc1918dbf245a1310e7"> 9268</a></span><span class="preprocessor">#define DMA_MPU_LAR3_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c12313483cf0d44d2a961d02bba8831"> 9269</a></span><span class="preprocessor">#define DMA_MPU_LAR3_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"> 9270</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"> 9271</span><span class="comment">// Field       : DMA_MPU_LAR3_EN</span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"> 9272</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"> 9273</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"> 9274</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b40323b1afc55fde3ed592da7c44b98"> 9275</a></span><span class="preprocessor">#define DMA_MPU_LAR3_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0193aaf2db3bb249ef007d5343fb381"> 9276</a></span><span class="preprocessor">#define DMA_MPU_LAR3_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9014183ff0146fdd0ae1fc224bbc6c22"> 9277</a></span><span class="preprocessor">#define DMA_MPU_LAR3_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a697aef5c2dd29e13f3362893dc2614d1"> 9278</a></span><span class="preprocessor">#define DMA_MPU_LAR3_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af567ed1b9235f0b1f000ac84d2748c60"> 9279</a></span><span class="preprocessor">#define DMA_MPU_LAR3_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"> 9280</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"> 9281</span><span class="comment">// Register    : DMA_MPU_BAR4</span></div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"> 9282</span><span class="comment">// Description : Base address register for MPU region 4. Writable only from a</span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"> 9283</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52fa10b63378aaab8bdadcc0a49e207c"> 9284</a></span><span class="preprocessor">#define DMA_MPU_BAR4_OFFSET _u(0x00000524)</span></div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32e18670b741bf47e3815c798078b91d"> 9285</a></span><span class="preprocessor">#define DMA_MPU_BAR4_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a394fd11ec6e01f1cc966367b506adca8"> 9286</a></span><span class="preprocessor">#define DMA_MPU_BAR4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"> 9287</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"> 9288</span><span class="comment">// Field       : DMA_MPU_BAR4_ADDR</span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"> 9289</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"> 9290</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"> 9291</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"> 9292</span><span class="comment">//</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"> 9293</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"> 9294</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"> 9295</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5b02b2b99b288ad55b1f28949fb7317"> 9296</a></span><span class="preprocessor">#define DMA_MPU_BAR4_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ee0f53f8485e628d61a4e9df1baad47"> 9297</a></span><span class="preprocessor">#define DMA_MPU_BAR4_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d3fee6b456964378f4de1a231c0ed7c"> 9298</a></span><span class="preprocessor">#define DMA_MPU_BAR4_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ad2521af0b96bc420c9d965a051531f"> 9299</a></span><span class="preprocessor">#define DMA_MPU_BAR4_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53019ca92724c5b1a93462e5e9f89ce4"> 9300</a></span><span class="preprocessor">#define DMA_MPU_BAR4_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"> 9301</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"> 9302</span><span class="comment">// Register    : DMA_MPU_LAR4</span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"> 9303</span><span class="comment">// Description : Limit address register for MPU region 4. Writable only from a</span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"> 9304</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fbe52c68d75f0723976e5590fe85934"> 9305</a></span><span class="preprocessor">#define DMA_MPU_LAR4_OFFSET _u(0x00000528)</span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a199879892df532a86f9519f656f31b89"> 9306</a></span><span class="preprocessor">#define DMA_MPU_LAR4_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add48e856ff0d6c440af3ac7eabe0ec1b"> 9307</a></span><span class="preprocessor">#define DMA_MPU_LAR4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"> 9308</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"> 9309</span><span class="comment">// Field       : DMA_MPU_LAR4_ADDR</span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"> 9310</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"> 9311</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"> 9312</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"> 9313</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a940995f8a2a8138ed49912bbe8f5a414"> 9314</a></span><span class="preprocessor">#define DMA_MPU_LAR4_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0b5ea9e4702dad583b0fe20b1c5bcb5"> 9315</a></span><span class="preprocessor">#define DMA_MPU_LAR4_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71a8d531c8c8a7f0a521f8066ea6bc33"> 9316</a></span><span class="preprocessor">#define DMA_MPU_LAR4_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b6497fae55f1e94826143000a577683"> 9317</a></span><span class="preprocessor">#define DMA_MPU_LAR4_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a62c57b2123cedaefa237454a5a6b09ff"> 9318</a></span><span class="preprocessor">#define DMA_MPU_LAR4_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"> 9319</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"> 9320</span><span class="comment">// Field       : DMA_MPU_LAR4_S</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"> 9321</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"> 9322</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abfdb4f5fa232e89f757ec668361d0531"> 9323</a></span><span class="preprocessor">#define DMA_MPU_LAR4_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adccce21e712c57313f39befbc685b7a1"> 9324</a></span><span class="preprocessor">#define DMA_MPU_LAR4_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae61f4ebb9198ac8235c6fd5d9ee30680"> 9325</a></span><span class="preprocessor">#define DMA_MPU_LAR4_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7efb43c99e12cbfb06b4f70d7672d50"> 9326</a></span><span class="preprocessor">#define DMA_MPU_LAR4_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0a6f1089c7c78a3c4044e439890f10b"> 9327</a></span><span class="preprocessor">#define DMA_MPU_LAR4_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"> 9328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"> 9329</span><span class="comment">// Field       : DMA_MPU_LAR4_P</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"> 9330</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"> 9331</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"> 9332</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"> 9333</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"> 9334</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a663b40d7d725cc45804dd04be469e8f9"> 9335</a></span><span class="preprocessor">#define DMA_MPU_LAR4_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39f0832cc559e0bc83144c0e0b3362bb"> 9336</a></span><span class="preprocessor">#define DMA_MPU_LAR4_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7a57debe95f66d5b01a56c0712abdf6"> 9337</a></span><span class="preprocessor">#define DMA_MPU_LAR4_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69458684a23fdee67b8a69bb15924c2e"> 9338</a></span><span class="preprocessor">#define DMA_MPU_LAR4_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83cf52f4c69d6da719a3f0c20fd95f44"> 9339</a></span><span class="preprocessor">#define DMA_MPU_LAR4_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"> 9340</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"> 9341</span><span class="comment">// Field       : DMA_MPU_LAR4_EN</span></div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"> 9342</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"> 9343</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"> 9344</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0a95a5552ddd0ba79e6d5d84b0eeba1"> 9345</a></span><span class="preprocessor">#define DMA_MPU_LAR4_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf914990f4c4352435fa3d1e2aee2e44"> 9346</a></span><span class="preprocessor">#define DMA_MPU_LAR4_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf0987ef50c7172c127c6abfe27e6e47"> 9347</a></span><span class="preprocessor">#define DMA_MPU_LAR4_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ebcb12f8984a61b62dbd57e155b306c"> 9348</a></span><span class="preprocessor">#define DMA_MPU_LAR4_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80920e40f3b717e46fada62d823d2591"> 9349</a></span><span class="preprocessor">#define DMA_MPU_LAR4_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"> 9350</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"> 9351</span><span class="comment">// Register    : DMA_MPU_BAR5</span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"> 9352</span><span class="comment">// Description : Base address register for MPU region 5. Writable only from a</span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8cad02c7753b0f46b10b50919d1d7ff"> 9354</a></span><span class="preprocessor">#define DMA_MPU_BAR5_OFFSET _u(0x0000052c)</span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5db2dcf997d1aecd4a889cc65a9746e"> 9355</a></span><span class="preprocessor">#define DMA_MPU_BAR5_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30032ce618f6f8970c4ca66221b9134d"> 9356</a></span><span class="preprocessor">#define DMA_MPU_BAR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"> 9358</span><span class="comment">// Field       : DMA_MPU_BAR5_ADDR</span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"> 9359</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"> 9360</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"> 9361</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"> 9362</span><span class="comment">//</span></div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"> 9363</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"> 9364</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"> 9365</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a212663d5b1073231199bed21759bf76b"> 9366</a></span><span class="preprocessor">#define DMA_MPU_BAR5_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab92bc85b2b52443a62f487dd35b93374"> 9367</a></span><span class="preprocessor">#define DMA_MPU_BAR5_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a519728d8453aaad28909ff2a8d92122a"> 9368</a></span><span class="preprocessor">#define DMA_MPU_BAR5_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2847ed559357515a9b83169f48856cd"> 9369</a></span><span class="preprocessor">#define DMA_MPU_BAR5_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87507ebd1dac36cb51155167598c2559"> 9370</a></span><span class="preprocessor">#define DMA_MPU_BAR5_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"> 9371</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"> 9372</span><span class="comment">// Register    : DMA_MPU_LAR5</span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"> 9373</span><span class="comment">// Description : Limit address register for MPU region 5. Writable only from a</span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"> 9374</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeec5cc12f777508bb924af20ea40660"> 9375</a></span><span class="preprocessor">#define DMA_MPU_LAR5_OFFSET _u(0x00000530)</span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04b0f8f3491b481ff257c6e976869d97"> 9376</a></span><span class="preprocessor">#define DMA_MPU_LAR5_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e629af64d72c0b5083e505113219100"> 9377</a></span><span class="preprocessor">#define DMA_MPU_LAR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"> 9378</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"> 9379</span><span class="comment">// Field       : DMA_MPU_LAR5_ADDR</span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"> 9380</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"> 9381</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"> 9382</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"> 9383</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8942132e639a6e9e24018bbbc52fa060"> 9384</a></span><span class="preprocessor">#define DMA_MPU_LAR5_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa610c06dfedf867671670851c7dafa71"> 9385</a></span><span class="preprocessor">#define DMA_MPU_LAR5_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7b106b23f151b36ce41d48193ed4742"> 9386</a></span><span class="preprocessor">#define DMA_MPU_LAR5_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2b2b98f29b341ca5fcc04c28d1e4b71"> 9387</a></span><span class="preprocessor">#define DMA_MPU_LAR5_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f6184234ca90482f43243e4ca0967c5"> 9388</a></span><span class="preprocessor">#define DMA_MPU_LAR5_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"> 9389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"> 9390</span><span class="comment">// Field       : DMA_MPU_LAR5_S</span></div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"> 9391</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"> 9392</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a825388465aa0ba68d00a6a19923eb5a5"> 9393</a></span><span class="preprocessor">#define DMA_MPU_LAR5_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae514c095e6ba463df819fddbff22ff16"> 9394</a></span><span class="preprocessor">#define DMA_MPU_LAR5_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6868917bb3388eadd7c5770a23a851e6"> 9395</a></span><span class="preprocessor">#define DMA_MPU_LAR5_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47b261bdc8326fafb2e442f8666e2e57"> 9396</a></span><span class="preprocessor">#define DMA_MPU_LAR5_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24aaed8e7916929cc95f6c263e235e7e"> 9397</a></span><span class="preprocessor">#define DMA_MPU_LAR5_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"> 9398</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"> 9399</span><span class="comment">// Field       : DMA_MPU_LAR5_P</span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"> 9400</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"> 9401</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"> 9402</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"> 9403</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a62b8acef572015cfbb2ca1579ee6a289"> 9405</a></span><span class="preprocessor">#define DMA_MPU_LAR5_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a601780f866237a5d6743744a078cb005"> 9406</a></span><span class="preprocessor">#define DMA_MPU_LAR5_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a5cbefcd2a37c815e5c12f7cc6c2261"> 9407</a></span><span class="preprocessor">#define DMA_MPU_LAR5_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4480653895381848a650310fe8c78efb"> 9408</a></span><span class="preprocessor">#define DMA_MPU_LAR5_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec5549eafc7306d2765b18e01ecb0299"> 9409</a></span><span class="preprocessor">#define DMA_MPU_LAR5_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"> 9410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"> 9411</span><span class="comment">// Field       : DMA_MPU_LAR5_EN</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"> 9412</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"> 9413</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"> 9414</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1629b7dddde2be6c509a52b071c288b6"> 9415</a></span><span class="preprocessor">#define DMA_MPU_LAR5_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad440082501864baebd07cf859650f5fc"> 9416</a></span><span class="preprocessor">#define DMA_MPU_LAR5_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ee63bd0d60b6c698ba7f1ff23dacf59"> 9417</a></span><span class="preprocessor">#define DMA_MPU_LAR5_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a598d44daba560004bc755340e1ac8340"> 9418</a></span><span class="preprocessor">#define DMA_MPU_LAR5_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a077a806765ab5ce1d9197a8edb54463e"> 9419</a></span><span class="preprocessor">#define DMA_MPU_LAR5_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"> 9420</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"> 9421</span><span class="comment">// Register    : DMA_MPU_BAR6</span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"> 9422</span><span class="comment">// Description : Base address register for MPU region 6. Writable only from a</span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"> 9423</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7de0c37731871ae386e8c41213edcf1b"> 9424</a></span><span class="preprocessor">#define DMA_MPU_BAR6_OFFSET _u(0x00000534)</span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30786f38933e089660a9cf20faf9ca22"> 9425</a></span><span class="preprocessor">#define DMA_MPU_BAR6_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a2fd9ec07ed8558f2d38e17650a4125"> 9426</a></span><span class="preprocessor">#define DMA_MPU_BAR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"> 9427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"> 9428</span><span class="comment">// Field       : DMA_MPU_BAR6_ADDR</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"> 9429</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"> 9430</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"> 9431</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"> 9432</span><span class="comment">//</span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"> 9433</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"> 9434</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"> 9435</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a10e69231a48241c2b5cf1fb25d5e97"> 9436</a></span><span class="preprocessor">#define DMA_MPU_BAR6_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e837877d14758479d72429ec304fc52"> 9437</a></span><span class="preprocessor">#define DMA_MPU_BAR6_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d520dd1bc13e2fe075da856265877c2"> 9438</a></span><span class="preprocessor">#define DMA_MPU_BAR6_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2764dc707f4153978fd47f33cc825f6"> 9439</a></span><span class="preprocessor">#define DMA_MPU_BAR6_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa336b54d642898226c63d0b752a8b6e5"> 9440</a></span><span class="preprocessor">#define DMA_MPU_BAR6_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"> 9441</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"> 9442</span><span class="comment">// Register    : DMA_MPU_LAR6</span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"> 9443</span><span class="comment">// Description : Limit address register for MPU region 6. Writable only from a</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"> 9444</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15b41565e9ba9a3540e985b2413eeb00"> 9445</a></span><span class="preprocessor">#define DMA_MPU_LAR6_OFFSET _u(0x00000538)</span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d2acab79e09b216700c4dba9f2e24a5"> 9446</a></span><span class="preprocessor">#define DMA_MPU_LAR6_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28596590a7fc2f72f2c0c8555b53c310"> 9447</a></span><span class="preprocessor">#define DMA_MPU_LAR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"> 9448</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"> 9449</span><span class="comment">// Field       : DMA_MPU_LAR6_ADDR</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"> 9450</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"> 9451</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"> 9452</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"> 9453</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd654f89581996b8ec4c09fda088ff59"> 9454</a></span><span class="preprocessor">#define DMA_MPU_LAR6_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9a7ed26fb1a751ed898afb8cf90b175"> 9455</a></span><span class="preprocessor">#define DMA_MPU_LAR6_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78990666a6b0c8bf9c3fc7828c5041ba"> 9456</a></span><span class="preprocessor">#define DMA_MPU_LAR6_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99d78e892dae1ef76b93d0c94a03c51f"> 9457</a></span><span class="preprocessor">#define DMA_MPU_LAR6_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11b7434cae86bbde7366f51bbf408f06"> 9458</a></span><span class="preprocessor">#define DMA_MPU_LAR6_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"> 9459</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"> 9460</span><span class="comment">// Field       : DMA_MPU_LAR6_S</span></div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"> 9461</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"> 9462</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56ab0bcfb439bb0c3714213312cb3290"> 9463</a></span><span class="preprocessor">#define DMA_MPU_LAR6_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e57a2318b728654cdc1eaa0c4b60e82"> 9464</a></span><span class="preprocessor">#define DMA_MPU_LAR6_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64f1913c73ac888cb6233beeb4f66448"> 9465</a></span><span class="preprocessor">#define DMA_MPU_LAR6_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcfd67b70aca01822b28c05d2334089a"> 9466</a></span><span class="preprocessor">#define DMA_MPU_LAR6_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc85528dd71615518af84d646aa5f918"> 9467</a></span><span class="preprocessor">#define DMA_MPU_LAR6_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"> 9468</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span><span class="comment">// Field       : DMA_MPU_LAR6_P</span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"> 9470</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"> 9471</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"> 9472</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"> 9473</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"> 9474</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f16a060c57867b0e10fce54ebcc382c"> 9475</a></span><span class="preprocessor">#define DMA_MPU_LAR6_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6de5c171b4d08402930a9967498bf47b"> 9476</a></span><span class="preprocessor">#define DMA_MPU_LAR6_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0872182c53129d52644274f87e1de269"> 9477</a></span><span class="preprocessor">#define DMA_MPU_LAR6_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae694b5c08c9fa30a152236c96c326e65"> 9478</a></span><span class="preprocessor">#define DMA_MPU_LAR6_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18ba1962a0729ce47587fb66669ebf22"> 9479</a></span><span class="preprocessor">#define DMA_MPU_LAR6_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"> 9480</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"> 9481</span><span class="comment">// Field       : DMA_MPU_LAR6_EN</span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"> 9482</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"> 9483</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"> 9484</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3b239bf01bba736c1c341136ed0baf1"> 9485</a></span><span class="preprocessor">#define DMA_MPU_LAR6_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8644c5d8f6563ecf276bd3632eadc959"> 9486</a></span><span class="preprocessor">#define DMA_MPU_LAR6_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6207df2cbf40b0924ae762140e97dd06"> 9487</a></span><span class="preprocessor">#define DMA_MPU_LAR6_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad49c87a821b9832ef433dd496c5eb838"> 9488</a></span><span class="preprocessor">#define DMA_MPU_LAR6_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a562426e825a83afbb4c846d99ea26571"> 9489</a></span><span class="preprocessor">#define DMA_MPU_LAR6_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"> 9490</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"> 9491</span><span class="comment">// Register    : DMA_MPU_BAR7</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"> 9492</span><span class="comment">// Description : Base address register for MPU region 7. Writable only from a</span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"> 9493</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af72be30236bb132fb117b92e09bfe685"> 9494</a></span><span class="preprocessor">#define DMA_MPU_BAR7_OFFSET _u(0x0000053c)</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac33f704fed95b97b6d8f3640c031eea2"> 9495</a></span><span class="preprocessor">#define DMA_MPU_BAR7_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d9a618e2a720ac2461d61d0c6d44608"> 9496</a></span><span class="preprocessor">#define DMA_MPU_BAR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"> 9497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"> 9498</span><span class="comment">// Field       : DMA_MPU_BAR7_ADDR</span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"> 9499</span><span class="comment">// Description : This MPU region matches addresses where addr[31:5] (the 27 most</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"> 9500</span><span class="comment">//               significant bits) are greater than or equal to BAR_ADDR, and</span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"> 9501</span><span class="comment">//               less than or equal to LAR_ADDR.</span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"> 9502</span><span class="comment">//</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"> 9503</span><span class="comment">//               Readable from any Privileged context, if and only if this</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"> 9504</span><span class="comment">//               region&#39;s S bit is clear, and MPU_CTRL_NS_HIDE_ADDR is clear.</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"> 9505</span><span class="comment">//               Otherwise readable only from a Secure, Privileged context.</span></div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a294e930fb150538e8d8a0ea8739ed9cf"> 9506</a></span><span class="preprocessor">#define DMA_MPU_BAR7_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbab491de5f4b05bbe5e60197473f9ba"> 9507</a></span><span class="preprocessor">#define DMA_MPU_BAR7_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae097344a376e59ce313549ee67fb5c91"> 9508</a></span><span class="preprocessor">#define DMA_MPU_BAR7_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20cf92f058ed2f5897b7013bf1afa8c9"> 9509</a></span><span class="preprocessor">#define DMA_MPU_BAR7_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605cc30bdc8e0790cee3226c6c50fcba"> 9510</a></span><span class="preprocessor">#define DMA_MPU_BAR7_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"> 9511</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"> 9512</span><span class="comment">// Register    : DMA_MPU_LAR7</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"> 9513</span><span class="comment">// Description : Limit address register for MPU region 7. Writable only from a</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"> 9514</span><span class="comment">//               Secure, Privileged context, with the exception of the P bit.</span></div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0124b863e811cbe11fc2ce175f55a1c5"> 9515</a></span><span class="preprocessor">#define DMA_MPU_LAR7_OFFSET _u(0x00000540)</span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acea8f012b77d06bc112e95ce88715397"> 9516</a></span><span class="preprocessor">#define DMA_MPU_LAR7_BITS   _u(0xffffffe7)</span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1da5cb47d5d9d92bd69b99a63c3a482b"> 9517</a></span><span class="preprocessor">#define DMA_MPU_LAR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"> 9518</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"> 9519</span><span class="comment">// Field       : DMA_MPU_LAR7_ADDR</span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"> 9520</span><span class="comment">// Description : Limit address bits 31:5. Readable from any Privileged context,</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"> 9521</span><span class="comment">//               if and only if this region&#39;s S bit is clear, and</span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"> 9522</span><span class="comment">//               MPU_CTRL_NS_HIDE_ADDR is clear. Otherwise readable only from a</span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"> 9523</span><span class="comment">//               Secure, Privileged context.</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f23dc6c77e59aa61ff54a27bad42935"> 9524</a></span><span class="preprocessor">#define DMA_MPU_LAR7_ADDR_RESET  _u(0x0000000)</span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5298c137cd18504a360bd3d97e04aaaa"> 9525</a></span><span class="preprocessor">#define DMA_MPU_LAR7_ADDR_BITS   _u(0xffffffe0)</span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3f07f5c5662faf00aae35ce8e680616"> 9526</a></span><span class="preprocessor">#define DMA_MPU_LAR7_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f8dd613b5494116f647cd0392ff7abc"> 9527</a></span><span class="preprocessor">#define DMA_MPU_LAR7_ADDR_LSB    _u(5)</span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7df0ceaa0cb0d6b5034381e174c40e6"> 9528</a></span><span class="preprocessor">#define DMA_MPU_LAR7_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"> 9529</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"> 9530</span><span class="comment">// Field       : DMA_MPU_LAR7_S</span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"> 9531</span><span class="comment">// Description : Determines the Secure/Non-secure (=1/0) status of addresses</span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"> 9532</span><span class="comment">//               matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1efe2dd5787e9899b3cc9eb652ef1a9"> 9533</a></span><span class="preprocessor">#define DMA_MPU_LAR7_S_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7540b27ad39b5a96abf04886a3141d48"> 9534</a></span><span class="preprocessor">#define DMA_MPU_LAR7_S_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4820529a3bfdd0a69c2a8eb2309f8cc7"> 9535</a></span><span class="preprocessor">#define DMA_MPU_LAR7_S_MSB    _u(2)</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b82682acce4058747ca3aadb69879e1"> 9536</a></span><span class="preprocessor">#define DMA_MPU_LAR7_S_LSB    _u(2)</span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab386bdd2299eff7177c1f96e095e7bc3"> 9537</a></span><span class="preprocessor">#define DMA_MPU_LAR7_S_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"> 9538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"> 9539</span><span class="comment">// Field       : DMA_MPU_LAR7_P</span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"> 9540</span><span class="comment">// Description : Determines the Privileged/Unprivileged (=1/0) status of</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"> 9541</span><span class="comment">//               addresses matching this region, if this region is enabled.</span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"> 9542</span><span class="comment">//               Writable from any Privileged context, if and only if the S bit</span></div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"> 9543</span><span class="comment">//               is clear. Otherwise, writable only from a Secure, Privileged</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"> 9544</span><span class="comment">//               context.</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4db6e83ef5e7f4b54716b2e2b49fd474"> 9545</a></span><span class="preprocessor">#define DMA_MPU_LAR7_P_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a0c7c0fb8b2f83565a7aaed412ff9cd"> 9546</a></span><span class="preprocessor">#define DMA_MPU_LAR7_P_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60b602d49a72c49bc79ef450e197b9f9"> 9547</a></span><span class="preprocessor">#define DMA_MPU_LAR7_P_MSB    _u(1)</span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8da479fad82ca28d1b6e1a6576ae72b7"> 9548</a></span><span class="preprocessor">#define DMA_MPU_LAR7_P_LSB    _u(1)</span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba72a702f7060515e1db28a7085b986d"> 9549</a></span><span class="preprocessor">#define DMA_MPU_LAR7_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"> 9550</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"> 9551</span><span class="comment">// Field       : DMA_MPU_LAR7_EN</span></div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"> 9552</span><span class="comment">// Description : Region enable. If 1, any address within range specified by the</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"> 9553</span><span class="comment">//               base address (BAR_ADDR) and limit address (LAR_ADDR) has the</span></div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"> 9554</span><span class="comment">//               attributes specified by S and P.</span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa162d55195f4cfd764f01f55a24e6881"> 9555</a></span><span class="preprocessor">#define DMA_MPU_LAR7_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a703e12d195919a89871367d9f04d1a6b"> 9556</a></span><span class="preprocessor">#define DMA_MPU_LAR7_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c86a3dbe583a2925c4781100d95ac07"> 9557</a></span><span class="preprocessor">#define DMA_MPU_LAR7_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad27a5ce2470fe67707e4c0c76038acdd"> 9558</a></span><span class="preprocessor">#define DMA_MPU_LAR7_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e9db440f4851154f8562934fd74455c"> 9559</a></span><span class="preprocessor">#define DMA_MPU_LAR7_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"> 9560</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"> 9561</span><span class="comment">// Register    : DMA_CH0_DBG_CTDREQ</span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"> 9562</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"> 9563</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"> 9564</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"> 9565</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a959f0c533630d7062943e71cf8802a80"> 9566</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_OFFSET _u(0x00000800)</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af32775eb2eb77df1c4e768aef39d7aa3"> 9567</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accb917380ca11690fcded483b80e2dc4"> 9568</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ee7b73972b18d4ca477d0ca57f5dda4"> 9569</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d21d30d42dfc141615f6d72086c2fdf"> 9570</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0c555bbb329ee3dc5593f491e1a0ab5"> 9571</a></span><span class="preprocessor">#define DMA_CH0_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"> 9572</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"> 9573</span><span class="comment">// Register    : DMA_CH0_DBG_TCR</span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"> 9574</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"> 9575</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8047fe461357d5a74888319962f593f"> 9576</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_OFFSET _u(0x00000804)</span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1bda0a624dc4e6edd3039984963d2b"> 9577</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61ed3ea31b1e335a7dac1275f7970f3c"> 9578</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd9b3d65ac54e07ffd50af948dc4c8a5"> 9579</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13f285e70851a71ec45d00c68e28aec4"> 9580</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c1a015d37f78c1e8dd371287024b460"> 9581</a></span><span class="preprocessor">#define DMA_CH0_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"> 9582</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"> 9583</span><span class="comment">// Register    : DMA_CH1_DBG_CTDREQ</span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"> 9584</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"> 9585</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"> 9586</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"> 9587</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14d2907b67693ba96da5870f1ba55a42"> 9588</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_OFFSET _u(0x00000840)</span></div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed4821d0d6793df172fea2371d07df62"> 9589</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ecef1acdb2e96b143d1befa7eef6cc7"> 9590</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73c9327dfeb23a6b32c75510331f7579"> 9591</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dfc19693a16eb9d769842767ca7fbd7"> 9592</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac63919f4a67e172e25de5fdd1c93fe9c"> 9593</a></span><span class="preprocessor">#define DMA_CH1_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"> 9594</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"> 9595</span><span class="comment">// Register    : DMA_CH1_DBG_TCR</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"> 9596</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"> 9597</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a206816d2fad6dde99167a3c573ab6c6e"> 9598</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_OFFSET _u(0x00000844)</span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac77efbc2d9ff0c857afd38ff784b07d1"> 9599</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb25f6c0ed9eb03754e63ce0e77e5adf"> 9600</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7773a4774802248713bd8a95f4335e1"> 9601</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf8bdd943e7fb6807a116d46941f9d9d"> 9602</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac76eeedcf35bc02e5519dc8ffd6ea17d"> 9603</a></span><span class="preprocessor">#define DMA_CH1_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"> 9604</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"> 9605</span><span class="comment">// Register    : DMA_CH2_DBG_CTDREQ</span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"> 9606</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"> 9607</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"> 9608</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"> 9609</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2c54bce37c0f3358bad863e62c49266"> 9610</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_OFFSET _u(0x00000880)</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d170f87a5198adc90dcb3163e2b6f8"> 9611</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43bda00e9e5f80715815d1695577efb0"> 9612</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91f2173accd4ae466431b442354c7bb8"> 9613</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acef96990e9dcb916e4a7aeab63bcb449"> 9614</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4fe518397cd74aa6036bd3c999aa217"> 9615</a></span><span class="preprocessor">#define DMA_CH2_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"> 9616</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"> 9617</span><span class="comment">// Register    : DMA_CH2_DBG_TCR</span></div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"> 9618</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"> 9619</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addf731c42dddefd44829daafe7b66165"> 9620</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_OFFSET _u(0x00000884)</span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c77b8035e1265ddead78637fe216019"> 9621</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad111079feb60bd978ba298587ab34f4d"> 9622</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc3a07ae9fb898ae1974b4a520646050"> 9623</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af964fc06ef5ae0cb7ba11c5056ce656c"> 9624</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28cbac7bebf9bb0ebca53e93248f9cf6"> 9625</a></span><span class="preprocessor">#define DMA_CH2_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span><span class="comment">// Register    : DMA_CH3_DBG_CTDREQ</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"> 9628</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"> 9629</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"> 9630</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"> 9631</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58c0b23b898b903fb9870e68e588b9ad"> 9632</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_OFFSET _u(0x000008c0)</span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68a8407fdea784507049a9070d4ced1"> 9633</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d813606e7b16646480d16a7e59a260d"> 9634</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaca777b6cb7eeb751a2ac002fa5fca7"> 9635</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c21e1e6763ac633f29cf7775ec1930c"> 9636</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afad7f2db14f4f40c0679cc2c5d21a46a"> 9637</a></span><span class="preprocessor">#define DMA_CH3_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"> 9638</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"> 9639</span><span class="comment">// Register    : DMA_CH3_DBG_TCR</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"> 9640</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"> 9641</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac35b7a8f717ea7099e808ce9b1f06b15"> 9642</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_OFFSET _u(0x000008c4)</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a454aa30ad59eaaef9d834c421a9bd9"> 9643</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc26ce8ecf6a81673f079fb96e016010"> 9644</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7787030e5ac0b790ee16da4e5b4458e"> 9645</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60383d11686cf3e0e9c32dc62aa394aa"> 9646</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef775ed7d4f1946c2f93a6d86c7c6dc"> 9647</a></span><span class="preprocessor">#define DMA_CH3_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"> 9648</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"> 9649</span><span class="comment">// Register    : DMA_CH4_DBG_CTDREQ</span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"> 9650</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"> 9651</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"> 9652</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"> 9653</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cefb6e5d9cc80a6e8b61b1c0898bf71"> 9654</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_OFFSET _u(0x00000900)</span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba23ab47d6271536e58ec20c47f1495f"> 9655</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ccc7d44c7b1221a107c76aa891451fa"> 9656</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b6d04fd79b9b677ec2af80e0df34a0f"> 9657</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7f250724d9208fe0c032ce0e1e20e2c"> 9658</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2a2abe20be5d568e6f74d84692305c"> 9659</a></span><span class="preprocessor">#define DMA_CH4_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"> 9660</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"> 9661</span><span class="comment">// Register    : DMA_CH4_DBG_TCR</span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"> 9662</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"> 9663</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28d2e52a890703f54418ef2284739a1"> 9664</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_OFFSET _u(0x00000904)</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97636eff962018b6972f1ef976755c2e"> 9665</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01ac11b70ec7acd3fd09017820292b7a"> 9666</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbea438b048772993b64ffbfe0e87bd9"> 9667</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ef5fe94e23b301d3c325f35ed15d887"> 9668</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a537acf6a2190101a7f8ef6d134806f03"> 9669</a></span><span class="preprocessor">#define DMA_CH4_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"> 9670</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"> 9671</span><span class="comment">// Register    : DMA_CH5_DBG_CTDREQ</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"> 9672</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"> 9673</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"> 9674</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"> 9675</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55f2927512155936a5ff6cdd07025608"> 9676</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_OFFSET _u(0x00000940)</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60e76e849a40aea60243833e91f834e9"> 9677</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91a51b1781e9337c27646a23d3e63f60"> 9678</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b81de21177ff4ddb5f7155f95fe005"> 9679</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f2239114bbfea2d8f9b152d271519a"> 9680</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af65d19fac82fb9d8f2ec4dbba494762e"> 9681</a></span><span class="preprocessor">#define DMA_CH5_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"> 9682</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"> 9683</span><span class="comment">// Register    : DMA_CH5_DBG_TCR</span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"> 9684</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"> 9685</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a148e4bcf9b71e3822bcc9572bebdb014"> 9686</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_OFFSET _u(0x00000944)</span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2de8f4ecfc1a90a430562aa491c48da3"> 9687</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3981cf50f8edacebe8c7657bafe87c06"> 9688</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe4481415bcde831d1df7679ef8b9823"> 9689</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06d149528127acfe4c70793da78ad32"> 9690</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affee959701f356efa82bc727af14a045"> 9691</a></span><span class="preprocessor">#define DMA_CH5_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"> 9692</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"> 9693</span><span class="comment">// Register    : DMA_CH6_DBG_CTDREQ</span></div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"> 9694</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"> 9695</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"> 9696</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"> 9697</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb5150b7ea8424a87a03e3e95de87515"> 9698</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_OFFSET _u(0x00000980)</span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82783cd82d78c531a7fef830c4bb05da"> 9699</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0183ac1cab1e138f656b123c924f99a"> 9700</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8ae1aa71d77a6f40b38bb5154fdb994"> 9701</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e39b5d216ed816783994219366f463d"> 9702</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36dfb2ac1d42776918fe00541bf366a0"> 9703</a></span><span class="preprocessor">#define DMA_CH6_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"> 9704</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"> 9705</span><span class="comment">// Register    : DMA_CH6_DBG_TCR</span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"> 9706</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"> 9707</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d4a66e95aa8aeccb099387c29a60489"> 9708</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_OFFSET _u(0x00000984)</span></div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55cd978568ec6adabaab4260efa98cbb"> 9709</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac89cff6b46dadeef4fec522405702f57"> 9710</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6c9154b456baf7a1bbdbd46e858f09a"> 9711</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4e02f541777c720f6f9026f87dac618"> 9712</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4ba78dbb6e7e93f7b79ddd669c47a0b"> 9713</a></span><span class="preprocessor">#define DMA_CH6_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"> 9714</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"> 9715</span><span class="comment">// Register    : DMA_CH7_DBG_CTDREQ</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"> 9716</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"> 9717</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"> 9718</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"> 9719</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeec7ca9dde492d483c18b872cc4eb808"> 9720</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_OFFSET _u(0x000009c0)</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c274d72437fc4af43c63fec234193ea"> 9721</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af70bce841b2e980fff07b1d8b7791fac"> 9722</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37d5540cf2438b56cb33cce9a1a072a3"> 9723</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae425a5dbfda60ab9894ca2d8f1a8856a"> 9724</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f356ce044303469cef1d7f8d21c8d73"> 9725</a></span><span class="preprocessor">#define DMA_CH7_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"> 9726</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"> 9727</span><span class="comment">// Register    : DMA_CH7_DBG_TCR</span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"> 9728</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"> 9729</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ffd2128389c96124ed1b1e0be6b0d98"> 9730</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_OFFSET _u(0x000009c4)</span></div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a022fe8ff3309936611efe07245532149"> 9731</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4d4c129108da22f2d66a588268843d"> 9732</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e17ff088bd45dbdeba90ae5981f80e0"> 9733</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39f485598f9cb11905ccae95294e1a23"> 9734</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb4a416413c2606641fb3064f4b1313e"> 9735</a></span><span class="preprocessor">#define DMA_CH7_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"> 9736</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"> 9737</span><span class="comment">// Register    : DMA_CH8_DBG_CTDREQ</span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"> 9738</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"> 9739</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"> 9740</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"> 9741</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3177fcd9198d88446627364c5f681c3"> 9742</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_OFFSET _u(0x00000a00)</span></div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1aba9fec753e4cd91cd02c6456fc245"> 9743</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331cec1a04faa9d3ee4065c419fc6b19"> 9744</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1871f062a44e7c7a220535a36a59437"> 9745</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcdb4173a3da73eaab2475112e0296e1"> 9746</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f670a2aa12031001a056a4b8e4d6567"> 9747</a></span><span class="preprocessor">#define DMA_CH8_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"> 9748</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"> 9749</span><span class="comment">// Register    : DMA_CH8_DBG_TCR</span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"> 9750</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"> 9751</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e73bb0d8891435395f08d293e75379"> 9752</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_OFFSET _u(0x00000a04)</span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53c220fd6d601218559b69e2dc7bb8"> 9753</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55a3a210f6976ebb142cef57478ce64"> 9754</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7d960427f7d97fa4207831c37577881"> 9755</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab95cf6064f6be850f57a54ff855eec35"> 9756</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e6f6506dfeb8370e0d644b9e32eb9fc"> 9757</a></span><span class="preprocessor">#define DMA_CH8_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"> 9758</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"> 9759</span><span class="comment">// Register    : DMA_CH9_DBG_CTDREQ</span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"> 9760</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"> 9761</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"> 9762</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"> 9763</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f01b4e42bad8d5777d7c122080fc614"> 9764</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_OFFSET _u(0x00000a40)</span></div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16cae18d5515e70c0b17afcaeb75465c"> 9765</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3518759e0200fd955c28a6f48f72b2dc"> 9766</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d261fe3c2ec7a2d550be9464e73c17"> 9767</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7475cface6f6d5d3a3ef0fc1e138a918"> 9768</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac681f7091121d22e662025c929f44fa2"> 9769</a></span><span class="preprocessor">#define DMA_CH9_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"> 9770</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"> 9771</span><span class="comment">// Register    : DMA_CH9_DBG_TCR</span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"> 9772</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"> 9773</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7b29bc0164af6d1548c507a9f6ef2b"> 9774</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_OFFSET _u(0x00000a44)</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c09bd29471f3a22910b6ba98d7c7aa0"> 9775</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef74dcbf4347201305ea1a8b3d65ecf7"> 9776</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6688b62f8559b7c8b5dae8352a160feb"> 9777</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d6c6064c174f0de378585f1f4d89d6"> 9778</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8356dc2d38094f90927e676c594995c0"> 9779</a></span><span class="preprocessor">#define DMA_CH9_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"> 9780</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"> 9781</span><span class="comment">// Register    : DMA_CH10_DBG_CTDREQ</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"> 9782</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"> 9783</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"> 9784</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"> 9785</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe5ab989cfdcb1bc36eb490892c70daf"> 9786</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_OFFSET _u(0x00000a80)</span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40010989a4b2f0024867933cd4e98db6"> 9787</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f7a4d4c78b53eaf04fbb3c71372ec8"> 9788</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51758fb3f1fef028e96a8b8f72bfe209"> 9789</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587e9eca48ac8124056573ec5b634328"> 9790</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a932819246bab6b9c4e6ff3b6563372d3"> 9791</a></span><span class="preprocessor">#define DMA_CH10_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"> 9792</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"> 9793</span><span class="comment">// Register    : DMA_CH10_DBG_TCR</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"> 9794</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"> 9795</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449a27d6dbd58530bad96414c15069d2"> 9796</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_OFFSET _u(0x00000a84)</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1664150a900a865c9eef8b7d34767025"> 9797</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ca9af637c298f99d9a1d3af577e010"> 9798</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c5f9bc4d6e1a994a6a2d99527b96782"> 9799</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0f6dc8df92d0cd0e7c27adc22b2d68"> 9800</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ec98441d38164eac7c6834da859f0e1"> 9801</a></span><span class="preprocessor">#define DMA_CH10_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"> 9802</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"> 9803</span><span class="comment">// Register    : DMA_CH11_DBG_CTDREQ</span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"> 9804</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"> 9805</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"> 9806</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"> 9807</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383a9aaf0ccc3e9be940c64cbbb39c8b"> 9808</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_OFFSET _u(0x00000ac0)</span></div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8f480ab33f997a18a8c8df527f34b17"> 9809</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b6a292069d02968791f46872890668"> 9810</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefd8aae4ecc66cfd866bdff4b7bb0ba"> 9811</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaba5351973f88292e6e8c6bb9badfcaa"> 9812</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f15bf43c6e0c50360e1c50b306062a"> 9813</a></span><span class="preprocessor">#define DMA_CH11_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"> 9814</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"> 9815</span><span class="comment">// Register    : DMA_CH11_DBG_TCR</span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"> 9816</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"> 9817</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74ae9767a672cdf41be4f8408bb5185a"> 9818</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_OFFSET _u(0x00000ac4)</span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa63d325ae7f492a7952ffb81380f35c3"> 9819</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad54867c8293bd26f828a2f433d5c8b3d"> 9820</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eaf646dff8a2d6d6f90980cc130a68"> 9821</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09822" name="l09822"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69f689b9c3c9b12f8fb1f8addd878f73"> 9822</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad668c16fe57b727a92c2e72df497e34e"> 9823</a></span><span class="preprocessor">#define DMA_CH11_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"> 9824</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"> 9825</span><span class="comment">// Register    : DMA_CH12_DBG_CTDREQ</span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"> 9826</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"> 9827</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"> 9828</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"> 9829</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8c1554e8af15e6742624926f6763404"> 9830</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_OFFSET _u(0x00000b00)</span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a971e32220f7627343f311480a9d8aff2"> 9831</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18895b6e5c24654437b00ead08bb44b6"> 9832</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68db2a2aa281cf6fc9ea288b96e7bfa3"> 9833</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12e136d9df8cafd2e003dac930ed76a9"> 9834</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc0f953f9bb6736aaa64ea01d10dcc5e"> 9835</a></span><span class="preprocessor">#define DMA_CH12_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"> 9836</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"> 9837</span><span class="comment">// Register    : DMA_CH12_DBG_TCR</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"> 9838</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"> 9839</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18fbc01699082a2f83783ad60922e1ff"> 9840</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_OFFSET _u(0x00000b04)</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51906a46cf115baa9fa30fa1483c08d3"> 9841</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52097c12823cc990295c65cde48a4824"> 9842</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10ff386ebfaefced72daf9cb0d77bddf"> 9843</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1c9c2ff0c2c139b827fdfd89da86b80"> 9844</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab54eff17f85fdad9d6d497bc7554efdc"> 9845</a></span><span class="preprocessor">#define DMA_CH12_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"> 9846</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"> 9847</span><span class="comment">// Register    : DMA_CH13_DBG_CTDREQ</span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"> 9848</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"> 9849</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"> 9850</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"> 9851</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a618c01d1a4a870d582ef724f917bda12"> 9852</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_OFFSET _u(0x00000b40)</span></div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0468e0776efe697741b7f7cad94c887f"> 9853</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dc1ccf48f863b28fa3e402cc4ddd383"> 9854</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef312ac27eab5b8534a912bd5b456c8f"> 9855</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ae6f0e032507096224dbf52cad36a86"> 9856</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3424a0830fa37be4d0224f96620a31c3"> 9857</a></span><span class="preprocessor">#define DMA_CH13_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"> 9858</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"> 9859</span><span class="comment">// Register    : DMA_CH13_DBG_TCR</span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"> 9860</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"> 9861</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5c384d587fc1b37e9fb9018b4f3eeb2"> 9862</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_OFFSET _u(0x00000b44)</span></div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd3ce727aaec347fb07761e750408047"> 9863</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aded58bc381a8fb9285a1aac41a1d9d03"> 9864</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a370ce1d40766c765cc4534c0ec68a5"> 9865</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09866" name="l09866"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20926ca751b2873058ad19c360bc772c"> 9866</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25bf46c9b2e6e4309842715da3bc22ad"> 9867</a></span><span class="preprocessor">#define DMA_CH13_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"> 9868</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"> 9869</span><span class="comment">// Register    : DMA_CH14_DBG_CTDREQ</span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"> 9870</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"> 9871</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"> 9872</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"> 9873</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0805474d06039d50b19eb86d60c3df9d"> 9874</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_OFFSET _u(0x00000b80)</span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab405302ca98a2799498a17275e72595b"> 9875</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3b5cc06916f105084ed321ce2774521"> 9876</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afeba49746b167ba88d1307807ba14f4f"> 9877</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc932a8f1f7d899c96fc60b422987b12"> 9878</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85e1f8a7bf1e0c04234813dd70acdaa7"> 9879</a></span><span class="preprocessor">#define DMA_CH14_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"> 9880</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"> 9881</span><span class="comment">// Register    : DMA_CH14_DBG_TCR</span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"> 9882</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"> 9883</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd3c60e1c279a0ab3e1da89ac6e07e85"> 9884</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_OFFSET _u(0x00000b84)</span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87a725bcd565153fc561bce4f593fc74"> 9885</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a448b356ae552f85075658e0677be9fdb"> 9886</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ba389014e456ea147b5c61b602b952e"> 9887</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab16dd4d344236477d9ff808676b1eff1"> 9888</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3605bf6ce63e9da6db8ce7b0a02ec318"> 9889</a></span><span class="preprocessor">#define DMA_CH14_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"> 9890</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"> 9891</span><span class="comment">// Register    : DMA_CH15_DBG_CTDREQ</span></div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"> 9892</span><span class="comment">// Description : Read: get channel DREQ counter (i.e. how many accesses the DMA</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"> 9893</span><span class="comment">//               expects it can perform on the peripheral without</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"> 9894</span><span class="comment">//               overflow/underflow. Write any value: clears the counter, and</span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"> 9895</span><span class="comment">//               cause channel to re-initiate DREQ handshake.</span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84a33f1a3de4c966caf6049cba22b6c8"> 9896</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_OFFSET _u(0x00000bc0)</span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef1c8cde4e27c6a3ceaff1f2deb96b1b"> 9897</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_BITS   _u(0x0000003f)</span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8327d36e1c620a9a713047ad6acb29b"> 9898</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cc61b9d33dd2a2938e2dd233ab974da"> 9899</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_MSB    _u(5)</span></div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5f9b3981259eaad8fcc599af96db462"> 9900</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_LSB    _u(0)</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29d2ab584255fa7ad95bec5d2024687c"> 9901</a></span><span class="preprocessor">#define DMA_CH15_DBG_CTDREQ_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"> 9902</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"> 9903</span><span class="comment">// Register    : DMA_CH15_DBG_TCR</span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"> 9904</span><span class="comment">// Description : Read to get channel TRANS_COUNT reload value, i.e. the length</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"> 9905</span><span class="comment">//               of the next transfer</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e3c7cf1b8e0a130f38b75262bb9bcb1"> 9906</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_OFFSET _u(0x00000bc4)</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa40fe36b06d70ab7f47ad61e7f40298f"> 9907</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabaf782a351c136ddc0b4354497938f9"> 9908</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae775393f3e98de2988dc847a784a6e98"> 9909</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_MSB    _u(31)</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18ef3890b73e405a90b116d8e5cd2681"> 9910</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_LSB    _u(0)</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4fa575923b710c5a5c8fbbdb080055e"> 9911</a></span><span class="preprocessor">#define DMA_CH15_DBG_TCR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"> 9912</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"> 9913</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_DMA_H</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"> 9914</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2dma_8h.html">dma.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
