###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       135029   # Number of WRITE/WRITEP commands
num_reads_done                 =      1006227   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       765627   # Number of read row buffer hits
num_read_cmds                  =      1006227   # Number of READ/READP commands
num_writes_done                =       135039   # Number of read requests issued
num_write_row_hits             =        83930   # Number of write row buffer hits
num_act_cmds                   =       293174   # Number of ACT commands
num_pre_cmds                   =       293146   # Number of PRE commands
num_ondemand_pres              =       269433   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9491953   # Cyles of rank active rank.0
rank_active_cycles.1           =      9275527   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       508047   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       724473   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1081015   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14560   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5460   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2745   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3130   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4626   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2006   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2058   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3358   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21241   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           66   # Write cmd latency (cycles)
write_latency[40-59]           =           68   # Write cmd latency (cycles)
write_latency[60-79]           =          151   # Write cmd latency (cycles)
write_latency[80-99]           =          285   # Write cmd latency (cycles)
write_latency[100-119]         =          415   # Write cmd latency (cycles)
write_latency[120-139]         =          870   # Write cmd latency (cycles)
write_latency[140-159]         =         1300   # Write cmd latency (cycles)
write_latency[160-179]         =         2086   # Write cmd latency (cycles)
write_latency[180-199]         =         3034   # Write cmd latency (cycles)
write_latency[200-]            =       126747   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       326323   # Read request latency (cycles)
read_latency[40-59]            =       112516   # Read request latency (cycles)
read_latency[60-79]            =       134989   # Read request latency (cycles)
read_latency[80-99]            =        68595   # Read request latency (cycles)
read_latency[100-119]          =        53455   # Read request latency (cycles)
read_latency[120-139]          =        44788   # Read request latency (cycles)
read_latency[140-159]          =        33137   # Read request latency (cycles)
read_latency[160-179]          =        26294   # Read request latency (cycles)
read_latency[180-199]          =        21405   # Read request latency (cycles)
read_latency[200-]             =       184722   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.74065e+08   # Write energy
read_energy                    =  4.05711e+09   # Read energy
act_energy                     =  8.02124e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.43863e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.47747e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92298e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78793e+09   # Active standby energy rank.1
average_read_latency           =      141.422   # Average read request latency (cycles)
average_interarrival           =      8.76211   # Average request interarrival latency (cycles)
total_energy                   =  1.85405e+10   # Total energy (pJ)
average_power                  =      1854.05   # Average power (mW)
average_bandwidth              =       9.7388   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134111   # Number of WRITE/WRITEP commands
num_reads_done                 =      1053189   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       830251   # Number of read row buffer hits
num_read_cmds                  =      1053186   # Number of READ/READP commands
num_writes_done                =       134120   # Number of read requests issued
num_write_row_hits             =        81371   # Number of write row buffer hits
num_act_cmds                   =       277159   # Number of ACT commands
num_pre_cmds                   =       277131   # Number of PRE commands
num_ondemand_pres              =       251836   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9395802   # Cyles of rank active rank.0
rank_active_cycles.1           =      9377700   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       604198   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       622300   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1127348   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14412   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5347   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2699   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3187   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4648   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2003   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3327   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1042   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21208   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           44   # Write cmd latency (cycles)
write_latency[40-59]           =           55   # Write cmd latency (cycles)
write_latency[60-79]           =          177   # Write cmd latency (cycles)
write_latency[80-99]           =          335   # Write cmd latency (cycles)
write_latency[100-119]         =          523   # Write cmd latency (cycles)
write_latency[120-139]         =          894   # Write cmd latency (cycles)
write_latency[140-159]         =         1439   # Write cmd latency (cycles)
write_latency[160-179]         =         2222   # Write cmd latency (cycles)
write_latency[180-199]         =         3091   # Write cmd latency (cycles)
write_latency[200-]            =       125324   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       340778   # Read request latency (cycles)
read_latency[40-59]            =       124190   # Read request latency (cycles)
read_latency[60-79]            =       137502   # Read request latency (cycles)
read_latency[80-99]            =        73329   # Read request latency (cycles)
read_latency[100-119]          =        56350   # Read request latency (cycles)
read_latency[120-139]          =        46622   # Read request latency (cycles)
read_latency[140-159]          =        34807   # Read request latency (cycles)
read_latency[160-179]          =        28131   # Read request latency (cycles)
read_latency[180-199]          =        22981   # Read request latency (cycles)
read_latency[200-]             =       188495   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.69482e+08   # Write energy
read_energy                    =  4.24645e+09   # Read energy
act_energy                     =  7.58307e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90015e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.98704e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86298e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85168e+09   # Active standby energy rank.1
average_read_latency           =      139.934   # Average read request latency (cycles)
average_interarrival           =      8.42231   # Average request interarrival latency (cycles)
total_energy                   =  1.86823e+10   # Total energy (pJ)
average_power                  =      1868.23   # Average power (mW)
average_bandwidth              =      10.1317   # Average bandwidth
