# Port Name       Bits            Verilog Type    SystemC Type
pgpClk            1               bit             sc_logic
pgpRst            1               bit             sc_logic
vc0TxValid        1               bit             sc_logic
vc0TxReady        1               bit             sc_logic
vc0TxSOF          1               bit             sc_logic
vc0TxEOF          1               bit             sc_logic
vc0TxEOFE         1               bit             sc_logic
vc0TxDataLow      32              bit_vector      sc_lv
vc0TxDataHigh     32              bit_vector      sc_lv
vc0RemBuffAFull   1               bit             sc_logic
vc0RemBuffFull    1               bit             sc_logic
vc0RxValid        1               bit             sc_logic
vc0RxSOF          1               bit             sc_logic
vc0RxEOF          1               bit             sc_logic
vc0RxEOFE         1               bit             sc_logic
vc0RxDataLow      32              bit_vector      sc_lv
vc0RxDataHigh     32              bit_vector      sc_lv
vc0LocBuffAFull   1               bit             sc_logic
vc0LocBuffFull    1               bit             sc_logic
vc0Num            2               bit_vector      sc_lv
vc1TxValid        1               bit             sc_logic
vc1TxReady        1               bit             sc_logic
vc1TxSOF          1               bit             sc_logic
vc1TxEOF          1               bit             sc_logic
vc1TxEOFE         1               bit             sc_logic
vc1TxDataLow      32              bit_vector      sc_lv
vc1TxDataHigh     32              bit_vector      sc_lv
vc1RemBuffAFull   1               bit             sc_logic
vc1RemBuffFull    1               bit             sc_logic
vc1RxValid        1               bit             sc_logic
vc1RxSOF          1               bit             sc_logic
vc1RxEOF          1               bit             sc_logic
vc1RxEOFE         1               bit             sc_logic
vc1RxDataLow      32              bit_vector      sc_lv
vc1RxDataHigh     32              bit_vector      sc_lv
vc1LocBuffAFull   1               bit             sc_logic
vc1LocBuffFull    1               bit             sc_logic
vc1Num            2               bit_vector      sc_lv
vc2TxValid        1               bit             sc_logic
vc2TxReady        1               bit             sc_logic
vc2TxSOF          1               bit             sc_logic
vc2TxEOF          1               bit             sc_logic
vc2TxEOFE         1               bit             sc_logic
vc2TxDataLow      32              bit_vector      sc_lv
vc2TxDataHigh     32              bit_vector      sc_lv
vc2RemBuffAFull   1               bit             sc_logic
vc2RemBuffFull    1               bit             sc_logic
vc2RxValid        1               bit             sc_logic
vc2RxSOF          1               bit             sc_logic
vc2RxEOF          1               bit             sc_logic
vc2RxEOFE         1               bit             sc_logic
vc2RxDataLow      32              bit_vector      sc_lv
vc2RxDataHigh     32              bit_vector      sc_lv
vc2LocBuffAFull   1               bit             sc_logic
vc2LocBuffFull    1               bit             sc_logic
vc2Num            2               bit_vector      sc_lv
pgpLinkReady      1               bit             sc_logic
vcWidth           2               bit_vector      sc_lv
