make: Entering directory '/module-fuzz/rewiring/runs_tb/cycle_0001/obj_dir'
ccache g++ -Os  -I.  -MMD -I/verilator/include -I/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/verilator/include -I/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_vcd_c.o /verilator/include/verilated_vcd_c.cpp
ccache g++ -Os  -I.  -MMD -I/verilator/include -I/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /verilator/include/verilated_timing.cpp
ccache g++ -Os  -I.  -MMD -I/verilator/include -I/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /verilator/include/verilated_threads.cpp
python3 /verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_top.cpp Vtb_top___024root__DepSet_h7f86b803__0.cpp Vtb_top___024root__DepSet_h9ad02603__0.cpp Vtb_top__main.cpp Vtb_top__Trace__0.cpp Vtb_top___024root__Slow.cpp Vtb_top___024root__DepSet_h7f86b803__0__Slow.cpp Vtb_top___024root__DepSet_h9ad02603__0__Slow.cpp Vtb_top__Syms.cpp Vtb_top__Trace__0__Slow.cpp Vtb_top__TraceDecls__0__Slow.cpp > Vtb_top__ALL.cpp
ccache g++ -Os  -I.  -MMD -I/verilator/include -I/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-int-in-bool-context -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_top__ALL.o Vtb_top__ALL.cpp
echo "" > Vtb_top__ALL.verilator_deplist.tmp
g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vtb_top__ALL.a    -pthread -lpthread -latomic   -o Vtb_top
rm Vtb_top__ALL.verilator_deplist.tmp
make: Leaving directory '/module-fuzz/rewiring/runs_tb/cycle_0001/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.039 devel rev v5.038-193-g636a6b8cd
- Verilator: Built from 0.085 MB sources in 9 modules, into 0.060 MB in 11 C++ files needing 0.000 MB
- Verilator: Walltime 0.993 s (elab=0.000, cvt=0.004, bld=0.985); cpu 0.007 s on 1 threads; alloced 29.090 MB
