<profile>

<section name = "Vivado HLS Report for 'axi_algorithm'" level="0">
<item name = "Date">Thu Mar 23 13:40:40 2023
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">crVar_17_1</item>
<item name = "Solution">sweepMinNoFilter</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">11.11</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14345, 25620, 14346, 25621, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_sweep_algorithm_DECM_fu_76">sweep_algorithm_DECM, 14342, 25610, 14342, 25610, none</column>
<column name="grp_write_data_fu_89">write_data, 6, 6, 6, 6, none</column>
<column name="buf_Tj_in_0_V_read_data_fu_109">read_data, 0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 88</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">10, 2048, 160915, 63069</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 378</column>
<column name="Register">-, -, 307, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 930, 151, 119</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="buf_Tj_in_0_V_read_data_fu_109">read_data, 0, 0, 1, 11</column>
<column name="grp_sweep_algorithm_DECM_fu_76">sweep_algorithm_DECM, 10, 2048, 160815, 62949</column>
<column name="grp_write_data_fu_89">write_data, 0, 0, 99, 109</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="input_AX_ALG_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_dest_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_dest_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_id_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_id_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_keep_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_keep_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_strb_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_strb_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_dest_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_dest_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_id_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_id_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_strb_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_strb_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_AX_ALG_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="input_AX_ALG_data_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_dest_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_id_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_keep_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_last_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_strb_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="input_AX_ALG_user_V_0_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_data_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_dest_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_id_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_keep_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_last_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_strb_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="output_AX_ALG_user_V_1_state_cmp_full">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_s_fu_132_p2">icmp, 0, 0, 16, 32, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="input_AX_ALG_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_AX_ALG_data_V_0_data_out">9, 2, 32, 64</column>
<column name="input_AX_ALG_data_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_dest_V_0_data_out">9, 2, 5, 10</column>
<column name="input_AX_ALG_dest_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_id_V_0_data_out">9, 2, 5, 10</column>
<column name="input_AX_ALG_id_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_keep_V_0_data_out">9, 2, 4, 8</column>
<column name="input_AX_ALG_keep_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_last_V_0_data_out">9, 2, 1, 2</column>
<column name="input_AX_ALG_last_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_strb_V_0_data_out">9, 2, 4, 8</column>
<column name="input_AX_ALG_strb_V_0_state">15, 3, 2, 6</column>
<column name="input_AX_ALG_user_V_0_data_out">9, 2, 4, 8</column>
<column name="input_AX_ALG_user_V_0_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_data_V_1_data_out">9, 2, 32, 64</column>
<column name="output_AX_ALG_data_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_dest_V_1_data_out">9, 2, 5, 10</column>
<column name="output_AX_ALG_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_id_V_1_data_out">9, 2, 5, 10</column>
<column name="output_AX_ALG_id_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_keep_V_1_data_out">9, 2, 4, 8</column>
<column name="output_AX_ALG_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_AX_ALG_last_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_strb_V_1_data_out">9, 2, 4, 8</column>
<column name="output_AX_ALG_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_AX_ALG_user_V_1_data_out">9, 2, 4, 8</column>
<column name="output_AX_ALG_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_grp_sweep_algorithm_DECM_fu_76_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_write_data_fu_89_ap_start">1, 0, 1, 0</column>
<column name="input_AX_ALG_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="input_AX_ALG_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="input_AX_ALG_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_data_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_dest_V_0_payload_A">5, 0, 5, 0</column>
<column name="input_AX_ALG_dest_V_0_payload_B">5, 0, 5, 0</column>
<column name="input_AX_ALG_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_dest_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_id_V_0_payload_A">5, 0, 5, 0</column>
<column name="input_AX_ALG_id_V_0_payload_B">5, 0, 5, 0</column>
<column name="input_AX_ALG_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_id_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_keep_V_0_payload_A">4, 0, 4, 0</column>
<column name="input_AX_ALG_keep_V_0_payload_B">4, 0, 4, 0</column>
<column name="input_AX_ALG_keep_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_keep_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_keep_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="input_AX_ALG_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="input_AX_ALG_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_last_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_strb_V_0_payload_A">4, 0, 4, 0</column>
<column name="input_AX_ALG_strb_V_0_payload_B">4, 0, 4, 0</column>
<column name="input_AX_ALG_strb_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_strb_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_strb_V_0_state">2, 0, 2, 0</column>
<column name="input_AX_ALG_user_V_0_payload_A">4, 0, 4, 0</column>
<column name="input_AX_ALG_user_V_0_payload_B">4, 0, 4, 0</column>
<column name="input_AX_ALG_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_AX_ALG_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_AX_ALG_user_V_0_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="output_AX_ALG_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="output_AX_ALG_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_data_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_dest_V_1_payload_A">5, 0, 5, 0</column>
<column name="output_AX_ALG_dest_V_1_payload_B">5, 0, 5, 0</column>
<column name="output_AX_ALG_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_id_V_1_payload_A">5, 0, 5, 0</column>
<column name="output_AX_ALG_id_V_1_payload_B">5, 0, 5, 0</column>
<column name="output_AX_ALG_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_id_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_id_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_keep_V_1_payload_A">4, 0, 4, 0</column>
<column name="output_AX_ALG_keep_V_1_payload_B">4, 0, 4, 0</column>
<column name="output_AX_ALG_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_last_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_strb_V_1_payload_A">4, 0, 4, 0</column>
<column name="output_AX_ALG_strb_V_1_payload_B">4, 0, 4, 0</column>
<column name="output_AX_ALG_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_strb_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_AX_ALG_user_V_1_payload_A">4, 0, 4, 0</column>
<column name="output_AX_ALG_user_V_1_payload_B">4, 0, 4, 0</column>
<column name="output_AX_ALG_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_AX_ALG_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_AX_ALG_user_V_1_state">2, 0, 2, 0</column>
<column name="p_Val2_1_reg_138">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, axi_algorithm, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, axi_algorithm, return value</column>
<column name="input_AX_ALG_TDATA">in, 32, axis, input_AX_ALG_data_V, pointer</column>
<column name="input_AX_ALG_TVALID">in, 1, axis, input_AX_ALG_dest_V, pointer</column>
<column name="input_AX_ALG_TREADY">out, 1, axis, input_AX_ALG_dest_V, pointer</column>
<column name="input_AX_ALG_TDEST">in, 5, axis, input_AX_ALG_dest_V, pointer</column>
<column name="input_AX_ALG_TKEEP">in, 4, axis, input_AX_ALG_keep_V, pointer</column>
<column name="input_AX_ALG_TSTRB">in, 4, axis, input_AX_ALG_strb_V, pointer</column>
<column name="input_AX_ALG_TUSER">in, 4, axis, input_AX_ALG_user_V, pointer</column>
<column name="input_AX_ALG_TLAST">in, 1, axis, input_AX_ALG_last_V, pointer</column>
<column name="input_AX_ALG_TID">in, 5, axis, input_AX_ALG_id_V, pointer</column>
<column name="output_AX_ALG_TDATA">out, 32, axis, output_AX_ALG_data_V, pointer</column>
<column name="output_AX_ALG_TVALID">out, 1, axis, output_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TREADY">in, 1, axis, output_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TDEST">out, 5, axis, output_AX_ALG_dest_V, pointer</column>
<column name="output_AX_ALG_TKEEP">out, 4, axis, output_AX_ALG_keep_V, pointer</column>
<column name="output_AX_ALG_TSTRB">out, 4, axis, output_AX_ALG_strb_V, pointer</column>
<column name="output_AX_ALG_TUSER">out, 4, axis, output_AX_ALG_user_V, pointer</column>
<column name="output_AX_ALG_TLAST">out, 1, axis, output_AX_ALG_last_V, pointer</column>
<column name="output_AX_ALG_TID">out, 5, axis, output_AX_ALG_id_V, pointer</column>
<column name="full_fifo">in, 32, ap_none, full_fifo, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.26</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'full_fifo'">read, 0.00, 0.00, -, -, -, wire, read, &apos;full_fifo&apos;, -, -, -, -, -</column>
<column name="'tmp_s', axi_algorithm.cpp:37">icmp, 3.26, 3.26, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
