
---------- Begin Simulation Statistics ----------
final_tick                               156144710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 151925                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689884                       # Number of bytes of host memory used
host_op_rate                                   152224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   658.22                       # Real time elapsed on the host
host_tick_rate                              237223495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156145                       # Number of seconds simulated
sim_ticks                                156144710000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615414                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104339                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728854                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1022                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              721                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479254                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.561447                       # CPI: cycles per instruction
system.cpu.discardedOps                        190739                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614992                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408074                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23977673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.640432                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156144710                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132167037                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        132363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       558010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1116784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            235                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19244                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39881                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17998                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55240                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       206847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29277440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29277440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             74484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   74484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               74484                       # Request fanout histogram
system.membus.respLayer1.occupancy         1291610750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           770459000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            300459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       575955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           26                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           258316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          258315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           279                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       300180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1674974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1675558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    280209664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              280287744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           58114                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10209536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           616889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 616509     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    379      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             616889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5405584000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5026459995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2511000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               484271                       # number of demand (read+write) hits
system.l2.demand_hits::total                   484286                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  15                       # number of overall hits
system.l2.overall_hits::.cpu.data              484271                       # number of overall hits
system.l2.overall_hits::total                  484286                       # number of overall hits
system.l2.demand_misses::.cpu.inst                264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              74225                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               264                       # number of overall misses
system.l2.overall_misses::.cpu.data             74225                       # number of overall misses
system.l2.overall_misses::total                 74489                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31110000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9844548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9875658000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31110000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9844548000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9875658000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           558496                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558775                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          558496                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558775                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.132902                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.132902                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117840.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132631.162007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132578.743170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117840.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132631.162007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132578.743170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               39881                       # number of writebacks
system.l2.writebacks::total                     39881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         74220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74484                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        74220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74484                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25830000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8359662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8385492000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25830000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8359662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8385492000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.132893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.132893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97840.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112633.548909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112581.118092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97840.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112633.548909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112581.118092                       # average overall mshr miss latency
system.l2.replacements                          58114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       536074                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536074                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       536074                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536074                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            203076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                203076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           55240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               55240                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7619903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7619903000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        258316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.213847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213847                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137941.763215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137941.763215                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6515103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6515103000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.213847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213847                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117941.763215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117941.763215                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31110000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            279                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117840.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117840.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25830000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97840.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97840.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        281195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            281195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2224645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2224645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       300180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        300180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117179.088754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117179.088754                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1844559000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1844559000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97184.351949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97184.351949                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16042.875579                       # Cycle average of tags in use
system.l2.tags.total_refs                     1116635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.988792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.109957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        34.580661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16002.184961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979179                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16165                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4541058                       # Number of tag accesses
system.l2.tags.data_accesses                  4541058                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       19000320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19067904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10209536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10209536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           74220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               74484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        39881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            432829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         121684046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122116875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       432829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           432829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65385091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65385091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65385091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           432829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        121684046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187501965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    159524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    296866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027225916250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9649                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              435484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             149948                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       74484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39881                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   159524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9996                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10372101500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1489610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15958139000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34814.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53564.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   266819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  143543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297936                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               159524                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   59202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   65387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    622.074288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   502.914490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.632591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          709      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1483      3.15%      4.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17627     37.46%     42.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          636      1.35%     43.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3954      8.40%     51.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          675      1.43%     53.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3247      6.90%     60.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      1.06%     61.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18228     38.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47060                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.875117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.882337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.972285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9642     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.530314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.408463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8259     85.59%     85.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.31%     85.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              327      3.39%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.10%     89.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              952      9.87%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.10%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.03%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.19%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.12%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               26      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19067008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10208064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19067904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10209536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       122.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  156141786000                       # Total gap between requests
system.mem_ctrls.avgGap                    1365293.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18999424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10208064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 432829.264596924244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 121678307.257415264845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 65375663.383024632931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       296880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       159524                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41144000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15916995000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3631473957250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38962.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53614.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22764436.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            168054180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             89319120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1064274120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          416331540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12325375920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15187753170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47169881760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76420989810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.424136                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122430995750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5213780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28499934250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            167961360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             89273580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1062888960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          416263680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12325375920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14825628180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47474829120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76362220800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.047761                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 123226912750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5213780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27704017250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019152                       # number of overall hits
system.cpu.icache.overall_hits::total         7019152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          279                       # number of overall misses
system.cpu.icache.overall_misses::total           279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32880000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32880000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32880000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32880000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 117849.462366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 117849.462366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 117849.462366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 117849.462366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          279                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32322000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32322000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 115849.462366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 115849.462366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 115849.462366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 115849.462366                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 117849.462366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 117849.462366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32322000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32322000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 115849.462366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 115849.462366                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           223.414675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25159.250896                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   223.414675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.436357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.436357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039141                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51472527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51472527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51474276                       # number of overall hits
system.cpu.dcache.overall_hits::total        51474276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       572854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         572854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579526                       # number of overall misses
system.cpu.dcache.overall_misses::total        579526                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24710244000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24710244000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24710244000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24710244000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52045381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52045381                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52053802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52053802                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43135.325929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43135.325929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42638.715088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42638.715088                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       536074                       # number of writebacks
system.cpu.dcache.writebacks::total            536074                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16338                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16338                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16338                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       556516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       556516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       558496                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       558496                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21765534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21765534000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21966534000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21966534000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010693                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39110.347232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39110.347232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39331.586976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39331.586976                       # average overall mshr miss latency
system.cpu.dcache.replacements                 557983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40795413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40795413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       299882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        299882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9807309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9807309000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41095295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41095295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32703.893531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32703.893531                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9075566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9075566000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007256                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30434.493628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30434.493628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10677114                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10677114                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       272972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       272972                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14902935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14902935000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024929                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024929                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54595.104992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54595.104992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14656                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       258316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       258316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12689968000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12689968000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49125.752954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49125.752954                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.792305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.792305                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    201000000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    201000000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101515.151515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101515.151515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.939637                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032847                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            558495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.166182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.939637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988163                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104666251                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104666251                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156144710000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
