Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 08:30:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_107_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 Delay1No16_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum51_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.972ns (28.454%)  route 2.444ns (71.546%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.680 - 4.000 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.170ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13031, routed)       1.217     2.168    Delay1No16_instance/clk_IBUF_BUFG
    SLICE_X135Y460       FDCE                                         r  Delay1No16_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y460       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.247 r  Delay1No16_instance/Y_reg[22]/Q
                         net (fo=9, routed)           0.774     3.021    Delay1No16_instance/Q[22]
    SLICE_X118Y472       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.120 r  Delay1No16_instance/geqOp_carry__0_i_13__4/O
                         net (fo=1, routed)           0.025     3.145    Sum51_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X118Y472       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.308 r  Sum51_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.334    Sum51_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X118Y473       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.386 r  Sum51_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.265     3.651    Delay1No17_instance/CO[0]
    SLICE_X119Y477       LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.111     3.762 f  Delay1No17_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.333     4.095    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X123Y477       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     4.146 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.051     4.197    Delay1No16_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X123Y477       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     4.320 r  Delay1No16_instance/shiftedFracY_d1[45]_i_4__4/O
                         net (fo=31, routed)          0.369     4.689    Delay1No16_instance/shiftedFracY_d1_reg[45]
    SLICE_X117Y477       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.785 r  Delay1No16_instance/shiftedFracY_d1[32]_i_3__4/O
                         net (fo=6, routed)           0.309     5.094    Delay1No16_instance/shiftedFracY_d1[32]_i_3__4_n_0
    SLICE_X120Y476       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.193 r  Delay1No16_instance/shiftedFracY_d1[36]_i_1__4/O
                         net (fo=2, routed)           0.220     5.413    Delay1No16_instance/level4__0[4]
    SLICE_X118Y478       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.512 r  Delay1No16_instance/shiftedFracY_d1[20]_i_1__4/O
                         net (fo=1, routed)           0.072     5.584    Sum51_2_impl_instance/FPAddSubOp_instance/shiftedFracY[9]
    SLICE_X118Y478       FDRE                                         r  Sum51_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=13031, routed)       1.020     5.680    Sum51_2_impl_instance/FPAddSubOp_instance/clk
    SLICE_X118Y478       FDRE                                         r  Sum51_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.359     6.039    
                         clock uncertainty           -0.035     6.003    
    SLICE_X118Y478       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.028    Sum51_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.028    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  0.445    




