Analysis & Synthesis report for musa
Fri Dec 19 16:54:12 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST
 10. State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated
 17. Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |musa
 19. Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01
 20. Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: stack:stack01
 23. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0
 24. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0
 25. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0
 26. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0
 27. Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1
 28. Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_divide:Div0
 30. altsyncram Parameter Settings by Entity Instance
 31. lpm_mult Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "mux_lcd:comb_131"
 33. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
 34. Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
 35. Port Connectivity Checks: "instruction_memory:instruction_memory01"
 36. Port Connectivity Checks: "data_memory:data_memory01"
 37. Port Connectivity Checks: "alu:alu01"
 38. Port Connectivity Checks: "control_unit_microprogramed:cum01"
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 19 16:54:11 2014   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; musa                                    ;
; Top-level Entity Name              ; musa                                    ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 4,376                                   ;
;     Total combinational functions  ; 4,375                                   ;
;     Dedicated logic registers      ; 63                                      ;
; Total registers                    ; 63                                      ;
; Total pins                         ; 18                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 8,256                                   ;
; Embedded Multiplier 9-bit elements ; 6                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; musa               ; musa               ;
; Family name                                                    ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; On                 ; On                 ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+
; data_memory.v                                         ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/data_memory.v                                         ;
; instruction_memory.v                                  ; yes             ; User Wizard-Generated File   ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/instruction_memory.v                                  ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v    ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v  ;
; ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v ;
; ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v        ;
; mux32.v                                               ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux32.v                                               ;
; mux6.v                                                ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux6.v                                                ;
; mux18.v                                               ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux18.v                                               ;
; mux3_18.v                                             ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux3_18.v                                             ;
; somador.v                                             ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador.v                                             ;
; control_unit_microprogramed.v                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/control_unit_microprogramed.v                         ;
; musa.v                                                ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/musa.v                                                ;
; stack.v                                               ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/stack.v                                               ;
; alu.v                                                 ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/alu.v                                                 ;
; registers_bank.v                                      ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/registers_bank.v                                      ;
; mux_5.v                                               ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_5.v                                               ;
; somador_jpc.v                                         ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/somador_jpc.v                                         ;
; mux_lcd.v                                             ; yes             ; User Verilog HDL File        ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/mux_lcd.v                                             ;
; altsyncram.tdf                                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;
; lpm_mux.inc                                           ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;
; lpm_decode.inc                                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;
; aglobal90.inc                                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc                                                      ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;
; altrom.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc                                                         ;
; altram.inc                                            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc                                                         ;
; altdpram.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc                                                       ;
; altqpram.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc                                                       ;
; db/altsyncram_tth1.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_tth1.tdf                                ;
; db/altsyncram_lea1.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/altsyncram_lea1.tdf                                ;
; sign_extend.v                                         ; yes             ; Auto-Found Verilog HDL File  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/sign_extend.v                                         ;
; program_counter.v                                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/program_counter.v                                     ;
; lpm_mult.tdf                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;
; multcore.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/multcore.inc                                                       ;
; bypassff.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/bypassff.inc                                                       ;
; altshift.inc                                          ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altshift.inc                                                       ;
; db/mult_6o01.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/mult_6o01.tdf                                      ;
; lpm_divide.tdf                                        ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;
; abs_divider.inc                                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc                                                    ;
; sign_div_unsign.inc                                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;
; db/lpm_divide_nto.tdf                                 ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_divide_nto.tdf                                 ;
; db/abs_divider_4dg.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/abs_divider_4dg.tdf                                ;
; db/alt_u_div_k5f.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/alt_u_div_k5f.tdf                                  ;
; db/add_sub_lkc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_lkc.tdf                                    ;
; db/add_sub_mkc.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/add_sub_mkc.tdf                                    ;
; db/lpm_abs_0s9.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/db/lpm_abs_0s9.tdf                                    ;
+-------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,376                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 4375                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 2259                                                                                                           ;
;     -- 3 input functions                    ; 1994                                                                                                           ;
;     -- <=2 input functions                  ; 122                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 3634                                                                                                           ;
;     -- arithmetic mode                      ; 741                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 63                                                                                                             ;
;     -- Dedicated logic registers            ; 63                                                                                                             ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 18                                                                                                             ;
; Total memory bits                           ; 8256                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                              ;
; Maximum fan-out node                        ; instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[18] ;
; Maximum fan-out                             ; 198                                                                                                            ;
; Total fan-out                               ; 15972                                                                                                          ;
; Average fan-out                             ; 3.53                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |musa                                        ; 4375 (34)         ; 63 (0)       ; 8256        ; 6            ; 0       ; 3         ; 18   ; 0            ; |musa                                                                                                                             ; work         ;
;    |alu:alu01|                               ; 1553 (337)        ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                      ; 1188 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0                                                                                                   ; work         ;
;          |lpm_divide_nto:auto_generated|     ; 1188 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|        ; 1188 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|       ; 1091 (1088)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                |lpm_abs_0s9:my_abs_den|      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                |lpm_abs_0s9:my_abs_num|      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|alu:alu01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
;       |lpm_mult:Mult0|                       ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01|lpm_mult:Mult0                                                                                                    ; work         ;
;          |mult_6o01:auto_generated|          ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |musa|alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated                                                                           ; work         ;
;    |control_unit_microprogramed:cum01|       ; 41 (41)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|control_unit_microprogramed:cum01                                                                                           ; work         ;
;    |data_memory:data_memory01|               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01                                                                                                   ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01|altsyncram:altsyncram_component                                                                   ; work         ;
;          |altsyncram_tth1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated                                    ; work         ;
;    |instruction_memory:instruction_memory01| ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01                                                                                     ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component                                                     ; work         ;
;          |altsyncram_lea1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated                      ; work         ;
;    |lcd_mem_read:lcd_mem_read_u0|            ; 183 (8)           ; 59 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0                                                                                                ; work         ;
;       |LCD_Read_FSM:LCD_Read_FSM_u0|         ; 147 (128)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0                                                                   ; work         ;
;          |LCD_Controller:u0|                 ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0                                                 ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u0|     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0                                                               ; work         ;
;       |bin_to_asc_hex:bin_to_asc_hex_u1|     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1                                                               ; work         ;
;    |mux32:mux_alu|                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux32:mux_alu                                                                                                               ; work         ;
;    |mux32:mux_data|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux32:mux_data                                                                                                              ; work         ;
;    |mux3_18:branch_mux|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux3_18:branch_mux                                                                                                          ; work         ;
;    |mux6:alu_control|                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux6:alu_control                                                                                                            ; work         ;
;    |mux_5:registers_bank_mux|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux_5:registers_bank_mux                                                                                                    ; work         ;
;    |mux_lcd:comb_131|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|mux_lcd:comb_131                                                                                                            ; work         ;
;    |program_counter:pc01|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|program_counter:pc01                                                                                                        ; work         ;
;    |registers_bank:rb01|                     ; 2386 (2386)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|registers_bank:rb01                                                                                                         ; work         ;
;    |somador_jpc:s_jpc01|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|somador_jpc:s_jpc01                                                                                                         ; work         ;
;    |stack:stack01|                           ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |musa|stack:stack01                                                                                                               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                                                                              ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated|ALTSYNCRAM               ; AUTO ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; data_memory.mif        ;
; instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; instruction_memory.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST ;
+----------------+----------------+----------------+----------------+---------------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000      ;
+----------------+----------------+----------------+----------------+---------------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0                   ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1                   ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1                   ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1                   ;
+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                                ;
+-------+-------+-------+-------+----------------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                                    ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                                    ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                                    ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                                    ;
+-------+-------+-------+-------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
; registers_bank:rb01|data_2[12]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; alu:alu01|result[0]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[1]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[2]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[3]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[4]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[5]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[6]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; alu:alu01|result[7]                                   ; alu:alu01|WideOr0                          ; yes                    ;
; registers_bank:rb01|data_2[13]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[14]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[15]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[16]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[17]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[18]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[19]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[4]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[5]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[6]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[7]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[0]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[1]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[2]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[3]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[8]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[9]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[10]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[11]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; program_counter:pc01|read_adress_out[0]               ; control_unit_microprogramed:cum01|write_pc ; yes                    ;
; registers_bank:rb01|registers[11][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[13][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[9][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[15][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[21][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[19][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[17][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[23][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[5][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[3][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[1][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[7][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[27][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[29][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[25][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[31][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[18][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[10][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[2][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[26][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[8][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[24][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[16][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[12][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[20][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[4][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[28][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[14][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[22][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[6][12]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[30][12]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|data_1[31]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_2[31]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[0]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[30]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[29]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[28]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[27]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[26]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[25]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[24]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[23]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[22]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[21]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[20]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[19]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[18]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[17]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[16]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[15]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[14]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[13]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[12]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[11]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[10]                        ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[9]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[8]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[7]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[6]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[5]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[4]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[3]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[2]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|data_1[1]                         ; registers_bank:rb01|data_1[31]~0           ; yes                    ;
; registers_bank:rb01|registers[10][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[18][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[2][13]                  ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[26][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[21][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[19][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; registers_bank:rb01|registers[17][13]                 ; registers_bank:rb01|Decoder0               ; yes                    ;
; Number of user-specified and inferred latches = 1129  ;                                            ;                        ;
+-------------------------------------------------------+--------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------------------------------------------+--------------------+
; Register name                                                                     ; Reason for Removal ;
+-----------------------------------------------------------------------------------+--------------------+
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~31              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~32              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~33              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~34              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~35              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~36              ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~29 ; Lost fanout        ;
; lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~30 ; Lost fanout        ;
; Total Number of Removed Registers = 8                                             ;                    ;
+-----------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 59    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; lcd_mem_read:lcd_mem_read_u0|addr_counter[1] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[2] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[3] ; 7       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[4] ; 5       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[5] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[6] ; 6       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[7] ; 8       ;
; lcd_mem_read:lcd_mem_read_u0|addr_counter[0] ; 6       ;
; control_unit_microprogramed:cum01|count[0]   ; 4       ;
; Total number of inverted registers = 9       ;         ;
+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|mStart ;
; 64:1               ; 5 bits    ; 210 LEs       ; 120 LEs              ; 90 LEs                 ; Yes        ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_DATA[3]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|Mux3                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |musa|somador_jpc:s_jpc01|Add0                                                           ;
; 16:1               ; 18 bits   ; 180 LEs       ; 36 LEs               ; 144 LEs                ; No         ; |musa|mux3_18:branch_mux|out[3]~34                                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |musa|registers_bank:rb01|Mux48                                                          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |musa|registers_bank:rb01|Mux9                                                           ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |musa|alu:alu01|Selector51                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~9                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |musa ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                              ;
; DATA_WIDTH     ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit_microprogramed:cum01 ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; ifh            ; 000    ; Unsigned Binary                                      ;
; id             ; 001    ; Unsigned Binary                                      ;
; ex             ; 010    ; Unsigned Binary                                      ;
; mem            ; 011    ; Unsigned Binary                                      ;
; wb             ; 100    ; Unsigned Binary                                      ;
; r_type         ; 000000 ; Unsigned Binary                                      ;
; add            ; 100000 ; Unsigned Binary                                      ;
; sub            ; 100010 ; Unsigned Binary                                      ;
; mul            ; 011000 ; Unsigned Binary                                      ;
; div            ; 011010 ; Unsigned Binary                                      ;
; f_and          ; 100100 ; Unsigned Binary                                      ;
; f_or           ; 100101 ; Unsigned Binary                                      ;
; f_not          ; 100111 ; Unsigned Binary                                      ;
; cmp            ; 011011 ; Unsigned Binary                                      ;
; addi           ; 001000 ; Unsigned Binary                                      ;
; andi           ; 001100 ; Unsigned Binary                                      ;
; ori            ; 001101 ; Unsigned Binary                                      ;
; subi           ; 001110 ; Unsigned Binary                                      ;
; lw             ; 100011 ; Unsigned Binary                                      ;
; sw             ; 101011 ; Unsigned Binary                                      ;
; jr             ; 011000 ; Unsigned Binary                                      ;
; jpc            ; 001001 ; Unsigned Binary                                      ;
; brfl           ; 010001 ; Unsigned Binary                                      ;
; halt           ; 000010 ; Unsigned Binary                                      ;
; nop            ; 000001 ; Unsigned Binary                                      ;
; call           ; 000011 ; Unsigned Binary                                      ;
; ret            ; 000111 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_memory:data_memory01|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; data_memory.mif      ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_tth1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                   ;
+------------------------------------+------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                ;
; WIDTH_A                            ; 32                     ; Signed Integer                                         ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                         ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                ;
; WIDTH_B                            ; 1                      ; Untyped                                                ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                ;
; INIT_FILE                          ; instruction_memory.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II             ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_lea1        ; Untyped                                                ;
+------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stack:stack01 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 18    ; Signed Integer                    ;
; DEPTH          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                                   ;
; DATA_WIDTH     ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; ADDR_DIGITS    ; 2     ; Signed Integer                                                                ;
; LCD_INTIAL     ; 0     ; Signed Integer                                                                ;
; LCD_LINE1      ; 5     ; Signed Integer                                                                ;
; LCD_CH_LINE    ; 21    ; Signed Integer                                                                ;
; LCD_LINE2      ; 22    ; Signed Integer                                                                ;
; LUT_SIZE       ; 38    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; METHOD         ; 1     ; Signed Integer                                                                    ;
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6o01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:alu01|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 32             ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                       ;
; Entity Instance                           ; data_memory:data_memory01|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
; Entity Instance                           ; instruction_memory:instruction_memory01|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 32                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                  ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; alu:alu01|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_lcd:comb_131"                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "in1[17..8]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (40 bits) it drives; bit(s) "out[63..40]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"                                                                                                        ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; iADDR_COUNTER ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "iADDR_COUNTER[23..16]" will be connected to GND. ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_memory:instruction_memory01"                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "address[7..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_memory:data_memory01"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (8 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu01"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; flags_in  ; Input  ; Info     ; Stuck at GND                                                                        ;
; flags_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit_microprogramed:cum01"                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; read_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rtrn      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Dec 19 16:53:28 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa
Info: Found 1 design units, including 1 entities, in source file data_memory.v
    Info: Found entity 1: data_memory
Info: Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info: Found entity 1: instruction_memory
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v
    Info: Found entity 1: LCD_Read_FSM
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v
    Info: Found entity 1: LCD_Controller
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v
    Info: Found entity 1: sp_ram_with_init
Info: Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v
    Info: Found entity 1: bin_to_asc_hex
    Info: Found entity 2: bin_to_asc_hex_tb
Info: Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v
    Info: Found entity 1: lcd_mem_read
Info: Found 1 design units, including 1 entities, in source file mux35.v
    Info: Found entity 1: mux35
Info: Found 1 design units, including 1 entities, in source file mux32.v
    Info: Found entity 1: mux32
Info: Found 1 design units, including 1 entities, in source file mux6.v
    Info: Found entity 1: mux6
Info: Found 1 design units, including 1 entities, in source file mux18.v
    Info: Found entity 1: mux18
Info: Found 1 design units, including 1 entities, in source file mux3_18.v
    Info: Found entity 1: mux3_18
Info: Found 1 design units, including 1 entities, in source file somador.v
    Info: Found entity 1: somador
Info: Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v
    Info: Found entity 1: control_unit_microprogramed
Info: Found 1 design units, including 1 entities, in source file musa.v
    Info: Found entity 1: musa
Info: Found 1 design units, including 1 entities, in source file stack.v
    Info: Found entity 1: stack
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file registers_bank.v
    Info: Found entity 1: registers_bank
Info: Found 1 design units, including 1 entities, in source file mux_5.v
    Info: Found entity 1: mux_5
Info: Found 1 design units, including 1 entities, in source file somador_jpc.v
    Info: Found entity 1: somador_jpc
Info: Found 1 design units, including 1 entities, in source file mux_lcd.v
    Info: Found entity 1: mux_lcd
Critical Warning (10846): Verilog HDL Instantiation warning at musa.v(297): instance has no name
Info: Elaborating entity "musa" for the top level hierarchy
Warning (10858): Verilog HDL warning at musa.v(51): object flag_reg used but never assigned
Warning (10230): Verilog HDL assignment warning at musa.v(81): truncated value with size 8 to match size of target (1)
Warning (10030): Net "flag_reg[2]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "flag_reg[1]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "flag_reg[0]" at musa.v(51) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "control_unit_microprogramed" for hierarchy "control_unit_microprogramed:cum01"
Warning (10240): Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable "brfl_control", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "brfl_control" at control_unit_microprogramed.v(26)
Info: Elaborating entity "alu" for hierarchy "alu:alu01"
Warning (10270): Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable "flags_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "result[0]" at alu.v(36)
Info (10041): Inferred latch for "result[1]" at alu.v(36)
Info (10041): Inferred latch for "result[2]" at alu.v(36)
Info (10041): Inferred latch for "result[3]" at alu.v(36)
Info (10041): Inferred latch for "result[4]" at alu.v(36)
Info (10041): Inferred latch for "result[5]" at alu.v(36)
Info (10041): Inferred latch for "result[6]" at alu.v(36)
Info (10041): Inferred latch for "result[7]" at alu.v(36)
Info (10041): Inferred latch for "result[8]" at alu.v(36)
Info (10041): Inferred latch for "result[9]" at alu.v(36)
Info (10041): Inferred latch for "result[10]" at alu.v(36)
Info (10041): Inferred latch for "result[11]" at alu.v(36)
Info (10041): Inferred latch for "result[12]" at alu.v(36)
Info (10041): Inferred latch for "result[13]" at alu.v(36)
Info (10041): Inferred latch for "result[14]" at alu.v(36)
Info (10041): Inferred latch for "result[15]" at alu.v(36)
Info (10041): Inferred latch for "result[16]" at alu.v(36)
Info (10041): Inferred latch for "result[17]" at alu.v(36)
Info (10041): Inferred latch for "result[18]" at alu.v(36)
Info (10041): Inferred latch for "result[19]" at alu.v(36)
Info (10041): Inferred latch for "result[20]" at alu.v(36)
Info (10041): Inferred latch for "result[21]" at alu.v(36)
Info (10041): Inferred latch for "result[22]" at alu.v(36)
Info (10041): Inferred latch for "result[23]" at alu.v(36)
Info (10041): Inferred latch for "result[24]" at alu.v(36)
Info (10041): Inferred latch for "result[25]" at alu.v(36)
Info (10041): Inferred latch for "result[26]" at alu.v(36)
Info (10041): Inferred latch for "result[27]" at alu.v(36)
Info (10041): Inferred latch for "result[28]" at alu.v(36)
Info (10041): Inferred latch for "result[29]" at alu.v(36)
Info (10041): Inferred latch for "result[30]" at alu.v(36)
Info (10041): Inferred latch for "result[31]" at alu.v(36)
Info (10041): Inferred latch for "flags_out[0]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[1]" at alu.v(60)
Info (10041): Inferred latch for "flags_out[2]" at alu.v(60)
Info: Elaborating entity "data_memory" for hierarchy "data_memory:data_memory01"
Info: Elaborating entity "altsyncram" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "data_memory:data_memory01|altsyncram:altsyncram_component"
Info: Instantiated megafunction "data_memory:data_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "data_memory.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tth1.tdf
    Info: Found entity 1: altsyncram_tth1
Info: Elaborating entity "altsyncram_tth1" for hierarchy "data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated"
Info: Elaborating entity "instruction_memory" for hierarchy "instruction_memory:instruction_memory01"
Info: Elaborating entity "altsyncram" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "instruction_memory:instruction_memory01|altsyncram:altsyncram_component"
Info: Instantiated megafunction "instruction_memory:instruction_memory01|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "instruction_memory.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lea1.tdf
    Info: Found entity 1: altsyncram_lea1
Info: Elaborating entity "altsyncram_lea1" for hierarchy "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated"
Info: Elaborating entity "registers_bank" for hierarchy "registers_bank:rb01"
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable "write_data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(22): variable "RD" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(25): variable "RS" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at registers_bank.v(26): variable "RT" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable "data_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at registers_bank.v(19): inferring latch(es) for variable "data_2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_2[0]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[1]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[2]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[3]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[4]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[5]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[6]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[7]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[8]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[9]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[10]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[11]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[12]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[13]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[14]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[15]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[16]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[17]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[18]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[19]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[20]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[21]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[22]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[23]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[24]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[25]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[26]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[27]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[28]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[29]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[30]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_2[31]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[0]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[1]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[2]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[3]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[4]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[5]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[6]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[7]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[8]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[9]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[10]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[11]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[12]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[13]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[14]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[15]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[16]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[17]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[18]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[19]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[20]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[21]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[22]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[23]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[24]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[25]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[26]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[27]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[28]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[29]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[30]" at registers_bank.v(24)
Info (10041): Inferred latch for "data_1[31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[1][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[2][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[3][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[4][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[5][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[6][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[7][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[8][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[9][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[10][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[11][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[12][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[13][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[14][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[15][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[16][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[17][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[18][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[19][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[20][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[21][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[22][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[23][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[24][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[25][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[26][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[27][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[28][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[29][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[30][31]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][0]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][1]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][2]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][3]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][4]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][5]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][6]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][7]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][8]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][9]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][10]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][11]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][12]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][13]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][14]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][15]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][16]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][17]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][18]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][19]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][20]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][21]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][22]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][23]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][24]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][25]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][26]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][27]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][28]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][29]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][30]" at registers_bank.v(24)
Info (10041): Inferred latch for "registers[31][31]" at registers_bank.v(24)
Warning: Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sign_extend
Info: Elaborating entity "sign_extend" for hierarchy "sign_extend:sign_extend01"
Warning: Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: program_counter
Info: Elaborating entity "program_counter" for hierarchy "program_counter:pc01"
Warning (10240): Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable "read_adress_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "read_adress_out[0]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[1]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[2]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[3]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[4]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[5]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[6]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[7]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[8]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[9]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[10]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[11]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[12]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[13]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[14]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[15]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[16]" at program_counter.v(12)
Info (10041): Inferred latch for "read_adress_out[17]" at program_counter.v(12)
Info: Elaborating entity "stack" for hierarchy "stack:stack01"
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "read_PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(40): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(41): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(47): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at stack.v(48): variable "ptr" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "ptr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable "write_PC", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "write_PC[0]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[1]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[2]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[3]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[4]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[5]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[6]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[7]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[8]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[9]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[10]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[11]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[12]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[13]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[14]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[15]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[16]" at stack.v(36)
Info (10041): Inferred latch for "write_PC[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[0]" at stack.v(36)
Info (10041): Inferred latch for "ptr[1]" at stack.v(36)
Info (10041): Inferred latch for "ptr[2]" at stack.v(36)
Info (10041): Inferred latch for "ptr[3]" at stack.v(36)
Info (10041): Inferred latch for "ptr[4]" at stack.v(36)
Info (10041): Inferred latch for "ptr[5]" at stack.v(36)
Info (10041): Inferred latch for "ptr[6]" at stack.v(36)
Info (10041): Inferred latch for "ptr[7]" at stack.v(36)
Info (10041): Inferred latch for "ptr[8]" at stack.v(36)
Info (10041): Inferred latch for "ptr[9]" at stack.v(36)
Info (10041): Inferred latch for "ptr[10]" at stack.v(36)
Info (10041): Inferred latch for "ptr[11]" at stack.v(36)
Info (10041): Inferred latch for "ptr[12]" at stack.v(36)
Info (10041): Inferred latch for "ptr[13]" at stack.v(36)
Info (10041): Inferred latch for "ptr[14]" at stack.v(36)
Info (10041): Inferred latch for "ptr[15]" at stack.v(36)
Info (10041): Inferred latch for "ptr[16]" at stack.v(36)
Info (10041): Inferred latch for "ptr[17]" at stack.v(36)
Info (10041): Inferred latch for "ptr[18]" at stack.v(36)
Info (10041): Inferred latch for "ptr[19]" at stack.v(36)
Info (10041): Inferred latch for "ptr[20]" at stack.v(36)
Info (10041): Inferred latch for "ptr[21]" at stack.v(36)
Info (10041): Inferred latch for "ptr[22]" at stack.v(36)
Info (10041): Inferred latch for "ptr[23]" at stack.v(36)
Info (10041): Inferred latch for "ptr[24]" at stack.v(36)
Info (10041): Inferred latch for "ptr[25]" at stack.v(36)
Info (10041): Inferred latch for "ptr[26]" at stack.v(36)
Info (10041): Inferred latch for "ptr[27]" at stack.v(36)
Info (10041): Inferred latch for "ptr[28]" at stack.v(36)
Info (10041): Inferred latch for "ptr[29]" at stack.v(36)
Info (10041): Inferred latch for "ptr[30]" at stack.v(36)
Info (10041): Inferred latch for "ptr[31]" at stack.v(36)
Info: Elaborating entity "somador" for hierarchy "somador:somador01"
Info: Elaborating entity "somador_jpc" for hierarchy "somador_jpc:s_jpc01"
Info: Elaborating entity "mux32" for hierarchy "mux32:mux_alu"
Info: Elaborating entity "mux6" for hierarchy "mux6:alu_control"
Info: Elaborating entity "mux3_18" for hierarchy "mux3_18:branch_mux"
Warning (10240): Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[1]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[2]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[3]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[4]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[5]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[6]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[7]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[8]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[9]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[10]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[11]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[12]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[13]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[14]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[15]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[16]" at mux3_18.v(10)
Info (10041): Inferred latch for "out[17]" at mux3_18.v(10)
Info: Elaborating entity "mux18" for hierarchy "mux18:somador_mux"
Info: Elaborating entity "mux_5" for hierarchy "mux_5:registers_bank_mux"
Info: Elaborating entity "lcd_mem_read" for hierarchy "lcd_mem_read:lcd_mem_read_u0"
Info: Elaborating entity "LCD_Read_FSM" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0"
Info: Elaborating entity "LCD_Controller" for hierarchy "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0"
Info: Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0"
Info: Elaborating entity "bin_to_asc_hex" for hierarchy "lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1"
Info: Elaborating entity "mux_lcd" for hierarchy "mux_lcd:comb_131"
Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:alu01|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "alu:alu01|Div0"
Info: Elaborated megafunction instantiation "alu:alu01|lpm_mult:Mult0"
Info: Instantiated megafunction "alu:alu01|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "32"
    Info: Parameter "LPM_WIDTHB" = "32"
    Info: Parameter "LPM_WIDTHP" = "64"
    Info: Parameter "LPM_WIDTHR" = "64"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_6o01.tdf
    Info: Found entity 1: mult_6o01
Info: Elaborated megafunction instantiation "alu:alu01|lpm_divide:Div0"
Info: Instantiated megafunction "alu:alu01|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info: Found entity 1: lpm_divide_nto
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "alu:alu01|lpm_mult:Mult0|mult_6o01:auto_generated|mac_out8"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 84 buffer(s)
    Info: Ignored 84 SOFT buffer(s)
Warning: Latch alu:alu01|result[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[5]
Warning: Latch alu:alu01|result[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch registers_bank:rb01|registers[11][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch mux3_18:branch_mux|out[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch registers_bank:rb01|registers[11][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[10][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[18][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[2][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[26][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[21][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[19][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[17][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[23][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[11][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[13][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[9][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[15][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[5][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[3][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[1][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[7][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[27][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[29][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[25][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[31][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[8][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[24][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[16][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[20][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[12][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[4][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[28][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[22][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[14][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[6][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch registers_bank:rb01|registers[30][20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch control_unit_microprogramed:cum01|brfl_control has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[31]
Warning: Latch alu:alu01|result[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Warning: Latch alu:alu01|result[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|q_a[0]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_on_out" is stuck at VCC
    Warning (13410): Pin "lcd_blon_out" is stuck at VCC
    Warning (13410): Pin "lcd_rw_out" is stuck at GND
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~31" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~32" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~33" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~34" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~35" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|mLCD_ST~36" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~29" lost all its fanouts during netlist optimizations.
    Info: Register "lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0|ST~30" lost all its fanouts during netlist optimizations.
Info: Removed 7 MSB VCC or GND address nodes from RAM block "instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_lea1:auto_generated|ALTSYNCRAM"
Info: Generated suppressed messages file C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg
Info: Implemented 4464 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 14 output pins
    Info: Implemented 4376 logic cells
    Info: Implemented 64 RAM segments
    Info: Implemented 6 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2089 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Dec 19 16:54:12 2014
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/Aluno/Desktop/t02-core-musa/rtl/output_files/musa.map.smsg.


