<def f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='531' ll='658'/>
<size>216</size>
<doc f='llvm/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoder.h' l='530'>/// The x86 internal instruction, which is produced by the decoder.</doc>
<mbr r='llvm::X86Disassembler::InternalInstruction::reader' o='0' t='byteReader_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::readerArg' o='64' t='const void *'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::readerCursor' o='128' t='uint64_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::dlog' o='192' t='dlog_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::dlogArg' o='256' t='void *'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::mode' o='320' t='llvm::X86Disassembler::DisassemblerMode'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::startLocation' o='384' t='uint64_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::length' o='448' t='size_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::mandatoryPrefix' o='512' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vectorExtensionPrefix' o='520' t='uint8_t [4]'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vectorExtensionType' o='576' t='llvm::X86Disassembler::VectorExtensionType'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::rexPrefix' o='608' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::segmentOverride' o='640' t='llvm::X86Disassembler::SegmentOverride'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::xAcquireRelease' o='672' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasAdSize' o='680' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasOpSize' o='688' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::hasLockPrefix' o='696' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::repeatPrefix' o='704' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::registerSize' o='712' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::addressSize' o='720' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacementSize' o='728' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediateSize' o='736' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacementOffset' o='744' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediateOffset' o='752' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcode' o='760' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcodeType' o='768' t='llvm::X86Disassembler::OpcodeType'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::instructionID' o='800' t='uint16_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::spec' o='832' t='const llvm::X86Disassembler::InstructionSpecifier *'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::vvvv' o='896' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::writemask' o='928' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::consumedModRM' o='960' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::modRM' o='968' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::consumedSIB' o='976' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sib' o='984' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::consumedDisplacement' o='992' t='bool'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::displacement' o='1024' t='int32_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::numImmediatesConsumed' o='1056' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::numImmediatesTranslated' o='1064' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::immediates' o='1088' t='uint64_t [2]'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::opcodeRegister' o='1216' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaRegBase' o='1248' t='llvm::X86Disassembler::EABase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::regBase' o='1280' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaBase' o='1312' t='llvm::X86Disassembler::EABase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::eaDisplacement' o='1344' t='EADisplacement'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::reg' o='1376' t='llvm::X86Disassembler::Reg'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibIndexBase' o='1408' t='llvm::X86Disassembler::SIBIndex'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibIndex' o='1440' t='llvm::X86Disassembler::SIBIndex'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibScale' o='1472' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::sibBase' o='1504' t='llvm::X86Disassembler::SIBBase'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::RC' o='1536' t='uint8_t'/>
<mbr r='llvm::X86Disassembler::InternalInstruction::operands' o='1600' t='ArrayRef&lt;llvm::X86Disassembler::OperandSpecifier&gt;'/>
