/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [25:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[0] | in_data[74]) & in_data[44]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z | in_data[22]) & celloutsig_0_1z);
  assign celloutsig_1_18z = ~((celloutsig_1_0z | _01_) & celloutsig_1_2z[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_3z) & in_data[35]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[82]) & celloutsig_0_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z[2] | celloutsig_0_5z) & (celloutsig_0_1z | celloutsig_0_7z[12]));
  assign celloutsig_1_0z = in_data[154] ^ in_data[190];
  assign celloutsig_0_10z = celloutsig_0_7z[20] ^ celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_3z ^ celloutsig_0_1z;
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 4'h0;
    else _15_ <= { celloutsig_1_5z, celloutsig_1_6z };
  assign { _02_, _04_[2], _01_, _00_ } = _15_;
  reg [4:0] _16_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 5'h00;
    else _16_ <= celloutsig_1_15z[5:1];
  assign out_data[100:96] = _16_;
  reg [25:0] _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 26'h0000000;
    else _17_ <= { celloutsig_0_18z[10:4], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _05_[25:11], _03_, _05_[9:0] } = _17_;
  assign celloutsig_0_24z = { celloutsig_0_6z[5:1], celloutsig_0_14z } & { in_data[11:7], celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_8z } >= { _05_[23:18], celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_1_4z = { in_data[154:148], celloutsig_1_1z, celloutsig_1_0z } >= { celloutsig_1_2z[2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[33:26] >= { in_data[76:71], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } >= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_19z = ! in_data[38:25];
  assign celloutsig_0_30z = celloutsig_0_17z[7:4] * celloutsig_0_21z[4:1];
  assign celloutsig_1_2z = in_data[98:96] * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z[2], celloutsig_1_5z, celloutsig_1_5z } * { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_11z[7:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z } * { celloutsig_0_6z[5:4], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } * { in_data[78:76], celloutsig_0_0z };
  assign { celloutsig_1_8z[20:17], celloutsig_1_8z[15:5], celloutsig_1_8z[16], celloutsig_1_8z[3:0] } = celloutsig_1_6z[2] ? { celloutsig_1_4z, 1'h1, celloutsig_1_6z[1:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z } : { celloutsig_1_6z[0], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, 1'h0, celloutsig_1_6z[1:0], celloutsig_1_4z, 1'h0, celloutsig_1_6z[1:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, _02_, _04_[2], _01_, _00_ };
  assign celloutsig_0_6z = celloutsig_0_2z[2] ? { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z[3], 1'h1, celloutsig_0_2z[1:0], celloutsig_0_0z } : { in_data[43], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z[3], 1'h0, celloutsig_0_2z[1:0] };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[107:101] };
  assign celloutsig_1_3z = & { celloutsig_1_0z, in_data[107:101], in_data[97] };
  assign celloutsig_0_14z = & { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z[20:19], celloutsig_0_5z };
  assign celloutsig_1_5z = | { in_data[170:146], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_8z[17:5], celloutsig_1_8z[16], celloutsig_1_8z[3] } << { celloutsig_1_8z[19:6], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_7z[14:5] << in_data[42:33];
  assign celloutsig_0_18z = { celloutsig_0_6z[6:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z } << { celloutsig_0_17z[5:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_7z = { in_data[95:91], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z } - { in_data[21:9], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_7z[10:4], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z } ^ { celloutsig_0_11z[4], celloutsig_0_11z };
  assign celloutsig_0_17z = celloutsig_0_15z[9:1] ^ celloutsig_0_12z[11:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_12z[5:0], celloutsig_0_1z };
  assign { _04_[3], _04_[1:0] } = { _02_, _01_, _00_ };
  assign _05_[10] = _03_;
  assign celloutsig_1_8z[4] = celloutsig_1_8z[16];
  assign { out_data[128], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
