$date
	Sat Oct  8 12:27:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux2a1_tb $end
$var wire 1 ! test_out $end
$var reg 1 " test_a $end
$var reg 1 # test_b $end
$var reg 1 $ test_s $end
$scope module mux21v1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % not_s $end
$var wire 1 ! out $end
$var wire 1 $ s $end
$var wire 1 & salida_and1 $end
$var wire 1 ' salida_and2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
1#
0"
0!
$end
#2000
1!
1&
0%
1$
#4000
