<stg><name>src_loop_proc</name>


<trans_list>

<trans id="415" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="48" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="63" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %mapchip_draw_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_draw_xsize

]]></Node>
<StgValue><ssdm name="mapchip_draw_xsize_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %mapchip_maxwidth_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxwidth

]]></Node>
<StgValue><ssdm name="mapchip_maxwidth_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:17 %d_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %d

]]></Node>
<StgValue><ssdm name="d_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:18 %a_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:19 %c_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:20 %b_read = read i20 @_ssdm_op_Read.ap_fifo.i20P0A, i20 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %m_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %m

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %trunc_ln1345_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %trunc_ln1345

]]></Node>
<StgValue><ssdm name="trunc_ln1345_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %mapchip_maxheight_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mapchip_maxheight

]]></Node>
<StgValue><ssdm name="mapchip_maxheight_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:24 %n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %id_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %id

]]></Node>
<StgValue><ssdm name="id_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:26 %ystart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ystart_pos

]]></Node>
<StgValue><ssdm name="ystart_pos_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %xstart_pos_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %xstart_pos

]]></Node>
<StgValue><ssdm name="xstart_pos_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %srcin_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %srcin

]]></Node>
<StgValue><ssdm name="srcin_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:30 %write_ln878 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mapchip_draw_xsize_out, i32 %mapchip_draw_xsize_read

]]></Node>
<StgValue><ssdm name="write_ln878"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:32 %write_ln1345 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %trunc_ln1345_out, i32 %trunc_ln1345_read

]]></Node>
<StgValue><ssdm name="write_ln1345"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mapchip_maxwidth_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:36 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %d_read, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry:40 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %d_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry:54 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %a_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry:68 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %c_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
entry:81 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %b_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:102 %lshr_ln1497_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mapchip_maxheight_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1497_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %icmp_ln878_1 = icmp_slt  i32 %shl_ln, i32 4294967197

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %add_ln692_1 = add i32 %n_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln692_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:107 %select_ln107 = select i1 %icmp_ln878_1, i32 %add_ln692_1, i32 %n_read

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="65" op_0_bw="32">
<![CDATA[
entry:37 %sext_ln1364_1 = sext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1364_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:38 %mul_ln1364 = mul i65 %sext_ln1364_1, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:50 %shl_ln1497_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %a_read, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1497_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="65" op_0_bw="32">
<![CDATA[
entry:51 %sext_ln1364_4 = sext i32 %shl_ln1497_2

]]></Node>
<StgValue><ssdm name="sext_ln1364_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:52 %mul_ln1364_1 = mul i65 %sext_ln1364_4, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:64 %shl_ln1497_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %c_read, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1497_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="65" op_0_bw="32">
<![CDATA[
entry:65 %sext_ln1364_7 = sext i32 %shl_ln1497_3

]]></Node>
<StgValue><ssdm name="sext_ln1364_7"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:66 %mul_ln1364_2 = mul i65 %sext_ln1364_7, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:77 %shl_ln1497_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %b_read, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1497_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="65" op_0_bw="32">
<![CDATA[
entry:78 %sext_ln1364_10 = sext i32 %shl_ln1497_4

]]></Node>
<StgValue><ssdm name="sext_ln1364_10"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:79 %mul_ln1364_3 = mul i65 %sext_ln1364_10, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97 %icmp_ln878 = icmp_slt  i32 %shl_ln1497_2, i32 4294967197

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %add_ln692 = add i32 %m_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:99 %select_ln102 = select i1 %icmp_ln878, i32 %add_ln692, i32 %m_read

]]></Node>
<StgValue><ssdm name="select_ln102"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="31">
<![CDATA[
entry:103 %zext_ln1497 = zext i31 %lshr_ln1497_2

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:104 %sub_ln1345 = sub i32 %trunc_ln1345_read, i32 %zext_ln1497

]]></Node>
<StgValue><ssdm name="sub_ln1345"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:108 %tmp28_i = add i32 %sub_ln1345, i32 %select_ln107

]]></Node>
<StgValue><ssdm name="tmp28_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %mul_ln208 = mul i32 %id_read, i32 %mapchip_maxheight_read

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:38 %mul_ln1364 = mul i65 %sext_ln1364_1, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %tmp = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:52 %mul_ln1364_1 = mul i65 %sext_ln1364_4, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %tmp_12 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_1, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:66 %mul_ln1364_2 = mul i65 %sext_ln1364_7, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %tmp_15 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_2, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:79 %mul_ln1364_3 = mul i65 %sext_ln1364_10, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln1364_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:84 %tmp_18 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln1364_3, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %mul_ln208 = mul i32 %id_read, i32 %mapchip_maxheight_read

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:39 %sub_ln1364 = sub i65 0, i65 %mul_ln1364

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %tmp_9 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="26">
<![CDATA[
entry:42 %sext_ln1364_2 = sext i26 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln1364_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="26">
<![CDATA[
entry:44 %sext_ln1364_3 = sext i26 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln1364_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:45 %select_ln1364 = select i1 %tmp_2, i32 %sext_ln1364_2, i32 %sext_ln1364_3

]]></Node>
<StgValue><ssdm name="select_ln1364"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %sub_ln1364_1 = sub i32 0, i32 %select_ln1364

]]></Node>
<StgValue><ssdm name="sub_ln1364_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47 %select_ln1364_1 = select i1 %tmp_2, i32 %sub_ln1364_1, i32 %sext_ln1364_3

]]></Node>
<StgValue><ssdm name="select_ln1364_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:53 %sub_ln1364_2 = sub i65 0, i65 %mul_ln1364_1

]]></Node>
<StgValue><ssdm name="sub_ln1364_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %tmp_11 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_2, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="26">
<![CDATA[
entry:56 %sext_ln1364_5 = sext i26 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln1364_5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="26">
<![CDATA[
entry:58 %sext_ln1364_6 = sext i26 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln1364_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:59 %select_ln1364_2 = select i1 %tmp_10, i32 %sext_ln1364_5, i32 %sext_ln1364_6

]]></Node>
<StgValue><ssdm name="select_ln1364_2"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %sub_ln1364_3 = sub i32 0, i32 %select_ln1364_2

]]></Node>
<StgValue><ssdm name="sub_ln1364_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %select_ln1364_3 = select i1 %tmp_10, i32 %sub_ln1364_3, i32 %sext_ln1364_6

]]></Node>
<StgValue><ssdm name="select_ln1364_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:67 %sub_ln1364_4 = sub i65 0, i65 %mul_ln1364_2

]]></Node>
<StgValue><ssdm name="sub_ln1364_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %tmp_14 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_4, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="26">
<![CDATA[
entry:70 %sext_ln1364_8 = sext i26 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln1364_8"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="26">
<![CDATA[
entry:72 %sext_ln1364_9 = sext i26 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln1364_9"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:73 %select_ln1364_4 = select i1 %tmp_13, i32 %sext_ln1364_8, i32 %sext_ln1364_9

]]></Node>
<StgValue><ssdm name="select_ln1364_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:74 %sub_ln1364_5 = sub i32 0, i32 %select_ln1364_4

]]></Node>
<StgValue><ssdm name="sub_ln1364_5"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:75 %select_ln1364_5 = select i1 %tmp_13, i32 %sub_ln1364_5, i32 %sext_ln1364_9

]]></Node>
<StgValue><ssdm name="select_ln1364_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
entry:80 %sub_ln1364_6 = sub i65 0, i65 %mul_ln1364_3

]]></Node>
<StgValue><ssdm name="sub_ln1364_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %tmp_17 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %sub_ln1364_6, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="26">
<![CDATA[
entry:83 %sext_ln1364_11 = sext i26 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln1364_11"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="26">
<![CDATA[
entry:85 %sext_ln1364_12 = sext i26 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln1364_12"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:86 %select_ln1364_6 = select i1 %tmp_16, i32 %sext_ln1364_11, i32 %sext_ln1364_12

]]></Node>
<StgValue><ssdm name="select_ln1364_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87 %sub_ln1364_7 = sub i32 0, i32 %select_ln1364_6

]]></Node>
<StgValue><ssdm name="sub_ln1364_7"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:88 %select_ln1364_7 = select i1 %tmp_16, i32 %sub_ln1364_7, i32 %sext_ln1364_12

]]></Node>
<StgValue><ssdm name="select_ln1364_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="21" op_0_bw="32">
<![CDATA[
entry:109 %trunc_ln1497 = trunc i32 %select_ln1364_7

]]></Node>
<StgValue><ssdm name="trunc_ln1497"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="21" op_0_bw="32">
<![CDATA[
entry:118 %trunc_ln1497_1 = trunc i32 %select_ln1364_5

]]></Node>
<StgValue><ssdm name="trunc_ln1497_1"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:134 %tmp_i = add i32 %ystart_pos_read, i32 %mul_ln208

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="44" op_0_bw="32">
<![CDATA[
entry:49 %sext_ln215 = sext i32 %select_ln1364_1

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="44" op_0_bw="32">
<![CDATA[
entry:62 %sext_ln215_1 = sext i32 %select_ln1364_3

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:63 %mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="44" op_0_bw="32">
<![CDATA[
entry:76 %sext_ln1347 = sext i32 %select_ln1364_5

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="44" op_0_bw="32">
<![CDATA[
entry:89 %sext_ln1347_1 = sext i32 %select_ln1364_7

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:90 %mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135 %tmp27_i = mul i32 %mapchip_maxwidth_read, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="tmp27_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="156" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:63 %mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:90 %mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135 %tmp27_i = mul i32 %mapchip_maxwidth_read, i32 %tmp_i

]]></Node>
<StgValue><ssdm name="tmp27_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:63 %mul_ln215 = mul i44 %sext_ln215, i44 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:90 %mul_ln1347 = mul i44 %sext_ln1347, i44 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="mul_ln1347"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:136 %add_ln208 = add i32 %xstart_pos_read, i32 %tmp27_i

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %shl_ln1497 = shl i32 %select_ln1364_1, i32 12

]]></Node>
<StgValue><ssdm name="shl_ln1497"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:91 %sub_ln1347 = sub i44 %mul_ln215, i44 %mul_ln1347

]]></Node>
<StgValue><ssdm name="sub_ln1347"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:92 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %sub_ln1347, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:110 %sub_ln1497 = sub i21 0, i21 %trunc_ln1497

]]></Node>
<StgValue><ssdm name="sub_ln1497"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="33" op_1_bw="21" op_2_bw="12">
<![CDATA[
entry:111 %shl_ln1497_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i21.i12, i21 %sub_ln1497, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1497_6"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="32">
<![CDATA[
entry:112 %sext_ln1364 = sext i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:119 %sub_ln1497_1 = sub i21 0, i21 %trunc_ln1497_1

]]></Node>
<StgValue><ssdm name="sub_ln1497_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="33" op_0_bw="33" op_1_bw="21" op_2_bw="12">
<![CDATA[
entry:120 %shl_ln1497_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i21.i12, i21 %sub_ln1497_1, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1497_7"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="37" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:128 %shl_ln1497_8 = shl i32 %select_ln1364_3, i32 12

]]></Node>
<StgValue><ssdm name="shl_ln1497_8"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="175" st_id="9" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="36" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="179" st_id="10" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="35" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="183" st_id="11" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="34" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="33" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="32" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="31" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="199" st_id="15" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="30" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="203" st_id="16" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="29" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="28" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="211" st_id="18" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="27" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="215" st_id="19" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="26" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="219" st_id="20" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="25" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="223" st_id="21" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="24" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="227" st_id="22" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="23" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="231" st_id="23" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="22" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="21" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="239" st_id="25" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="240" st_id="25" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="241" st_id="25" stage="20" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="242" st_id="25" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="243" st_id="26" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="19" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="247" st_id="27" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="248" st_id="27" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="249" st_id="27" stage="18" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="250" st_id="27" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="251" st_id="28" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="252" st_id="28" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="253" st_id="28" stage="17" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="254" st_id="28" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="255" st_id="29" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="16" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="259" st_id="30" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="15" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="263" st_id="31" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="264" st_id="31" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="265" st_id="31" stage="14" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="266" st_id="31" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="267" st_id="32" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="13" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="271" st_id="33" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="273" st_id="33" stage="12" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="274" st_id="33" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="275" st_id="34" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="11" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="279" st_id="35" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="10" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="283" st_id="36" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="284" st_id="36" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="285" st_id="36" stage="9" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="287" st_id="37" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="8" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="291" st_id="38" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="292" st_id="38" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="7" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="295" st_id="39" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="296" st_id="39" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="6" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="299" st_id="40" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="5" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="303" st_id="41" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="304" st_id="41" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="4" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="307" st_id="42" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="308" st_id="42" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="309" st_id="42" stage="3" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="311" st_id="43" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93 %sdiv_ln1364 = sdiv i32 %shl_ln1497, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364"/></StgValue>
</operation>

<operation id="312" st_id="43" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="313" st_id="43" stage="2" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>

<operation id="314" st_id="43" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129 %sdiv_ln1364_3 = sdiv i32 %shl_ln1497_8, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="315" st_id="44" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:113 %sdiv_ln1364_1 = sdiv i33 %shl_ln1497_6, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_1"/></StgValue>
</operation>

<operation id="316" st_id="44" stage="1" lat="37">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:121 %sdiv_ln1364_2 = sdiv i33 %shl_ln1497_7, i33 %sext_ln1364

]]></Node>
<StgValue><ssdm name="sdiv_ln1364_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="317" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %mul_ln69 = mul i32 %sdiv_ln1364, i32 %select_ln102

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="318" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
entry:114 %trunc_ln69 = trunc i32 %sdiv_ln1364_1

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="319" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %tmp29_i = mul i32 %tmp28_i, i32 %trunc_ln69

]]></Node>
<StgValue><ssdm name="tmp29_i"/></StgValue>
</operation>

<operation id="320" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
entry:122 %trunc_ln69_1 = trunc i32 %sdiv_ln1364_2

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="321" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %mul_ln69_1 = mul i32 %trunc_ln69_1, i32 %select_ln102

]]></Node>
<StgValue><ssdm name="mul_ln69_1"/></StgValue>
</operation>

<operation id="322" st_id="45" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %tmp31_i = mul i32 %tmp28_i, i32 %sdiv_ln1364_3

]]></Node>
<StgValue><ssdm name="tmp31_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="323" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %mul_ln69 = mul i32 %sdiv_ln1364, i32 %select_ln102

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="324" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115 %tmp29_i = mul i32 %tmp28_i, i32 %trunc_ln69

]]></Node>
<StgValue><ssdm name="tmp29_i"/></StgValue>
</operation>

<operation id="325" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:126 %mul_ln69_1 = mul i32 %trunc_ln69_1, i32 %select_ln102

]]></Node>
<StgValue><ssdm name="mul_ln69_1"/></StgValue>
</operation>

<operation id="326" st_id="46" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %tmp31_i = mul i32 %tmp28_i, i32 %sdiv_ln1364_3

]]></Node>
<StgValue><ssdm name="tmp31_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="327" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_20, i32 0, i32 0, void @empty_2, i32 0, i32 307200, void @empty_13, void @empty_17, void @empty_2, i32 16, i32 16, i32 32, i32 16, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcin, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystart_pos, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="331" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %id, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln1345, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %b, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %a, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i20 %d, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_maxwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapchip_draw_xsize_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trunc_ln1345_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %src, void @empty_20, i32 0, i32 0, void @empty_2, i32 0, i32 307200, void @empty_13, void @empty_17, void @empty_2, i32 16, i32 16, i32 32, i32 16, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="31">
<![CDATA[
entry:35 %rhs_2_i = zext i31 %lshr_ln

]]></Node>
<StgValue><ssdm name="rhs_2_i"/></StgValue>
</operation>

<operation id="346" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="44" op_0_bw="32">
<![CDATA[
entry:94 %ixa_V_cast_i = sext i32 %sdiv_ln1364

]]></Node>
<StgValue><ssdm name="ixa_V_cast_i"/></StgValue>
</operation>

<operation id="347" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95 %shl_ln1497_1 = shl i32 %mapchip_maxwidth_read, i32 11

]]></Node>
<StgValue><ssdm name="shl_ln1497_1"/></StgValue>
</operation>

<operation id="348" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:96 %or_ln69 = or i32 %shl_ln1497_1, i32 2048

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101 %sub_ln69 = sub i32 %or_ln69, i32 %mul_ln69

]]></Node>
<StgValue><ssdm name="sub_ln69"/></StgValue>
</operation>

<operation id="350" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %add_ln69 = add i32 %sub_ln69, i32 %tmp29_i

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="351" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="44" op_0_bw="32">
<![CDATA[
entry:117 %result_yb_V_cast_i = sext i32 %add_ln69

]]></Node>
<StgValue><ssdm name="result_yb_V_cast_i"/></StgValue>
</operation>

<operation id="352" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="44" op_0_bw="32">
<![CDATA[
entry:123 %ixc_V_cast_i = sext i32 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="ixc_V_cast_i"/></StgValue>
</operation>

<operation id="353" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:124 %shl_ln1497_5 = shl i32 %mapchip_maxheight_read, i32 11

]]></Node>
<StgValue><ssdm name="shl_ln1497_5"/></StgValue>
</operation>

<operation id="354" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125 %or_ln69_1 = or i32 %shl_ln1497_5, i32 2048

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="355" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127 %sub_ln69_1 = sub i32 %or_ln69_1, i32 %mul_ln69_1

]]></Node>
<StgValue><ssdm name="sub_ln69_1"/></StgValue>
</operation>

<operation id="356" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131 %add_ln69_1 = add i32 %sub_ln69_1, i32 %tmp31_i

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="357" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="44" op_0_bw="32">
<![CDATA[
entry:132 %sext_ln122 = sext i32 %add_ln69_1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="358" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="34" op_0_bw="32">
<![CDATA[
entry:137 %lhs_V_6_i = zext i32 %add_ln208

]]></Node>
<StgValue><ssdm name="lhs_V_6_i"/></StgValue>
</operation>

<operation id="359" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="62" op_0_bw="32">
<![CDATA[
entry:138 %zext_ln324 = zext i32 %mapchip_maxwidth_read

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="360" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
entry:139 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="361" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %x_V = phi i32 %add_ln691, void %._crit_edge.i.i, i32 0, void %entry

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="362" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln691 = add i32 %x_V, i32 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="363" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln878_2 = icmp_eq  i32 %x_V, i32 %mapchip_draw_xsize_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="364" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln122 = br i1 %icmp_ln878_2, void, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="365" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:0 %zext_ln122 = zext i32 %x_V

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="366" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="33" op_0_bw="32">
<![CDATA[
:4 %zext_ln215 = zext i32 %x_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="367" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5 %ret_6 = sub i33 %zext_ln215, i33 %rhs_2_i

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="368" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="src_V1_addr"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="369" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="44" op_0_bw="33">
<![CDATA[
:6 %sext_ln1345 = sext i33 %ret_6

]]></Node>
<StgValue><ssdm name="sext_ln1345"/></StgValue>
</operation>

<operation id="370" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:7 %ret_7 = mul i44 %sext_ln1345, i44 %ixa_V_cast_i

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="371" st_id="49" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:10 %ret_8 = mul i44 %sext_ln1345, i44 %ixc_V_cast_i

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="372" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:7 %ret_7 = mul i44 %sext_ln1345, i44 %ixa_V_cast_i

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:10 %ret_8 = mul i44 %sext_ln1345, i44 %ixc_V_cast_i

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="374" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:8 %ret = add i44 %ret_7, i44 %result_yb_V_cast_i

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="375" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %rx_V = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %ret, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="rx_V"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:11 %ret_4 = add i44 %ret_8, i44 %sext_ln122

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %ry_V = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %ret_4, i32 12, i32 43

]]></Node>
<StgValue><ssdm name="ry_V"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %or_ln127 = or i32 %rx_V, i32 %ry_V

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %icmp_ln890 = icmp_ult  i32 %rx_V, i32 %mapchip_maxwidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %xor_ln890 = xor i1 %icmp_ln890, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln127, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="382" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %icmp_ln890_1 = icmp_ult  i32 %ry_V, i32 %mapchip_maxheight_read

]]></Node>
<StgValue><ssdm name="icmp_ln890_1"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18 %xor_ln890_1 = xor i1 %icmp_ln890_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_1"/></StgValue>
</operation>

<operation id="384" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %or_ln127_1 = or i1 %xor_ln890, i1 %xor_ln890_1

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20 %or_ln127_2 = or i1 %or_ln127_1, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="or_ln127_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="386" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln215 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln215"/></StgValue>
</operation>

<operation id="387" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %speclooptripcount_ln215 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 240

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln215"/></StgValue>
</operation>

<operation id="388" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %specloopname_ln215 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln215"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln127 = br i1 %or_ln127_2, void, void %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="390" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="62" op_0_bw="32">
<![CDATA[
:3 %sext_ln324_1 = sext i32 %ry_V

]]></Node>
<StgValue><ssdm name="sext_ln324_1"/></StgValue>
</operation>

<operation id="391" st_id="52" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:4 %mul_ln324 = mul i62 %sext_ln324_1, i62 %zext_ln324

]]></Node>
<StgValue><ssdm name="mul_ln324"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="392" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="34" op_0_bw="32">
<![CDATA[
:0 %sext_ln215_2 = sext i32 %rx_V

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="393" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:1 %ret_5 = add i34 %sext_ln215_2, i34 %lhs_V_6_i

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="394" st_id="53" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:4 %mul_ln324 = mul i62 %sext_ln324_1, i62 %zext_ln324

]]></Node>
<StgValue><ssdm name="mul_ln324"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="395" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="62" op_0_bw="34">
<![CDATA[
:2 %sext_ln324 = sext i34 %ret_5

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="396" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:5 %add_ln324 = add i62 %mul_ln324, i62 %sext_ln324

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="397" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="62" op_2_bw="2">
<![CDATA[
:6 %shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln324, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="398" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %add_ln324_1 = add i64 %srcin_read, i64 %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>

<operation id="399" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="400" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="62">
<![CDATA[
:9 %sext_ln324_2 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln324_2"/></StgValue>
</operation>

<operation id="401" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10 %src_addr = getelementptr i32 %src, i64 %sext_ln324_2

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="402" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="403" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="404" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="405" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="406" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="407" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="408" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11 %src_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %src_addr, i32 1

]]></Node>
<StgValue><ssdm name="src_load_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="409" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:12 %src_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %src_addr

]]></Node>
<StgValue><ssdm name="src_addr_read"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="410" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
<literal name="or_ln127_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln0 = br void %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="411" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.i.i:0 %storemerge_i_i = phi i32 %src_addr_read, void, i32 0, void

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="412" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge.i.i:1 %store_ln129 = store i32 %storemerge_i_i, i10 %src_V1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="413" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:2 %br_ln122 = br void

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="414" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
