
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034751                       # Number of seconds simulated
sim_ticks                                 34750777983                       # Number of ticks simulated
final_tick                               606253701102                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283416                       # Simulator instruction rate (inst/s)
host_op_rate                                   362831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2123561                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928296                       # Number of bytes of host memory used
host_seconds                                 16364.39                       # Real time elapsed on the host
sim_insts                                  4637925928                       # Number of instructions simulated
sim_ops                                    5937507941                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2587264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3756160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       977152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2102016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9430528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2713344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2713344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7634                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 73676                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21198                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21198                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74451973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108088515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        77351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28118852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47884                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     60488315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               271376025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55251                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        77351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47884                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             228369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78080094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78080094                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78080094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74451973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108088515                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        77351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28118852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47884                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     60488315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              349456119                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83335200                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28448905                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24876318                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802141                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14136976                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677644                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045190                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56936                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33538018                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158281965                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28448905                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722834                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32583524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8860331                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4560089                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16532383                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77729582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.344265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.165078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45146058     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614421      2.08%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954172      3.80%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767277      3.56%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559873      5.87%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747985      6.11%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127769      1.45%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848086      1.09%     82.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13963941     17.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77729582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341379                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.899341                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34605444                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4421223                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31534421                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125741                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7042743                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095353                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177108417                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7042743                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36065505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1913816                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       464650                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30190541                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2052318                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172438046                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690642                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       849679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228947962                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784884432                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784884432                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        80051751                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5445106                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26536837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5764668                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96665                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1831322                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163214470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137737530                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182946                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48997667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134563080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77729582                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.772009                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27315743     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14452406     18.59%     53.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12496591     16.08%     69.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674019      9.87%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8036158     10.34%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723630      6.08%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2093245      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       554687      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383103      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77729582                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541549     66.08%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176856     21.58%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101127     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108033469     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085657      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23704600     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4903883      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137737530                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.652813                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819532                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005950                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    354207116                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212232418                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133241191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138557062                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338397                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7606766                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1411313                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7042743                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1264648                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        65073                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163234340                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190575                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26536837                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5764668                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023065                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135161958                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22785467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2575568                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27568664                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20423315                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4783197                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621907                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133390637                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133241191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81853595                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199791263                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598858                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409696                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49623482                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806904                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70686839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.313670                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32877016     46.51%     46.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846462     21.00%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8308928     11.75%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814670      3.98%     83.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695395      3.81%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1117988      1.58%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002416      4.25%     92.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       874467      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4149497      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70686839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4149497                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229772413                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333518286                       # The number of ROB writes
system.switch_cpus0.timesIdled                  36375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5605618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833352                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833352                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.199973                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.199973                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625222355                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174641756                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182534893                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83335158                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27434025                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22296004                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1868051                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11483749                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10708026                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2891977                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79574                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27509771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             152111696                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27434025                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13600003                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33451491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10055282                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7485555                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13471481                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       801142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76591961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.453566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43140470     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2932640      3.83%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2376417      3.10%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5773705      7.54%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1576055      2.06%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2005339      2.62%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1448045      1.89%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          816675      1.07%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16522615     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76591961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.329201                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.825300                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        28780477                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7316276                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32162870                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223566                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8108767                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4686982                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        36637                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     181859312                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        67850                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8108767                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        30890352                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1514897                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2662137                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30224351                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3191452                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     175456716                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        37397                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1322517                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       986086                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5808                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    245606561                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    819088284                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    819088284                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    150546818                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        95059554                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36204                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20492                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8728440                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16363770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8339144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130975                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2814773                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         165922944                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34940                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131811129                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259898                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57341114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    175013531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76591961                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.720953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27685970     36.15%     36.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16127864     21.06%     57.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10630890     13.88%     71.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7807611     10.19%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6692118      8.74%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3485856      4.55%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2965826      3.87%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       560664      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       635162      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76591961                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         771135     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157093     14.50%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       155303     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109834851     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1877707      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14580      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13081504      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7002487      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131811129                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.581699                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1083542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008220                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    341557659                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223299563                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128459531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     132894671                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       499042                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6456820                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2143596                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8108767                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         639107                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74040                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    165957885                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       357527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16363770                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8339144                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20360                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1114468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1053837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2168305                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129721171                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12277841                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2089958                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19098264                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18303583                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6820423                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.556620                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128544836                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128459531                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83729489                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236330458                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.541481                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354290                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88193498                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108308509                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     57650282                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1873434                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68483194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581534                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27722270     40.48%     40.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18477517     26.98%     67.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7510721     10.97%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4228869      6.18%     84.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3456914      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1404604      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1674092      2.44%     94.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       837941      1.22%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3170266      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68483194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88193498                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108308509                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16102478                       # Number of memory references committed
system.switch_cpus1.commit.loads              9906933                       # Number of loads committed
system.switch_cpus1.commit.membars              14580                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15561602                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         97589798                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2204743                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3170266                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           231271719                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          340031655                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6743197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88193498                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108308509                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88193498                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.944913                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.944913                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.058299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.058299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       583571208                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177535632                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      167806503                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29160                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83335200                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30594062                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24966046                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2041837                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12976905                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12080694                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3165207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89806                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31706960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             166264582                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30594062                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15245901                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36053131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10649355                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6656698                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15435550                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       786386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83007380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.476716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46954249     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2942469      3.54%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4445380      5.36%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3069545      3.70%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2159320      2.60%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2111618      2.54%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1265746      1.52%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2718421      3.27%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17340632     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83007380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.367121                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.995130                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32608606                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6880253                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34423874                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       504487                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8590147                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5150514                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          514                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199107818                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2444                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8590147                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34428348                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         480707                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3772306                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33071271                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2664590                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193175964                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1118323                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       903428                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    270836842                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    899194066                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    899194066                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166903089                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103933694                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34714                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16622                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7919671                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17743403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9070226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113669                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2695281                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180102043                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143899532                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       286773                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60001711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183611797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83007380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.733575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914160                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30927332     37.26%     37.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16227012     19.55%     56.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11698838     14.09%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7771108      9.36%     80.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7855998      9.46%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3783744      4.56%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3346906      4.03%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       634164      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       762278      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83007380                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         781288     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        155747     14.15%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       163884     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120345656     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1821468      1.27%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16559      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14153882      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7561967      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143899532                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.726756                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1100925                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372194135                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240137395                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139917548                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145000457                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       451880                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6882406                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          469                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2169495                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8590147                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         248940                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47673                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180135224                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       628808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17743403                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9070226                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16621                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         40511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          469                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1242717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1112522                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2355239                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141254074                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13229911                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2645451                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20607798                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20075544                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7377887                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.695011                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139978611                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139917548                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90643883                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257446174                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.678973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352089                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97068964                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119647993                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60487375                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33116                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058033                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74417233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.607800                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29657728     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20751250     27.89%     67.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7847838     10.55%     78.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4398075      5.91%     84.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3711503      4.99%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1661266      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1587690      2.13%     93.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1086704      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3715179      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74417233                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97068964                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119647993                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17761725                       # Number of memory references committed
system.switch_cpus2.commit.loads             10860994                       # Number of loads committed
system.switch_cpus2.commit.membars              16558                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17353664                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107714438                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2472266                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3715179                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250837422                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          368866433                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 327820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97068964                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119647993                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97068964                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858515                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858515                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164801                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164801                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634446818                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194550923                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      183058405                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33116                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                83335200                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28805954                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23435781                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1924512                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12231007                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11354437                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2961194                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        84715                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31855716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             157326740                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28805954                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14315631                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33050138                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9877351                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6578013                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15564551                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       762041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79403828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.440671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.284733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46353690     58.38%     58.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1776333      2.24%     60.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2313643      2.91%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3505426      4.41%     67.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3403118      4.29%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2585652      3.26%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1538590      1.94%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2312528      2.91%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15614848     19.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79403828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.345664                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.887879                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32912508                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6471071                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31850937                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       249580                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7919730                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4882329                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     188201968                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7919730                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34648313                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1020477                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2910763                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30323720                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2580823                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     182728620                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1391                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1115387                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       810404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          890                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    254589870                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    851002633                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    851002633                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    158313899                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96275936                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38604                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21778                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7296138                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16936291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8974383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       173428                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2960050                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         169844404                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136816680                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       255727                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55230891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    167952645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5837                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79403828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.723049                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894120                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28580963     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17120716     21.56%     57.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11068901     13.94%     71.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7526717      9.48%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7056006      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3761457      4.74%     94.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2768154      3.49%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       829534      1.04%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       691380      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79403828                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         671768     69.19%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138264     14.24%     83.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160844     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    113848599     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1933506      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15455      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13505970      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7513150      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136816680                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.641763                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             970886                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007096                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    354263793                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    225112804                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132973143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     137787566                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       463226                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6489286                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1985                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          796                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2278735                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          414                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7919730                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         620461                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91950                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    169881153                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1111860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16936291                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8974383                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21293                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          796                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1178359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1083061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2261420                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134191661                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12711514                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2625011                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20055730                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18795947                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7344216                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.610264                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133007906                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132973143                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85429311                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        239909485                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.595642                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356090                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     92718447                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    113954353                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55927032                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30912                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1956205                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71484098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.594122                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141996                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28494156     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20104954     28.13%     67.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7403442     10.36%     78.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4240232      5.93%     84.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3540848      4.95%     89.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1749087      2.45%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1728687      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       740666      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3482026      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71484098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     92718447                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     113954353                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17142645                       # Number of memory references committed
system.switch_cpus3.commit.loads             10447000                       # Number of loads committed
system.switch_cpus3.commit.membars              15456                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16344409                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        102713645                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2325171                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3482026                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           237883457                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          347686706                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3931372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           92718447                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            113954353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     92718447                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.898798                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.898798                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.112596                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.112596                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       603876870                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183652853                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      173838441                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30912                       # number of misc regfile writes
system.l20.replacements                         20235                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125726                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22283                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.642238                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.989570                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.047696                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1730.591303                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           291.371430                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012202                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000512                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.845015                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142271                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29374                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29374                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6875                       # number of Writeback hits
system.l20.Writeback_hits::total                 6875                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29374                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29374                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29374                       # number of overall hits
system.l20.overall_hits::total                  29374                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20213                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20228                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20213                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20228                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20213                       # number of overall misses
system.l20.overall_misses::total                20228                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3344190                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3214596419                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3217940609                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3344190                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3214596419                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3217940609                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3344190                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3214596419                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3217940609                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49587                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49602                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6875                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6875                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49587                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49602                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49587                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49602                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.407627                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.407806                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.407627                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.407806                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.407627                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.407806                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       222946                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159036.086627                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159083.478792                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       222946                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159036.086627                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159083.478792                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       222946                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159036.086627                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159083.478792                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3061                       # number of writebacks
system.l20.writebacks::total                     3061                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20213                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20228                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20213                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20228                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20213                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20228                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2983896094                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2987066828                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2983896094                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2987066828                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3170734                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2983896094                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2987066828                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.407627                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.407806                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.407627                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.407806                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.407627                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.407806                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147622.623757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147669.904489                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147622.623757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147669.904489                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 211382.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147622.623757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147669.904489                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         29358                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          155293                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31406                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.944692                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.836983                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1641.986929                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           400.176087                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000409                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.801751                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.195398                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34723                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34723                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7490                       # number of Writeback hits
system.l21.Writeback_hits::total                 7490                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34723                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34723                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34723                       # number of overall hits
system.l21.overall_hits::total                  34723                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        29347                       # number of ReadReq misses
system.l21.ReadReq_misses::total                29360                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        29347                       # number of demand (read+write) misses
system.l21.demand_misses::total                 29360                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        29347                       # number of overall misses
system.l21.overall_misses::total                29360                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2191325                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5409371247                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5411562572                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2191325                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5409371247                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5411562572                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2191325                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5409371247                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5411562572                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64070                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64083                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7490                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7490                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64070                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64083                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64070                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64083                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.458046                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458156                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.458046                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458156                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.458046                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458156                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 184324.504958                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 184317.526294                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 184324.504958                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 184317.526294                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168563.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 184324.504958                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 184317.526294                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4315                       # number of writebacks
system.l21.writebacks::total                     4315                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        29347                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           29360                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        29347                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            29360                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        29347                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           29360                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5070877016                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5072919294                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5070877016                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5072919294                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2042278                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5070877016                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5072919294                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458046                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458156                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.458046                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458156                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.458046                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458156                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172790.302791                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 172783.354700                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 172790.302791                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 172783.354700                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157098.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 172790.302791                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 172783.354700                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7657                       # number of replacements
system.l22.tagsinuse                      2047.909280                       # Cycle average of tags in use
system.l22.total_refs                          211984                       # Total number of references to valid blocks.
system.l22.sampled_refs                          9705                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.842761                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.403481                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.828682                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1355.289764                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           651.387354                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018263                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001869                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.661763                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.318060                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999956                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        24654                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  24655                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            7852                       # number of Writeback hits
system.l22.Writeback_hits::total                 7852                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        24654                       # number of demand (read+write) hits
system.l22.demand_hits::total                   24655                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        24654                       # number of overall hits
system.l22.overall_hits::total                  24655                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7636                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7634                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7655                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7634                       # number of overall misses
system.l22.overall_misses::total                 7655                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4597037                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1277550895                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1282147932                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3570655                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3570655                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4597037                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1281121550                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1285718587                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4597037                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1281121550                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1285718587                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           22                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        32269                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              32291                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         7852                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             7852                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           22                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        32288                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               32310                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           22                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        32288                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              32310                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.235985                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.236475                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.236435                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.236924                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.236435                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.236924                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 218906.523810                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167767.681550                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 167908.320063                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 187929.210526                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 187929.210526                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 218906.523810                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167817.860886                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 167958.012671                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 218906.523810                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167817.860886                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 167958.012671                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4227                       # number of writebacks
system.l22.writebacks::total                     4227                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7636                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7634                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7655                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7634                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7655                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4357084                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1190512271                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1194869355                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3354367                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3354367                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4357084                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1193866638                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1198223722                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4357084                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1193866638                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1198223722                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235985                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.236475                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.236435                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.236924                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.236435                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.236924                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207480.190476                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156337.790020                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 156478.438318                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 176545.631579                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 176545.631579                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207480.190476                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156388.084621                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 156528.245852                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207480.190476                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156388.084621                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 156528.245852                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         16442                       # number of replacements
system.l23.tagsinuse                      2047.997159                       # Cycle average of tags in use
system.l23.total_refs                          217460                       # Total number of references to valid blocks.
system.l23.sampled_refs                         18490                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.760952                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.360891                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.295053                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1635.503014                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           394.838201                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.007989                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000632                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.798585                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.192792                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31859                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31859                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           18023                       # number of Writeback hits
system.l23.Writeback_hits::total                18023                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31859                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31859                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31859                       # number of overall hits
system.l23.overall_hits::total                  31859                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        16421                       # number of ReadReq misses
system.l23.ReadReq_misses::total                16434                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        16422                       # number of demand (read+write) misses
system.l23.demand_misses::total                 16435                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        16422                       # number of overall misses
system.l23.overall_misses::total                16435                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1908859                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2484583160                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2486492019                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       176933                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       176933                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1908859                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2484760093                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2486668952                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1908859                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2484760093                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2486668952                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48280                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48293                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        18023                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            18023                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48281                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48294                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48281                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48294                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340120                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340298                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340134                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340311                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340134                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340311                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151305.228671                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151301.692771                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       176933                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       176933                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151306.789246                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151303.252327                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 146835.307692                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151306.789246                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151303.252327                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                9595                       # number of writebacks
system.l23.writebacks::total                     9595                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        16421                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           16434                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        16422                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            16435                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        16422                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           16435                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2297052120                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2298812022                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       165603                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       165603                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2297217723                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2298977625                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1759902                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2297217723                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2298977625                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340120                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340298                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340134                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340311                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340134                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340311                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139885.032580                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139881.466594                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       165603                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       165603                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139886.598648                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139883.031640                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 135377.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139886.598648                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139883.031640                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.986217                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016564477                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875580.215867                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.986217                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024016                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868568                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16532363                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16532363                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16532363                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16532363                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16532363                       # number of overall hits
system.cpu0.icache.overall_hits::total       16532363                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4939438                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4939438                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4939438                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4939438                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4939438                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4939438                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16532383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16532383                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16532383                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16532383                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16532383                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16532383                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 246971.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 246971.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 246971.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 246971.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3359467                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3359467                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3359467                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3359467                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 223964.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 223964.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49587                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246451937                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49843                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.564673                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.128751                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.871249                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824722                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175278                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669161                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669161                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002653                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002653                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002653                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002653                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       173970                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       173970                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       173970                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        173970                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       173970                       # number of overall misses
system.cpu0.dcache.overall_misses::total       173970                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  19415726973                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19415726973                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  19415726973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19415726973                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  19415726973                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19415726973                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20843131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20843131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25176623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25176623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25176623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25176623                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008347                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008347                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006910                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006910                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006910                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006910                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111603.879824                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111603.879824                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111603.879824                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111603.879824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111603.879824                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111603.879824                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6875                       # number of writebacks
system.cpu0.dcache.writebacks::total             6875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       124383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       124383                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       124383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       124383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       124383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       124383                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49587                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49587                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49587                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49587                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3445455850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3445455850                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3445455850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3445455850                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3445455850                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3445455850                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69483.046968                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69483.046968                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 69483.046968                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69483.046968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 69483.046968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69483.046968                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996268                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100444876                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218638.862903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996268                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13471462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13471462                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13471462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13471462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13471462                       # number of overall hits
system.cpu1.icache.overall_hits::total       13471462                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2798058                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2798058                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2798058                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2798058                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13471481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13471481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13471481                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13471481                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13471481                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13471481                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 147266.210526                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 147266.210526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 147266.210526                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2204325                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2204325                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2204325                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169563.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169563.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64068                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191718317                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 64324                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2980.509872                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.094368                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.905632                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898806                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101194                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9316598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9316598                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6166385                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6166385                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20070                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20070                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14580                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15482983                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15482983                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15482983                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15482983                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142577                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142577                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142577                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142577                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142577                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14339707415                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14339707415                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14339707415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14339707415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14339707415                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14339707415                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9459175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9459175                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6166385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6166385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14580                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15625560                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15625560                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15625560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15625560                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015073                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015073                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009125                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009125                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009125                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009125                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100575.179833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100575.179833                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100575.179833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100575.179833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100575.179833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100575.179833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7490                       # number of writebacks
system.cpu1.dcache.writebacks::total             7490                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78507                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78507                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78507                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78507                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64070                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64070                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5682842826                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5682842826                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5682842826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5682842826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5682842826                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5682842826                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88697.406368                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88697.406368                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88697.406368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88697.406368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88697.406368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88697.406368                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               464.512996                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103376810                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2357642.756410                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.512996                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.029668                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.744412                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15435523                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15435523                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15435523                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15435523                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15435523                       # number of overall hits
system.cpu2.icache.overall_hits::total       15435523                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           27                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            27                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.cpu2.icache.overall_misses::total           27                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5793683                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5793683                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5793683                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5793683                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5793683                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5793683                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15435550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15435550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15435550                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15435550                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15435550                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15435550                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 214580.851852                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 214580.851852                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 214580.851852                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 214580.851852                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 214580.851852                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 214580.851852                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           22                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           22                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4626242                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4626242                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4626242                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4626242                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4626242                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4626242                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 210283.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 210283.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 210283.727273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 210283.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 210283.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 210283.727273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32288                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176561017                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32544                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5425.301653                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.969191                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.030809                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902223                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097777                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10075002                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10075002                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6867195                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6867195                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16593                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16593                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16558                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16558                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16942197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16942197                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16942197                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16942197                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        65119                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        65119                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          149                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        65268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         65268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        65268                       # number of overall misses
system.cpu2.dcache.overall_misses::total        65268                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3635229457                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3635229457                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     27272877                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     27272877                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3662502334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3662502334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3662502334                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3662502334                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10140121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10140121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6867344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6867344                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17007465                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17007465                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17007465                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17007465                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006422                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006422                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003838                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003838                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003838                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003838                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55824.405427                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55824.405427                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 183039.442953                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 183039.442953                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 56114.824018                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 56114.824018                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 56114.824018                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 56114.824018                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         3345                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets         3345                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7852                       # number of writebacks
system.cpu2.dcache.writebacks::total             7852                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32850                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32850                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32980                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32980                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32980                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32269                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32269                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32288                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32288                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1466281966                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1466281966                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3599401                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3599401                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1469881367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1469881367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1469881367                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1469881367                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001898                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001898                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45439.337011                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45439.337011                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 189442.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 189442.157895                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45524.076034                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45524.076034                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45524.076034                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45524.076034                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997057                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100617725                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218987.348790                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997057                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15564530                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15564530                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15564530                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15564530                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15564530                       # number of overall hits
system.cpu3.icache.overall_hits::total       15564530                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2973547                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2973547                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2973547                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2973547                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15564551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15564551                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15564551                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15564551                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15564551                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15564551                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 141597.476190                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 141597.476190                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 141597.476190                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1921859                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1921859                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1921859                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 147835.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 147835.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48281                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185445459                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48537                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3820.702948                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.561390                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.438610                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912349                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087651                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9671763                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9671763                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6660667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6660667                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16394                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16394                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15456                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15456                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16332430                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16332430                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16332430                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16332430                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122669                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122669                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3178                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3178                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125847                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125847                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125847                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125847                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10140553027                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10140553027                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    450739435                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    450739435                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10591292462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10591292462                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10591292462                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10591292462                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9794432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9794432                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6663845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6663845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16458277                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16458277                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16458277                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16458277                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012524                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012524                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000477                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007646                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007646                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007646                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007646                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 82665.979400                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82665.979400                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 141831.162681                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141831.162681                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 84160.071055                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84160.071055                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 84160.071055                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84160.071055                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1878780                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 104376.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18023                       # number of writebacks
system.cpu3.dcache.writebacks::total            18023                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74389                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74389                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3177                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3177                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77566                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77566                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77566                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77566                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48280                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48280                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48281                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48281                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48281                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48281                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2759493858                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2759493858                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       177933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       177933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2759671791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2759671791                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2759671791                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2759671791                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004929                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002934                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002934                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57156.045112                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57156.045112                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       177933                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       177933                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57158.546654                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57158.546654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57158.546654                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57158.546654                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
