{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572015339502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572015339525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 10:55:39 2019 " "Processing started: Fri Oct 25 10:55:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572015339525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572015339525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572015339526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572015340821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572015340821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lab5part2.v(7) " "Verilog HDL Declaration information at lab5part2.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572015362440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5part2.v 6 6 " "Found 6 design units, including 6 entities, in source file lab5part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5part2 " "Found entity 1: lab5part2" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainCounter " "Found entity 2: mainCounter" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterRate " "Found entity 3: counterRate" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""} { "Info" "ISGN_ENTITY_NAME" "4 selectClockSpeed " "Found entity 4: selectClockSpeed" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""} { "Info" "ISGN_ENTITY_NAME" "5 HexDecoder " "Found entity 5: HexDecoder" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2to1 " "Found entity 6: mux2to1" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572015362445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572015362445 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q lab5part2.v(48) " "Verilog HDL error at lab5part2.v(48): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1572015362445 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "qter lab5part2.v(52) " "Verilog HDL Module Declaration error at lab5part2.v(52): top module port \"qter\" is not found in the port list" {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 52 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1572015362445 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q lab5part2.v(55) " "Verilog HDL error at lab5part2.v(55): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1572015362445 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q lab5part2.v(59) " "Verilog HDL error at lab5part2.v(59): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1572015362445 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q lab5part2.v(62) " "Verilog HDL error at lab5part2.v(62): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1572015362446 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "q lab5part2.v(66) " "Verilog HDL error at lab5part2.v(66): object \"q\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5part2.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/lab5part2.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1572015362446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/output_files/lab5part2.map.smsg " "Generated suppressed messages file C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/lab5 part 2/output_files/lab5part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572015362606 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572015362891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 25 10:56:02 2019 " "Processing ended: Fri Oct 25 10:56:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572015362891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572015362891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572015362891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572015362891 ""}
