Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 18:29:21 2024
| Host         : ACO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   31          inf        0.000                      0                   31           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_in[6]
                            (input port)
  Destination:            an_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 5.027ns (45.613%)  route 5.994ns (54.387%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  an_in[6] (IN)
                         net (fo=0)                   0.000     0.000    an_in[6]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  an_in_IBUF[6]_inst/O
                         net (fo=1, routed)           5.994     7.504    an_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    11.022 r  an_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.022    an_out[6]
    K2                                                                r  an_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_in[0]
                            (input port)
  Destination:            an_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 4.518ns (42.360%)  route 6.147ns (57.640%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  an_in[0] (IN)
                         net (fo=0)                   0.000     0.000    an_in[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  an_in_IBUF[0]_inst/O
                         net (fo=1, routed)           6.147     7.129    an_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    10.665 r  an_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.665    an_out[0]
    J17                                                               r  an_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_in[1]
                            (input port)
  Destination:            an_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 4.503ns (42.369%)  route 6.124ns (57.631%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  an_in[1] (IN)
                         net (fo=0)                   0.000     0.000    an_in[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  an_in_IBUF[1]_inst/O
                         net (fo=1, routed)           6.124     7.091    an_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    10.627 r  an_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.627    an_out[1]
    J18                                                               r  an_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_in[4]
                            (input port)
  Destination:            an_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.353ns  (logic 5.017ns (48.453%)  route 5.337ns (51.547%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  an_in[4] (IN)
                         net (fo=0)                   0.000     0.000    an_in[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  an_in_IBUF[4]_inst/O
                         net (fo=1, routed)           5.337     6.803    an_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    10.353 r  an_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.353    an_out[4]
    P14                                                               r  an_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitC/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.525ns (51.230%)  route 4.308ns (48.770%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitC/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Inst_contador/unitC/q_reg/Q
                         net (fo=11, routed)          1.185     1.604    Inst_dec7seg/count_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.327     1.931 r  Inst_dec7seg/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.123     5.054    led_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.833 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.833    led[0]
    T10                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitC/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.682ns  (logic 4.509ns (51.941%)  route 4.172ns (48.059%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitC/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_contador/unitC/q_reg/Q
                         net (fo=11, routed)          1.187     1.606    Inst_dec7seg/count_OBUF[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.327     1.933 r  Inst_dec7seg/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.985     4.918    led_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.682 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.682    led[1]
    R10                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_in[3]
                            (input port)
  Destination:            an_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 5.054ns (59.858%)  route 3.389ns (40.142%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  an_in[3] (IN)
                         net (fo=0)                   0.000     0.000    an_in[3]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  an_in_IBUF[3]_inst/O
                         net (fo=1, routed)           3.389     4.891    an_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.443 r  an_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.443    an_out[3]
    J14                                                               r  an_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitD/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.049ns  (logic 4.141ns (51.443%)  route 3.908ns (48.557%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  Inst_contador/unitD/q_reg/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_contador/unitD/q_reg/Q
                         net (fo=12, routed)          1.345     1.801    Inst_dec7seg/count_OBUF[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.124     1.925 r  Inst_dec7seg/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.564     4.488    led_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.049 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.049    led[5]
    T11                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitC/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.268ns (53.117%)  route 3.767ns (46.883%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitC/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_contador/unitC/q_reg/Q
                         net (fo=11, routed)          1.185     1.604    Inst_dec7seg/count_OBUF[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.299     1.903 r  Inst_dec7seg/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.583     4.485    led_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.036 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.036    led[3]
    K13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitC/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.252ns (54.874%)  route 3.496ns (45.126%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitC/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  Inst_contador/unitC/q_reg/Q
                         net (fo=11, routed)          1.187     1.606    Inst_dec7seg/count_OBUF[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.299     1.905 r  Inst_dec7seg/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.309     4.214    led_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.748 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.748    led[4]
    P15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_contador/unitA/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contador/unitC/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitA/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_contador/unitA/q_reg/Q
                         net (fo=7, routed)           0.185     0.326    Inst_contador/count_OBUF[3]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.042     0.368 r  Inst_contador/d/O
                         net (fo=1, routed)           0.000     0.368    Inst_contador/unitC/d__0
    SLICE_X0Y93          FDRE                                         r  Inst_contador/unitC/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitA/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contador/unitA/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  Inst_contador/unitA/q_reg/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contador/unitA/q_reg/Q
                         net (fo=7, routed)           0.185     0.326    Inst_contador/count_OBUF[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  Inst_contador/da/O
                         net (fo=1, routed)           0.000     0.371    Inst_contador/unitA/d3_out
    SLICE_X0Y93          FDRE                                         r  Inst_contador/unitA/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitB/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contador/unitB/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  Inst_contador/unitB/q_reg/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contador/unitB/q_reg/Q
                         net (fo=10, routed)          0.199     0.340    Inst_contador/count_OBUF[2]
    SLICE_X0Y94          LUT3 (Prop_lut3_I0_O)        0.045     0.385 r  Inst_contador/db/O
                         net (fo=1, routed)           0.000     0.385    Inst_contador/unitB/d1_out
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitB/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contador/unitD/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contador/unitD/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.497%)  route 0.262ns (58.503%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  Inst_contador/unitD/q_reg/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_contador/unitD/q_reg/Q
                         net (fo=12, routed)          0.262     0.403    Inst_contador/unitD/q_reg_0
    SLICE_X0Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.448 r  Inst_contador/unitD/q_i_1/O
                         net (fo=1, routed)           0.000     0.448    Inst_contador/unitD/d2_in
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitD/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_contador/unitA/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.247ns (40.456%)  route 0.364ns (59.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.364     0.612    Inst_contador/unitA/reset_IBUF
    SLICE_X0Y93          FDRE                                         r  Inst_contador/unitA/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_contador/unitC/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.247ns (40.456%)  route 0.364ns (59.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.364     0.612    Inst_contador/unitC/reset_IBUF
    SLICE_X0Y93          FDRE                                         r  Inst_contador/unitC/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_contador/unitB/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.247ns (37.206%)  route 0.418ns (62.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.418     0.665    Inst_contador/unitB/reset_IBUF
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitB/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_contador/unitD/q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.247ns (37.206%)  route 0.418ns (62.794%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.418     0.665    Inst_contador/unitD/reset_IBUF
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitD/q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Inst_contador/unitB/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.245ns (35.951%)  route 0.437ns (64.049%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ce_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.683    Inst_contador/unitB/ce_IBUF
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitB/q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            Inst_contador/unitD/q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.245ns (35.951%)  route 0.437ns (64.049%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ce_IBUF_inst/O
                         net (fo=4, routed)           0.437     0.683    Inst_contador/unitD/ce_IBUF
    SLICE_X0Y94          FDRE                                         r  Inst_contador/unitD/q_reg/CE
  -------------------------------------------------------------------    -------------------





