ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 "Generated_Source\\PSoC5\\cyPm.c"
   1:Generated_Source\PSoC5/cyPm.c **** /***************************************************************************//**
   2:Generated_Source\PSoC5/cyPm.c **** * \file cyPm.c
   3:Generated_Source\PSoC5/cyPm.c **** * \version 5.50
   4:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 2


   5:Generated_Source\PSoC5/cyPm.c **** * \brief Provides an API for the power management.
   6:Generated_Source\PSoC5/cyPm.c **** *
   7:Generated_Source\PSoC5/cyPm.c **** * \note Documentation of the API's in this file is located in the
   8:Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
   9:Generated_Source\PSoC5/cyPm.c **** *
  10:Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  11:Generated_Source\PSoC5/cyPm.c **** * \copyright
  12:Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2016, Cypress Semiconductor Corporation.  All rights reserved.
  13:Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  14:Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  15:Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  16:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  17:Generated_Source\PSoC5/cyPm.c **** 
  18:Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  19:Generated_Source\PSoC5/cyPm.c **** #include "cyapicallbacks.h"
  20:Generated_Source\PSoC5/cyPm.c **** 
  21:Generated_Source\PSoC5/cyPm.c **** 
  22:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines, and code here. Do not use the merge
  24:Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggests doing so.
  25:Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:Generated_Source\PSoC5/cyPm.c **** 
  28:Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:Generated_Source\PSoC5/cyPm.c **** 
  30:Generated_Source\PSoC5/cyPm.c **** 
  31:Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:Generated_Source\PSoC5/cyPm.c **** 
  34:Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:Generated_Source\PSoC5/cyPm.c **** 
  37:Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:Generated_Source\PSoC5/cyPm.c **** 
  41:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:Generated_Source\PSoC5/cyPm.c **** 
  44:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:Generated_Source\PSoC5/cyPm.c **** 
  47:Generated_Source\PSoC5/cyPm.c **** 
  48:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
  51:Generated_Source\PSoC5/cyPm.c **** *
  52:Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  53:Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all the states of the clocking system that do not persist
  54:Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that need to be altered in preparation for
  55:Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  56:Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  57:Generated_Source\PSoC5/cyPm.c **** *
  58:Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  59:Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  60:Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
  61:Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 3


  62:Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  63:Generated_Source\PSoC5/cyPm.c **** *  speed.
  64:Generated_Source\PSoC5/cyPm.c **** *
  65:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  66:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  67:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  68:Generated_Source\PSoC5/cyPm.c **** *
  69:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
  70:Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  71:Generated_Source\PSoC5/cyPm.c **** *
  72:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  73:Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  74:Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 74 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  75:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  76:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 76 0
  57 0004 8F4B     		ldr	r3, .L26
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 8D4B     		ldr	r3, .L26+4
  63 0012 1A70     		strb	r2, [r3]
  77:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 77 0
  65 0014 8D4B     		ldr	r3, .L26+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 8B4B     		ldr	r3, .L26+4
  69 001c 5A70     		strb	r2, [r3, #1]
  78:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 78 0
  71 001e 894A     		ldr	r2, .L26
  72 0020 884B     		ldr	r3, .L26
  73 0022 1B78     		ldrb	r3, [r3]
  74 0024 DBB2     		uxtb	r3, r3
  75 0026 23F00F03 		bic	r3, r3, #15
  76 002a DBB2     		uxtb	r3, r3
  77 002c 1370     		strb	r3, [r2]
  79:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
  78              		.loc 1 79 0
  79 002e 874B     		ldr	r3, .L26+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 864B     		ldr	r3, .L26+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  80:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 4


  81:Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  82:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 82 0
  85 0038 854B     		ldr	r3, .L26+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 804B     		ldr	r3, .L26+4
  91 0046 5A71     		strb	r2, [r3, #5]
  83:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 83 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  84:Generated_Source\PSoC5/cyPm.c **** 
  85:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  86:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 86 0
  96 004e 814B     		ldr	r3, .L26+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 7B4B     		ldr	r3, .L26+4
 102 005c DA70     		strb	r2, [r3, #3]
  87:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 87 0
 104 005e 7D4B     		ldr	r3, .L26+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 774B     		ldr	r3, .L26+4
 110 006c 1A71     		strb	r2, [r3, #4]
  88:Generated_Source\PSoC5/cyPm.c **** 
  89:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  90:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 90 0
 112 006e 794B     		ldr	r3, .L26+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  91:Generated_Source\PSoC5/cyPm.c ****     {
  92:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
  93:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 93 0
 119 007c 724B     		ldr	r3, .L26+4
 120 007e 0122     		movs	r2, #1
 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
  94:Generated_Source\PSoC5/cyPm.c ****     }
  95:Generated_Source\PSoC5/cyPm.c ****     else
  96:Generated_Source\PSoC5/cyPm.c ****     {
  97:Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 5


  98:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 98 0
 125 0084 704B     		ldr	r3, .L26+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
  99:Generated_Source\PSoC5/cyPm.c ****     }
 100:Generated_Source\PSoC5/cyPm.c **** 
 101:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save source */
 102:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 129              		.loc 1 102 0
 130 008a 734B     		ldr	r3, .L26+20
 131 008c 1B78     		ldrb	r3, [r3]
 132 008e DBB2     		uxtb	r3, r3
 133 0090 03F00303 		and	r3, r3, #3
 134 0094 DAB2     		uxtb	r2, r3
 135 0096 6C4B     		ldr	r3, .L26+4
 136 0098 9A70     		strb	r2, [r3, #2]
 103:Generated_Source\PSoC5/cyPm.c **** 
 104:Generated_Source\PSoC5/cyPm.c ****     /* Switch Master clock's source from PLL's output to PLL's source */
 105:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_PLL == cyPmClockBackup.masterClkSrc)
 137              		.loc 1 105 0
 138 009a 6B4B     		ldr	r3, .L26+4
 139 009c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 140 009e 012B     		cmp	r3, #1
 141 00a0 18D1     		bne	.L4
 106:Generated_Source\PSoC5/cyPm.c ****     {
 107:Generated_Source\PSoC5/cyPm.c ****         switch (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_PLL_SRC_MASK)
 142              		.loc 1 107 0
 143 00a2 4FF04023 		mov	r3, #1073758208
 144 00a6 1B78     		ldrb	r3, [r3]
 145 00a8 DBB2     		uxtb	r3, r3
 146 00aa 03F00303 		and	r3, r3, #3
 147 00ae 012B     		cmp	r3, #1
 148 00b0 08D0     		beq	.L6
 149 00b2 012B     		cmp	r3, #1
 150 00b4 02D3     		bcc	.L7
 151 00b6 022B     		cmp	r3, #2
 152 00b8 08D0     		beq	.L8
 108:Generated_Source\PSoC5/cyPm.c ****         {
 109:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_IMO:
 110:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 111:Generated_Source\PSoC5/cyPm.c ****             break;
 112:Generated_Source\PSoC5/cyPm.c **** 
 113:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_XTAL:
 114:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_XTAL);
 115:Generated_Source\PSoC5/cyPm.c ****             break;
 116:Generated_Source\PSoC5/cyPm.c **** 
 117:Generated_Source\PSoC5/cyPm.c ****         case CY_PM_CLKDIST_PLL_SRC_DSI:
 118:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetSource(CY_MASTER_SOURCE_DSI);
 119:Generated_Source\PSoC5/cyPm.c ****             break;
 120:Generated_Source\PSoC5/cyPm.c **** 
 121:Generated_Source\PSoC5/cyPm.c ****         default:
 122:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u != 0u);
 123:Generated_Source\PSoC5/cyPm.c ****             break;
 153              		.loc 1 123 0
 154 00ba 0BE0     		b	.L4
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 6


 155              	.L7:
 110:Generated_Source\PSoC5/cyPm.c ****             break;
 156              		.loc 1 110 0
 157 00bc 0020     		movs	r0, #0
 158 00be FFF7FEFF 		bl	CyMasterClk_SetSource
 111:Generated_Source\PSoC5/cyPm.c **** 
 159              		.loc 1 111 0
 160 00c2 07E0     		b	.L4
 161              	.L6:
 114:Generated_Source\PSoC5/cyPm.c ****             break;
 162              		.loc 1 114 0
 163 00c4 0220     		movs	r0, #2
 164 00c6 FFF7FEFF 		bl	CyMasterClk_SetSource
 115:Generated_Source\PSoC5/cyPm.c **** 
 165              		.loc 1 115 0
 166 00ca 03E0     		b	.L4
 167              	.L8:
 118:Generated_Source\PSoC5/cyPm.c ****             break;
 168              		.loc 1 118 0
 169 00cc 0320     		movs	r0, #3
 170 00ce FFF7FEFF 		bl	CyMasterClk_SetSource
 119:Generated_Source\PSoC5/cyPm.c **** 
 171              		.loc 1 119 0
 172 00d2 00BF     		nop
 173              	.L4:
 124:Generated_Source\PSoC5/cyPm.c ****         }
 125:Generated_Source\PSoC5/cyPm.c ****     }
 126:Generated_Source\PSoC5/cyPm.c **** 
 127:Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 128:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 174              		.loc 1 128 0
 175 00d4 614B     		ldr	r3, .L26+24
 176 00d6 1B78     		ldrb	r3, [r3]
 177 00d8 DBB2     		uxtb	r3, r3
 178 00da 03F00103 		and	r3, r3, #1
 179 00de 002B     		cmp	r3, #0
 180 00e0 05D0     		beq	.L9
 129:Generated_Source\PSoC5/cyPm.c ****     {
 130:Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 131:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 181              		.loc 1 131 0
 182 00e2 594B     		ldr	r3, .L26+4
 183 00e4 0122     		movs	r2, #1
 184 00e6 9A73     		strb	r2, [r3, #14]
 132:Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 185              		.loc 1 132 0
 186 00e8 FFF7FEFF 		bl	CyPLL_OUT_Stop
 187 00ec 02E0     		b	.L10
 188              	.L9:
 133:Generated_Source\PSoC5/cyPm.c ****     }
 134:Generated_Source\PSoC5/cyPm.c ****     else
 135:Generated_Source\PSoC5/cyPm.c ****     {
 136:Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 137:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 189              		.loc 1 137 0
 190 00ee 564B     		ldr	r3, .L26+4
 191 00f0 0022     		movs	r2, #0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 7


 192 00f2 9A73     		strb	r2, [r3, #14]
 193              	.L10:
 138:Generated_Source\PSoC5/cyPm.c ****     }
 139:Generated_Source\PSoC5/cyPm.c **** 
 140:Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 141:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 194              		.loc 1 141 0
 195 00f4 0420     		movs	r0, #4
 196 00f6 FFF7FEFF 		bl	CyIMO_SetFreq
 142:Generated_Source\PSoC5/cyPm.c **** 
 143:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 144:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 197              		.loc 1 144 0
 198 00fa 594B     		ldr	r3, .L26+28
 199 00fc 1B78     		ldrb	r3, [r3]
 200 00fe DBB2     		uxtb	r3, r3
 201 0100 03F01003 		and	r3, r3, #16
 202 0104 DBB2     		uxtb	r3, r3
 203 0106 002B     		cmp	r3, #0
 204 0108 03D0     		beq	.L11
 145:Generated_Source\PSoC5/cyPm.c ****     {
 146:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 147:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 205              		.loc 1 147 0
 206 010a 4F4B     		ldr	r3, .L26+4
 207 010c 0122     		movs	r2, #1
 208 010e 9A71     		strb	r2, [r3, #6]
 209 0110 08E0     		b	.L12
 210              	.L11:
 148:Generated_Source\PSoC5/cyPm.c ****     }
 149:Generated_Source\PSoC5/cyPm.c ****     else
 150:Generated_Source\PSoC5/cyPm.c ****     {
 151:Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 152:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 211              		.loc 1 152 0
 212 0112 4D4B     		ldr	r3, .L26+4
 213 0114 0022     		movs	r2, #0
 214 0116 9A71     		strb	r2, [r3, #6]
 153:Generated_Source\PSoC5/cyPm.c **** 
 154:Generated_Source\PSoC5/cyPm.c ****         /* Enable the IMO. Use software delay instead of the FTW-based inside */
 155:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 215              		.loc 1 155 0
 216 0118 0020     		movs	r0, #0
 217 011a FFF7FEFF 		bl	CyIMO_Start
 156:Generated_Source\PSoC5/cyPm.c **** 
 157:Generated_Source\PSoC5/cyPm.c ****         /* Settling time of the IMO is of the order of less than 6us */
 158:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs(6u);
 218              		.loc 1 158 0
 219 011e 0620     		movs	r0, #6
 220 0120 FFF7FEFF 		bl	CyDelayUs
 221              	.L12:
 159:Generated_Source\PSoC5/cyPm.c ****     }
 160:Generated_Source\PSoC5/cyPm.c **** 
 161:Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 162:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 222              		.loc 1 162 0
 223 0124 4B4B     		ldr	r3, .L26+16
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 8


 224 0126 1B78     		ldrb	r3, [r3]
 225 0128 DBB2     		uxtb	r3, r3
 226 012a 03F02003 		and	r3, r3, #32
 227 012e 002B     		cmp	r3, #0
 228 0130 10D0     		beq	.L13
 163:Generated_Source\PSoC5/cyPm.c ****     {
 164:Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 165:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 229              		.loc 1 166 0
 230 0132 4FF04023 		mov	r3, #1073758208
 231 0136 1B78     		ldrb	r3, [r3]
 232 0138 DBB2     		uxtb	r3, r3
 233 013a 03F04003 		and	r3, r3, #64
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 234              		.loc 1 165 0
 235 013e 002B     		cmp	r3, #0
 236 0140 01D1     		bne	.L14
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 237              		.loc 1 165 0 is_stmt 0 discriminator 1
 238 0142 0222     		movs	r2, #2
 239 0144 00E0     		b	.L15
 240              	.L14:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 241              		.loc 1 165 0 discriminator 2
 242 0146 0122     		movs	r2, #1
 243              	.L15:
 165:Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 244              		.loc 1 165 0 discriminator 4
 245 0148 3F4B     		ldr	r3, .L26+4
 246 014a DA71     		strb	r2, [r3, #7]
 167:Generated_Source\PSoC5/cyPm.c **** 
 168:Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to IMO */
 169:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 247              		.loc 1 169 0 is_stmt 1 discriminator 4
 248 014c 0020     		movs	r0, #0
 249 014e FFF7FEFF 		bl	CyIMO_SetSource
 250 0152 02E0     		b	.L16
 251              	.L13:
 170:Generated_Source\PSoC5/cyPm.c ****     }
 171:Generated_Source\PSoC5/cyPm.c ****     else
 172:Generated_Source\PSoC5/cyPm.c ****     {
 173:Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 174:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 252              		.loc 1 174 0
 253 0154 3C4B     		ldr	r3, .L26+4
 254 0156 0022     		movs	r2, #0
 255 0158 DA71     		strb	r2, [r3, #7]
 256              	.L16:
 175:Generated_Source\PSoC5/cyPm.c ****     }
 176:Generated_Source\PSoC5/cyPm.c **** 
 177:Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
 178:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 257              		.loc 1 178 0
 258 015a 4FF04023 		mov	r3, #1073758208
 259 015e 1B78     		ldrb	r3, [r3]
 260 0160 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 9


 261 0162 03F03003 		and	r3, r3, #48
 262 0166 DAB2     		uxtb	r2, r3
 263 0168 374B     		ldr	r3, .L26+4
 264 016a 1A72     		strb	r2, [r3, #8]
 179:Generated_Source\PSoC5/cyPm.c **** 
 180:Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 181:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 265              		.loc 1 181 0
 266 016c 364B     		ldr	r3, .L26+4
 267 016e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 268 0170 002B     		cmp	r3, #0
 269 0172 09D0     		beq	.L17
 182:Generated_Source\PSoC5/cyPm.c ****     {
 183:Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 184:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 270              		.loc 1 184 0
 271 0174 4FF04022 		mov	r2, #1073758208
 272 0178 4FF04023 		mov	r3, #1073758208
 273 017c 1B78     		ldrb	r3, [r3]
 274 017e DBB2     		uxtb	r3, r3
 275 0180 23F03003 		bic	r3, r3, #48
 276 0184 DBB2     		uxtb	r3, r3
 277 0186 1370     		strb	r3, [r2]
 278              	.L17:
 185:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 186:Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 187:Generated_Source\PSoC5/cyPm.c **** 
 188:Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 189:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 279              		.loc 1 189 0
 280 0188 324B     		ldr	r3, .L26+16
 281 018a 1B78     		ldrb	r3, [r3]
 282 018c DBB2     		uxtb	r3, r3
 283 018e 03F01003 		and	r3, r3, #16
 284 0192 002B     		cmp	r3, #0
 285 0194 01D0     		beq	.L18
 190:Generated_Source\PSoC5/cyPm.c ****     {
 191:Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 286              		.loc 1 191 0
 287 0196 FFF7FEFF 		bl	CyIMO_DisableDoubler
 288              	.L18:
 192:Generated_Source\PSoC5/cyPm.c ****     }
 193:Generated_Source\PSoC5/cyPm.c **** 
 194:Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 195:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 289              		.loc 1 195 0
 290 019a 324B     		ldr	r3, .L26+32
 291 019c 1B78     		ldrb	r3, [r3]
 292 019e DAB2     		uxtb	r2, r3
 293 01a0 294B     		ldr	r3, .L26+4
 294 01a2 9A72     		strb	r2, [r3, #10]
 196:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
 295              		.loc 1 196 0
 296 01a4 284B     		ldr	r3, .L26+4
 297 01a6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 298 01a8 002B     		cmp	r3, #0
 299 01aa 02D0     		beq	.L19
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 10


 197:Generated_Source\PSoC5/cyPm.c ****     {
 198:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 300              		.loc 1 198 0
 301 01ac 0020     		movs	r0, #0
 302 01ae FFF7FEFF 		bl	CyMasterClk_SetDivider
 303              	.L19:
 199:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock divider is 1 */
 200:Generated_Source\PSoC5/cyPm.c **** 
 201:Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 202:Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 304              		.loc 1 202 0
 305 01b2 254B     		ldr	r3, .L26+4
 306 01b4 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 307 01b6 002B     		cmp	r3, #0
 308 01b8 02D0     		beq	.L20
 203:Generated_Source\PSoC5/cyPm.c ****     {
 204:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 309              		.loc 1 204 0
 310 01ba 0020     		movs	r0, #0
 311 01bc FFF7FEFF 		bl	CyMasterClk_SetSource
 312              	.L20:
 205:Generated_Source\PSoC5/cyPm.c ****     }    /* No change if master clock source is IMO */
 206:Generated_Source\PSoC5/cyPm.c **** 
 207:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 208:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 313              		.loc 1 208 0
 314 01c0 294B     		ldr	r3, .L26+36
 315 01c2 1B78     		ldrb	r3, [r3]
 316 01c4 DBB2     		uxtb	r3, r3
 317 01c6 9BB2     		uxth	r3, r3
 318 01c8 1B02     		lsls	r3, r3, #8
 319 01ca 9AB2     		uxth	r2, r3
 320 01cc 1E4B     		ldr	r3, .L26+4
 321 01ce 9A81     		strh	r2, [r3, #12]	@ movhi
 209:Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 322              		.loc 1 209 0
 323 01d0 264B     		ldr	r3, .L26+40
 324 01d2 1B78     		ldrb	r3, [r3]
 325 01d4 D9B2     		uxtb	r1, r3
 326 01d6 1C4B     		ldr	r3, .L26+4
 327 01d8 9A89     		ldrh	r2, [r3, #12]
 328 01da 8BB2     		uxth	r3, r1
 329 01dc 1343     		orrs	r3, r3, r2
 330 01de 9AB2     		uxth	r2, r3
 331 01e0 194B     		ldr	r3, .L26+4
 332 01e2 9A81     		strh	r2, [r3, #12]	@ movhi
 210:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 333              		.loc 1 210 0
 334 01e4 184B     		ldr	r3, .L26+4
 335 01e6 9B89     		ldrh	r3, [r3, #12]
 336 01e8 002B     		cmp	r3, #0
 337 01ea 02D0     		beq	.L21
 211:Generated_Source\PSoC5/cyPm.c ****     {
 212:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 338              		.loc 1 212 0
 339 01ec 0020     		movs	r0, #0
 340 01ee FFF7FEFF 		bl	CyBusClk_SetDivider
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 11


 341              	.L21:
 213:Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 214:Generated_Source\PSoC5/cyPm.c **** 
 215:Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for flash according to CPU frequency in MHz */
 216:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 342              		.loc 1 216 0
 343 01f2 184B     		ldr	r3, .L26+16
 344 01f4 1B78     		ldrb	r3, [r3]
 345 01f6 DBB2     		uxtb	r3, r3
 346 01f8 03F00703 		and	r3, r3, #7
 347 01fc 1C4A     		ldr	r2, .L26+44
 348 01fe D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 349 0200 1846     		mov	r0, r3
 350 0202 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 217:Generated_Source\PSoC5/cyPm.c **** 
 218:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 219:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 351              		.loc 1 219 0
 352 0206 1B4B     		ldr	r3, .L26+48
 353 0208 1B78     		ldrb	r3, [r3]
 354 020a DBB2     		uxtb	r3, r3
 355 020c 03F00103 		and	r3, r3, #1
 356 0210 002B     		cmp	r3, #0
 357 0212 05D0     		beq	.L22
 220:Generated_Source\PSoC5/cyPm.c ****     {
 221:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 222:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 358              		.loc 1 222 0
 359 0214 0C4B     		ldr	r3, .L26+4
 360 0216 0122     		movs	r2, #1
 361 0218 DA73     		strb	r2, [r3, #15]
 223:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 362              		.loc 1 223 0
 363 021a FFF7FEFF 		bl	CyXTAL_Stop
 364 021e 02E0     		b	.L23
 365              	.L22:
 224:Generated_Source\PSoC5/cyPm.c ****     }
 225:Generated_Source\PSoC5/cyPm.c ****     else
 226:Generated_Source\PSoC5/cyPm.c ****     {
 227:Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 228:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 366              		.loc 1 228 0
 367 0220 094B     		ldr	r3, .L26+4
 368 0222 0022     		movs	r2, #0
 369 0224 DA73     		strb	r2, [r3, #15]
 370              	.L23:
 229:Generated_Source\PSoC5/cyPm.c ****     }
 230:Generated_Source\PSoC5/cyPm.c **** 
 231:Generated_Source\PSoC5/cyPm.c **** 
 232:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 233:Generated_Source\PSoC5/cyPm.c ****     * Save the enable state of delay between the system bus clock and each of the
 234:Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and its value should
 235:Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 236:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 237:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 371              		.loc 1 237 0
 372 0226 144B     		ldr	r3, .L26+52
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 12


 373 0228 1B78     		ldrb	r3, [r3]
 374 022a DBB2     		uxtb	r3, r3
 375 022c 03F00403 		and	r3, r3, #4
 376 0230 002B     		cmp	r3, #0
 377 0232 03D0     		beq	.L24
 238:Generated_Source\PSoC5/cyPm.c ****     {
 239:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 378              		.loc 1 239 0
 379 0234 044B     		ldr	r3, .L26+4
 380 0236 0122     		movs	r2, #1
 381 0238 1A74     		strb	r2, [r3, #16]
 382 023a 02E0     		b	.L1
 383              	.L24:
 240:Generated_Source\PSoC5/cyPm.c ****     }
 241:Generated_Source\PSoC5/cyPm.c ****     else
 242:Generated_Source\PSoC5/cyPm.c ****     {
 243:Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 384              		.loc 1 243 0
 385 023c 024B     		ldr	r3, .L26+4
 386 023e 0022     		movs	r2, #0
 387 0240 1A74     		strb	r2, [r3, #16]
 388              	.L1:
 244:Generated_Source\PSoC5/cyPm.c ****     }
 245:Generated_Source\PSoC5/cyPm.c **** }
 389              		.loc 1 245 0
 390 0242 80BD     		pop	{r7, pc}
 391              	.L27:
 392              		.align	2
 393              	.L26:
 394 0244 A1430040 		.word	1073759137
 395 0248 30000000 		.word	cyPmClockBackup
 396 024c A2430040 		.word	1073759138
 397 0250 00480040 		.word	1073760256
 398 0254 00420040 		.word	1073758720
 399 0258 05400040 		.word	1073758213
 400 025c 20420040 		.word	1073758752
 401 0260 A0430040 		.word	1073759136
 402 0264 04400040 		.word	1073758212
 403 0268 07400040 		.word	1073758215
 404 026c 06400040 		.word	1073758214
 405 0270 00000000 		.word	cyPmImoFreqReg2Mhz
 406 0274 10420040 		.word	1073758736
 407 0278 0B400040 		.word	1073758219
 408              		.cfi_endproc
 409              	.LFE0:
 410              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 411              		.section	.rodata
 412 0007 00       		.align	2
 413              	.LC0:
 414 0008 02       		.byte	2
 415 0009 01       		.byte	1
 416 000a 03       		.byte	3
 417 000b 00       		.byte	0
 418 000c 04       		.byte	4
 419 000d 05       		.byte	5
 420 000e 06       		.byte	6
 421 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 13


 422              		.align	2
 423              		.global	CyPmRestoreClocks
 424              		.thumb
 425              		.thumb_func
 426              		.type	CyPmRestoreClocks, %function
 427              	CyPmRestoreClocks:
 428              	.LFB1:
 246:Generated_Source\PSoC5/cyPm.c **** 
 247:Generated_Source\PSoC5/cyPm.c **** 
 248:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 249:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 250:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 251:Generated_Source\PSoC5/cyPm.c **** *
 252:Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 253:Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 254:Generated_Source\PSoC5/cyPm.c **** *
 255:Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 256:Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 257:Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 258:Generated_Source\PSoC5/cyPm.c **** *
 259:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 260:Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 261:Generated_Source\PSoC5/cyPm.c **** *  not ready after a hold-off timeout.
 262:Generated_Source\PSoC5/cyPm.c **** *
 263:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 264:Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. Its readiness is
 265:Generated_Source\PSoC5/cyPm.c **** *  not verified after a hold-off timeout.
 266:Generated_Source\PSoC5/cyPm.c **** *
 267:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 268:Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 269:Generated_Source\PSoC5/cyPm.c **** {
 429              		.loc 1 269 0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 24
 432              		@ frame_needed = 1, uses_anonymous_args = 0
 433 0000 80B5     		push	{r7, lr}
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 7, -8
 436              		.cfi_offset 14, -4
 437 0002 86B0     		sub	sp, sp, #24
 438              		.cfi_def_cfa_offset 32
 439 0004 00AF     		add	r7, sp, #0
 440              		.cfi_def_cfa_register 7
 270:Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 441              		.loc 1 270 0
 442 0006 1023     		movs	r3, #16
 443 0008 3B61     		str	r3, [r7, #16]
 271:Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 272:Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 273:Generated_Source\PSoC5/cyPm.c **** 
 274:Generated_Source\PSoC5/cyPm.c **** 
 275:Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 276:Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 444              		.loc 1 276 0
 445 000a 7D4A     		ldr	r2, .L54
 446 000c 3B1D     		adds	r3, r7, #4
 447 000e 1068     		ldr	r0, [r2]	@ unaligned
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 14


 448 0010 1860     		str	r0, [r3]	@ unaligned
 449 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 450 0014 9279     		ldrb	r2, [r2, #6]
 451 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 452 0018 9A71     		strb	r2, [r3, #6]
 277:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 278:Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 279:Generated_Source\PSoC5/cyPm.c **** 
 280:Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between system bus clock and ACLKs. */
 281:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 453              		.loc 1 281 0
 454 001a 7A4B     		ldr	r3, .L54+4
 455 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 456 001e 012B     		cmp	r3, #1
 457 0020 17D1     		bne	.L29
 282:Generated_Source\PSoC5/cyPm.c ****     {
 283:Generated_Source\PSoC5/cyPm.c ****         /* Delay for both bandgap and delay line to settle out */
 284:Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 285:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 458              		.loc 1 285 0
 459 0022 794B     		ldr	r3, .L54+8
 460 0024 1B78     		ldrb	r3, [r3]
 461 0026 DBB2     		uxtb	r3, r3
 462 0028 03F00703 		and	r3, r3, #7
 463 002c 774A     		ldr	r2, .L54+12
 464 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 284:Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 465              		.loc 1 284 0
 466 0030 1A46     		mov	r2, r3
 467 0032 1346     		mov	r3, r2
 468 0034 9B00     		lsls	r3, r3, #2
 469 0036 1344     		add	r3, r3, r2
 470 0038 1A01     		lsls	r2, r3, #4
 471 003a D31A     		subs	r3, r2, r3
 472 003c 1846     		mov	r0, r3
 473 003e FFF7FEFF 		bl	CyDelayCycles
 286:Generated_Source\PSoC5/cyPm.c **** 
 287:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 474              		.loc 1 287 0
 475 0042 734A     		ldr	r2, .L54+16
 476 0044 724B     		ldr	r3, .L54+16
 477 0046 1B78     		ldrb	r3, [r3]
 478 0048 DBB2     		uxtb	r3, r3
 479 004a 43F00403 		orr	r3, r3, #4
 480 004e DBB2     		uxtb	r3, r3
 481 0050 1370     		strb	r3, [r2]
 482              	.L29:
 288:Generated_Source\PSoC5/cyPm.c ****     }
 289:Generated_Source\PSoC5/cyPm.c **** 
 290:Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 291:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 483              		.loc 1 291 0
 484 0052 6C4B     		ldr	r3, .L54+4
 485 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 486 0056 012B     		cmp	r3, #1
 487 0058 26D1     		bne	.L30
 292:Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 15


 293:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 294:Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with a non zero wait
 295:Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
 296:Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 297:Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 298:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 299:Generated_Source\PSoC5/cyPm.c **** 
 300:Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 301:Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 488              		.loc 1 301 0
 489 005a 0020     		movs	r0, #0
 490 005c FFF7FEFF 		bl	CyXTAL_Start
 302:Generated_Source\PSoC5/cyPm.c **** 
 303:Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 304:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 491              		.loc 1 304 0
 492 0060 6C4B     		ldr	r3, .L54+20
 493 0062 1B78     		ldrb	r3, [r3]
 305:Generated_Source\PSoC5/cyPm.c **** 
 306:Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 307:Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 494              		.loc 1 307 0
 495 0064 0523     		movs	r3, #5
 496 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 497 0068 1BE0     		b	.L31
 498              	.L34:
 308:Generated_Source\PSoC5/cyPm.c ****         {
 309:Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 310:Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 499              		.loc 1 310 0
 500 006a 674B     		ldr	r3, .L54+8
 501 006c 1B78     		ldrb	r3, [r3]
 502 006e DBB2     		uxtb	r3, r3
 503 0070 03F00703 		and	r3, r3, #7
 504 0074 654A     		ldr	r2, .L54+12
 505 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 506 0078 1A46     		mov	r2, r3
 507 007a C823     		movs	r3, #200
 508 007c 03FB02F3 		mul	r3, r3, r2
 509 0080 1846     		mov	r0, r3
 510 0082 FFF7FEFF 		bl	CyDelayCycles
 311:Generated_Source\PSoC5/cyPm.c **** 
 312:Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 313:Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 511              		.loc 1 313 0
 512 0086 634B     		ldr	r3, .L54+20
 513 0088 1B78     		ldrb	r3, [r3]
 514 008a DBB2     		uxtb	r3, r3
 515 008c DBB2     		uxtb	r3, r3
 516 008e 5BB2     		sxtb	r3, r3
 517 0090 002B     		cmp	r3, #0
 518 0092 03DB     		blt	.L32
 314:Generated_Source\PSoC5/cyPm.c ****             {
 315:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 519              		.loc 1 315 0
 520 0094 0023     		movs	r3, #0
 521 0096 3B61     		str	r3, [r7, #16]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 16


 316:Generated_Source\PSoC5/cyPm.c ****                 break;
 522              		.loc 1 316 0
 523 0098 00BF     		nop
 524 009a 05E0     		b	.L30
 525              	.L32:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 526              		.loc 1 307 0 discriminator 2
 527 009c FB8A     		ldrh	r3, [r7, #22]
 528 009e 013B     		subs	r3, r3, #1
 529 00a0 FB82     		strh	r3, [r7, #22]	@ movhi
 530              	.L31:
 307:Generated_Source\PSoC5/cyPm.c ****         {
 531              		.loc 1 307 0 is_stmt 0 discriminator 1
 532 00a2 FB8A     		ldrh	r3, [r7, #22]
 533 00a4 002B     		cmp	r3, #0
 534 00a6 E0D1     		bne	.L34
 535              	.L30:
 317:Generated_Source\PSoC5/cyPm.c ****             }
 318:Generated_Source\PSoC5/cyPm.c ****         }
 319:Generated_Source\PSoC5/cyPm.c **** 
 320:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 321:Generated_Source\PSoC5/cyPm.c ****         {
 322:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 323:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 324:Generated_Source\PSoC5/cyPm.c ****             * Time to stabilize the value is crystal specific.
 325:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 326:Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 327:Generated_Source\PSoC5/cyPm.c **** 
 328:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 329:Generated_Source\PSoC5/cyPm.c **** 
 330:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK
 331:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_EcoTimeout_Callback();
 332:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_ECO_TIMEOUT_CALLBACK */
 333:Generated_Source\PSoC5/cyPm.c ****         }
 334:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 335:Generated_Source\PSoC5/cyPm.c **** 
 336:Generated_Source\PSoC5/cyPm.c **** 
 337:Generated_Source\PSoC5/cyPm.c ****     /* Temporary set maximum flash wait cycles */
 338:Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 536              		.loc 1 338 0 is_stmt 1
 537 00a8 3720     		movs	r0, #55
 538 00aa FFF7FEFF 		bl	CyFlash_SetWaitCycles
 339:Generated_Source\PSoC5/cyPm.c **** 
 340:Generated_Source\PSoC5/cyPm.c ****     /* XTAL and DSI clocks are ready to be source for Master clock. */
 341:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 539              		.loc 1 341 0
 540 00ae 554B     		ldr	r3, .L54+4
 541 00b0 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 542 00b2 022B     		cmp	r3, #2
 543 00b4 03D0     		beq	.L35
 342:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 544              		.loc 1 342 0 discriminator 1
 545 00b6 534B     		ldr	r3, .L54+4
 546 00b8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 341:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 547              		.loc 1 341 0 discriminator 1
 548 00ba 032B     		cmp	r3, #3
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 17


 549 00bc 10D1     		bne	.L36
 550              	.L35:
 343:Generated_Source\PSoC5/cyPm.c ****     {
 344:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 345:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 551              		.loc 1 345 0
 552 00be 564B     		ldr	r3, .L54+24
 553 00c0 1B78     		ldrb	r3, [r3]
 554 00c2 DAB2     		uxtb	r2, r3
 555 00c4 4F4B     		ldr	r3, .L54+4
 556 00c6 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 557 00c8 9A42     		cmp	r2, r3
 558 00ca 04D0     		beq	.L37
 346:Generated_Source\PSoC5/cyPm.c ****         {
 347:Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 348:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 559              		.loc 1 348 0
 560 00cc 4D4B     		ldr	r3, .L54+4
 561 00ce 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 562 00d0 1846     		mov	r0, r3
 563 00d2 FFF7FEFF 		bl	CyMasterClk_SetDivider
 564              	.L37:
 349:Generated_Source\PSoC5/cyPm.c ****         }
 350:Generated_Source\PSoC5/cyPm.c **** 
 351:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 352:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 565              		.loc 1 352 0
 566 00d6 4B4B     		ldr	r3, .L54+4
 567 00d8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 568 00da 1846     		mov	r0, r3
 569 00dc FFF7FEFF 		bl	CyMasterClk_SetSource
 570              	.L36:
 353:Generated_Source\PSoC5/cyPm.c ****     }
 354:Generated_Source\PSoC5/cyPm.c **** 
 355:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 356:Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 571              		.loc 1 356 0
 572 00e0 484B     		ldr	r3, .L54+4
 573 00e2 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 574 00e4 03F04003 		and	r3, r3, #64
 575 00e8 002B     		cmp	r3, #0
 576 00ea 0CD0     		beq	.L38
 357:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 577              		.loc 1 357 0 discriminator 1
 578 00ec 454B     		ldr	r3, .L54+4
 579 00ee DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 580 00f0 07F11802 		add	r2, r7, #24
 581 00f4 1344     		add	r3, r3, r2
 582 00f6 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 356:Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 583              		.loc 1 356 0 discriminator 1
 584 00fa 032B     		cmp	r3, #3
 585 00fc 03D1     		bne	.L38
 358:Generated_Source\PSoC5/cyPm.c ****     {
 359:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 360:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 586              		.loc 1 360 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 18


 587 00fe 0820     		movs	r0, #8
 588 0100 FFF7FEFF 		bl	CyIMO_SetFreq
 589 0104 20E0     		b	.L39
 590              	.L38:
 361:Generated_Source\PSoC5/cyPm.c ****     }
 362:Generated_Source\PSoC5/cyPm.c ****     else
 363:Generated_Source\PSoC5/cyPm.c ****     {
 364:Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
 365:Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 591              		.loc 1 365 0
 592 0106 3F4B     		ldr	r3, .L54+4
 593 0108 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 594 010a 07F11802 		add	r2, r7, #24
 595 010e 1344     		add	r3, r3, r2
 596 0110 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 597 0114 1846     		mov	r0, r3
 598 0116 FFF7FEFF 		bl	CyIMO_SetFreq
 366:Generated_Source\PSoC5/cyPm.c **** 
 367:Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 599              		.loc 1 367 0
 600 011a 3A4B     		ldr	r3, .L54+4
 601 011c 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 602 011e 03F04003 		and	r3, r3, #64
 603 0122 002B     		cmp	r3, #0
 604 0124 08D0     		beq	.L40
 368:Generated_Source\PSoC5/cyPm.c ****         {
 369:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 605              		.loc 1 369 0
 606 0126 384A     		ldr	r2, .L54+8
 607 0128 374B     		ldr	r3, .L54+8
 608 012a 1B78     		ldrb	r3, [r3]
 609 012c DBB2     		uxtb	r3, r3
 610 012e 43F04003 		orr	r3, r3, #64
 611 0132 DBB2     		uxtb	r3, r3
 612 0134 1370     		strb	r3, [r2]
 613 0136 07E0     		b	.L39
 614              	.L40:
 370:Generated_Source\PSoC5/cyPm.c ****         }
 371:Generated_Source\PSoC5/cyPm.c ****         else
 372:Generated_Source\PSoC5/cyPm.c ****         {
 373:Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 615              		.loc 1 373 0
 616 0138 334A     		ldr	r2, .L54+8
 617 013a 334B     		ldr	r3, .L54+8
 618 013c 1B78     		ldrb	r3, [r3]
 619 013e DBB2     		uxtb	r3, r3
 620 0140 23F04003 		bic	r3, r3, #64
 621 0144 DBB2     		uxtb	r3, r3
 622 0146 1370     		strb	r3, [r2]
 623              	.L39:
 374:Generated_Source\PSoC5/cyPm.c ****         }
 375:Generated_Source\PSoC5/cyPm.c ****     }
 376:Generated_Source\PSoC5/cyPm.c **** 
 377:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 378:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 624              		.loc 1 378 0
 625 0148 2E4B     		ldr	r3, .L54+4
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 19


 626 014a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 627 014c 012B     		cmp	r3, #1
 628 014e 0AD1     		bne	.L41
 379:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 629              		.loc 1 379 0 discriminator 1
 630 0150 324B     		ldr	r3, .L54+28
 631 0152 1B78     		ldrb	r3, [r3]
 632 0154 DBB2     		uxtb	r3, r3
 633 0156 03F01003 		and	r3, r3, #16
 634 015a DBB2     		uxtb	r3, r3
 378:Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 635              		.loc 1 378 0 discriminator 1
 636 015c 002B     		cmp	r3, #0
 637 015e 02D1     		bne	.L41
 380:Generated_Source\PSoC5/cyPm.c ****     {
 381:Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 382:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 638              		.loc 1 382 0
 639 0160 0020     		movs	r0, #0
 640 0162 FFF7FEFF 		bl	CyIMO_Start
 641              	.L41:
 383:Generated_Source\PSoC5/cyPm.c ****     }
 384:Generated_Source\PSoC5/cyPm.c **** 
 385:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 386:Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 642              		.loc 1 386 0
 643 0166 274B     		ldr	r3, .L54+4
 644 0168 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 645 016a 1846     		mov	r0, r3
 646 016c FFF7FEFF 		bl	CyIMO_SetSource
 387:Generated_Source\PSoC5/cyPm.c **** 
 388:Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 389:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 647              		.loc 1 389 0
 648 0170 244B     		ldr	r3, .L54+4
 649 0172 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 650 0174 012B     		cmp	r3, #1
 651 0176 01D1     		bne	.L42
 390:Generated_Source\PSoC5/cyPm.c ****     {
 391:Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
 652              		.loc 1 391 0
 653 0178 FFF7FEFF 		bl	CyIMO_EnableDoubler
 654              	.L42:
 392:Generated_Source\PSoC5/cyPm.c ****     }
 393:Generated_Source\PSoC5/cyPm.c **** 
 394:Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 395:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 655              		.loc 1 395 0
 656 017c 214B     		ldr	r3, .L54+4
 657 017e 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 658 0180 1A46     		mov	r2, r3
 659 0182 4FF04023 		mov	r3, #1073758208
 660 0186 1B78     		ldrb	r3, [r3]
 661 0188 DBB2     		uxtb	r3, r3
 662 018a 03F03003 		and	r3, r3, #48
 663 018e 9A42     		cmp	r2, r3
 664 0190 10D0     		beq	.L43
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 20


 396:Generated_Source\PSoC5/cyPm.c ****     {
 397:Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 665              		.loc 1 397 0
 666 0192 4FF04023 		mov	r3, #1073758208
 667 0196 4FF04022 		mov	r2, #1073758208
 668 019a 1278     		ldrb	r2, [r2]
 669 019c D2B2     		uxtb	r2, r2
 670 019e D2B2     		uxtb	r2, r2
 671 01a0 22F03002 		bic	r2, r2, #48
 672 01a4 D1B2     		uxtb	r1, r2
 398:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 673              		.loc 1 398 0
 674 01a6 174A     		ldr	r2, .L54+4
 675 01a8 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 397:Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 676              		.loc 1 397 0
 677 01aa D2B2     		uxtb	r2, r2
 678 01ac 0A43     		orrs	r2, r2, r1
 679 01ae D2B2     		uxtb	r2, r2
 680 01b0 D2B2     		uxtb	r2, r2
 681 01b2 1A70     		strb	r2, [r3]
 682              	.L43:
 399:Generated_Source\PSoC5/cyPm.c ****     }
 400:Generated_Source\PSoC5/cyPm.c **** 
 401:Generated_Source\PSoC5/cyPm.c **** 
 402:Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 403:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 683              		.loc 1 403 0
 684 01b4 134B     		ldr	r3, .L54+4
 685 01b6 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 686 01b8 012B     		cmp	r3, #1
 687 01ba 39D1     		bne	.L44
 404:Generated_Source\PSoC5/cyPm.c ****     {
 405:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 406:Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 407:Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 408:Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 409:Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 410:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 411:Generated_Source\PSoC5/cyPm.c ****         status = CYRET_TIMEOUT;
 688              		.loc 1 411 0
 689 01bc 1023     		movs	r3, #16
 690 01be 3B61     		str	r3, [r7, #16]
 412:Generated_Source\PSoC5/cyPm.c **** 
 413:Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
 414:Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 691              		.loc 1 414 0
 692 01c0 0020     		movs	r0, #0
 693 01c2 FFF7FEFF 		bl	CyPLL_OUT_Start
 415:Generated_Source\PSoC5/cyPm.c **** 
 416:Generated_Source\PSoC5/cyPm.c ****         /* Read to clear lock status after delay */
 417:Generated_Source\PSoC5/cyPm.c ****         CyDelayUs((uint32)80u);
 694              		.loc 1 417 0
 695 01c6 5020     		movs	r0, #80
 696 01c8 FFF7FEFF 		bl	CyDelayUs
 418:Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_PLL_SR_REG;
 697              		.loc 1 418 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 21


 698 01cc 144B     		ldr	r3, .L54+32
 699 01ce 1B78     		ldrb	r3, [r3]
 419:Generated_Source\PSoC5/cyPm.c **** 
 420:Generated_Source\PSoC5/cyPm.c ****         /* It should take 250 us lock: 251-80 = 171 */
 421:Generated_Source\PSoC5/cyPm.c ****         for(i = 171u; i > 0u; i--)
 700              		.loc 1 421 0
 701 01d0 AB23     		movs	r3, #171
 702 01d2 FB82     		strh	r3, [r7, #22]	@ movhi
 703 01d4 29E0     		b	.L45
 704              	.L48:
 422:Generated_Source\PSoC5/cyPm.c ****         {
 423:Generated_Source\PSoC5/cyPm.c ****             CyDelayUs((uint32)1u);
 705              		.loc 1 423 0
 706 01d6 0120     		movs	r0, #1
 707 01d8 FFF7FEFF 		bl	CyDelayUs
 424:Generated_Source\PSoC5/cyPm.c **** 
 425:Generated_Source\PSoC5/cyPm.c ****             /* Accept PLL is OK after two consecutive polls indicate PLL lock */
 426:Generated_Source\PSoC5/cyPm.c ****             if((0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)) &&
 708              		.loc 1 426 0
 709 01dc 104B     		ldr	r3, .L54+32
 710 01de 1B78     		ldrb	r3, [r3]
 711 01e0 DBB2     		uxtb	r3, r3
 712 01e2 03F00103 		and	r3, r3, #1
 713 01e6 002B     		cmp	r3, #0
 714 01e8 1CD0     		beq	.L46
 427:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 715              		.loc 1 427 0 discriminator 1
 716 01ea 0D4B     		ldr	r3, .L54+32
 717 01ec 1B78     		ldrb	r3, [r3]
 718 01ee DBB2     		uxtb	r3, r3
 719 01f0 03F00103 		and	r3, r3, #1
 426:Generated_Source\PSoC5/cyPm.c ****                (0u != (CY_PM_FASTCLK_PLL_SR_REG & CY_PM_FASTCLK_PLL_LOCKED)))
 720              		.loc 1 426 0 discriminator 1
 721 01f4 002B     		cmp	r3, #0
 722 01f6 15D0     		beq	.L46
 428:Generated_Source\PSoC5/cyPm.c ****             {
 429:Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 723              		.loc 1 429 0
 724 01f8 0023     		movs	r3, #0
 725 01fa 3B61     		str	r3, [r7, #16]
 430:Generated_Source\PSoC5/cyPm.c ****                 break;
 726              		.loc 1 430 0
 727 01fc 00BF     		nop
 728 01fe 17E0     		b	.L44
 729              	.L55:
 730              		.align	2
 731              	.L54:
 732 0200 08000000 		.word	.LC0
 733 0204 30000000 		.word	cyPmClockBackup
 734 0208 00420040 		.word	1073758720
 735 020c 00000000 		.word	cyPmImoFreqReg2Mhz
 736 0210 0B400040 		.word	1073758219
 737 0214 10420040 		.word	1073758736
 738 0218 04400040 		.word	1073758212
 739 021c A0430040 		.word	1073759136
 740 0220 25420040 		.word	1073758757
 741              	.L46:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 22


 421:Generated_Source\PSoC5/cyPm.c ****         {
 742              		.loc 1 421 0 discriminator 2
 743 0224 FB8A     		ldrh	r3, [r7, #22]
 744 0226 013B     		subs	r3, r3, #1
 745 0228 FB82     		strh	r3, [r7, #22]	@ movhi
 746              	.L45:
 421:Generated_Source\PSoC5/cyPm.c ****         {
 747              		.loc 1 421 0 is_stmt 0 discriminator 1
 748 022a FB8A     		ldrh	r3, [r7, #22]
 749 022c 002B     		cmp	r3, #0
 750 022e D2D1     		bne	.L48
 751              	.L44:
 431:Generated_Source\PSoC5/cyPm.c ****             }
 432:Generated_Source\PSoC5/cyPm.c ****         }
 433:Generated_Source\PSoC5/cyPm.c **** 
 434:Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 435:Generated_Source\PSoC5/cyPm.c ****         {
 436:Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 437:Generated_Source\PSoC5/cyPm.c ****             * Process the situation when PLL is not ready.
 438:Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 439:Generated_Source\PSoC5/cyPm.c ****            /* `#START_PLL_TIMEOUT` */
 440:Generated_Source\PSoC5/cyPm.c **** 
 441:Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 442:Generated_Source\PSoC5/cyPm.c **** 
 443:Generated_Source\PSoC5/cyPm.c ****         #ifdef CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK
 444:Generated_Source\PSoC5/cyPm.c ****             CyBoot_CyPmRestoreClocks_PllTimeout_Callback();
 445:Generated_Source\PSoC5/cyPm.c ****         #endif /* CY_BOOT_CY_PM_RESTORE_CLOCKS_PLL_TIMEOUT_CALLBACK */
 446:Generated_Source\PSoC5/cyPm.c ****         }
 447:Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 448:Generated_Source\PSoC5/cyPm.c **** 
 449:Generated_Source\PSoC5/cyPm.c **** 
 450:Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 451:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 752              		.loc 1 451 0 is_stmt 1
 753 0230 2B4B     		ldr	r3, .L56
 754 0232 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 755 0234 002B     		cmp	r3, #0
 756 0236 03D0     		beq	.L49
 452:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 757              		.loc 1 452 0 discriminator 1
 758 0238 294B     		ldr	r3, .L56
 759 023a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 451:Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 760              		.loc 1 451 0 discriminator 1
 761 023c 012B     		cmp	r3, #1
 762 023e 10D1     		bne	.L50
 763              	.L49:
 453:Generated_Source\PSoC5/cyPm.c ****     {
 454:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 455:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 764              		.loc 1 455 0
 765 0240 284B     		ldr	r3, .L56+4
 766 0242 1B78     		ldrb	r3, [r3]
 767 0244 DAB2     		uxtb	r2, r3
 768 0246 264B     		ldr	r3, .L56
 769 0248 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 770 024a 9A42     		cmp	r2, r3
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 23


 771 024c 04D0     		beq	.L51
 456:Generated_Source\PSoC5/cyPm.c ****         {
 457:Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 772              		.loc 1 457 0
 773 024e 244B     		ldr	r3, .L56
 774 0250 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 775 0252 1846     		mov	r0, r3
 776 0254 FFF7FEFF 		bl	CyMasterClk_SetDivider
 777              	.L51:
 458:Generated_Source\PSoC5/cyPm.c ****         }
 459:Generated_Source\PSoC5/cyPm.c **** 
 460:Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 461:Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 778              		.loc 1 461 0
 779 0258 214B     		ldr	r3, .L56
 780 025a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 781 025c 1846     		mov	r0, r3
 782 025e FFF7FEFF 		bl	CyMasterClk_SetSource
 783              	.L50:
 462:Generated_Source\PSoC5/cyPm.c ****     }
 463:Generated_Source\PSoC5/cyPm.c **** 
 464:Generated_Source\PSoC5/cyPm.c ****     /* IMO - disable if it was originally disabled */
 465:Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 784              		.loc 1 465 0
 785 0262 1F4B     		ldr	r3, .L56
 786 0264 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 787 0266 002B     		cmp	r3, #0
 788 0268 09D1     		bne	.L52
 466:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 789              		.loc 1 466 0 discriminator 1
 790 026a 1F4B     		ldr	r3, .L56+8
 791 026c 1B78     		ldrb	r3, [r3]
 792 026e DBB2     		uxtb	r3, r3
 793 0270 03F01003 		and	r3, r3, #16
 794 0274 DBB2     		uxtb	r3, r3
 465:Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 795              		.loc 1 465 0 discriminator 1
 796 0276 002B     		cmp	r3, #0
 797 0278 01D0     		beq	.L52
 467:Generated_Source\PSoC5/cyPm.c ****     {
 468:Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 798              		.loc 1 468 0
 799 027a FFF7FEFF 		bl	CyIMO_Stop
 800              	.L52:
 469:Generated_Source\PSoC5/cyPm.c ****     }
 470:Generated_Source\PSoC5/cyPm.c **** 
 471:Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 472:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 801              		.loc 1 472 0
 802 027e 1B4B     		ldr	r3, .L56+12
 803 0280 1B78     		ldrb	r3, [r3]
 804 0282 DBB2     		uxtb	r3, r3
 805 0284 9BB2     		uxth	r3, r3
 806 0286 1B02     		lsls	r3, r3, #8
 807 0288 FB81     		strh	r3, [r7, #14]	@ movhi
 473:Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 808              		.loc 1 473 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 24


 809 028a 194B     		ldr	r3, .L56+16
 810 028c 1B78     		ldrb	r3, [r3]
 811 028e DBB2     		uxtb	r3, r3
 812 0290 9AB2     		uxth	r2, r3
 813 0292 FB89     		ldrh	r3, [r7, #14]	@ movhi
 814 0294 1343     		orrs	r3, r3, r2
 815 0296 FB81     		strh	r3, [r7, #14]	@ movhi
 474:Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 816              		.loc 1 474 0
 817 0298 114B     		ldr	r3, .L56
 818 029a 9B89     		ldrh	r3, [r3, #12]
 819 029c FA89     		ldrh	r2, [r7, #14]
 820 029e 9A42     		cmp	r2, r3
 821 02a0 04D0     		beq	.L53
 475:Generated_Source\PSoC5/cyPm.c ****     {
 476:Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 822              		.loc 1 476 0
 823 02a2 0F4B     		ldr	r3, .L56
 824 02a4 9B89     		ldrh	r3, [r3, #12]
 825 02a6 1846     		mov	r0, r3
 826 02a8 FFF7FEFF 		bl	CyBusClk_SetDivider
 827              	.L53:
 477:Generated_Source\PSoC5/cyPm.c ****     }
 478:Generated_Source\PSoC5/cyPm.c **** 
 479:Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 480:Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 828              		.loc 1 480 0
 829 02ac 114B     		ldr	r3, .L56+20
 830 02ae 114A     		ldr	r2, .L56+20
 831 02b0 1278     		ldrb	r2, [r2]
 832 02b2 D2B2     		uxtb	r2, r2
 833 02b4 D2B2     		uxtb	r2, r2
 834 02b6 02F03F02 		and	r2, r2, #63
 835 02ba D1B2     		uxtb	r1, r2
 481:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 836              		.loc 1 481 0
 837 02bc 084A     		ldr	r2, .L56
 838 02be 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 480:Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
 839              		.loc 1 480 0
 840 02c0 D2B2     		uxtb	r2, r2
 841 02c2 0A43     		orrs	r2, r2, r1
 842 02c4 D2B2     		uxtb	r2, r2
 843 02c6 D2B2     		uxtb	r2, r2
 844 02c8 1A70     		strb	r2, [r3]
 482:Generated_Source\PSoC5/cyPm.c **** 
 483:Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 484:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 845              		.loc 1 484 0
 846 02ca 0B4B     		ldr	r3, .L56+24
 847 02cc 044A     		ldr	r2, .L56
 848 02ce 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 849 02d0 1A70     		strb	r2, [r3]
 485:Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 850              		.loc 1 485 0
 851 02d2 0A4B     		ldr	r3, .L56+28
 852 02d4 024A     		ldr	r2, .L56
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 25


 853 02d6 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 854 02d8 1A70     		strb	r2, [r3]
 486:Generated_Source\PSoC5/cyPm.c **** }
 855              		.loc 1 486 0
 856 02da 1837     		adds	r7, r7, #24
 857              		.cfi_def_cfa_offset 8
 858 02dc BD46     		mov	sp, r7
 859              		.cfi_def_cfa_register 13
 860              		@ sp needed
 861 02de 80BD     		pop	{r7, pc}
 862              	.L57:
 863              		.align	2
 864              	.L56:
 865 02e0 30000000 		.word	cyPmClockBackup
 866 02e4 04400040 		.word	1073758212
 867 02e8 A0430040 		.word	1073759136
 868 02ec 07400040 		.word	1073758215
 869 02f0 06400040 		.word	1073758214
 870 02f4 00480040 		.word	1073760256
 871 02f8 A1430040 		.word	1073759137
 872 02fc A2430040 		.word	1073759138
 873              		.cfi_endproc
 874              	.LFE1:
 875              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 876              		.section	.text.CyPmAltAct,"ax",%progbits
 877              		.align	2
 878              		.global	CyPmAltAct
 879              		.thumb
 880              		.thumb_func
 881              		.type	CyPmAltAct, %function
 882              	CyPmAltAct:
 883              	.LFB2:
 487:Generated_Source\PSoC5/cyPm.c **** 
 488:Generated_Source\PSoC5/cyPm.c **** 
 489:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 490:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 491:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 492:Generated_Source\PSoC5/cyPm.c **** *
 493:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 494:Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 495:Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 496:Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 497:Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 498:Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 499:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 500:Generated_Source\PSoC5/cyPm.c **** *
 501:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 502:Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 503:Generated_Source\PSoC5/cyPm.c **** *
 504:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 505:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 506:Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 507:Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 508:Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 509:Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 510:Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 511:Generated_Source\PSoC5/cyPm.c **** *  Active state.
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 26


 512:Generated_Source\PSoC5/cyPm.c **** *
 513:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 514:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 515:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 516:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 517:Generated_Source\PSoC5/cyPm.c **** *
 518:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 519:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 520:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 521:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 522:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 523:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 524:Generated_Source\PSoC5/cyPm.c **** *
 525:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 526:Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 527:Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 528:Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 529:Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 530:Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 531:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 532:Generated_Source\PSoC5/cyPm.c **** *
 533:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 534:Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 535:Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 536:Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 537:Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 538:Generated_Source\PSoC5/cyPm.c **** *
 539:Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on the wakeupSource parameter in the following
 540:Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 541:Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 542:Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
 543:Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 544:Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 545:Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 546:Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 547:Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 548:Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 549:Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 550:Generated_Source\PSoC5/cyPm.c **** *
 551:Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 552:Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 553:Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 554:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 555:Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 556:Generated_Source\PSoC5/cyPm.c **** *
 557:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime: Specifies a timer wakeup source and the frequency of that
 558:Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 559:Generated_Source\PSoC5/cyPm.c **** *
 560:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 561:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 562:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 563:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 564:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 565:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 566:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 567:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 568:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 27


 569:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 570:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 571:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 572:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 573:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 574:Generated_Source\PSoC5/cyPm.c **** *  \param PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 575:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 576:Generated_Source\PSoC5/cyPm.c **** *
 577:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 578:Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 579:Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 580:Generated_Source\PSoC5/cyPm.c **** *
 581:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 582:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified, the associated timer will
 583:Generated_Source\PSoC5/cyPm.c **** *                   be included as a wakeup source.
 584:Generated_Source\PSoC5/cyPm.c **** *
 585:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 586:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 587:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 588:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 589:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 590:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 591:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 592:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 593:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 594:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 595:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 596:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 597:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 598:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
 599:Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 600:Generated_Source\PSoC5/cyPm.c **** *
 601:Generated_Source\PSoC5/cyPm.c **** *  \param *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 602:Generated_Source\PSoC5/cyPm.c **** *  \param **Note: CTW and One PPS wakeup signals are in the same mask bit.
 603:Generated_Source\PSoC5/cyPm.c **** *
 604:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource, an instance specific define
 605:Generated_Source\PSoC5/cyPm.c **** *  that will track with the specific comparator that the instance
 606:Generated_Source\PSoC5/cyPm.c **** *  is placed into should be used. As an example, for a Comparator instance named
 607:Generated_Source\PSoC5/cyPm.c **** *  \param MyComp the value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 608:Generated_Source\PSoC5/cyPm.c **** *
 609:Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 610:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with a corresponding parameter. Please
 611:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 612:Generated_Source\PSoC5/cyPm.c **** *  information.
 613:Generated_Source\PSoC5/cyPm.c **** *
 614:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 615:Generated_Source\PSoC5/cyPm.c **** *  No
 616:Generated_Source\PSoC5/cyPm.c **** *
 617:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
 618:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 619:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 620:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 621:Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if the FTW timer is used as wakeup time)
 622:Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 623:Generated_Source\PSoC5/cyPm.c **** *
 624:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 625:Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 28


 626:Generated_Source\PSoC5/cyPm.c **** {
 884              		.loc 1 626 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 889 0000 80B4     		push	{r7}
 890              		.cfi_def_cfa_offset 4
 891              		.cfi_offset 7, -4
 892 0002 83B0     		sub	sp, sp, #12
 893              		.cfi_def_cfa_offset 16
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
 896 0006 0346     		mov	r3, r0
 897 0008 0A46     		mov	r2, r1
 898 000a FB80     		strh	r3, [r7, #6]	@ movhi
 899 000c 1346     		mov	r3, r2	@ movhi
 900 000e BB80     		strh	r3, [r7, #4]	@ movhi
 627:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 628:Generated_Source\PSoC5/cyPm.c **** 
 629:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 630:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 631:Generated_Source\PSoC5/cyPm.c **** 
 632:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 633:Generated_Source\PSoC5/cyPm.c ****         {
 634:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 635:Generated_Source\PSoC5/cyPm.c ****         }
 636:Generated_Source\PSoC5/cyPm.c **** 
 637:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 638:Generated_Source\PSoC5/cyPm.c **** 
 639:Generated_Source\PSoC5/cyPm.c **** 
 640:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 641:Generated_Source\PSoC5/cyPm.c **** 
 642:Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 643:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 644:Generated_Source\PSoC5/cyPm.c ****         {
 645:Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 646:Generated_Source\PSoC5/cyPm.c **** 
 647:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 648:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 649:Generated_Source\PSoC5/cyPm.c ****         }
 650:Generated_Source\PSoC5/cyPm.c **** 
 651:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 652:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 653:Generated_Source\PSoC5/cyPm.c ****         {
 654:Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 655:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 656:Generated_Source\PSoC5/cyPm.c **** 
 657:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 658:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 659:Generated_Source\PSoC5/cyPm.c ****         }
 660:Generated_Source\PSoC5/cyPm.c **** 
 661:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 662:Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 663:Generated_Source\PSoC5/cyPm.c ****         {
 664:Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 665:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 29


 666:Generated_Source\PSoC5/cyPm.c **** 
 667:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 668:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 669:Generated_Source\PSoC5/cyPm.c ****         }
 670:Generated_Source\PSoC5/cyPm.c **** 
 671:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 672:Generated_Source\PSoC5/cyPm.c **** 
 673:Generated_Source\PSoC5/cyPm.c **** 
 674:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 675:Generated_Source\PSoC5/cyPm.c **** 
 676:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 677:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 901              		.loc 1 677 0
 902 0010 224B     		ldr	r3, .L59
 903 0012 1B78     		ldrb	r3, [r3]
 904 0014 DAB2     		uxtb	r2, r3
 905 0016 224B     		ldr	r3, .L59+4
 906 0018 1A71     		strb	r2, [r3, #4]
 678:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 907              		.loc 1 678 0
 908 001a 204A     		ldr	r2, .L59
 909 001c BB88     		ldrh	r3, [r7, #4]
 910 001e 1B09     		lsrs	r3, r3, #4
 911 0020 9BB2     		uxth	r3, r3
 912 0022 DBB2     		uxtb	r3, r3
 913 0024 1370     		strb	r3, [r2]
 679:Generated_Source\PSoC5/cyPm.c **** 
 680:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 681:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 914              		.loc 1 681 0
 915 0026 1F4B     		ldr	r3, .L59+8
 916 0028 1B78     		ldrb	r3, [r3]
 917 002a DAB2     		uxtb	r2, r3
 918 002c 1C4B     		ldr	r3, .L59+4
 919 002e 5A71     		strb	r2, [r3, #5]
 682:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 920              		.loc 1 682 0
 921 0030 1C4A     		ldr	r2, .L59+8
 922 0032 BB88     		ldrh	r3, [r7, #4]	@ movhi
 923 0034 DBB2     		uxtb	r3, r3
 924 0036 03F00F03 		and	r3, r3, #15
 925 003a DBB2     		uxtb	r3, r3
 926 003c 1370     		strb	r3, [r2]
 683:Generated_Source\PSoC5/cyPm.c **** 
 684:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 685:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 927              		.loc 1 685 0
 928 003e 1A4B     		ldr	r3, .L59+12
 929 0040 1B78     		ldrb	r3, [r3]
 930 0042 DAB2     		uxtb	r2, r3
 931 0044 164B     		ldr	r3, .L59+4
 932 0046 9A71     		strb	r2, [r3, #6]
 686:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 933              		.loc 1 686 0
 934 0048 174A     		ldr	r2, .L59+12
 935 004a BB88     		ldrh	r3, [r7, #4]
 936 004c 1B0B     		lsrs	r3, r3, #12
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 30


 937 004e 9BB2     		uxth	r3, r3
 938 0050 DBB2     		uxtb	r3, r3
 939 0052 03F00103 		and	r3, r3, #1
 940 0056 DBB2     		uxtb	r3, r3
 941 0058 1370     		strb	r3, [r2]
 687:Generated_Source\PSoC5/cyPm.c **** 
 688:Generated_Source\PSoC5/cyPm.c **** 
 689:Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 690:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 942              		.loc 1 690 0
 943 005a 144A     		ldr	r2, .L59+16
 944 005c 134B     		ldr	r3, .L59+16
 945 005e 1B78     		ldrb	r3, [r3]
 946 0060 DBB2     		uxtb	r3, r3
 947 0062 23F00703 		bic	r3, r3, #7
 948 0066 DBB2     		uxtb	r3, r3
 949 0068 43F00103 		orr	r3, r3, #1
 950 006c DBB2     		uxtb	r3, r3
 951 006e 1370     		strb	r3, [r2]
 691:Generated_Source\PSoC5/cyPm.c **** 
 692:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 693:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 952              		.loc 1 693 0
 953 0070 0E4B     		ldr	r3, .L59+16
 954 0072 1B78     		ldrb	r3, [r3]
 694:Generated_Source\PSoC5/cyPm.c **** 
 695:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 696:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 955              		.loc 1 696 0
 956              	@ 696 "Generated_Source\PSoC5\cyPm.c" 1
 957 0074 00BF     		NOP
 958              	
 959              	@ 0 "" 2
 697:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 960              		.loc 1 697 0
 961              	@ 697 "Generated_Source\PSoC5\cyPm.c" 1
 962 0076 00BF     		NOP
 963              	
 964              	@ 0 "" 2
 698:Generated_Source\PSoC5/cyPm.c **** 
 699:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 700:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 965              		.loc 1 700 0
 966              	@ 700 "Generated_Source\PSoC5\cyPm.c" 1
 967 0078 30BF     		WFI 
 968              	
 969              	@ 0 "" 2
 701:Generated_Source\PSoC5/cyPm.c **** 
 702:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 703:Generated_Source\PSoC5/cyPm.c **** 
 704:Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 705:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 970              		.loc 1 705 0
 971              		.thumb
 972 007a 084B     		ldr	r3, .L59
 973 007c 084A     		ldr	r2, .L59+4
 974 007e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 31


 975 0080 1A70     		strb	r2, [r3]
 706:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 976              		.loc 1 706 0
 977 0082 084B     		ldr	r3, .L59+8
 978 0084 064A     		ldr	r2, .L59+4
 979 0086 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 980 0088 1A70     		strb	r2, [r3]
 707:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 981              		.loc 1 707 0
 982 008a 074B     		ldr	r3, .L59+12
 983 008c 044A     		ldr	r2, .L59+4
 984 008e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 985 0090 1A70     		strb	r2, [r3]
 708:Generated_Source\PSoC5/cyPm.c **** }
 986              		.loc 1 708 0
 987 0092 0C37     		adds	r7, r7, #12
 988              		.cfi_def_cfa_offset 4
 989 0094 BD46     		mov	sp, r7
 990              		.cfi_def_cfa_register 13
 991              		@ sp needed
 992 0096 5DF8047B 		ldr	r7, [sp], #4
 993              		.cfi_restore 7
 994              		.cfi_def_cfa_offset 0
 995 009a 7047     		bx	lr
 996              	.L60:
 997              		.align	2
 998              	.L59:
 999 009c 98430040 		.word	1073759128
 1000 00a0 00000000 		.word	cyPmBackup
 1001 00a4 99430040 		.word	1073759129
 1002 00a8 9A430040 		.word	1073759130
 1003 00ac 93430040 		.word	1073759123
 1004              		.cfi_endproc
 1005              	.LFE2:
 1006              		.size	CyPmAltAct, .-CyPmAltAct
 1007              		.section	.text.CyPmSleep,"ax",%progbits
 1008              		.align	2
 1009              		.global	CyPmSleep
 1010              		.thumb
 1011              		.thumb_func
 1012              		.type	CyPmSleep, %function
 1013              	CyPmSleep:
 1014              	.LFB3:
 709:Generated_Source\PSoC5/cyPm.c **** 
 710:Generated_Source\PSoC5/cyPm.c **** 
 711:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 712:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 713:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
 714:Generated_Source\PSoC5/cyPm.c **** *
 715:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 716:Generated_Source\PSoC5/cyPm.c **** *
 717:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 718:Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as the wakeup timer.
 719:Generated_Source\PSoC5/cyPm.c **** *
 720:Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 721:Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 722:Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 32


 723:Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 724:Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 725:Generated_Source\PSoC5/cyPm.c **** *
 726:Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 727:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 728:Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 729:Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be a combination
 730:Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 731:Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 732:Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 733:Generated_Source\PSoC5/cyPm.c **** *
 734:Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 735:Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 736:Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 737:Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 738:Generated_Source\PSoC5/cyPm.c **** *
 739:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 740:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 741:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 742:Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 743:Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 744:Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 745:Generated_Source\PSoC5/cyPm.c **** *
 746:Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 747:Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 748:Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 749:Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 750:Generated_Source\PSoC5/cyPm.c **** *  generate interrupt.
 751:Generated_Source\PSoC5/cyPm.c **** *
 752:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupTime:      Specifies a timer wakeup source and the frequency of that
 753:Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 754:Generated_Source\PSoC5/cyPm.c **** *
 755:Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 756:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 757:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 758:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 759:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 760:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 761:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 762:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 763:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 764:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 765:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 766:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 767:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 768:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 769:Generated_Source\PSoC5/cyPm.c **** *  \param PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 770:Generated_Source\PSoC5/cyPm.c **** *
 771:Generated_Source\PSoC5/cyPm.c **** *  \param wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 772:Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 773:Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 774:Generated_Source\PSoC5/cyPm.c **** *
 775:Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 776:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 777:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 778:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 779:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 33


 780:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 781:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 782:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 783:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 784:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 785:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 786:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 787:Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 788:Generated_Source\PSoC5/cyPm.c **** *
 789:Generated_Source\PSoC5/cyPm.c **** *  \param *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 790:Generated_Source\PSoC5/cyPm.c **** *
 791:Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 792:Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 793:Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 794:Generated_Source\PSoC5/cyPm.c **** *  \param value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 795:Generated_Source\PSoC5/cyPm.c **** *
 796:Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 797:Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 798:Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 799:Generated_Source\PSoC5/cyPm.c **** *  information.
 800:Generated_Source\PSoC5/cyPm.c **** *
 801:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 802:Generated_Source\PSoC5/cyPm.c **** *  No
 803:Generated_Source\PSoC5/cyPm.c **** *
 804:Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 805:Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 806:Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 807:Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 808:Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 809:Generated_Source\PSoC5/cyPm.c **** *
 810:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 811:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 812:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 813:Generated_Source\PSoC5/cyPm.c **** *
 814:Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 815:Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 816:Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 817:Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 818:Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 819:Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 820:Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then CTW is not required.
 821:Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 822:Generated_Source\PSoC5/cyPm.c **** *
 823:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 824:Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 825:Generated_Source\PSoC5/cyPm.c **** {
 1015              		.loc 1 825 0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 16
 1018              		@ frame_needed = 1, uses_anonymous_args = 0
 1019 0000 80B5     		push	{r7, lr}
 1020              		.cfi_def_cfa_offset 8
 1021              		.cfi_offset 7, -8
 1022              		.cfi_offset 14, -4
 1023 0002 84B0     		sub	sp, sp, #16
 1024              		.cfi_def_cfa_offset 24
 1025 0004 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 34


 1026              		.cfi_def_cfa_register 7
 1027 0006 0346     		mov	r3, r0
 1028 0008 0A46     		mov	r2, r1
 1029 000a FB71     		strb	r3, [r7, #7]
 1030 000c 1346     		mov	r3, r2	@ movhi
 1031 000e BB80     		strh	r3, [r7, #4]	@ movhi
 826:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 827:Generated_Source\PSoC5/cyPm.c **** 
 828:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 829:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1032              		.loc 1 829 0
 1033 0010 FFF7FEFF 		bl	CyEnterCriticalSection
 1034 0014 0346     		mov	r3, r0
 1035 0016 FB73     		strb	r3, [r7, #15]
 830:Generated_Source\PSoC5/cyPm.c **** 
 831:Generated_Source\PSoC5/cyPm.c **** 
 832:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 833:Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 834:Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 835:Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 836:Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
 837:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 838:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1036              		.loc 1 838 0
 1037 0018 4B4B     		ldr	r3, .L69
 1038 001a 1B78     		ldrb	r3, [r3]
 1039 001c DBB2     		uxtb	r3, r3
 1040 001e 03F00803 		and	r3, r3, #8
 1041 0022 002B     		cmp	r3, #0
 1042 0024 36D1     		bne	.L62
 839:Generated_Source\PSoC5/cyPm.c ****     {
 840:Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 841:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1043              		.loc 1 841 0
 1044 0026 494A     		ldr	r2, .L69+4
 1045 0028 484B     		ldr	r3, .L69+4
 1046 002a 1B78     		ldrb	r3, [r3]
 1047 002c DBB2     		uxtb	r3, r3
 1048 002e 03F01F03 		and	r3, r3, #31
 1049 0032 DBB2     		uxtb	r3, r3
 1050 0034 1370     		strb	r3, [r2]
 842:Generated_Source\PSoC5/cyPm.c ****     }
 843:Generated_Source\PSoC5/cyPm.c ****     else
 844:Generated_Source\PSoC5/cyPm.c ****     {
 845:Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 846:Generated_Source\PSoC5/cyPm.c **** 
 847:Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 848:Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 849:Generated_Source\PSoC5/cyPm.c **** 
 850:Generated_Source\PSoC5/cyPm.c ****         return;
 851:Generated_Source\PSoC5/cyPm.c ****     }
 852:Generated_Source\PSoC5/cyPm.c **** 
 853:Generated_Source\PSoC5/cyPm.c **** 
 854:Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 855:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 856:Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before the sleep mode entry.
 857:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 35


 858:Generated_Source\PSoC5/cyPm.c ****     *   be also disabled.
 859:Generated_Source\PSoC5/cyPm.c ****     *
 860:Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 861:Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware
 862:Generated_Source\PSoC5/cyPm.c ****     *   buzz must be enabled before the sleep mode entry and restored on
 863:Generated_Source\PSoC5/cyPm.c ****     *   the wakeup.
 864:Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 865:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 866:Generated_Source\PSoC5/cyPm.c **** 
 867:Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 868:Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 869:Generated_Source\PSoC5/cyPm.c ****         {
 870:Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 871:Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 872:Generated_Source\PSoC5/cyPm.c ****         }
 873:Generated_Source\PSoC5/cyPm.c **** 
 874:Generated_Source\PSoC5/cyPm.c **** 
 875:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 876:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 877:Generated_Source\PSoC5/cyPm.c ****         {
 878:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 879:Generated_Source\PSoC5/cyPm.c ****             {
 880:Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 881:Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 882:Generated_Source\PSoC5/cyPm.c ****             }
 883:Generated_Source\PSoC5/cyPm.c ****             else
 884:Generated_Source\PSoC5/cyPm.c ****             {
 885:Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 886:Generated_Source\PSoC5/cyPm.c ****                 {
 887:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 888:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 889:Generated_Source\PSoC5/cyPm.c ****                 }
 890:Generated_Source\PSoC5/cyPm.c ****                 else
 891:Generated_Source\PSoC5/cyPm.c ****                 {
 892:Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 893:Generated_Source\PSoC5/cyPm.c ****                 }
 894:Generated_Source\PSoC5/cyPm.c ****             }
 895:Generated_Source\PSoC5/cyPm.c ****         }
 896:Generated_Source\PSoC5/cyPm.c **** 
 897:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 898:Generated_Source\PSoC5/cyPm.c **** 
 899:Generated_Source\PSoC5/cyPm.c **** 
 900:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 901:Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices,interrupt is required for the CPU to wake up. The
 902:Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 903:Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for
 904:Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 905:Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 906:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 907:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 908:Generated_Source\PSoC5/cyPm.c **** 
 909:Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 910:Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 911:Generated_Source\PSoC5/cyPm.c **** 
 912:Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 913:Generated_Source\PSoC5/cyPm.c ****         {
 914:Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 36


 915:Generated_Source\PSoC5/cyPm.c ****         }
 916:Generated_Source\PSoC5/cyPm.c **** 
 917:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 918:Generated_Source\PSoC5/cyPm.c **** 
 919:Generated_Source\PSoC5/cyPm.c **** 
 920:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1051              		.loc 1 920 0
 1052 0036 FFF7FEFF 		bl	CyPmHibSlpSaveSet
 921:Generated_Source\PSoC5/cyPm.c **** 
 922:Generated_Source\PSoC5/cyPm.c **** 
 923:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 924:Generated_Source\PSoC5/cyPm.c **** 
 925:Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 926:Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 927:Generated_Source\PSoC5/cyPm.c ****         {
 928:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of CTW */
 929:Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 930:Generated_Source\PSoC5/cyPm.c **** 
 931:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 932:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 933:Generated_Source\PSoC5/cyPm.c ****         }
 934:Generated_Source\PSoC5/cyPm.c **** 
 935:Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 936:Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 937:Generated_Source\PSoC5/cyPm.c ****         {
 938:Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 939:Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 940:Generated_Source\PSoC5/cyPm.c **** 
 941:Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to wakeupSource */
 942:Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 943:Generated_Source\PSoC5/cyPm.c ****         }
 944:Generated_Source\PSoC5/cyPm.c **** 
 945:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 946:Generated_Source\PSoC5/cyPm.c **** 
 947:Generated_Source\PSoC5/cyPm.c **** 
 948:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 949:Generated_Source\PSoC5/cyPm.c **** 
 950:Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 951:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1053              		.loc 1 951 0
 1054 003a 454B     		ldr	r3, .L69+8
 1055 003c 1B78     		ldrb	r3, [r3]
 1056 003e DAB2     		uxtb	r2, r3
 1057 0040 444B     		ldr	r3, .L69+12
 1058 0042 1A71     		strb	r2, [r3, #4]
 952:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 1059              		.loc 1 952 0
 1060 0044 424A     		ldr	r2, .L69+8
 1061 0046 BB88     		ldrh	r3, [r7, #4]
 1062 0048 1B09     		lsrs	r3, r3, #4
 1063 004a 9BB2     		uxth	r3, r3
 1064 004c DBB2     		uxtb	r3, r3
 1065 004e 1370     		strb	r3, [r2]
 953:Generated_Source\PSoC5/cyPm.c **** 
 954:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 955:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1066              		.loc 1 955 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 37


 1067 0050 414B     		ldr	r3, .L69+16
 1068 0052 1B78     		ldrb	r3, [r3]
 1069 0054 DAB2     		uxtb	r2, r3
 1070 0056 3F4B     		ldr	r3, .L69+12
 1071 0058 5A71     		strb	r2, [r3, #5]
 956:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1072              		.loc 1 956 0
 1073 005a 3F4A     		ldr	r2, .L69+16
 1074 005c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1075 005e DBB2     		uxtb	r3, r3
 1076 0060 03F00F03 		and	r3, r3, #15
 1077 0064 DBB2     		uxtb	r3, r3
 1078 0066 1370     		strb	r3, [r2]
 957:Generated_Source\PSoC5/cyPm.c **** 
 958:Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 959:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1079              		.loc 1 959 0
 1080 0068 3C4B     		ldr	r3, .L69+20
 1081 006a 1B78     		ldrb	r3, [r3]
 1082 006c DAB2     		uxtb	r2, r3
 1083 006e 394B     		ldr	r3, .L69+12
 1084 0070 9A71     		strb	r2, [r3, #6]
 960:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1085              		.loc 1 960 0
 1086 0072 3A4A     		ldr	r2, .L69+20
 1087 0074 BB88     		ldrh	r3, [r7, #4]
 1088 0076 1B0B     		lsrs	r3, r3, #12
 1089 0078 9BB2     		uxth	r3, r3
 1090 007a DBB2     		uxtb	r3, r3
 1091 007c 03F00103 		and	r3, r3, #1
 1092 0080 DBB2     		uxtb	r3, r3
 1093 0082 1370     		strb	r3, [r2]
 961:Generated_Source\PSoC5/cyPm.c **** 
 962:Generated_Source\PSoC5/cyPm.c **** 
 963:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 964:Generated_Source\PSoC5/cyPm.c ****     * Do not use the merge region below unless any component datasheet
 965:Generated_Source\PSoC5/cyPm.c ****     * suggests doing so.
 966:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 967:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 968:Generated_Source\PSoC5/cyPm.c **** 
 969:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 970:Generated_Source\PSoC5/cyPm.c **** 
 971:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK
 972:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_BeforeSleep_Callback();
 973:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_BEFORE_SLEEP_CALLBACK */
 974:Generated_Source\PSoC5/cyPm.c **** 
 975:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 976:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1094              		.loc 1 976 0
 1095 0084 364B     		ldr	r3, .L69+24
 1096 0086 1B78     		ldrb	r3, [r3]
 1097 0088 DBB2     		uxtb	r3, r3
 1098 008a 03F00703 		and	r3, r3, #7
 1099 008e 002B     		cmp	r3, #0
 1100 0090 0AD1     		bne	.L65
 1101 0092 04E0     		b	.L68
 1102              	.L62:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 38


 848:Generated_Source\PSoC5/cyPm.c **** 
 1103              		.loc 1 848 0
 1104 0094 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1105 0096 1846     		mov	r0, r3
 1106 0098 FFF7FEFF 		bl	CyExitCriticalSection
 850:Generated_Source\PSoC5/cyPm.c ****     }
 1107              		.loc 1 850 0
 1108 009c 50E0     		b	.L61
 1109              	.L68:
 977:Generated_Source\PSoC5/cyPm.c ****     {
 978:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 979:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1110              		.loc 1 979 0
 1111 009e 2D4B     		ldr	r3, .L69+12
 1112 00a0 0122     		movs	r2, #1
 1113 00a2 83F82D20 		strb	r2, [r3, #45]
 1114 00a6 14E0     		b	.L66
 1115              	.L65:
 980:Generated_Source\PSoC5/cyPm.c ****     }
 981:Generated_Source\PSoC5/cyPm.c ****     else
 982:Generated_Source\PSoC5/cyPm.c ****     {
 983:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 984:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1116              		.loc 1 984 0
 1117 00a8 2A4B     		ldr	r3, .L69+12
 1118 00aa 0022     		movs	r2, #0
 1119 00ac 83F82D20 		strb	r2, [r3, #45]
 985:Generated_Source\PSoC5/cyPm.c **** 
 986:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 987:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1120              		.loc 1 987 0
 1121 00b0 2B4B     		ldr	r3, .L69+24
 1122 00b2 1B78     		ldrb	r3, [r3]
 1123 00b4 DBB2     		uxtb	r3, r3
 1124 00b6 03F00703 		and	r3, r3, #7
 1125 00ba DAB2     		uxtb	r2, r3
 1126 00bc 254B     		ldr	r3, .L69+12
 1127 00be 83F82C20 		strb	r2, [r3, #44]
 988:Generated_Source\PSoC5/cyPm.c **** 
 989:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 990:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1128              		.loc 1 990 0
 1129 00c2 274A     		ldr	r2, .L69+24
 1130 00c4 264B     		ldr	r3, .L69+24
 1131 00c6 1B78     		ldrb	r3, [r3]
 1132 00c8 DBB2     		uxtb	r3, r3
 1133 00ca 23F00703 		bic	r3, r3, #7
 1134 00ce DBB2     		uxtb	r3, r3
 1135 00d0 1370     		strb	r3, [r2]
 1136              	.L66:
 991:Generated_Source\PSoC5/cyPm.c ****     }
 992:Generated_Source\PSoC5/cyPm.c **** 
 993:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Sleep mode */
 994:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1137              		.loc 1 994 0
 1138 00d2 1D4A     		ldr	r2, .L69
 1139 00d4 1C4B     		ldr	r3, .L69
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 39


 1140 00d6 1B78     		ldrb	r3, [r3]
 1141 00d8 DBB2     		uxtb	r3, r3
 1142 00da 23F00703 		bic	r3, r3, #7
 1143 00de DBB2     		uxtb	r3, r3
 1144 00e0 43F00303 		orr	r3, r3, #3
 1145 00e4 DBB2     		uxtb	r3, r3
 1146 00e6 1370     		strb	r3, [r2]
 995:Generated_Source\PSoC5/cyPm.c **** 
 996:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 997:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1147              		.loc 1 997 0
 1148 00e8 174B     		ldr	r3, .L69
 1149 00ea 1B78     		ldrb	r3, [r3]
 998:Generated_Source\PSoC5/cyPm.c **** 
 999:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1000:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1150              		.loc 1 1000 0
 1151              	@ 1000 "Generated_Source\PSoC5\cyPm.c" 1
 1152 00ec 00BF     		NOP
 1153              	
 1154              	@ 0 "" 2
1001:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1155              		.loc 1 1001 0
 1156              	@ 1001 "Generated_Source\PSoC5\cyPm.c" 1
 1157 00ee 00BF     		NOP
 1158              	
 1159              	@ 0 "" 2
1002:Generated_Source\PSoC5/cyPm.c **** 
1003:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1004:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1160              		.loc 1 1004 0
 1161              	@ 1004 "Generated_Source\PSoC5\cyPm.c" 1
 1162 00f0 30BF     		WFI 
 1163              	
 1164              	@ 0 "" 2
1005:Generated_Source\PSoC5/cyPm.c **** 
1006:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
1007:Generated_Source\PSoC5/cyPm.c **** 
1008:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1009:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1165              		.loc 1 1009 0
 1166              		.thumb
 1167 00f2 184B     		ldr	r3, .L69+12
 1168 00f4 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1169 00f8 012B     		cmp	r3, #1
 1170 00fa 0FD0     		beq	.L67
1010:Generated_Source\PSoC5/cyPm.c ****     {
1011:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1171              		.loc 1 1011 0
 1172 00fc 184B     		ldr	r3, .L69+24
 1173 00fe 184A     		ldr	r2, .L69+24
 1174 0100 1278     		ldrb	r2, [r2]
 1175 0102 D2B2     		uxtb	r2, r2
 1176 0104 D2B2     		uxtb	r2, r2
 1177 0106 22F00702 		bic	r2, r2, #7
 1178 010a D1B2     		uxtb	r1, r2
1012:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 40


 1179              		.loc 1 1012 0
 1180 010c 114A     		ldr	r2, .L69+12
 1181 010e 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1011:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1182              		.loc 1 1011 0
 1183 0112 D2B2     		uxtb	r2, r2
 1184 0114 0A43     		orrs	r2, r2, r1
 1185 0116 D2B2     		uxtb	r2, r2
 1186 0118 D2B2     		uxtb	r2, r2
 1187 011a 1A70     		strb	r2, [r3]
 1188              	.L67:
1013:Generated_Source\PSoC5/cyPm.c ****     }
1014:Generated_Source\PSoC5/cyPm.c **** 
1015:Generated_Source\PSoC5/cyPm.c **** 
1016:Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
1017:Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
1018:Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
1019:Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
1020:Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
1021:Generated_Source\PSoC5/cyPm.c **** 
1022:Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
1023:Generated_Source\PSoC5/cyPm.c **** 
1024:Generated_Source\PSoC5/cyPm.c ****     #ifdef CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK
1025:Generated_Source\PSoC5/cyPm.c ****         CyBoot_CyPmSleep_AfterSleep_Callback();
1026:Generated_Source\PSoC5/cyPm.c ****     #endif /* CY_BOOT_CY_PM_SLEEP_AFTER_SLEEP_CALLBACK */
1027:Generated_Source\PSoC5/cyPm.c **** 
1028:Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
1029:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1189              		.loc 1 1029 0
 1190 011c FFF7FEFF 		bl	CyPmHibSlpRestore
1030:Generated_Source\PSoC5/cyPm.c **** 
1031:Generated_Source\PSoC5/cyPm.c **** 
1032:Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
1033:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1034:Generated_Source\PSoC5/cyPm.c **** 
1035:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
1036:Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
1037:Generated_Source\PSoC5/cyPm.c ****         {
1038:Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
1039:Generated_Source\PSoC5/cyPm.c ****             {
1040:Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
1041:Generated_Source\PSoC5/cyPm.c ****                 {
1042:Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
1043:Generated_Source\PSoC5/cyPm.c ****                 }
1044:Generated_Source\PSoC5/cyPm.c ****             }
1045:Generated_Source\PSoC5/cyPm.c ****         }
1046:Generated_Source\PSoC5/cyPm.c **** 
1047:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1048:Generated_Source\PSoC5/cyPm.c **** 
1049:Generated_Source\PSoC5/cyPm.c **** 
1050:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1051:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1191              		.loc 1 1051 0
 1192 0120 0B4B     		ldr	r3, .L69+8
 1193 0122 0C4A     		ldr	r2, .L69+12
 1194 0124 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1195 0126 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 41


1052:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1196              		.loc 1 1052 0
 1197 0128 0B4B     		ldr	r3, .L69+16
 1198 012a 0A4A     		ldr	r2, .L69+12
 1199 012c 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1200 012e 1A70     		strb	r2, [r3]
1053:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1201              		.loc 1 1053 0
 1202 0130 0A4B     		ldr	r3, .L69+20
 1203 0132 084A     		ldr	r2, .L69+12
 1204 0134 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1205 0136 1A70     		strb	r2, [r3]
1054:Generated_Source\PSoC5/cyPm.c **** 
1055:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1056:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1206              		.loc 1 1056 0
 1207 0138 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1208 013a 1846     		mov	r0, r3
 1209 013c FFF7FEFF 		bl	CyExitCriticalSection
 1210              	.L61:
1057:Generated_Source\PSoC5/cyPm.c **** }
 1211              		.loc 1 1057 0
 1212 0140 1037     		adds	r7, r7, #16
 1213              		.cfi_def_cfa_offset 8
 1214 0142 BD46     		mov	sp, r7
 1215              		.cfi_def_cfa_register 13
 1216              		@ sp needed
 1217 0144 80BD     		pop	{r7, pc}
 1218              	.L70:
 1219 0146 00BF     		.align	2
 1220              	.L69:
 1221 0148 93430040 		.word	1073759123
 1222 014c 83460040 		.word	1073759875
 1223 0150 98430040 		.word	1073759128
 1224 0154 00000000 		.word	cyPmBackup
 1225 0158 99430040 		.word	1073759129
 1226 015c 9A430040 		.word	1073759130
 1227 0160 00420040 		.word	1073758720
 1228              		.cfi_endproc
 1229              	.LFE3:
 1230              		.size	CyPmSleep, .-CyPmSleep
 1231              		.section	.text.CyPmHibernate,"ax",%progbits
 1232              		.align	2
 1233              		.global	CyPmHibernate
 1234              		.thumb
 1235              		.thumb_func
 1236              		.type	CyPmHibernate, %function
 1237              	CyPmHibernate:
 1238              	.LFB4:
1058:Generated_Source\PSoC5/cyPm.c **** 
1059:Generated_Source\PSoC5/cyPm.c **** 
1060:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1061:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1062:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1063:Generated_Source\PSoC5/cyPm.c **** *
1064:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1065:Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 42


1066:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1067:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1068:Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate PICU
1069:Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1070:Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1071:Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1072:Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1073:Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1074:Generated_Source\PSoC5/cyPm.c **** *
1075:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1076:Generated_Source\PSoC5/cyPm.c **** *  No
1077:Generated_Source\PSoC5/cyPm.c **** *
1078:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1079:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1080:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1081:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1082:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1083:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1084:Generated_Source\PSoC5/cyPm.c **** *
1085:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1086:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1087:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1088:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1089:Generated_Source\PSoC5/cyPm.c **** *
1090:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1091:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1092:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
1093:Generated_Source\PSoC5/cyPm.c **** *
1094:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1095:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1096:Generated_Source\PSoC5/cyPm.c **** {
 1239              		.loc 1 1096 0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 1, uses_anonymous_args = 0
 1243 0000 80B5     		push	{r7, lr}
 1244              		.cfi_def_cfa_offset 8
 1245              		.cfi_offset 7, -8
 1246              		.cfi_offset 14, -4
 1247 0002 00AF     		add	r7, sp, #0
 1248              		.cfi_def_cfa_register 7
1097:Generated_Source\PSoC5/cyPm.c ****     CyPmHibernateEx(CY_PM_HIB_SRC_PICU);
 1249              		.loc 1 1097 0
 1250 0004 4020     		movs	r0, #64
 1251 0006 FFF7FEFF 		bl	CyPmHibernateEx
1098:Generated_Source\PSoC5/cyPm.c **** }
 1252              		.loc 1 1098 0
 1253 000a 80BD     		pop	{r7, pc}
 1254              		.cfi_endproc
 1255              	.LFE4:
 1256              		.size	CyPmHibernate, .-CyPmHibernate
 1257              		.section	.text.CyPmHibernateEx,"ax",%progbits
 1258              		.align	2
 1259              		.global	CyPmHibernateEx
 1260              		.thumb
 1261              		.thumb_func
 1262              		.type	CyPmHibernateEx, %function
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 43


 1263              	CyPmHibernateEx:
 1264              	.LFB5:
1099:Generated_Source\PSoC5/cyPm.c **** 
1100:Generated_Source\PSoC5/cyPm.c **** 
1101:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1102:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernateEx
1103:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1104:Generated_Source\PSoC5/cyPm.c **** *
1105:Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1106:Generated_Source\PSoC5/cyPm.c **** *
1107:Generated_Source\PSoC5/cyPm.c **** *  The following wake up sources can be configured: PICU interrupt, Comparator0,
1108:Generated_Source\PSoC5/cyPm.c **** *  Comparator1, Comparator2, and Comparator3 output.
1109:Generated_Source\PSoC5/cyPm.c **** *
1110:Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1111:Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set.
1112:Generated_Source\PSoC5/cyPm.c **** *
1113:Generated_Source\PSoC5/cyPm.c **** *  If using PICU as the wake up source, make sure you have at least one pin
1114:Generated_Source\PSoC5/cyPm.c **** *  configured to generate a PICU interrupt. For pin Px.y, the register
1115:Generated_Source\PSoC5/cyPm.c **** *  "PICU_INTTYPE_PICUx_INTTYPEy" controls  the PICU behavior. In the TRM, this
1116:Generated_Source\PSoC5/cyPm.c **** *  register is "PICU[0..15]_INTTYPE[0..7]." In the Pins component datasheet,
1117:Generated_Source\PSoC5/cyPm.c **** *  this register is referred to as the IRQ option. Once the wakeup occurs, the
1118:Generated_Source\PSoC5/cyPm.c **** *  PICU wakeup source bit is restored and the PSoC returns to the Active state.
1119:Generated_Source\PSoC5/cyPm.c **** *
1120:Generated_Source\PSoC5/cyPm.c **** *  If using a comparator as the wake up source, make sure you call this function
1121:Generated_Source\PSoC5/cyPm.c **** *  with the 'wakeupSource' parameter set to the appropriate comparator. The part
1122:Generated_Source\PSoC5/cyPm.c **** *  is configured for the requested wakeup source by setting the corresponding
1123:Generated_Source\PSoC5/cyPm.c **** *  bits in PM_WAKEUP_CFG1 register.
1124:Generated_Source\PSoC5/cyPm.c **** *
1125:Generated_Source\PSoC5/cyPm.c **** *  Function call CyPmHibernateEx(CY_PM_HIB_SRC_PICU) will act in the same way as
1126:Generated_Source\PSoC5/cyPm.c **** *  CyPmHibernate().
1127:Generated_Source\PSoC5/cyPm.c **** *
1128:Generated_Source\PSoC5/cyPm.c **** *  \param wakeupSource:
1129:Generated_Source\PSoC5/cyPm.c **** *           Parameter Value             Description
1130:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_PICU          PICU interrupt is set as the wake up source.
1131:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR0   Comparator 0 is set as the wake up source.
1132:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR1   Comparator 1 is set as the wake up source.
1133:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR2   Comparator 2 is set as the wake up source.
1134:Generated_Source\PSoC5/cyPm.c **** *       CY_PM_HIB_SRC_COMPARATOR3   Comparator 3 is set as the wake up source.
1135:Generated_Source\PSoC5/cyPm.c **** *
1136:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1137:Generated_Source\PSoC5/cyPm.c **** *  No
1138:Generated_Source\PSoC5/cyPm.c **** *
1139:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1140:Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
1141:Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1142:Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1143:Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1144:Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1145:Generated_Source\PSoC5/cyPm.c **** *
1146:Generated_Source\PSoC5/cyPm.c **** *  After the wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin
1147:Generated_Source\PSoC5/cyPm.c **** *  is instance name of the Pins component) function must be called to clear the
1148:Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow the proper Hibernate mode entry and to enable
1149:Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1150:Generated_Source\PSoC5/cyPm.c **** *
1151:Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1152:Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1153:Generated_Source\PSoC5/cyPm.c **** *  delay is measured using the rising edges of the 1 kHz ILO.
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 44


1154:Generated_Source\PSoC5/cyPm.c **** *
1155:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1156:Generated_Source\PSoC5/cyPm.c **** void CyPmHibernateEx(uint16 wakeupSource) 
1157:Generated_Source\PSoC5/cyPm.c **** {
 1265              		.loc 1 1157 0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 16
 1268              		@ frame_needed = 1, uses_anonymous_args = 0
 1269 0000 80B5     		push	{r7, lr}
 1270              		.cfi_def_cfa_offset 8
 1271              		.cfi_offset 7, -8
 1272              		.cfi_offset 14, -4
 1273 0002 84B0     		sub	sp, sp, #16
 1274              		.cfi_def_cfa_offset 24
 1275 0004 00AF     		add	r7, sp, #0
 1276              		.cfi_def_cfa_register 7
 1277 0006 0346     		mov	r3, r0
 1278 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1158:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1159:Generated_Source\PSoC5/cyPm.c **** 
1160:Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1161:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1279              		.loc 1 1161 0
 1280 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1281 000e 0346     		mov	r3, r0
 1282 0010 FB73     		strb	r3, [r7, #15]
1162:Generated_Source\PSoC5/cyPm.c **** 
1163:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1164:Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1165:Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter the Sleep and
1166:Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using the rising edges of
1167:Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1168:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1169:Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1283              		.loc 1 1169 0
 1284 0012 4A4B     		ldr	r3, .L80
 1285 0014 1B78     		ldrb	r3, [r3]
 1286 0016 DBB2     		uxtb	r3, r3
 1287 0018 03F00803 		and	r3, r3, #8
 1288 001c 002B     		cmp	r3, #0
 1289 001e 33D1     		bne	.L73
1170:Generated_Source\PSoC5/cyPm.c ****         {
1171:Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1172:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1290              		.loc 1 1172 0
 1291 0020 474A     		ldr	r2, .L80+4
 1292 0022 474B     		ldr	r3, .L80+4
 1293 0024 1B78     		ldrb	r3, [r3]
 1294 0026 DBB2     		uxtb	r3, r3
 1295 0028 03F01F03 		and	r3, r3, #31
 1296 002c DBB2     		uxtb	r3, r3
 1297 002e 1370     		strb	r3, [r2]
1173:Generated_Source\PSoC5/cyPm.c ****         }
1174:Generated_Source\PSoC5/cyPm.c ****         else
1175:Generated_Source\PSoC5/cyPm.c ****         {
1176:Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1177:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 45


1178:Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1179:Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1180:Generated_Source\PSoC5/cyPm.c **** 
1181:Generated_Source\PSoC5/cyPm.c ****             return;
1182:Generated_Source\PSoC5/cyPm.c ****         }
1183:Generated_Source\PSoC5/cyPm.c **** 
1184:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1298              		.loc 1 1184 0
 1299 0030 FFF7FEFF 		bl	CyPmHibSaveSet
1185:Generated_Source\PSoC5/cyPm.c **** 
1186:Generated_Source\PSoC5/cyPm.c **** 
1187:Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
1188:Generated_Source\PSoC5/cyPm.c **** 
1189:Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1190:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1300              		.loc 1 1190 0
 1301 0034 434B     		ldr	r3, .L80+8
 1302 0036 1B78     		ldrb	r3, [r3]
 1303 0038 DAB2     		uxtb	r2, r3
 1304 003a 434B     		ldr	r3, .L80+12
 1305 003c 1A71     		strb	r2, [r3, #4]
1191:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = ((uint8) (wakeupSource >> 4u) & CY_PM_WAKEUP_PICU);
 1306              		.loc 1 1191 0
 1307 003e 414A     		ldr	r2, .L80+8
 1308 0040 FB88     		ldrh	r3, [r7, #6]
 1309 0042 1B09     		lsrs	r3, r3, #4
 1310 0044 9BB2     		uxth	r3, r3
 1311 0046 DBB2     		uxtb	r3, r3
 1312 0048 03F00403 		and	r3, r3, #4
 1313 004c DBB2     		uxtb	r3, r3
 1314 004e 1370     		strb	r3, [r2]
1192:Generated_Source\PSoC5/cyPm.c **** 
1193:Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
1194:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1315              		.loc 1 1194 0
 1316 0050 3E4B     		ldr	r3, .L80+16
 1317 0052 1B78     		ldrb	r3, [r3]
 1318 0054 DAB2     		uxtb	r2, r3
 1319 0056 3C4B     		ldr	r3, .L80+12
 1320 0058 5A71     		strb	r2, [r3, #5]
1195:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1321              		.loc 1 1195 0
 1322 005a 3C4A     		ldr	r2, .L80+16
 1323 005c FB88     		ldrh	r3, [r7, #6]	@ movhi
 1324 005e DBB2     		uxtb	r3, r3
 1325 0060 03F00F03 		and	r3, r3, #15
 1326 0064 DBB2     		uxtb	r3, r3
 1327 0066 1370     		strb	r3, [r2]
1196:Generated_Source\PSoC5/cyPm.c **** 
1197:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1328              		.loc 1 1197 0
 1329 0068 394B     		ldr	r3, .L80+20
 1330 006a 1B78     		ldrb	r3, [r3]
 1331 006c DAB2     		uxtb	r2, r3
 1332 006e 364B     		ldr	r3, .L80+12
 1333 0070 9A71     		strb	r2, [r3, #6]
1198:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 46


 1334              		.loc 1 1198 0
 1335 0072 374B     		ldr	r3, .L80+20
 1336 0074 0022     		movs	r2, #0
 1337 0076 1A70     		strb	r2, [r3]
1199:Generated_Source\PSoC5/cyPm.c **** 
1200:Generated_Source\PSoC5/cyPm.c **** 
1201:Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1202:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1338              		.loc 1 1202 0
 1339 0078 364B     		ldr	r3, .L80+24
 1340 007a 1B78     		ldrb	r3, [r3]
 1341 007c DBB2     		uxtb	r3, r3
 1342 007e 03F00703 		and	r3, r3, #7
 1343 0082 002B     		cmp	r3, #0
 1344 0084 0AD1     		bne	.L76
 1345 0086 04E0     		b	.L79
 1346              	.L73:
1179:Generated_Source\PSoC5/cyPm.c **** 
 1347              		.loc 1 1179 0
 1348 0088 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1349 008a 1846     		mov	r0, r3
 1350 008c FFF7FEFF 		bl	CyExitCriticalSection
1181:Generated_Source\PSoC5/cyPm.c ****         }
 1351              		.loc 1 1181 0
 1352 0090 50E0     		b	.L72
 1353              	.L79:
1203:Generated_Source\PSoC5/cyPm.c ****     {
1204:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1205:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1354              		.loc 1 1205 0
 1355 0092 2D4B     		ldr	r3, .L80+12
 1356 0094 0122     		movs	r2, #1
 1357 0096 83F82D20 		strb	r2, [r3, #45]
 1358 009a 14E0     		b	.L77
 1359              	.L76:
1206:Generated_Source\PSoC5/cyPm.c ****     }
1207:Generated_Source\PSoC5/cyPm.c ****     else
1208:Generated_Source\PSoC5/cyPm.c ****     {
1209:Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1210:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1360              		.loc 1 1210 0
 1361 009c 2A4B     		ldr	r3, .L80+12
 1362 009e 0022     		movs	r2, #0
 1363 00a0 83F82D20 		strb	r2, [r3, #45]
1211:Generated_Source\PSoC5/cyPm.c **** 
1212:Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1213:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1364              		.loc 1 1213 0
 1365 00a4 2B4B     		ldr	r3, .L80+24
 1366 00a6 1B78     		ldrb	r3, [r3]
 1367 00a8 DBB2     		uxtb	r3, r3
 1368 00aa 03F00703 		and	r3, r3, #7
 1369 00ae DAB2     		uxtb	r2, r3
 1370 00b0 254B     		ldr	r3, .L80+12
 1371 00b2 83F82C20 		strb	r2, [r3, #44]
1214:Generated_Source\PSoC5/cyPm.c **** 
1215:Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 47


1216:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1372              		.loc 1 1216 0
 1373 00b6 274A     		ldr	r2, .L80+24
 1374 00b8 264B     		ldr	r3, .L80+24
 1375 00ba 1B78     		ldrb	r3, [r3]
 1376 00bc DBB2     		uxtb	r3, r3
 1377 00be 23F00703 		bic	r3, r3, #7
 1378 00c2 DBB2     		uxtb	r3, r3
 1379 00c4 1370     		strb	r3, [r2]
 1380              	.L77:
1217:Generated_Source\PSoC5/cyPm.c ****     }
1218:Generated_Source\PSoC5/cyPm.c **** 
1219:Generated_Source\PSoC5/cyPm.c **** 
1220:Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1221:Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1381              		.loc 1 1221 0
 1382 00c6 1D4A     		ldr	r2, .L80
 1383 00c8 1C4B     		ldr	r3, .L80
 1384 00ca 1B78     		ldrb	r3, [r3]
 1385 00cc DBB2     		uxtb	r3, r3
 1386 00ce 23F00703 		bic	r3, r3, #7
 1387 00d2 DBB2     		uxtb	r3, r3
 1388 00d4 43F00403 		orr	r3, r3, #4
 1389 00d8 DBB2     		uxtb	r3, r3
 1390 00da 1370     		strb	r3, [r2]
1222:Generated_Source\PSoC5/cyPm.c **** 
1223:Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1224:Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1391              		.loc 1 1224 0
 1392 00dc 174B     		ldr	r3, .L80
 1393 00de 1B78     		ldrb	r3, [r3]
1225:Generated_Source\PSoC5/cyPm.c **** 
1226:Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into mode. */
1227:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1394              		.loc 1 1227 0
 1395              	@ 1227 "Generated_Source\PSoC5\cyPm.c" 1
 1396 00e0 00BF     		NOP
 1397              	
 1398              	@ 0 "" 2
1228:Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1399              		.loc 1 1228 0
 1400              	@ 1228 "Generated_Source\PSoC5\cyPm.c" 1
 1401 00e2 00BF     		NOP
 1402              	
 1403              	@ 0 "" 2
1229:Generated_Source\PSoC5/cyPm.c **** 
1230:Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1231:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1404              		.loc 1 1231 0
 1405              	@ 1231 "Generated_Source\PSoC5\cyPm.c" 1
 1406 00e4 30BF     		WFI 
 1407              	
 1408              	@ 0 "" 2
1232:Generated_Source\PSoC5/cyPm.c **** 
1233:Generated_Source\PSoC5/cyPm.c **** 
1234:Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1235:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 48


1236:Generated_Source\PSoC5/cyPm.c **** 
1237:Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1238:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1409              		.loc 1 1238 0
 1410              		.thumb
 1411 00e6 184B     		ldr	r3, .L80+12
 1412 00e8 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1413 00ec 012B     		cmp	r3, #1
 1414 00ee 0FD0     		beq	.L78
1239:Generated_Source\PSoC5/cyPm.c ****     {
1240:Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1415              		.loc 1 1240 0
 1416 00f0 184B     		ldr	r3, .L80+24
 1417 00f2 184A     		ldr	r2, .L80+24
 1418 00f4 1278     		ldrb	r2, [r2]
 1419 00f6 D2B2     		uxtb	r2, r2
 1420 00f8 D2B2     		uxtb	r2, r2
 1421 00fa 22F00702 		bic	r2, r2, #7
 1422 00fe D1B2     		uxtb	r1, r2
1241:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1423              		.loc 1 1241 0
 1424 0100 114A     		ldr	r2, .L80+12
 1425 0102 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1240:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1426              		.loc 1 1240 0
 1427 0106 D2B2     		uxtb	r2, r2
 1428 0108 0A43     		orrs	r2, r2, r1
 1429 010a D2B2     		uxtb	r2, r2
 1430 010c D2B2     		uxtb	r2, r2
 1431 010e 1A70     		strb	r2, [r3]
 1432              	.L78:
1242:Generated_Source\PSoC5/cyPm.c ****     }
1243:Generated_Source\PSoC5/cyPm.c **** 
1244:Generated_Source\PSoC5/cyPm.c **** 
1245:Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1246:Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1433              		.loc 1 1246 0
 1434 0110 FFF7FEFF 		bl	CyPmHibRestore
1247:Generated_Source\PSoC5/cyPm.c **** 
1248:Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1249:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1435              		.loc 1 1249 0
 1436 0114 0B4B     		ldr	r3, .L80+8
 1437 0116 0C4A     		ldr	r2, .L80+12
 1438 0118 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1439 011a 1A70     		strb	r2, [r3]
1250:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1440              		.loc 1 1250 0
 1441 011c 0B4B     		ldr	r3, .L80+16
 1442 011e 0A4A     		ldr	r2, .L80+12
 1443 0120 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1444 0122 1A70     		strb	r2, [r3]
1251:Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1445              		.loc 1 1251 0
 1446 0124 0A4B     		ldr	r3, .L80+20
 1447 0126 084A     		ldr	r2, .L80+12
 1448 0128 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 49


 1449 012a 1A70     		strb	r2, [r3]
1252:Generated_Source\PSoC5/cyPm.c **** 
1253:Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1254:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1450              		.loc 1 1254 0
 1451 012c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1452 012e 1846     		mov	r0, r3
 1453 0130 FFF7FEFF 		bl	CyExitCriticalSection
 1454              	.L72:
1255:Generated_Source\PSoC5/cyPm.c **** }
 1455              		.loc 1 1255 0
 1456 0134 1037     		adds	r7, r7, #16
 1457              		.cfi_def_cfa_offset 8
 1458 0136 BD46     		mov	sp, r7
 1459              		.cfi_def_cfa_register 13
 1460              		@ sp needed
 1461 0138 80BD     		pop	{r7, pc}
 1462              	.L81:
 1463 013a 00BF     		.align	2
 1464              	.L80:
 1465 013c 93430040 		.word	1073759123
 1466 0140 83460040 		.word	1073759875
 1467 0144 98430040 		.word	1073759128
 1468 0148 00000000 		.word	cyPmBackup
 1469 014c 99430040 		.word	1073759129
 1470 0150 9A430040 		.word	1073759130
 1471 0154 00420040 		.word	1073758720
 1472              		.cfi_endproc
 1473              	.LFE5:
 1474              		.size	CyPmHibernateEx, .-CyPmHibernateEx
 1475              		.section	.text.CyPmReadStatus,"ax",%progbits
 1476              		.align	2
 1477              		.global	CyPmReadStatus
 1478              		.thumb
 1479              		.thumb_func
 1480              		.type	CyPmReadStatus, %function
 1481              	CyPmReadStatus:
 1482              	.LFB6:
1256:Generated_Source\PSoC5/cyPm.c **** 
1257:Generated_Source\PSoC5/cyPm.c **** 
1258:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1259:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1260:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1261:Generated_Source\PSoC5/cyPm.c **** *
1262:Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1263:Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1264:Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1265:Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1266:Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1267:Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1268:Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1269:Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1270:Generated_Source\PSoC5/cyPm.c **** *
1271:Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1272:Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1273:Generated_Source\PSoC5/cyPm.c **** *
1274:Generated_Source\PSoC5/cyPm.c **** *  \param mask: Bits in the shadow register to clear.
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 50


1275:Generated_Source\PSoC5/cyPm.c **** *
1276:Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1277:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1278:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1279:Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1280:Generated_Source\PSoC5/cyPm.c **** *
1281:Generated_Source\PSoC5/cyPm.c **** * \return
1282:Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1283:Generated_Source\PSoC5/cyPm.c **** *
1284:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1285:Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1286:Generated_Source\PSoC5/cyPm.c **** {
 1483              		.loc 1 1286 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 16
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487 0000 80B5     		push	{r7, lr}
 1488              		.cfi_def_cfa_offset 8
 1489              		.cfi_offset 7, -8
 1490              		.cfi_offset 14, -4
 1491 0002 84B0     		sub	sp, sp, #16
 1492              		.cfi_def_cfa_offset 24
 1493 0004 00AF     		add	r7, sp, #0
 1494              		.cfi_def_cfa_register 7
 1495 0006 0346     		mov	r3, r0
 1496 0008 FB71     		strb	r3, [r7, #7]
1287:Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1288:Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1289:Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1290:Generated_Source\PSoC5/cyPm.c **** 
1291:Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1292:Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1497              		.loc 1 1292 0
 1498 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1499 000e 0346     		mov	r3, r0
 1500 0010 FB73     		strb	r3, [r7, #15]
1293:Generated_Source\PSoC5/cyPm.c **** 
1294:Generated_Source\PSoC5/cyPm.c ****     /* Save value of register, copy it and clear desired bit */
1295:Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1501              		.loc 1 1295 0
 1502 0012 104B     		ldr	r3, .L84
 1503 0014 1B78     		ldrb	r3, [r3]
 1504 0016 DAB2     		uxtb	r2, r3
 1505 0018 0F4B     		ldr	r3, .L84+4
 1506 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1507 001c 1343     		orrs	r3, r3, r2
 1508 001e DAB2     		uxtb	r2, r3
 1509 0020 0D4B     		ldr	r3, .L84+4
 1510 0022 1A70     		strb	r2, [r3]
1296:Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus & (CY_PM_FTW_INT | CY_PM_CTW_INT | CY_PM_ONEPPS_INT);
 1511              		.loc 1 1296 0
 1512 0024 0C4B     		ldr	r3, .L84+4
 1513 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1514 0028 03F00703 		and	r3, r3, #7
 1515 002c BB73     		strb	r3, [r7, #14]
1297:Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1516              		.loc 1 1297 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 51


 1517 002e FB79     		ldrb	r3, [r7, #7]
 1518 0030 DB43     		mvns	r3, r3
 1519 0032 DAB2     		uxtb	r2, r3
 1520 0034 084B     		ldr	r3, .L84+4
 1521 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1522 0038 1340     		ands	r3, r3, r2
 1523 003a DAB2     		uxtb	r2, r3
 1524 003c 064B     		ldr	r3, .L84+4
 1525 003e 1A70     		strb	r2, [r3]
1298:Generated_Source\PSoC5/cyPm.c **** 
1299:Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1300:Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1526              		.loc 1 1300 0
 1527 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1528 0042 1846     		mov	r0, r3
 1529 0044 FFF7FEFF 		bl	CyExitCriticalSection
1301:Generated_Source\PSoC5/cyPm.c **** 
1302:Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1530              		.loc 1 1302 0
 1531 0048 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1303:Generated_Source\PSoC5/cyPm.c **** }
 1532              		.loc 1 1303 0
 1533 004a 1846     		mov	r0, r3
 1534 004c 1037     		adds	r7, r7, #16
 1535              		.cfi_def_cfa_offset 8
 1536 004e BD46     		mov	sp, r7
 1537              		.cfi_def_cfa_register 13
 1538              		@ sp needed
 1539 0050 80BD     		pop	{r7, pc}
 1540              	.L85:
 1541 0052 00BF     		.align	2
 1542              	.L84:
 1543 0054 90430040 		.word	1073759120
 1544 0058 42000000 		.word	interruptStatus.4852
 1545              		.cfi_endproc
 1546              	.LFE6:
 1547              		.size	CyPmReadStatus, .-CyPmReadStatus
 1548              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1549              		.align	2
 1550              		.thumb
 1551              		.thumb_func
 1552              		.type	CyPmHibSaveSet, %function
 1553              	CyPmHibSaveSet:
 1554              	.LFB7:
1304:Generated_Source\PSoC5/cyPm.c **** 
1305:Generated_Source\PSoC5/cyPm.c **** 
1306:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1307:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1308:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1309:Generated_Source\PSoC5/cyPm.c **** *
1310:Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1311:Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1312:Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1313:Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1314:Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1315:Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1316:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 52


1317:Generated_Source\PSoC5/cyPm.c **** *
1318:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1319:Generated_Source\PSoC5/cyPm.c **** *  No
1320:Generated_Source\PSoC5/cyPm.c **** *
1321:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1322:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1323:Generated_Source\PSoC5/cyPm.c **** {
 1555              		.loc 1 1323 0
 1556              		.cfi_startproc
 1557              		@ args = 0, pretend = 0, frame = 0
 1558              		@ frame_needed = 1, uses_anonymous_args = 0
 1559 0000 80B5     		push	{r7, lr}
 1560              		.cfi_def_cfa_offset 8
 1561              		.cfi_offset 7, -8
 1562              		.cfi_offset 14, -4
 1563 0002 00AF     		add	r7, sp, #0
 1564              		.cfi_def_cfa_register 7
1324:Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1325:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1565              		.loc 1 1325 0
 1566 0004 2D4B     		ldr	r3, .L90
 1567 0006 1B78     		ldrb	r3, [r3]
 1568 0008 DBB2     		uxtb	r3, r3
 1569 000a 03F00403 		and	r3, r3, #4
 1570 000e 002B     		cmp	r3, #0
 1571 0010 07D0     		beq	.L87
1326:Generated_Source\PSoC5/cyPm.c ****     {
1327:Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1328:Generated_Source\PSoC5/cyPm.c ****         * If the I2C backup regulator is enabled, all the fixed-function registers
1329:Generated_Source\PSoC5/cyPm.c ****         * store their values while the device is in the low power mode, otherwise their
1330:Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1331:Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1332:Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that the I2C block
1333:Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1334:Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1335:Generated_Source\PSoC5/cyPm.c ****         * restoration.
1336:Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1337:Generated_Source\PSoC5/cyPm.c **** 
1338:Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1339:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1572              		.loc 1 1339 0
 1573 0012 2A4A     		ldr	r2, .L90
 1574 0014 294B     		ldr	r3, .L90
 1575 0016 1B78     		ldrb	r3, [r3]
 1576 0018 DBB2     		uxtb	r3, r3
 1577 001a 23F00403 		bic	r3, r3, #4
 1578 001e DBB2     		uxtb	r3, r3
 1579 0020 1370     		strb	r3, [r2]
 1580              	.L87:
1340:Generated_Source\PSoC5/cyPm.c ****     }
1341:Generated_Source\PSoC5/cyPm.c **** 
1342:Generated_Source\PSoC5/cyPm.c **** 
1343:Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
1344:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1581              		.loc 1 1344 0
 1582 0022 0120     		movs	r0, #1
 1583 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 53


 1584 0028 0346     		mov	r3, r0
 1585 002a 1A46     		mov	r2, r3
 1586 002c 244B     		ldr	r3, .L90+4
 1587 002e 1A70     		strb	r2, [r3]
1345:Generated_Source\PSoC5/cyPm.c **** 
1346:Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1347:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1588              		.loc 1 1347 0
 1589 0030 244B     		ldr	r3, .L90+8
 1590 0032 1B78     		ldrb	r3, [r3]
 1591 0034 DBB2     		uxtb	r3, r3
 1592 0036 03F00203 		and	r3, r3, #2
1348:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1593              		.loc 1 1348 0
 1594 003a 002B     		cmp	r3, #0
 1595 003c 14BF     		ite	ne
 1596 003e 0123     		movne	r3, #1
 1597 0040 0023     		moveq	r3, #0
 1598 0042 DBB2     		uxtb	r3, r3
 1599 0044 1A46     		mov	r2, r3
1347:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1600              		.loc 1 1347 0
 1601 0046 1E4B     		ldr	r3, .L90+4
 1602 0048 5A70     		strb	r2, [r3, #1]
1349:Generated_Source\PSoC5/cyPm.c **** 
1350:Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1351:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1603              		.loc 1 1351 0
 1604 004a 1E4B     		ldr	r3, .L90+8
 1605 004c 1B78     		ldrb	r3, [r3]
 1606 004e DBB2     		uxtb	r3, r3
 1607 0050 03F00403 		and	r3, r3, #4
1352:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1608              		.loc 1 1352 0
 1609 0054 002B     		cmp	r3, #0
 1610 0056 14BF     		ite	ne
 1611 0058 0123     		movne	r3, #1
 1612 005a 0023     		moveq	r3, #0
 1613 005c DBB2     		uxtb	r3, r3
 1614 005e 1A46     		mov	r2, r3
1351:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1615              		.loc 1 1351 0
 1616 0060 174B     		ldr	r3, .L90+4
 1617 0062 9A70     		strb	r2, [r3, #2]
1353:Generated_Source\PSoC5/cyPm.c **** 
1354:Generated_Source\PSoC5/cyPm.c **** 
1355:Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1356:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1618              		.loc 1 1356 0
 1619 0064 184B     		ldr	r3, .L90+12
 1620 0066 1B78     		ldrb	r3, [r3]
 1621 0068 DBB2     		uxtb	r3, r3
 1622 006a 03F01003 		and	r3, r3, #16
 1623 006e 002B     		cmp	r3, #0
 1624 0070 0BD1     		bne	.L88
1357:Generated_Source\PSoC5/cyPm.c ****     {
1358:Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 54


1359:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1625              		.loc 1 1359 0
 1626 0072 134B     		ldr	r3, .L90+4
 1627 0074 0022     		movs	r2, #0
 1628 0076 DA70     		strb	r2, [r3, #3]
1360:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1629              		.loc 1 1360 0
 1630 0078 134A     		ldr	r2, .L90+12
 1631 007a 134B     		ldr	r3, .L90+12
 1632 007c 1B78     		ldrb	r3, [r3]
 1633 007e DBB2     		uxtb	r3, r3
 1634 0080 43F01003 		orr	r3, r3, #16
 1635 0084 DBB2     		uxtb	r3, r3
 1636 0086 1370     		strb	r3, [r2]
 1637 0088 02E0     		b	.L89
 1638              	.L88:
1361:Generated_Source\PSoC5/cyPm.c ****     }
1362:Generated_Source\PSoC5/cyPm.c ****     else
1363:Generated_Source\PSoC5/cyPm.c ****     {
1364:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1639              		.loc 1 1364 0
 1640 008a 0D4B     		ldr	r3, .L90+4
 1641 008c 0122     		movs	r2, #1
 1642 008e DA70     		strb	r2, [r3, #3]
 1643              	.L89:
1365:Generated_Source\PSoC5/cyPm.c ****     }
1366:Generated_Source\PSoC5/cyPm.c **** 
1367:Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1368:Generated_Source\PSoC5/cyPm.c **** 
1369:Generated_Source\PSoC5/cyPm.c **** 
1370:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1371:Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1372:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1373:Generated_Source\PSoC5/cyPm.c **** 
1374:Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1375:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1644              		.loc 1 1375 0
 1645 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1376:Generated_Source\PSoC5/cyPm.c **** 
1377:Generated_Source\PSoC5/cyPm.c **** 
1378:Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1379:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1646              		.loc 1 1379 0
 1647 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1380:Generated_Source\PSoC5/cyPm.c **** 
1381:Generated_Source\PSoC5/cyPm.c **** 
1382:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1383:Generated_Source\PSoC5/cyPm.c ****     * Save and set the power mode wakeup trim registers
1384:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1385:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1648              		.loc 1 1385 0
 1649 0098 0C4B     		ldr	r3, .L90+16
 1650 009a 1B78     		ldrb	r3, [r3]
 1651 009c DAB2     		uxtb	r2, r3
 1652 009e 084B     		ldr	r3, .L90+4
 1653 00a0 DA71     		strb	r2, [r3, #7]
1386:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 55


 1654              		.loc 1 1386 0
 1655 00a2 0B4B     		ldr	r3, .L90+20
 1656 00a4 1B78     		ldrb	r3, [r3]
 1657 00a6 DAB2     		uxtb	r2, r3
 1658 00a8 054B     		ldr	r3, .L90+4
 1659 00aa 1A72     		strb	r2, [r3, #8]
1387:Generated_Source\PSoC5/cyPm.c **** 
1388:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1660              		.loc 1 1388 0
 1661 00ac 074B     		ldr	r3, .L90+16
 1662 00ae FF22     		movs	r2, #255
 1663 00b0 1A70     		strb	r2, [r3]
1389:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1664              		.loc 1 1389 0
 1665 00b2 074B     		ldr	r3, .L90+20
 1666 00b4 B022     		movs	r2, #176
 1667 00b6 1A70     		strb	r2, [r3]
1390:Generated_Source\PSoC5/cyPm.c **** }
 1668              		.loc 1 1390 0
 1669 00b8 80BD     		pop	{r7, pc}
 1670              	.L91:
 1671 00ba 00BF     		.align	2
 1672              	.L90:
 1673 00bc 31430040 		.word	1073759025
 1674 00c0 00000000 		.word	cyPmBackup
 1675 00c4 00430040 		.word	1073758976
 1676 00c8 83460040 		.word	1073759875
 1677 00cc 85460040 		.word	1073759877
 1678 00d0 86460040 		.word	1073759878
 1679              		.cfi_endproc
 1680              	.LFE7:
 1681              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1682              		.section	.text.CyPmHibRestore,"ax",%progbits
 1683              		.align	2
 1684              		.thumb
 1685              		.thumb_func
 1686              		.type	CyPmHibRestore, %function
 1687              	CyPmHibRestore:
 1688              	.LFB8:
1391:Generated_Source\PSoC5/cyPm.c **** 
1392:Generated_Source\PSoC5/cyPm.c **** 
1393:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1394:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1395:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1396:Generated_Source\PSoC5/cyPm.c **** *
1397:Generated_Source\PSoC5/cyPm.c **** *  Restores the device for the proper Hibernate mode exit:
1398:Generated_Source\PSoC5/cyPm.c **** *  - Restores LVI/HVI configuration - calsl CyPmHviLviRestore()
1399:Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1400:Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enables it
1401:Generated_Source\PSoC5/cyPm.c **** *  - Restores the state of 1 kHz and 100 kHz ILO and disables them
1402:Generated_Source\PSoC5/cyPm.c **** *  - Restores the sleep regulator settings
1403:Generated_Source\PSoC5/cyPm.c **** *
1404:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1405:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1406:Generated_Source\PSoC5/cyPm.c **** {
 1689              		.loc 1 1406 0
 1690              		.cfi_startproc
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 56


 1691              		@ args = 0, pretend = 0, frame = 0
 1692              		@ frame_needed = 1, uses_anonymous_args = 0
 1693 0000 80B5     		push	{r7, lr}
 1694              		.cfi_def_cfa_offset 8
 1695              		.cfi_offset 7, -8
 1696              		.cfi_offset 14, -4
 1697 0002 00AF     		add	r7, sp, #0
 1698              		.cfi_def_cfa_register 7
1407:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1408:Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1699              		.loc 1 1408 0
 1700 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1409:Generated_Source\PSoC5/cyPm.c **** 
1410:Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1411:Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1701              		.loc 1 1411 0
 1702 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1412:Generated_Source\PSoC5/cyPm.c **** 
1413:Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1414:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1703              		.loc 1 1414 0
 1704 000c 124B     		ldr	r3, .L96
 1705 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1706 0010 012B     		cmp	r3, #1
 1707 0012 01D1     		bne	.L93
1415:Generated_Source\PSoC5/cyPm.c ****     {
1416:Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1417:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1708              		.loc 1 1417 0
 1709 0014 FFF7FEFF 		bl	CyILO_Start1K
 1710              	.L93:
1418:Generated_Source\PSoC5/cyPm.c ****     }
1419:Generated_Source\PSoC5/cyPm.c **** 
1420:Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1421:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1711              		.loc 1 1421 0
 1712 0018 0F4B     		ldr	r3, .L96
 1713 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1714 001c 012B     		cmp	r3, #1
 1715 001e 01D1     		bne	.L94
1422:Generated_Source\PSoC5/cyPm.c ****     {
1423:Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1424:Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1716              		.loc 1 1424 0
 1717 0020 FFF7FEFF 		bl	CyILO_Start100K
 1718              	.L94:
1425:Generated_Source\PSoC5/cyPm.c ****     }
1426:Generated_Source\PSoC5/cyPm.c **** 
1427:Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1428:Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1719              		.loc 1 1428 0
 1720 0024 0C4B     		ldr	r3, .L96
 1721 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1722 0028 1846     		mov	r0, r3
 1723 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1429:Generated_Source\PSoC5/cyPm.c **** 
1430:Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 57


1431:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1724              		.loc 1 1431 0
 1725 002e 0A4B     		ldr	r3, .L96
 1726 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1727 0032 002B     		cmp	r3, #0
 1728 0034 07D1     		bne	.L95
1432:Generated_Source\PSoC5/cyPm.c ****     {
1433:Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1434:Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1729              		.loc 1 1434 0
 1730 0036 094A     		ldr	r2, .L96+4
 1731 0038 084B     		ldr	r3, .L96+4
 1732 003a 1B78     		ldrb	r3, [r3]
 1733 003c DBB2     		uxtb	r3, r3
 1734 003e 23F01003 		bic	r3, r3, #16
 1735 0042 DBB2     		uxtb	r3, r3
 1736 0044 1370     		strb	r3, [r2]
 1737              	.L95:
1435:Generated_Source\PSoC5/cyPm.c ****     }
1436:Generated_Source\PSoC5/cyPm.c **** 
1437:Generated_Source\PSoC5/cyPm.c **** 
1438:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1439:Generated_Source\PSoC5/cyPm.c ****     * Restore the power mode wakeup trim registers
1440:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1441:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1738              		.loc 1 1441 0
 1739 0046 064B     		ldr	r3, .L96+8
 1740 0048 034A     		ldr	r2, .L96
 1741 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1742 004c 1A70     		strb	r2, [r3]
1442:Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1743              		.loc 1 1442 0
 1744 004e 054B     		ldr	r3, .L96+12
 1745 0050 014A     		ldr	r2, .L96
 1746 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1747 0054 1A70     		strb	r2, [r3]
1443:Generated_Source\PSoC5/cyPm.c **** }
 1748              		.loc 1 1443 0
 1749 0056 80BD     		pop	{r7, pc}
 1750              	.L97:
 1751              		.align	2
 1752              	.L96:
 1753 0058 00000000 		.word	cyPmBackup
 1754 005c 83460040 		.word	1073759875
 1755 0060 85460040 		.word	1073759877
 1756 0064 86460040 		.word	1073759878
 1757              		.cfi_endproc
 1758              	.LFE8:
 1759              		.size	CyPmHibRestore, .-CyPmHibRestore
 1760              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1761              		.align	2
 1762              		.global	CyPmCtwSetInterval
 1763              		.thumb
 1764              		.thumb_func
 1765              		.type	CyPmCtwSetInterval, %function
 1766              	CyPmCtwSetInterval:
 1767              	.LFB9:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 58


1444:Generated_Source\PSoC5/cyPm.c **** 
1445:Generated_Source\PSoC5/cyPm.c **** 
1446:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1447:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1448:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1449:Generated_Source\PSoC5/cyPm.c **** *
1450:Generated_Source\PSoC5/cyPm.c **** *  Performs the CTW configuration:
1451:Generated_Source\PSoC5/cyPm.c **** *  - Disables the CTW interrupt
1452:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1453:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new CTW interval
1454:Generated_Source\PSoC5/cyPm.c **** *
1455:Generated_Source\PSoC5/cyPm.c **** *  \param ctwInterval: the CTW interval to be set.
1456:Generated_Source\PSoC5/cyPm.c **** *
1457:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1458:Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1459:Generated_Source\PSoC5/cyPm.c **** *
1460:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1461:Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1462:Generated_Source\PSoC5/cyPm.c **** {
 1768              		.loc 1 1462 0
 1769              		.cfi_startproc
 1770              		@ args = 0, pretend = 0, frame = 8
 1771              		@ frame_needed = 1, uses_anonymous_args = 0
 1772 0000 80B5     		push	{r7, lr}
 1773              		.cfi_def_cfa_offset 8
 1774              		.cfi_offset 7, -8
 1775              		.cfi_offset 14, -4
 1776 0002 82B0     		sub	sp, sp, #8
 1777              		.cfi_def_cfa_offset 16
 1778 0004 00AF     		add	r7, sp, #0
 1779              		.cfi_def_cfa_register 7
 1780 0006 0346     		mov	r3, r0
 1781 0008 FB71     		strb	r3, [r7, #7]
1463:Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1464:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1782              		.loc 1 1464 0
 1783 000a 1F4A     		ldr	r2, .L103
 1784 000c 1E4B     		ldr	r3, .L103
 1785 000e 1B78     		ldrb	r3, [r3]
 1786 0010 DBB2     		uxtb	r3, r3
 1787 0012 23F00803 		bic	r3, r3, #8
 1788 0016 DBB2     		uxtb	r3, r3
 1789 0018 1370     		strb	r3, [r2]
1465:Generated_Source\PSoC5/cyPm.c **** 
1466:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1467:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1790              		.loc 1 1467 0
 1791 001a FFF7FEFF 		bl	CyILO_Start1K
1468:Generated_Source\PSoC5/cyPm.c **** 
1469:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1470:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1792              		.loc 1 1470 0
 1793 001e 1A4B     		ldr	r3, .L103
 1794 0020 1B78     		ldrb	r3, [r3]
 1795 0022 DBB2     		uxtb	r3, r3
 1796 0024 03F00403 		and	r3, r3, #4
 1797 0028 002B     		cmp	r3, #0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 59


 1798 002a 19D0     		beq	.L99
1471:Generated_Source\PSoC5/cyPm.c ****     {
1472:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1473:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1799              		.loc 1 1473 0
 1800 002c 174B     		ldr	r3, .L103+4
 1801 002e 1B78     		ldrb	r3, [r3]
 1802 0030 DBB2     		uxtb	r3, r3
 1803 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1804 0034 9A42     		cmp	r2, r3
 1805 0036 24D0     		beq	.L98
1474:Generated_Source\PSoC5/cyPm.c ****         {
1475:Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1476:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1806              		.loc 1 1476 0
 1807 0038 134A     		ldr	r2, .L103
 1808 003a 134B     		ldr	r3, .L103
 1809 003c 1B78     		ldrb	r3, [r3]
 1810 003e DBB2     		uxtb	r3, r3
 1811 0040 23F00403 		bic	r3, r3, #4
 1812 0044 DBB2     		uxtb	r3, r3
 1813 0046 1370     		strb	r3, [r2]
1477:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1814              		.loc 1 1477 0
 1815 0048 104A     		ldr	r2, .L103+4
 1816 004a FB79     		ldrb	r3, [r7, #7]
 1817 004c 1370     		strb	r3, [r2]
1478:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1818              		.loc 1 1478 0
 1819 004e 0E4A     		ldr	r2, .L103
 1820 0050 0D4B     		ldr	r3, .L103
 1821 0052 1B78     		ldrb	r3, [r3]
 1822 0054 DBB2     		uxtb	r3, r3
 1823 0056 43F00403 		orr	r3, r3, #4
 1824 005a DBB2     		uxtb	r3, r3
 1825 005c 1370     		strb	r3, [r2]
 1826 005e 10E0     		b	.L98
 1827              	.L99:
1479:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1480:Generated_Source\PSoC5/cyPm.c ****     }
1481:Generated_Source\PSoC5/cyPm.c ****     else
1482:Generated_Source\PSoC5/cyPm.c ****     {
1483:Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1484:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1828              		.loc 1 1484 0
 1829 0060 0A4B     		ldr	r3, .L103+4
 1830 0062 1B78     		ldrb	r3, [r3]
 1831 0064 DBB2     		uxtb	r3, r3
 1832 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1833 0068 9A42     		cmp	r2, r3
 1834 006a 02D0     		beq	.L102
1485:Generated_Source\PSoC5/cyPm.c ****         {
1486:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1487:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1835              		.loc 1 1487 0
 1836 006c 074A     		ldr	r2, .L103+4
 1837 006e FB79     		ldrb	r3, [r7, #7]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 60


 1838 0070 1370     		strb	r3, [r2]
 1839              	.L102:
1488:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1489:Generated_Source\PSoC5/cyPm.c **** 
1490:Generated_Source\PSoC5/cyPm.c ****         /* Enable CTW */
1491:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1840              		.loc 1 1491 0
 1841 0072 054A     		ldr	r2, .L103
 1842 0074 044B     		ldr	r3, .L103
 1843 0076 1B78     		ldrb	r3, [r3]
 1844 0078 DBB2     		uxtb	r3, r3
 1845 007a 43F00403 		orr	r3, r3, #4
 1846 007e DBB2     		uxtb	r3, r3
 1847 0080 1370     		strb	r3, [r2]
 1848              	.L98:
1492:Generated_Source\PSoC5/cyPm.c ****     }
1493:Generated_Source\PSoC5/cyPm.c **** }
 1849              		.loc 1 1493 0
 1850 0082 0837     		adds	r7, r7, #8
 1851              		.cfi_def_cfa_offset 8
 1852 0084 BD46     		mov	sp, r7
 1853              		.cfi_def_cfa_register 13
 1854              		@ sp needed
 1855 0086 80BD     		pop	{r7, pc}
 1856              	.L104:
 1857              		.align	2
 1858              	.L103:
 1859 0088 82430040 		.word	1073759106
 1860 008c 81430040 		.word	1073759105
 1861              		.cfi_endproc
 1862              	.LFE9:
 1863              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1864              		.section	.text.CyPmOppsSet,"ax",%progbits
 1865              		.align	2
 1866              		.global	CyPmOppsSet
 1867              		.thumb
 1868              		.thumb_func
 1869              		.type	CyPmOppsSet, %function
 1870              	CyPmOppsSet:
 1871              	.LFB10:
1494:Generated_Source\PSoC5/cyPm.c **** 
1495:Generated_Source\PSoC5/cyPm.c **** 
1496:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1497:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1498:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1499:Generated_Source\PSoC5/cyPm.c **** *
1500:Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1501:Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1502:Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interrupts
1503:Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1504:Generated_Source\PSoC5/cyPm.c **** *
1505:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1506:Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1507:Generated_Source\PSoC5/cyPm.c **** {
 1872              		.loc 1 1507 0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 61


 1875              		@ frame_needed = 1, uses_anonymous_args = 0
 1876 0000 80B5     		push	{r7, lr}
 1877              		.cfi_def_cfa_offset 8
 1878              		.cfi_offset 7, -8
 1879              		.cfi_offset 14, -4
 1880 0002 00AF     		add	r7, sp, #0
 1881              		.cfi_def_cfa_register 7
1508:Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1509:Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1882              		.loc 1 1509 0
 1883 0004 0C4B     		ldr	r3, .L107
 1884 0006 1B78     		ldrb	r3, [r3]
 1885 0008 DBB2     		uxtb	r3, r3
 1886 000a 03F00103 		and	r3, r3, #1
 1887 000e 002B     		cmp	r3, #0
 1888 0010 01D1     		bne	.L106
1510:Generated_Source\PSoC5/cyPm.c ****     {
1511:Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1512:Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1889              		.loc 1 1512 0
 1890 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1891              	.L106:
1513:Generated_Source\PSoC5/cyPm.c ****     }
1514:Generated_Source\PSoC5/cyPm.c **** 
1515:Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1516:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1892              		.loc 1 1516 0
 1893 0016 094A     		ldr	r2, .L107+4
 1894 0018 084B     		ldr	r3, .L107+4
 1895 001a 1B78     		ldrb	r3, [r3]
 1896 001c DBB2     		uxtb	r3, r3
 1897 001e 23F02003 		bic	r3, r3, #32
 1898 0022 DBB2     		uxtb	r3, r3
 1899 0024 1370     		strb	r3, [r2]
1517:Generated_Source\PSoC5/cyPm.c **** 
1518:Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
1519:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1900              		.loc 1 1519 0
 1901 0026 054A     		ldr	r2, .L107+4
 1902 0028 044B     		ldr	r3, .L107+4
 1903 002a 1B78     		ldrb	r3, [r3]
 1904 002c DBB2     		uxtb	r3, r3
 1905 002e 43F01003 		orr	r3, r3, #16
 1906 0032 DBB2     		uxtb	r3, r3
 1907 0034 1370     		strb	r3, [r2]
1520:Generated_Source\PSoC5/cyPm.c **** }
 1908              		.loc 1 1520 0
 1909 0036 80BD     		pop	{r7, pc}
 1910              	.L108:
 1911              		.align	2
 1912              	.L107:
 1913 0038 08430040 		.word	1073758984
 1914 003c 82430040 		.word	1073759106
 1915              		.cfi_endproc
 1916              	.LFE10:
 1917              		.size	CyPmOppsSet, .-CyPmOppsSet
 1918              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 62


 1919              		.align	2
 1920              		.global	CyPmFtwSetInterval
 1921              		.thumb
 1922              		.thumb_func
 1923              		.type	CyPmFtwSetInterval, %function
 1924              	CyPmFtwSetInterval:
 1925              	.LFB11:
1521:Generated_Source\PSoC5/cyPm.c **** 
1522:Generated_Source\PSoC5/cyPm.c **** 
1523:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1524:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1525:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1526:Generated_Source\PSoC5/cyPm.c **** *
1527:Generated_Source\PSoC5/cyPm.c **** *  Performs the FTW configuration:
1528:Generated_Source\PSoC5/cyPm.c **** *  - Disables the FTW interrupt
1529:Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1530:Generated_Source\PSoC5/cyPm.c **** *  - Sets a new FTW interval.
1531:Generated_Source\PSoC5/cyPm.c **** *
1532:Generated_Source\PSoC5/cyPm.c **** *  \param ftwInterval The FTW counter interval.
1533:Generated_Source\PSoC5/cyPm.c **** *
1534:Generated_Source\PSoC5/cyPm.c **** * \sideeffect
1535:Generated_Source\PSoC5/cyPm.c **** *  Enables the ILO 100 KHz clock and leaves it enabled.
1536:Generated_Source\PSoC5/cyPm.c **** *
1537:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1538:Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1539:Generated_Source\PSoC5/cyPm.c **** {
 1926              		.loc 1 1539 0
 1927              		.cfi_startproc
 1928              		@ args = 0, pretend = 0, frame = 8
 1929              		@ frame_needed = 1, uses_anonymous_args = 0
 1930 0000 80B5     		push	{r7, lr}
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 7, -8
 1933              		.cfi_offset 14, -4
 1934 0002 82B0     		sub	sp, sp, #8
 1935              		.cfi_def_cfa_offset 16
 1936 0004 00AF     		add	r7, sp, #0
 1937              		.cfi_def_cfa_register 7
 1938 0006 0346     		mov	r3, r0
 1939 0008 FB71     		strb	r3, [r7, #7]
1540:Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1541:Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1940              		.loc 1 1541 0
 1941 000a 1F4A     		ldr	r2, .L114
 1942 000c 1E4B     		ldr	r3, .L114
 1943 000e 1B78     		ldrb	r3, [r3]
 1944 0010 DBB2     		uxtb	r3, r3
 1945 0012 23F00203 		bic	r3, r3, #2
 1946 0016 DBB2     		uxtb	r3, r3
 1947 0018 1370     		strb	r3, [r2]
1542:Generated_Source\PSoC5/cyPm.c **** 
1543:Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1544:Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1948              		.loc 1 1544 0
 1949 001a FFF7FEFF 		bl	CyILO_Start100K
1545:Generated_Source\PSoC5/cyPm.c **** 
1546:Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while FTW is disabled */
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 63


1547:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1950              		.loc 1 1547 0
 1951 001e 1A4B     		ldr	r3, .L114
 1952 0020 1B78     		ldrb	r3, [r3]
 1953 0022 DBB2     		uxtb	r3, r3
 1954 0024 03F00103 		and	r3, r3, #1
 1955 0028 002B     		cmp	r3, #0
 1956 002a 19D0     		beq	.L110
1548:Generated_Source\PSoC5/cyPm.c ****     {
1549:Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1550:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1957              		.loc 1 1550 0
 1958 002c 174B     		ldr	r3, .L114+4
 1959 002e 1B78     		ldrb	r3, [r3]
 1960 0030 DBB2     		uxtb	r3, r3
 1961 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1962 0034 9A42     		cmp	r2, r3
 1963 0036 24D0     		beq	.L109
1551:Generated_Source\PSoC5/cyPm.c ****         {
1552:Generated_Source\PSoC5/cyPm.c ****             /* Disable CTW, set new CTW interval and enable it again */
1553:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1964              		.loc 1 1553 0
 1965 0038 134A     		ldr	r2, .L114
 1966 003a 134B     		ldr	r3, .L114
 1967 003c 1B78     		ldrb	r3, [r3]
 1968 003e DBB2     		uxtb	r3, r3
 1969 0040 23F00103 		bic	r3, r3, #1
 1970 0044 DBB2     		uxtb	r3, r3
 1971 0046 1370     		strb	r3, [r2]
1554:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1972              		.loc 1 1554 0
 1973 0048 104A     		ldr	r2, .L114+4
 1974 004a FB79     		ldrb	r3, [r7, #7]
 1975 004c 1370     		strb	r3, [r2]
1555:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1976              		.loc 1 1555 0
 1977 004e 0E4A     		ldr	r2, .L114
 1978 0050 0D4B     		ldr	r3, .L114
 1979 0052 1B78     		ldrb	r3, [r3]
 1980 0054 DBB2     		uxtb	r3, r3
 1981 0056 43F00103 		orr	r3, r3, #1
 1982 005a DBB2     		uxtb	r3, r3
 1983 005c 1370     		strb	r3, [r2]
 1984 005e 10E0     		b	.L109
 1985              	.L110:
1556:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1557:Generated_Source\PSoC5/cyPm.c ****     }
1558:Generated_Source\PSoC5/cyPm.c ****     else
1559:Generated_Source\PSoC5/cyPm.c ****     {
1560:Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1561:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1986              		.loc 1 1561 0
 1987 0060 0A4B     		ldr	r3, .L114+4
 1988 0062 1B78     		ldrb	r3, [r3]
 1989 0064 DBB2     		uxtb	r3, r3
 1990 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1991 0068 9A42     		cmp	r2, r3
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 64


 1992 006a 02D0     		beq	.L113
1562:Generated_Source\PSoC5/cyPm.c ****         {
1563:Generated_Source\PSoC5/cyPm.c ****             /* Set new CTW interval. Could be changed if CTW is disabled */
1564:Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1993              		.loc 1 1564 0
 1994 006c 074A     		ldr	r2, .L114+4
 1995 006e FB79     		ldrb	r3, [r7, #7]
 1996 0070 1370     		strb	r3, [r2]
 1997              	.L113:
1565:Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1566:Generated_Source\PSoC5/cyPm.c **** 
1567:Generated_Source\PSoC5/cyPm.c ****         /* Enable FTW */
1568:Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1998              		.loc 1 1568 0
 1999 0072 054A     		ldr	r2, .L114
 2000 0074 044B     		ldr	r3, .L114
 2001 0076 1B78     		ldrb	r3, [r3]
 2002 0078 DBB2     		uxtb	r3, r3
 2003 007a 43F00103 		orr	r3, r3, #1
 2004 007e DBB2     		uxtb	r3, r3
 2005 0080 1370     		strb	r3, [r2]
 2006              	.L109:
1569:Generated_Source\PSoC5/cyPm.c ****     }
1570:Generated_Source\PSoC5/cyPm.c **** }
 2007              		.loc 1 1570 0
 2008 0082 0837     		adds	r7, r7, #8
 2009              		.cfi_def_cfa_offset 8
 2010 0084 BD46     		mov	sp, r7
 2011              		.cfi_def_cfa_register 13
 2012              		@ sp needed
 2013 0086 80BD     		pop	{r7, pc}
 2014              	.L115:
 2015              		.align	2
 2016              	.L114:
 2017 0088 82430040 		.word	1073759106
 2018 008c 80430040 		.word	1073759104
 2019              		.cfi_endproc
 2020              	.LFE11:
 2021              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 2022              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 2023              		.align	2
 2024              		.thumb
 2025              		.thumb_func
 2026              		.type	CyPmHibSlpSaveSet, %function
 2027              	CyPmHibSlpSaveSet:
 2028              	.LFB12:
1571:Generated_Source\PSoC5/cyPm.c **** 
1572:Generated_Source\PSoC5/cyPm.c **** 
1573:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1574:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1575:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1576:Generated_Source\PSoC5/cyPm.c **** *
1577:Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing the device for the Sleep and Hibernate low
1578:Generated_Source\PSoC5/cyPm.c **** *  power modes entry:
1579:Generated_Source\PSoC5/cyPm.c **** *  - Saves the COMP, VIDAC, DSM, and SAR routing connections (PSoC 5)
1580:Generated_Source\PSoC5/cyPm.c **** *  - Saves the SC/CT routing connections (PSoC 3/5/5LP)
1581:Generated_Source\PSoC5/cyPm.c **** *  - Disables the Serial Wire Viewer (SWV) (PSoC 3)
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 65


1582:Generated_Source\PSoC5/cyPm.c **** *  - Saves the boost reference selection and sets it to internal
1583:Generated_Source\PSoC5/cyPm.c **** *
1584:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1585:Generated_Source\PSoC5/cyPm.c **** *  No
1586:Generated_Source\PSoC5/cyPm.c **** *
1587:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1588:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1589:Generated_Source\PSoC5/cyPm.c **** {
 2029              		.loc 1 1589 0
 2030              		.cfi_startproc
 2031              		@ args = 0, pretend = 0, frame = 0
 2032              		@ frame_needed = 1, uses_anonymous_args = 0
 2033              		@ link register save eliminated.
 2034 0000 80B4     		push	{r7}
 2035              		.cfi_def_cfa_offset 4
 2036              		.cfi_offset 7, -4
 2037 0002 00AF     		add	r7, sp, #0
 2038              		.cfi_def_cfa_register 7
1590:Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1591:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 2039              		.loc 1 1591 0
 2040 0004 804B     		ldr	r3, .L119
 2041 0006 1B78     		ldrb	r3, [r3]
 2042 0008 DAB2     		uxtb	r2, r3
 2043 000a 804B     		ldr	r3, .L119+4
 2044 000c 5A72     		strb	r2, [r3, #9]
1592:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 2045              		.loc 1 1592 0
 2046 000e 804B     		ldr	r3, .L119+8
 2047 0010 1B78     		ldrb	r3, [r3]
 2048 0012 DAB2     		uxtb	r2, r3
 2049 0014 7D4B     		ldr	r3, .L119+4
 2050 0016 9A72     		strb	r2, [r3, #10]
1593:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 2051              		.loc 1 1593 0
 2052 0018 7E4B     		ldr	r3, .L119+12
 2053 001a 1B78     		ldrb	r3, [r3]
 2054 001c DAB2     		uxtb	r2, r3
 2055 001e 7B4B     		ldr	r3, .L119+4
 2056 0020 DA72     		strb	r2, [r3, #11]
1594:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 2057              		.loc 1 1594 0
 2058 0022 7D4B     		ldr	r3, .L119+16
 2059 0024 1B78     		ldrb	r3, [r3]
 2060 0026 DAB2     		uxtb	r2, r3
 2061 0028 784B     		ldr	r3, .L119+4
 2062 002a 1A73     		strb	r2, [r3, #12]
1595:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 2063              		.loc 1 1595 0
 2064 002c 7B4B     		ldr	r3, .L119+20
 2065 002e 1B78     		ldrb	r3, [r3]
 2066 0030 DAB2     		uxtb	r2, r3
 2067 0032 764B     		ldr	r3, .L119+4
 2068 0034 5A73     		strb	r2, [r3, #13]
1596:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 2069              		.loc 1 1596 0
 2070 0036 7A4B     		ldr	r3, .L119+24
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 66


 2071 0038 1B78     		ldrb	r3, [r3]
 2072 003a DAB2     		uxtb	r2, r3
 2073 003c 734B     		ldr	r3, .L119+4
 2074 003e 9A73     		strb	r2, [r3, #14]
1597:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 2075              		.loc 1 1597 0
 2076 0040 784B     		ldr	r3, .L119+28
 2077 0042 1B78     		ldrb	r3, [r3]
 2078 0044 DAB2     		uxtb	r2, r3
 2079 0046 714B     		ldr	r3, .L119+4
 2080 0048 DA73     		strb	r2, [r3, #15]
1598:Generated_Source\PSoC5/cyPm.c **** 
1599:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 2081              		.loc 1 1599 0
 2082 004a 774B     		ldr	r3, .L119+32
 2083 004c 1B78     		ldrb	r3, [r3]
 2084 004e DAB2     		uxtb	r2, r3
 2085 0050 6E4B     		ldr	r3, .L119+4
 2086 0052 1A74     		strb	r2, [r3, #16]
1600:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 2087              		.loc 1 1600 0
 2088 0054 754B     		ldr	r3, .L119+36
 2089 0056 1B78     		ldrb	r3, [r3]
 2090 0058 DAB2     		uxtb	r2, r3
 2091 005a 6C4B     		ldr	r3, .L119+4
 2092 005c 5A74     		strb	r2, [r3, #17]
1601:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 2093              		.loc 1 1601 0
 2094 005e 744B     		ldr	r3, .L119+40
 2095 0060 1B78     		ldrb	r3, [r3]
 2096 0062 DAB2     		uxtb	r2, r3
 2097 0064 694B     		ldr	r3, .L119+4
 2098 0066 9A74     		strb	r2, [r3, #18]
1602:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 2099              		.loc 1 1602 0
 2100 0068 724B     		ldr	r3, .L119+44
 2101 006a 1B78     		ldrb	r3, [r3]
 2102 006c DAB2     		uxtb	r2, r3
 2103 006e 674B     		ldr	r3, .L119+4
 2104 0070 DA74     		strb	r2, [r3, #19]
1603:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 2105              		.loc 1 1603 0
 2106 0072 714B     		ldr	r3, .L119+48
 2107 0074 1B78     		ldrb	r3, [r3]
 2108 0076 DAB2     		uxtb	r2, r3
 2109 0078 644B     		ldr	r3, .L119+4
 2110 007a 1A75     		strb	r2, [r3, #20]
1604:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 2111              		.loc 1 1604 0
 2112 007c 6F4B     		ldr	r3, .L119+52
 2113 007e 1B78     		ldrb	r3, [r3]
 2114 0080 DAB2     		uxtb	r2, r3
 2115 0082 624B     		ldr	r3, .L119+4
 2116 0084 5A75     		strb	r2, [r3, #21]
1605:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 2117              		.loc 1 1605 0
 2118 0086 6E4B     		ldr	r3, .L119+56
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 67


 2119 0088 1B78     		ldrb	r3, [r3]
 2120 008a DAB2     		uxtb	r2, r3
 2121 008c 5F4B     		ldr	r3, .L119+4
 2122 008e 9A75     		strb	r2, [r3, #22]
1606:Generated_Source\PSoC5/cyPm.c **** 
1607:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 2123              		.loc 1 1607 0
 2124 0090 6C4B     		ldr	r3, .L119+60
 2125 0092 1B78     		ldrb	r3, [r3]
 2126 0094 DAB2     		uxtb	r2, r3
 2127 0096 5D4B     		ldr	r3, .L119+4
 2128 0098 DA75     		strb	r2, [r3, #23]
1608:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2129              		.loc 1 1608 0
 2130 009a 6B4B     		ldr	r3, .L119+64
 2131 009c 1B78     		ldrb	r3, [r3]
 2132 009e DAB2     		uxtb	r2, r3
 2133 00a0 5A4B     		ldr	r3, .L119+4
 2134 00a2 1A76     		strb	r2, [r3, #24]
1609:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2135              		.loc 1 1609 0
 2136 00a4 694B     		ldr	r3, .L119+68
 2137 00a6 1B78     		ldrb	r3, [r3]
 2138 00a8 DAB2     		uxtb	r2, r3
 2139 00aa 584B     		ldr	r3, .L119+4
 2140 00ac 5A76     		strb	r2, [r3, #25]
1610:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2141              		.loc 1 1610 0
 2142 00ae 684B     		ldr	r3, .L119+72
 2143 00b0 1B78     		ldrb	r3, [r3]
 2144 00b2 DAB2     		uxtb	r2, r3
 2145 00b4 554B     		ldr	r3, .L119+4
 2146 00b6 9A76     		strb	r2, [r3, #26]
1611:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2147              		.loc 1 1611 0
 2148 00b8 664B     		ldr	r3, .L119+76
 2149 00ba 1B78     		ldrb	r3, [r3]
 2150 00bc DAB2     		uxtb	r2, r3
 2151 00be 534B     		ldr	r3, .L119+4
 2152 00c0 DA76     		strb	r2, [r3, #27]
1612:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2153              		.loc 1 1612 0
 2154 00c2 654B     		ldr	r3, .L119+80
 2155 00c4 1B78     		ldrb	r3, [r3]
 2156 00c6 DAB2     		uxtb	r2, r3
 2157 00c8 504B     		ldr	r3, .L119+4
 2158 00ca 1A77     		strb	r2, [r3, #28]
1613:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2159              		.loc 1 1613 0
 2160 00cc 634B     		ldr	r3, .L119+84
 2161 00ce 1B78     		ldrb	r3, [r3]
 2162 00d0 DAB2     		uxtb	r2, r3
 2163 00d2 4E4B     		ldr	r3, .L119+4
 2164 00d4 5A77     		strb	r2, [r3, #29]
1614:Generated_Source\PSoC5/cyPm.c **** 
1615:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2165              		.loc 1 1615 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 68


 2166 00d6 624B     		ldr	r3, .L119+88
 2167 00d8 1B78     		ldrb	r3, [r3]
 2168 00da DAB2     		uxtb	r2, r3
 2169 00dc 4B4B     		ldr	r3, .L119+4
 2170 00de 9A77     		strb	r2, [r3, #30]
1616:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2171              		.loc 1 1616 0
 2172 00e0 604B     		ldr	r3, .L119+92
 2173 00e2 1B78     		ldrb	r3, [r3]
 2174 00e4 DAB2     		uxtb	r2, r3
 2175 00e6 494B     		ldr	r3, .L119+4
 2176 00e8 DA77     		strb	r2, [r3, #31]
1617:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2177              		.loc 1 1617 0
 2178 00ea 5F4B     		ldr	r3, .L119+96
 2179 00ec 1B78     		ldrb	r3, [r3]
 2180 00ee DAB2     		uxtb	r2, r3
 2181 00f0 464B     		ldr	r3, .L119+4
 2182 00f2 83F82020 		strb	r2, [r3, #32]
1618:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2183              		.loc 1 1618 0
 2184 00f6 5D4B     		ldr	r3, .L119+100
 2185 00f8 1B78     		ldrb	r3, [r3]
 2186 00fa DAB2     		uxtb	r2, r3
 2187 00fc 434B     		ldr	r3, .L119+4
 2188 00fe 83F82120 		strb	r2, [r3, #33]
1619:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2189              		.loc 1 1619 0
 2190 0102 5B4B     		ldr	r3, .L119+104
 2191 0104 1B78     		ldrb	r3, [r3]
 2192 0106 DAB2     		uxtb	r2, r3
 2193 0108 404B     		ldr	r3, .L119+4
 2194 010a 83F82220 		strb	r2, [r3, #34]
1620:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2195              		.loc 1 1620 0
 2196 010e 594B     		ldr	r3, .L119+108
 2197 0110 1B78     		ldrb	r3, [r3]
 2198 0112 DAB2     		uxtb	r2, r3
 2199 0114 3D4B     		ldr	r3, .L119+4
 2200 0116 83F82320 		strb	r2, [r3, #35]
1621:Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2201              		.loc 1 1621 0
 2202 011a 574B     		ldr	r3, .L119+112
 2203 011c 1B78     		ldrb	r3, [r3]
 2204 011e DAB2     		uxtb	r2, r3
 2205 0120 3A4B     		ldr	r3, .L119+4
 2206 0122 83F82420 		strb	r2, [r3, #36]
1622:Generated_Source\PSoC5/cyPm.c **** 
1623:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2207              		.loc 1 1623 0
 2208 0126 384B     		ldr	r3, .L119
 2209 0128 0022     		movs	r2, #0
 2210 012a 1A70     		strb	r2, [r3]
1624:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2211              		.loc 1 1624 0
 2212 012c 384B     		ldr	r3, .L119+8
 2213 012e 0022     		movs	r2, #0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 69


 2214 0130 1A70     		strb	r2, [r3]
1625:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2215              		.loc 1 1625 0
 2216 0132 384B     		ldr	r3, .L119+12
 2217 0134 0022     		movs	r2, #0
 2218 0136 1A70     		strb	r2, [r3]
1626:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2219              		.loc 1 1626 0
 2220 0138 374B     		ldr	r3, .L119+16
 2221 013a 0022     		movs	r2, #0
 2222 013c 1A70     		strb	r2, [r3]
1627:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2223              		.loc 1 1627 0
 2224 013e 374B     		ldr	r3, .L119+20
 2225 0140 0022     		movs	r2, #0
 2226 0142 1A70     		strb	r2, [r3]
1628:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2227              		.loc 1 1628 0
 2228 0144 364B     		ldr	r3, .L119+24
 2229 0146 0022     		movs	r2, #0
 2230 0148 1A70     		strb	r2, [r3]
1629:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2231              		.loc 1 1629 0
 2232 014a 364B     		ldr	r3, .L119+28
 2233 014c 0022     		movs	r2, #0
 2234 014e 1A70     		strb	r2, [r3]
1630:Generated_Source\PSoC5/cyPm.c **** 
1631:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2235              		.loc 1 1631 0
 2236 0150 354B     		ldr	r3, .L119+32
 2237 0152 0022     		movs	r2, #0
 2238 0154 1A70     		strb	r2, [r3]
1632:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2239              		.loc 1 1632 0
 2240 0156 354B     		ldr	r3, .L119+36
 2241 0158 0022     		movs	r2, #0
 2242 015a 1A70     		strb	r2, [r3]
1633:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2243              		.loc 1 1633 0
 2244 015c 344B     		ldr	r3, .L119+40
 2245 015e 0022     		movs	r2, #0
 2246 0160 1A70     		strb	r2, [r3]
1634:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2247              		.loc 1 1634 0
 2248 0162 344B     		ldr	r3, .L119+44
 2249 0164 0022     		movs	r2, #0
 2250 0166 1A70     		strb	r2, [r3]
1635:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2251              		.loc 1 1635 0
 2252 0168 334B     		ldr	r3, .L119+48
 2253 016a 0022     		movs	r2, #0
 2254 016c 1A70     		strb	r2, [r3]
1636:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2255              		.loc 1 1636 0
 2256 016e 334B     		ldr	r3, .L119+52
 2257 0170 0022     		movs	r2, #0
 2258 0172 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 70


1637:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2259              		.loc 1 1637 0
 2260 0174 324B     		ldr	r3, .L119+56
 2261 0176 0022     		movs	r2, #0
 2262 0178 1A70     		strb	r2, [r3]
1638:Generated_Source\PSoC5/cyPm.c **** 
1639:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2263              		.loc 1 1639 0
 2264 017a 324B     		ldr	r3, .L119+60
 2265 017c 0022     		movs	r2, #0
 2266 017e 1A70     		strb	r2, [r3]
1640:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2267              		.loc 1 1640 0
 2268 0180 314B     		ldr	r3, .L119+64
 2269 0182 0022     		movs	r2, #0
 2270 0184 1A70     		strb	r2, [r3]
1641:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2271              		.loc 1 1641 0
 2272 0186 314B     		ldr	r3, .L119+68
 2273 0188 0022     		movs	r2, #0
 2274 018a 1A70     		strb	r2, [r3]
1642:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2275              		.loc 1 1642 0
 2276 018c 304B     		ldr	r3, .L119+72
 2277 018e 0022     		movs	r2, #0
 2278 0190 1A70     		strb	r2, [r3]
1643:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2279              		.loc 1 1643 0
 2280 0192 304B     		ldr	r3, .L119+76
 2281 0194 0022     		movs	r2, #0
 2282 0196 1A70     		strb	r2, [r3]
1644:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2283              		.loc 1 1644 0
 2284 0198 2F4B     		ldr	r3, .L119+80
 2285 019a 0022     		movs	r2, #0
 2286 019c 1A70     		strb	r2, [r3]
1645:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2287              		.loc 1 1645 0
 2288 019e 2F4B     		ldr	r3, .L119+84
 2289 01a0 0022     		movs	r2, #0
 2290 01a2 1A70     		strb	r2, [r3]
1646:Generated_Source\PSoC5/cyPm.c **** 
1647:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2291              		.loc 1 1647 0
 2292 01a4 2E4B     		ldr	r3, .L119+88
 2293 01a6 0022     		movs	r2, #0
 2294 01a8 1A70     		strb	r2, [r3]
1648:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2295              		.loc 1 1648 0
 2296 01aa 2E4B     		ldr	r3, .L119+92
 2297 01ac 0022     		movs	r2, #0
 2298 01ae 1A70     		strb	r2, [r3]
1649:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2299              		.loc 1 1649 0
 2300 01b0 2D4B     		ldr	r3, .L119+96
 2301 01b2 0022     		movs	r2, #0
 2302 01b4 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 71


1650:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2303              		.loc 1 1650 0
 2304 01b6 2D4B     		ldr	r3, .L119+100
 2305 01b8 0022     		movs	r2, #0
 2306 01ba 1A70     		strb	r2, [r3]
1651:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2307              		.loc 1 1651 0
 2308 01bc 2C4B     		ldr	r3, .L119+104
 2309 01be 0022     		movs	r2, #0
 2310 01c0 1A70     		strb	r2, [r3]
1652:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2311              		.loc 1 1652 0
 2312 01c2 2C4B     		ldr	r3, .L119+108
 2313 01c4 0022     		movs	r2, #0
 2314 01c6 1A70     		strb	r2, [r3]
1653:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2315              		.loc 1 1653 0
 2316 01c8 2B4B     		ldr	r3, .L119+112
 2317 01ca 0022     		movs	r2, #0
 2318 01cc 1A70     		strb	r2, [r3]
1654:Generated_Source\PSoC5/cyPm.c **** 
1655:Generated_Source\PSoC5/cyPm.c **** 
1656:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1657:Generated_Source\PSoC5/cyPm.c **** 
1658:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1659:Generated_Source\PSoC5/cyPm.c **** 
1660:Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1661:Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1662:Generated_Source\PSoC5/cyPm.c ****         {
1663:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1664:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1665:Generated_Source\PSoC5/cyPm.c **** 
1666:Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1667:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1668:Generated_Source\PSoC5/cyPm.c **** 
1669:Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1670:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1671:Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1672:Generated_Source\PSoC5/cyPm.c **** 
1673:Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1674:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1675:Generated_Source\PSoC5/cyPm.c ****         }
1676:Generated_Source\PSoC5/cyPm.c ****         else
1677:Generated_Source\PSoC5/cyPm.c ****         {
1678:Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1679:Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1680:Generated_Source\PSoC5/cyPm.c ****         }
1681:Generated_Source\PSoC5/cyPm.c **** 
1682:Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1683:Generated_Source\PSoC5/cyPm.c **** 
1684:Generated_Source\PSoC5/cyPm.c **** 
1685:Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1686:Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1687:Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1688:Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1689:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2319              		.loc 1 1689 0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 72


 2320 01ce 2B4B     		ldr	r3, .L119+116
 2321 01d0 1B78     		ldrb	r3, [r3]
 2322 01d2 DBB2     		uxtb	r3, r3
 2323 01d4 03F00803 		and	r3, r3, #8
 2324 01d8 002B     		cmp	r3, #0
 2325 01da 0CD0     		beq	.L117
1690:Generated_Source\PSoC5/cyPm.c ****     {
1691:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2326              		.loc 1 1691 0
 2327 01dc 0B4B     		ldr	r3, .L119+4
 2328 01de 0122     		movs	r2, #1
 2329 01e0 83F82E20 		strb	r2, [r3, #46]
1692:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2330              		.loc 1 1692 0
 2331 01e4 254A     		ldr	r2, .L119+116
 2332 01e6 254B     		ldr	r3, .L119+116
 2333 01e8 1B78     		ldrb	r3, [r3]
 2334 01ea DBB2     		uxtb	r3, r3
 2335 01ec 23F00803 		bic	r3, r3, #8
 2336 01f0 DBB2     		uxtb	r3, r3
 2337 01f2 1370     		strb	r3, [r2]
 2338 01f4 03E0     		b	.L116
 2339              	.L117:
1693:Generated_Source\PSoC5/cyPm.c ****     }
1694:Generated_Source\PSoC5/cyPm.c ****     else
1695:Generated_Source\PSoC5/cyPm.c ****     {
1696:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2340              		.loc 1 1696 0
 2341 01f6 054B     		ldr	r3, .L119+4
 2342 01f8 0022     		movs	r2, #0
 2343 01fa 83F82E20 		strb	r2, [r3, #46]
 2344              	.L116:
1697:Generated_Source\PSoC5/cyPm.c ****     }
1698:Generated_Source\PSoC5/cyPm.c **** }
 2345              		.loc 1 1698 0
 2346 01fe BD46     		mov	sp, r7
 2347              		.cfi_def_cfa_register 13
 2348              		@ sp needed
 2349 0200 5DF8047B 		ldr	r7, [sp], #4
 2350              		.cfi_restore 7
 2351              		.cfi_def_cfa_offset 0
 2352 0204 7047     		bx	lr
 2353              	.L120:
 2354 0206 00BF     		.align	2
 2355              	.L119:
 2356 0208 005A0040 		.word	1073764864
 2357 020c 00000000 		.word	cyPmBackup
 2358 0210 025A0040 		.word	1073764866
 2359 0214 035A0040 		.word	1073764867
 2360 0218 045A0040 		.word	1073764868
 2361 021c 065A0040 		.word	1073764870
 2362 0220 085A0040 		.word	1073764872
 2363 0224 0A5A0040 		.word	1073764874
 2364 0228 105A0040 		.word	1073764880
 2365 022c 125A0040 		.word	1073764882
 2366 0230 135A0040 		.word	1073764883
 2367 0234 145A0040 		.word	1073764884
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 73


 2368 0238 165A0040 		.word	1073764886
 2369 023c 185A0040 		.word	1073764888
 2370 0240 1A5A0040 		.word	1073764890
 2371 0244 205A0040 		.word	1073764896
 2372 0248 225A0040 		.word	1073764898
 2373 024c 235A0040 		.word	1073764899
 2374 0250 245A0040 		.word	1073764900
 2375 0254 265A0040 		.word	1073764902
 2376 0258 285A0040 		.word	1073764904
 2377 025c 2A5A0040 		.word	1073764906
 2378 0260 305A0040 		.word	1073764912
 2379 0264 325A0040 		.word	1073764914
 2380 0268 335A0040 		.word	1073764915
 2381 026c 345A0040 		.word	1073764916
 2382 0270 365A0040 		.word	1073764918
 2383 0274 385A0040 		.word	1073764920
 2384 0278 3A5A0040 		.word	1073764922
 2385 027c 22430040 		.word	1073759010
 2386              		.cfi_endproc
 2387              	.LFE12:
 2388              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2389              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2390              		.align	2
 2391              		.thumb
 2392              		.thumb_func
 2393              		.type	CyPmHibSlpRestore, %function
 2394              	CyPmHibSlpRestore:
 2395              	.LFB13:
1699:Generated_Source\PSoC5/cyPm.c **** 
1700:Generated_Source\PSoC5/cyPm.c **** 
1701:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1702:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1703:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1704:Generated_Source\PSoC5/cyPm.c **** *
1705:Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring the device configurations after wakeup from
1706:Generated_Source\PSoC5/cyPm.c **** *  the Sleep and Hibernate low power modes:
1707:Generated_Source\PSoC5/cyPm.c **** *  - Restores the SC/CT routing connections
1708:Generated_Source\PSoC5/cyPm.c **** *  - Restores the enable state of the Serial Wire Viewer (SWV) (PSoC 3)
1709:Generated_Source\PSoC5/cyPm.c **** *  - Restores the  boost reference selection
1710:Generated_Source\PSoC5/cyPm.c **** *
1711:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1712:Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1713:Generated_Source\PSoC5/cyPm.c **** {
 2396              		.loc 1 1713 0
 2397              		.cfi_startproc
 2398              		@ args = 0, pretend = 0, frame = 0
 2399              		@ frame_needed = 1, uses_anonymous_args = 0
 2400              		@ link register save eliminated.
 2401 0000 80B4     		push	{r7}
 2402              		.cfi_def_cfa_offset 4
 2403              		.cfi_offset 7, -4
 2404 0002 00AF     		add	r7, sp, #0
 2405              		.cfi_def_cfa_register 7
1714:Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1715:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2406              		.loc 1 1715 0
 2407 0004 424B     		ldr	r3, .L123
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 74


 2408 0006 434A     		ldr	r2, .L123+4
 2409 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2410 000a 1A70     		strb	r2, [r3]
1716:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2411              		.loc 1 1716 0
 2412 000c 424B     		ldr	r3, .L123+8
 2413 000e 414A     		ldr	r2, .L123+4
 2414 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2415 0012 1A70     		strb	r2, [r3]
1717:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2416              		.loc 1 1717 0
 2417 0014 414B     		ldr	r3, .L123+12
 2418 0016 3F4A     		ldr	r2, .L123+4
 2419 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2420 001a 1A70     		strb	r2, [r3]
1718:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2421              		.loc 1 1718 0
 2422 001c 404B     		ldr	r3, .L123+16
 2423 001e 3D4A     		ldr	r2, .L123+4
 2424 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2425 0022 1A70     		strb	r2, [r3]
1719:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
 2426              		.loc 1 1719 0
 2427 0024 3F4B     		ldr	r3, .L123+20
 2428 0026 3B4A     		ldr	r2, .L123+4
 2429 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2430 002a 1A70     		strb	r2, [r3]
1720:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2431              		.loc 1 1720 0
 2432 002c 3E4B     		ldr	r3, .L123+24
 2433 002e 394A     		ldr	r2, .L123+4
 2434 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2435 0032 1A70     		strb	r2, [r3]
1721:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2436              		.loc 1 1721 0
 2437 0034 3D4B     		ldr	r3, .L123+28
 2438 0036 374A     		ldr	r2, .L123+4
 2439 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2440 003a 1A70     		strb	r2, [r3]
1722:Generated_Source\PSoC5/cyPm.c **** 
1723:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2441              		.loc 1 1723 0
 2442 003c 3C4B     		ldr	r3, .L123+32
 2443 003e 354A     		ldr	r2, .L123+4
 2444 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2445 0042 1A70     		strb	r2, [r3]
1724:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2446              		.loc 1 1724 0
 2447 0044 3B4B     		ldr	r3, .L123+36
 2448 0046 334A     		ldr	r2, .L123+4
 2449 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2450 004a 1A70     		strb	r2, [r3]
1725:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2451              		.loc 1 1725 0
 2452 004c 3A4B     		ldr	r3, .L123+40
 2453 004e 314A     		ldr	r2, .L123+4
 2454 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 75


 2455 0052 1A70     		strb	r2, [r3]
1726:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2456              		.loc 1 1726 0
 2457 0054 394B     		ldr	r3, .L123+44
 2458 0056 2F4A     		ldr	r2, .L123+4
 2459 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2460 005a 1A70     		strb	r2, [r3]
1727:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2461              		.loc 1 1727 0
 2462 005c 384B     		ldr	r3, .L123+48
 2463 005e 2D4A     		ldr	r2, .L123+4
 2464 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2465 0062 1A70     		strb	r2, [r3]
1728:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2466              		.loc 1 1728 0
 2467 0064 374B     		ldr	r3, .L123+52
 2468 0066 2B4A     		ldr	r2, .L123+4
 2469 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2470 006a 1A70     		strb	r2, [r3]
1729:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2471              		.loc 1 1729 0
 2472 006c 364B     		ldr	r3, .L123+56
 2473 006e 294A     		ldr	r2, .L123+4
 2474 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2475 0072 1A70     		strb	r2, [r3]
1730:Generated_Source\PSoC5/cyPm.c **** 
1731:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2476              		.loc 1 1731 0
 2477 0074 354B     		ldr	r3, .L123+60
 2478 0076 274A     		ldr	r2, .L123+4
 2479 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2480 007a 1A70     		strb	r2, [r3]
1732:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2481              		.loc 1 1732 0
 2482 007c 344B     		ldr	r3, .L123+64
 2483 007e 254A     		ldr	r2, .L123+4
 2484 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2485 0082 1A70     		strb	r2, [r3]
1733:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2486              		.loc 1 1733 0
 2487 0084 334B     		ldr	r3, .L123+68
 2488 0086 234A     		ldr	r2, .L123+4
 2489 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2490 008a 1A70     		strb	r2, [r3]
1734:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2491              		.loc 1 1734 0
 2492 008c 324B     		ldr	r3, .L123+72
 2493 008e 214A     		ldr	r2, .L123+4
 2494 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2495 0092 1A70     		strb	r2, [r3]
1735:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2496              		.loc 1 1735 0
 2497 0094 314B     		ldr	r3, .L123+76
 2498 0096 1F4A     		ldr	r2, .L123+4
 2499 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2500 009a 1A70     		strb	r2, [r3]
1736:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 76


 2501              		.loc 1 1736 0
 2502 009c 304B     		ldr	r3, .L123+80
 2503 009e 1D4A     		ldr	r2, .L123+4
 2504 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2505 00a2 1A70     		strb	r2, [r3]
1737:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2506              		.loc 1 1737 0
 2507 00a4 2F4B     		ldr	r3, .L123+84
 2508 00a6 1B4A     		ldr	r2, .L123+4
 2509 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2510 00aa 1A70     		strb	r2, [r3]
1738:Generated_Source\PSoC5/cyPm.c **** 
1739:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2511              		.loc 1 1739 0
 2512 00ac 2E4B     		ldr	r3, .L123+88
 2513 00ae 194A     		ldr	r2, .L123+4
 2514 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2515 00b2 1A70     		strb	r2, [r3]
1740:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2516              		.loc 1 1740 0
 2517 00b4 2D4B     		ldr	r3, .L123+92
 2518 00b6 174A     		ldr	r2, .L123+4
 2519 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2520 00ba 1A70     		strb	r2, [r3]
1741:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2521              		.loc 1 1741 0
 2522 00bc 2C4B     		ldr	r3, .L123+96
 2523 00be 154A     		ldr	r2, .L123+4
 2524 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2525 00c4 1A70     		strb	r2, [r3]
1742:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2526              		.loc 1 1742 0
 2527 00c6 2B4B     		ldr	r3, .L123+100
 2528 00c8 124A     		ldr	r2, .L123+4
 2529 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2530 00ce 1A70     		strb	r2, [r3]
1743:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2531              		.loc 1 1743 0
 2532 00d0 294B     		ldr	r3, .L123+104
 2533 00d2 104A     		ldr	r2, .L123+4
 2534 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2535 00d8 1A70     		strb	r2, [r3]
1744:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2536              		.loc 1 1744 0
 2537 00da 284B     		ldr	r3, .L123+108
 2538 00dc 0D4A     		ldr	r2, .L123+4
 2539 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2540 00e2 1A70     		strb	r2, [r3]
1745:Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2541              		.loc 1 1745 0
 2542 00e4 264B     		ldr	r3, .L123+112
 2543 00e6 0B4A     		ldr	r2, .L123+4
 2544 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2545 00ec 1A70     		strb	r2, [r3]
1746:Generated_Source\PSoC5/cyPm.c **** 
1747:Generated_Source\PSoC5/cyPm.c **** 
1748:Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 77


1749:Generated_Source\PSoC5/cyPm.c **** 
1750:Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1751:Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1752:Generated_Source\PSoC5/cyPm.c ****         {
1753:Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1754:Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1755:Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1756:Generated_Source\PSoC5/cyPm.c **** 
1757:Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1758:Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1759:Generated_Source\PSoC5/cyPm.c ****         }
1760:Generated_Source\PSoC5/cyPm.c **** 
1761:Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1762:Generated_Source\PSoC5/cyPm.c **** 
1763:Generated_Source\PSoC5/cyPm.c **** 
1764:Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1765:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2546              		.loc 1 1765 0
 2547 00ee 094B     		ldr	r3, .L123+4
 2548 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2549 00f4 012B     		cmp	r3, #1
 2550 00f6 07D1     		bne	.L121
1766:Generated_Source\PSoC5/cyPm.c ****     {
1767:Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2551              		.loc 1 1767 0
 2552 00f8 224A     		ldr	r2, .L123+116
 2553 00fa 224B     		ldr	r3, .L123+116
 2554 00fc 1B78     		ldrb	r3, [r3]
 2555 00fe DBB2     		uxtb	r3, r3
 2556 0100 43F00803 		orr	r3, r3, #8
 2557 0104 DBB2     		uxtb	r3, r3
 2558 0106 1370     		strb	r3, [r2]
 2559              	.L121:
1768:Generated_Source\PSoC5/cyPm.c ****     }
1769:Generated_Source\PSoC5/cyPm.c **** }
 2560              		.loc 1 1769 0
 2561 0108 BD46     		mov	sp, r7
 2562              		.cfi_def_cfa_register 13
 2563              		@ sp needed
 2564 010a 5DF8047B 		ldr	r7, [sp], #4
 2565              		.cfi_restore 7
 2566              		.cfi_def_cfa_offset 0
 2567 010e 7047     		bx	lr
 2568              	.L124:
 2569              		.align	2
 2570              	.L123:
 2571 0110 005A0040 		.word	1073764864
 2572 0114 00000000 		.word	cyPmBackup
 2573 0118 025A0040 		.word	1073764866
 2574 011c 035A0040 		.word	1073764867
 2575 0120 045A0040 		.word	1073764868
 2576 0124 065A0040 		.word	1073764870
 2577 0128 085A0040 		.word	1073764872
 2578 012c 0A5A0040 		.word	1073764874
 2579 0130 105A0040 		.word	1073764880
 2580 0134 125A0040 		.word	1073764882
 2581 0138 135A0040 		.word	1073764883
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 78


 2582 013c 145A0040 		.word	1073764884
 2583 0140 165A0040 		.word	1073764886
 2584 0144 185A0040 		.word	1073764888
 2585 0148 1A5A0040 		.word	1073764890
 2586 014c 205A0040 		.word	1073764896
 2587 0150 225A0040 		.word	1073764898
 2588 0154 235A0040 		.word	1073764899
 2589 0158 245A0040 		.word	1073764900
 2590 015c 265A0040 		.word	1073764902
 2591 0160 285A0040 		.word	1073764904
 2592 0164 2A5A0040 		.word	1073764906
 2593 0168 305A0040 		.word	1073764912
 2594 016c 325A0040 		.word	1073764914
 2595 0170 335A0040 		.word	1073764915
 2596 0174 345A0040 		.word	1073764916
 2597 0178 365A0040 		.word	1073764918
 2598 017c 385A0040 		.word	1073764920
 2599 0180 3A5A0040 		.word	1073764922
 2600 0184 22430040 		.word	1073759010
 2601              		.cfi_endproc
 2602              	.LFE13:
 2603              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2604              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2605              		.align	2
 2606              		.thumb
 2607              		.thumb_func
 2608              		.type	CyPmHviLviSaveDisable, %function
 2609              	CyPmHviLviSaveDisable:
 2610              	.LFB14:
1770:Generated_Source\PSoC5/cyPm.c **** 
1771:Generated_Source\PSoC5/cyPm.c **** 
1772:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1773:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1774:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1775:Generated_Source\PSoC5/cyPm.c **** *
1776:Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1777:Generated_Source\PSoC5/cyPm.c **** *
1778:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1779:Generated_Source\PSoC5/cyPm.c **** *  No
1780:Generated_Source\PSoC5/cyPm.c **** *
1781:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1782:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1783:Generated_Source\PSoC5/cyPm.c **** {
 2611              		.loc 1 1783 0
 2612              		.cfi_startproc
 2613              		@ args = 0, pretend = 0, frame = 0
 2614              		@ frame_needed = 1, uses_anonymous_args = 0
 2615 0000 80B5     		push	{r7, lr}
 2616              		.cfi_def_cfa_offset 8
 2617              		.cfi_offset 7, -8
 2618              		.cfi_offset 14, -4
 2619 0002 00AF     		add	r7, sp, #0
 2620              		.cfi_def_cfa_register 7
1784:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2621              		.loc 1 1784 0
 2622 0004 2F4B     		ldr	r3, .L132
 2623 0006 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 79


 2624 0008 DBB2     		uxtb	r3, r3
 2625 000a 03F00103 		and	r3, r3, #1
 2626 000e 002B     		cmp	r3, #0
 2627 0010 1DD0     		beq	.L126
1785:Generated_Source\PSoC5/cyPm.c ****     {
1786:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2628              		.loc 1 1786 0
 2629 0012 2D4B     		ldr	r3, .L132+4
 2630 0014 0122     		movs	r2, #1
 2631 0016 83F82520 		strb	r2, [r3, #37]
1787:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2632              		.loc 1 1787 0
 2633 001a 2C4B     		ldr	r3, .L132+8
 2634 001c 1B78     		ldrb	r3, [r3]
 2635 001e DBB2     		uxtb	r3, r3
 2636 0020 03F00F03 		and	r3, r3, #15
 2637 0024 DAB2     		uxtb	r2, r3
 2638 0026 284B     		ldr	r3, .L132+4
 2639 0028 83F82620 		strb	r2, [r3, #38]
1788:Generated_Source\PSoC5/cyPm.c **** 
1789:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vddd threshold */
1790:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2640              		.loc 1 1790 0
 2641 002c 284B     		ldr	r3, .L132+12
 2642 002e 1B78     		ldrb	r3, [r3]
 2643 0030 DBB2     		uxtb	r3, r3
 2644 0032 03F04003 		and	r3, r3, #64
1791:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2645              		.loc 1 1791 0
 2646 0036 002B     		cmp	r3, #0
 2647 0038 14BF     		ite	ne
 2648 003a 0123     		movne	r3, #1
 2649 003c 0023     		moveq	r3, #0
 2650 003e DBB2     		uxtb	r3, r3
 2651 0040 1A46     		mov	r2, r3
1790:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2652              		.loc 1 1790 0
 2653 0042 214B     		ldr	r3, .L132+4
 2654 0044 83F82A20 		strb	r2, [r3, #42]
1792:Generated_Source\PSoC5/cyPm.c **** 
1793:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2655              		.loc 1 1793 0
 2656 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2657 004c 03E0     		b	.L127
 2658              	.L126:
1794:Generated_Source\PSoC5/cyPm.c ****     }
1795:Generated_Source\PSoC5/cyPm.c ****     else
1796:Generated_Source\PSoC5/cyPm.c ****     {
1797:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2659              		.loc 1 1797 0
 2660 004e 1E4B     		ldr	r3, .L132+4
 2661 0050 0022     		movs	r2, #0
 2662 0052 83F82520 		strb	r2, [r3, #37]
 2663              	.L127:
1798:Generated_Source\PSoC5/cyPm.c ****     }
1799:Generated_Source\PSoC5/cyPm.c **** 
1800:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 80


 2664              		.loc 1 1800 0
 2665 0056 1B4B     		ldr	r3, .L132
 2666 0058 1B78     		ldrb	r3, [r3]
 2667 005a DBB2     		uxtb	r3, r3
 2668 005c 03F00203 		and	r3, r3, #2
 2669 0060 002B     		cmp	r3, #0
 2670 0062 18D0     		beq	.L128
1801:Generated_Source\PSoC5/cyPm.c ****     {
1802:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2671              		.loc 1 1802 0
 2672 0064 184B     		ldr	r3, .L132+4
 2673 0066 0122     		movs	r2, #1
 2674 0068 83F82720 		strb	r2, [r3, #39]
1803:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2675              		.loc 1 1803 0
 2676 006c 174B     		ldr	r3, .L132+8
 2677 006e 1B78     		ldrb	r3, [r3]
 2678 0070 DBB2     		uxtb	r3, r3
 2679 0072 1B09     		lsrs	r3, r3, #4
 2680 0074 DAB2     		uxtb	r2, r3
 2681 0076 144B     		ldr	r3, .L132+4
 2682 0078 83F82820 		strb	r2, [r3, #40]
1804:Generated_Source\PSoC5/cyPm.c **** 
1805:Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at specified Vdda threshold */
1806:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2683              		.loc 1 1806 0
 2684 007c 144B     		ldr	r3, .L132+12
 2685 007e 1B78     		ldrb	r3, [r3]
 2686 0080 DBB2     		uxtb	r3, r3
 2687 0082 DBB2     		uxtb	r3, r3
1807:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2688              		.loc 1 1807 0
 2689 0084 DB09     		lsrs	r3, r3, #7
 2690 0086 DBB2     		uxtb	r3, r3
 2691 0088 1A46     		mov	r2, r3
1806:Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2692              		.loc 1 1806 0
 2693 008a 0F4B     		ldr	r3, .L132+4
 2694 008c 83F82B20 		strb	r2, [r3, #43]
1808:Generated_Source\PSoC5/cyPm.c **** 
1809:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2695              		.loc 1 1809 0
 2696 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2697 0094 03E0     		b	.L129
 2698              	.L128:
1810:Generated_Source\PSoC5/cyPm.c ****     }
1811:Generated_Source\PSoC5/cyPm.c ****     else
1812:Generated_Source\PSoC5/cyPm.c ****     {
1813:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2699              		.loc 1 1813 0
 2700 0096 0C4B     		ldr	r3, .L132+4
 2701 0098 0022     		movs	r2, #0
 2702 009a 83F82720 		strb	r2, [r3, #39]
 2703              	.L129:
1814:Generated_Source\PSoC5/cyPm.c ****     }
1815:Generated_Source\PSoC5/cyPm.c **** 
1816:Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 81


 2704              		.loc 1 1816 0
 2705 009e 094B     		ldr	r3, .L132
 2706 00a0 1B78     		ldrb	r3, [r3]
 2707 00a2 DBB2     		uxtb	r3, r3
 2708 00a4 03F00403 		and	r3, r3, #4
 2709 00a8 002B     		cmp	r3, #0
 2710 00aa 06D0     		beq	.L130
1817:Generated_Source\PSoC5/cyPm.c ****     {
1818:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2711              		.loc 1 1818 0
 2712 00ac 064B     		ldr	r3, .L132+4
 2713 00ae 0122     		movs	r2, #1
 2714 00b0 83F82920 		strb	r2, [r3, #41]
1819:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2715              		.loc 1 1819 0
 2716 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2717 00b8 03E0     		b	.L125
 2718              	.L130:
1820:Generated_Source\PSoC5/cyPm.c ****     }
1821:Generated_Source\PSoC5/cyPm.c ****     else
1822:Generated_Source\PSoC5/cyPm.c ****     {
1823:Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2719              		.loc 1 1823 0
 2720 00ba 034B     		ldr	r3, .L132+4
 2721 00bc 0022     		movs	r2, #0
 2722 00be 83F82920 		strb	r2, [r3, #41]
 2723              	.L125:
1824:Generated_Source\PSoC5/cyPm.c ****     }
1825:Generated_Source\PSoC5/cyPm.c **** }
 2724              		.loc 1 1825 0
 2725 00c2 80BD     		pop	{r7, pc}
 2726              	.L133:
 2727              		.align	2
 2728              	.L132:
 2729 00c4 F5460040 		.word	1073759989
 2730 00c8 00000000 		.word	cyPmBackup
 2731 00cc F4460040 		.word	1073759988
 2732 00d0 F7460040 		.word	1073759991
 2733              		.cfi_endproc
 2734              	.LFE14:
 2735              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2736              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2737              		.align	2
 2738              		.thumb
 2739              		.thumb_func
 2740              		.type	CyPmHviLviRestore, %function
 2741              	CyPmHviLviRestore:
 2742              	.LFB15:
1826:Generated_Source\PSoC5/cyPm.c **** 
1827:Generated_Source\PSoC5/cyPm.c **** 
1828:Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1829:Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1830:Generated_Source\PSoC5/cyPm.c **** ****************************************************************************//**
1831:Generated_Source\PSoC5/cyPm.c **** *
1832:Generated_Source\PSoC5/cyPm.c **** *  Restores the analog and digital LVI and HVI configuration.
1833:Generated_Source\PSoC5/cyPm.c **** *
1834:Generated_Source\PSoC5/cyPm.c **** * Reentrant:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 82


1835:Generated_Source\PSoC5/cyPm.c **** *  No
1836:Generated_Source\PSoC5/cyPm.c **** *
1837:Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1838:Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1839:Generated_Source\PSoC5/cyPm.c **** {
 2743              		.loc 1 1839 0
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 0
 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747 0000 80B5     		push	{r7, lr}
 2748              		.cfi_def_cfa_offset 8
 2749              		.cfi_offset 7, -8
 2750              		.cfi_offset 14, -4
 2751 0002 00AF     		add	r7, sp, #0
 2752              		.cfi_def_cfa_register 7
1840:Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1841:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2753              		.loc 1 1841 0
 2754 0004 124B     		ldr	r3, .L138
 2755 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2756 000a 012B     		cmp	r3, #1
 2757 000c 09D1     		bne	.L135
1842:Generated_Source\PSoC5/cyPm.c ****     {
1843:Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2758              		.loc 1 1843 0
 2759 000e 104B     		ldr	r3, .L138
 2760 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2761 0014 0E4B     		ldr	r3, .L138
 2762 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2763 001a 1046     		mov	r0, r2
 2764 001c 1946     		mov	r1, r3
 2765 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2766              	.L135:
1844:Generated_Source\PSoC5/cyPm.c ****     }
1845:Generated_Source\PSoC5/cyPm.c **** 
1846:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2767              		.loc 1 1846 0
 2768 0022 0B4B     		ldr	r3, .L138
 2769 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2770 0028 012B     		cmp	r3, #1
 2771 002a 09D1     		bne	.L136
1847:Generated_Source\PSoC5/cyPm.c ****     {
1848:Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2772              		.loc 1 1848 0
 2773 002c 084B     		ldr	r3, .L138
 2774 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2775 0032 074B     		ldr	r3, .L138
 2776 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2777 0038 1046     		mov	r0, r2
 2778 003a 1946     		mov	r1, r3
 2779 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2780              	.L136:
1849:Generated_Source\PSoC5/cyPm.c ****     }
1850:Generated_Source\PSoC5/cyPm.c **** 
1851:Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2781              		.loc 1 1851 0
 2782 0040 034B     		ldr	r3, .L138
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 83


 2783 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2784 0046 012B     		cmp	r3, #1
 2785 0048 01D1     		bne	.L134
1852:Generated_Source\PSoC5/cyPm.c ****     {
1853:Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2786              		.loc 1 1853 0
 2787 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2788              	.L134:
1854:Generated_Source\PSoC5/cyPm.c ****     }
1855:Generated_Source\PSoC5/cyPm.c **** }
 2789              		.loc 1 1855 0
 2790 004e 80BD     		pop	{r7, pc}
 2791              	.L139:
 2792              		.align	2
 2793              	.L138:
 2794 0050 00000000 		.word	cyPmBackup
 2795              		.cfi_endproc
 2796              	.LFE15:
 2797              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2798              		.bss
 2799              	interruptStatus.4852:
 2800 0042 00       		.space	1
 2801 0043 00       		.text
 2802              	.Letext0:
 2803              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 2804              		.file 3 "Generated_Source\\PSoC5\\cyPm.h"
 2805              		.section	.debug_info,"",%progbits
 2806              	.Ldebug_info0:
 2807 0000 5D050000 		.4byte	0x55d
 2808 0004 0400     		.2byte	0x4
 2809 0006 00000000 		.4byte	.Ldebug_abbrev0
 2810 000a 04       		.byte	0x4
 2811 000b 01       		.uleb128 0x1
 2812 000c 07030000 		.4byte	.LASF86
 2813 0010 01       		.byte	0x1
 2814 0011 43020000 		.4byte	.LASF87
 2815 0015 84010000 		.4byte	.LASF88
 2816 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2817 001d 00000000 		.4byte	0
 2818 0021 00000000 		.4byte	.Ldebug_line0
 2819 0025 02       		.uleb128 0x2
 2820 0026 01       		.byte	0x1
 2821 0027 06       		.byte	0x6
 2822 0028 EE000000 		.4byte	.LASF0
 2823 002c 02       		.uleb128 0x2
 2824 002d 01       		.byte	0x1
 2825 002e 08       		.byte	0x8
 2826 002f D3030000 		.4byte	.LASF1
 2827 0033 02       		.uleb128 0x2
 2828 0034 02       		.byte	0x2
 2829 0035 05       		.byte	0x5
 2830 0036 0C040000 		.4byte	.LASF2
 2831 003a 02       		.uleb128 0x2
 2832 003b 02       		.byte	0x2
 2833 003c 07       		.byte	0x7
 2834 003d 24020000 		.4byte	.LASF3
 2835 0041 02       		.uleb128 0x2
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 84


 2836 0042 04       		.byte	0x4
 2837 0043 05       		.byte	0x5
 2838 0044 19010000 		.4byte	.LASF4
 2839 0048 02       		.uleb128 0x2
 2840 0049 04       		.byte	0x4
 2841 004a 07       		.byte	0x7
 2842 004b CA010000 		.4byte	.LASF5
 2843 004f 02       		.uleb128 0x2
 2844 0050 08       		.byte	0x8
 2845 0051 05       		.byte	0x5
 2846 0052 E0000000 		.4byte	.LASF6
 2847 0056 02       		.uleb128 0x2
 2848 0057 08       		.byte	0x8
 2849 0058 07       		.byte	0x7
 2850 0059 6F000000 		.4byte	.LASF7
 2851 005d 03       		.uleb128 0x3
 2852 005e 04       		.byte	0x4
 2853 005f 05       		.byte	0x5
 2854 0060 696E7400 		.ascii	"int\000"
 2855 0064 02       		.uleb128 0x2
 2856 0065 04       		.byte	0x4
 2857 0066 07       		.byte	0x7
 2858 0067 77010000 		.4byte	.LASF8
 2859 006b 04       		.uleb128 0x4
 2860 006c 34010000 		.4byte	.LASF9
 2861 0070 02       		.byte	0x2
 2862 0071 9201     		.2byte	0x192
 2863 0073 2C000000 		.4byte	0x2c
 2864 0077 04       		.uleb128 0x4
 2865 0078 00000000 		.4byte	.LASF10
 2866 007c 02       		.byte	0x2
 2867 007d 9301     		.2byte	0x193
 2868 007f 3A000000 		.4byte	0x3a
 2869 0083 04       		.uleb128 0x4
 2870 0084 41010000 		.4byte	.LASF11
 2871 0088 02       		.byte	0x2
 2872 0089 9401     		.2byte	0x194
 2873 008b 48000000 		.4byte	0x48
 2874 008f 02       		.uleb128 0x2
 2875 0090 04       		.byte	0x4
 2876 0091 04       		.byte	0x4
 2877 0092 9F030000 		.4byte	.LASF12
 2878 0096 02       		.uleb128 0x2
 2879 0097 08       		.byte	0x8
 2880 0098 04       		.byte	0x4
 2881 0099 3A010000 		.4byte	.LASF13
 2882 009d 02       		.uleb128 0x2
 2883 009e 01       		.byte	0x1
 2884 009f 08       		.byte	0x8
 2885 00a0 36040000 		.4byte	.LASF14
 2886 00a4 04       		.uleb128 0x4
 2887 00a5 D8040000 		.4byte	.LASF15
 2888 00a9 02       		.byte	0x2
 2889 00aa 3402     		.2byte	0x234
 2890 00ac 48000000 		.4byte	0x48
 2891 00b0 04       		.uleb128 0x4
 2892 00b1 C2030000 		.4byte	.LASF16
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 85


 2893 00b5 02       		.byte	0x2
 2894 00b6 3C02     		.2byte	0x23c
 2895 00b8 BC000000 		.4byte	0xbc
 2896 00bc 05       		.uleb128 0x5
 2897 00bd 6B000000 		.4byte	0x6b
 2898 00c1 02       		.uleb128 0x2
 2899 00c2 04       		.byte	0x4
 2900 00c3 07       		.byte	0x7
 2901 00c4 C0020000 		.4byte	.LASF17
 2902 00c8 06       		.uleb128 0x6
 2903 00c9 E3010000 		.4byte	.LASF34
 2904 00cd 12       		.byte	0x12
 2905 00ce 03       		.byte	0x3
 2906 00cf F8       		.byte	0xf8
 2907 00d0 93010000 		.4byte	0x193
 2908 00d4 07       		.uleb128 0x7
 2909 00d5 EC020000 		.4byte	.LASF18
 2910 00d9 03       		.byte	0x3
 2911 00da FB       		.byte	0xfb
 2912 00db 6B000000 		.4byte	0x6b
 2913 00df 00       		.byte	0
 2914 00e0 07       		.uleb128 0x7
 2915 00e1 F3020000 		.4byte	.LASF19
 2916 00e5 03       		.byte	0x3
 2917 00e6 FC       		.byte	0xfc
 2918 00e7 6B000000 		.4byte	0x6b
 2919 00eb 01       		.byte	0x1
 2920 00ec 07       		.uleb128 0x7
 2921 00ed 31000000 		.4byte	.LASF20
 2922 00f1 03       		.byte	0x3
 2923 00f2 FD       		.byte	0xfd
 2924 00f3 6B000000 		.4byte	0x6b
 2925 00f7 02       		.byte	0x2
 2926 00f8 07       		.uleb128 0x7
 2927 00f9 C2010000 		.4byte	.LASF21
 2928 00fd 03       		.byte	0x3
 2929 00fe FE       		.byte	0xfe
 2930 00ff 6B000000 		.4byte	0x6b
 2931 0103 03       		.byte	0x3
 2932 0104 07       		.uleb128 0x7
 2933 0105 AF000000 		.4byte	.LASF22
 2934 0109 03       		.byte	0x3
 2935 010a FF       		.byte	0xff
 2936 010b 6B000000 		.4byte	0x6b
 2937 010f 04       		.byte	0x4
 2938 0110 08       		.uleb128 0x8
 2939 0111 E1040000 		.4byte	.LASF23
 2940 0115 03       		.byte	0x3
 2941 0116 0001     		.2byte	0x100
 2942 0118 6B000000 		.4byte	0x6b
 2943 011c 05       		.byte	0x5
 2944 011d 08       		.uleb128 0x8
 2945 011e 0D050000 		.4byte	.LASF24
 2946 0122 03       		.byte	0x3
 2947 0123 0101     		.2byte	0x101
 2948 0125 6B000000 		.4byte	0x6b
 2949 0129 06       		.byte	0x6
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 86


 2950 012a 08       		.uleb128 0x8
 2951 012b 95030000 		.4byte	.LASF25
 2952 012f 03       		.byte	0x3
 2953 0130 0201     		.2byte	0x102
 2954 0132 6B000000 		.4byte	0x6b
 2955 0136 07       		.byte	0x7
 2956 0137 08       		.uleb128 0x8
 2957 0138 9B020000 		.4byte	.LASF26
 2958 013c 03       		.byte	0x3
 2959 013d 0301     		.2byte	0x103
 2960 013f 6B000000 		.4byte	0x6b
 2961 0143 08       		.byte	0x8
 2962 0144 08       		.uleb128 0x8
 2963 0145 13010000 		.4byte	.LASF27
 2964 0149 03       		.byte	0x3
 2965 014a 0401     		.2byte	0x104
 2966 014c 6B000000 		.4byte	0x6b
 2967 0150 09       		.byte	0x9
 2968 0151 08       		.uleb128 0x8
 2969 0152 52000000 		.4byte	.LASF28
 2970 0156 03       		.byte	0x3
 2971 0157 0501     		.2byte	0x105
 2972 0159 6B000000 		.4byte	0x6b
 2973 015d 0A       		.byte	0xa
 2974 015e 08       		.uleb128 0x8
 2975 015f FA000000 		.4byte	.LASF29
 2976 0163 03       		.byte	0x3
 2977 0164 0601     		.2byte	0x106
 2978 0166 77000000 		.4byte	0x77
 2979 016a 0C       		.byte	0xc
 2980 016b 08       		.uleb128 0x8
 2981 016c F1030000 		.4byte	.LASF30
 2982 0170 03       		.byte	0x3
 2983 0171 0701     		.2byte	0x107
 2984 0173 6B000000 		.4byte	0x6b
 2985 0177 0E       		.byte	0xe
 2986 0178 08       		.uleb128 0x8
 2987 0179 48010000 		.4byte	.LASF31
 2988 017d 03       		.byte	0x3
 2989 017e 0801     		.2byte	0x108
 2990 0180 6B000000 		.4byte	0x6b
 2991 0184 0F       		.byte	0xf
 2992 0185 08       		.uleb128 0x8
 2993 0186 87040000 		.4byte	.LASF32
 2994 018a 03       		.byte	0x3
 2995 018b 0901     		.2byte	0x109
 2996 018d 6B000000 		.4byte	0x6b
 2997 0191 10       		.byte	0x10
 2998 0192 00       		.byte	0
 2999 0193 04       		.uleb128 0x4
 3000 0194 0A020000 		.4byte	.LASF33
 3001 0198 03       		.byte	0x3
 3002 0199 0B01     		.2byte	0x10b
 3003 019b C8000000 		.4byte	0xc8
 3004 019f 09       		.uleb128 0x9
 3005 01a0 F9010000 		.4byte	.LASF35
 3006 01a4 2F       		.byte	0x2f
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 87


 3007 01a5 03       		.byte	0x3
 3008 01a6 0E01     		.2byte	0x10e
 3009 01a8 B1020000 		.4byte	0x2b1
 3010 01ac 08       		.uleb128 0x8
 3011 01ad D3000000 		.4byte	.LASF36
 3012 01b1 03       		.byte	0x3
 3013 01b2 1001     		.2byte	0x110
 3014 01b4 6B000000 		.4byte	0x6b
 3015 01b8 00       		.byte	0
 3016 01b9 08       		.uleb128 0x8
 3017 01ba 00040000 		.4byte	.LASF37
 3018 01be 03       		.byte	0x3
 3019 01bf 1101     		.2byte	0x111
 3020 01c1 6B000000 		.4byte	0x6b
 3021 01c5 01       		.byte	0x1
 3022 01c6 08       		.uleb128 0x8
 3023 01c7 28040000 		.4byte	.LASF38
 3024 01cb 03       		.byte	0x3
 3025 01cc 1201     		.2byte	0x112
 3026 01ce 6B000000 		.4byte	0x6b
 3027 01d2 02       		.byte	0x2
 3028 01d3 08       		.uleb128 0x8
 3029 01d4 B4020000 		.4byte	.LASF39
 3030 01d8 03       		.byte	0x3
 3031 01d9 1401     		.2byte	0x114
 3032 01db 6B000000 		.4byte	0x6b
 3033 01df 03       		.byte	0x3
 3034 01e0 08       		.uleb128 0x8
 3035 01e1 61020000 		.4byte	.LASF40
 3036 01e5 03       		.byte	0x3
 3037 01e6 1E01     		.2byte	0x11e
 3038 01e8 6B000000 		.4byte	0x6b
 3039 01ec 04       		.byte	0x4
 3040 01ed 08       		.uleb128 0x8
 3041 01ee 6C020000 		.4byte	.LASF41
 3042 01f2 03       		.byte	0x3
 3043 01f3 1F01     		.2byte	0x11f
 3044 01f5 6B000000 		.4byte	0x6b
 3045 01f9 05       		.byte	0x5
 3046 01fa 08       		.uleb128 0x8
 3047 01fb 77020000 		.4byte	.LASF42
 3048 01ff 03       		.byte	0x3
 3049 0200 2001     		.2byte	0x120
 3050 0202 6B000000 		.4byte	0x6b
 3051 0206 06       		.byte	0x6
 3052 0207 08       		.uleb128 0x8
 3053 0208 19000000 		.4byte	.LASF43
 3054 020c 03       		.byte	0x3
 3055 020d 2201     		.2byte	0x122
 3056 020f 6B000000 		.4byte	0x6b
 3057 0213 07       		.byte	0x7
 3058 0214 08       		.uleb128 0x8
 3059 0215 25000000 		.4byte	.LASF44
 3060 0219 03       		.byte	0x3
 3061 021a 2301     		.2byte	0x123
 3062 021c 6B000000 		.4byte	0x6b
 3063 0220 08       		.byte	0x8
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 88


 3064 0221 08       		.uleb128 0x8
 3065 0222 CF040000 		.4byte	.LASF45
 3066 0226 03       		.byte	0x3
 3067 0227 2501     		.2byte	0x125
 3068 0229 B1020000 		.4byte	0x2b1
 3069 022d 09       		.byte	0x9
 3070 022e 08       		.uleb128 0x8
 3071 022f DC010000 		.4byte	.LASF46
 3072 0233 03       		.byte	0x3
 3073 0234 2801     		.2byte	0x128
 3074 0236 6B000000 		.4byte	0x6b
 3075 023a 25       		.byte	0x25
 3076 023b 08       		.uleb128 0x8
 3077 023c 04050000 		.4byte	.LASF47
 3078 0240 03       		.byte	0x3
 3079 0241 2901     		.2byte	0x129
 3080 0243 6B000000 		.4byte	0x6b
 3081 0247 26       		.byte	0x26
 3082 0248 08       		.uleb128 0x8
 3083 0249 AE040000 		.4byte	.LASF48
 3084 024d 03       		.byte	0x3
 3085 024e 2A01     		.2byte	0x12a
 3086 0250 6B000000 		.4byte	0x6b
 3087 0254 27       		.byte	0x27
 3088 0255 08       		.uleb128 0x8
 3089 0256 A6000000 		.4byte	.LASF49
 3090 025a 03       		.byte	0x3
 3091 025b 2B01     		.2byte	0x12b
 3092 025d 6B000000 		.4byte	0x6b
 3093 0261 28       		.byte	0x28
 3094 0262 08       		.uleb128 0x8
 3095 0263 CC000000 		.4byte	.LASF50
 3096 0267 03       		.byte	0x3
 3097 0268 2C01     		.2byte	0x12c
 3098 026a 6B000000 		.4byte	0x6b
 3099 026e 29       		.byte	0x29
 3100 026f 08       		.uleb128 0x8
 3101 0270 AF030000 		.4byte	.LASF51
 3102 0274 03       		.byte	0x3
 3103 0275 2D01     		.2byte	0x12d
 3104 0277 6B000000 		.4byte	0x6b
 3105 027b 2A       		.byte	0x2a
 3106 027c 08       		.uleb128 0x8
 3107 027d F1040000 		.4byte	.LASF52
 3108 0281 03       		.byte	0x3
 3109 0282 2E01     		.2byte	0x12e
 3110 0284 6B000000 		.4byte	0x6b
 3111 0288 2B       		.byte	0x2b
 3112 0289 08       		.uleb128 0x8
 3113 028a 6C010000 		.4byte	.LASF53
 3114 028e 03       		.byte	0x3
 3115 028f 3001     		.2byte	0x130
 3116 0291 6B000000 		.4byte	0x6b
 3117 0295 2C       		.byte	0x2c
 3118 0296 08       		.uleb128 0x8
 3119 0297 3B040000 		.4byte	.LASF54
 3120 029b 03       		.byte	0x3
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 89


 3121 029c 3101     		.2byte	0x131
 3122 029e 6B000000 		.4byte	0x6b
 3123 02a2 2D       		.byte	0x2d
 3124 02a3 08       		.uleb128 0x8
 3125 02a4 8F020000 		.4byte	.LASF55
 3126 02a8 03       		.byte	0x3
 3127 02a9 3301     		.2byte	0x133
 3128 02ab 6B000000 		.4byte	0x6b
 3129 02af 2E       		.byte	0x2e
 3130 02b0 00       		.byte	0
 3131 02b1 0A       		.uleb128 0xa
 3132 02b2 6B000000 		.4byte	0x6b
 3133 02b6 C1020000 		.4byte	0x2c1
 3134 02ba 0B       		.uleb128 0xb
 3135 02bb C1000000 		.4byte	0xc1
 3136 02bf 1B       		.byte	0x1b
 3137 02c0 00       		.byte	0
 3138 02c1 04       		.uleb128 0x4
 3139 02c2 3E000000 		.4byte	.LASF56
 3140 02c6 03       		.byte	0x3
 3141 02c7 3501     		.2byte	0x135
 3142 02c9 9F010000 		.4byte	0x19f
 3143 02cd 0C       		.uleb128 0xc
 3144 02ce A5020000 		.4byte	.LASF66
 3145 02d2 01       		.byte	0x1
 3146 02d3 49       		.byte	0x49
 3147 02d4 00000000 		.4byte	.LFB0
 3148 02d8 7C020000 		.4byte	.LFE0-.LFB0
 3149 02dc 01       		.uleb128 0x1
 3150 02dd 9C       		.byte	0x9c
 3151 02de 0D       		.uleb128 0xd
 3152 02df 5D000000 		.4byte	.LASF60
 3153 02e3 01       		.byte	0x1
 3154 02e4 0C01     		.2byte	0x10c
 3155 02e6 00000000 		.4byte	.LFB1
 3156 02ea 00030000 		.4byte	.LFE1-.LFB1
 3157 02ee 01       		.uleb128 0x1
 3158 02ef 9C       		.byte	0x9c
 3159 02f0 2F030000 		.4byte	0x32f
 3160 02f4 0E       		.uleb128 0xe
 3161 02f5 A7040000 		.4byte	.LASF57
 3162 02f9 01       		.byte	0x1
 3163 02fa 0E01     		.2byte	0x10e
 3164 02fc A4000000 		.4byte	0xa4
 3165 0300 02       		.uleb128 0x2
 3166 0301 91       		.byte	0x91
 3167 0302 70       		.sleb128 -16
 3168 0303 0F       		.uleb128 0xf
 3169 0304 6900     		.ascii	"i\000"
 3170 0306 01       		.byte	0x1
 3171 0307 0F01     		.2byte	0x10f
 3172 0309 77000000 		.4byte	0x77
 3173 030d 02       		.uleb128 0x2
 3174 030e 91       		.byte	0x91
 3175 030f 76       		.sleb128 -10
 3176 0310 0E       		.uleb128 0xe
 3177 0311 82020000 		.4byte	.LASF58
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 90


 3178 0315 01       		.byte	0x1
 3179 0316 1001     		.2byte	0x110
 3180 0318 77000000 		.4byte	0x77
 3181 031c 02       		.uleb128 0x2
 3182 031d 91       		.byte	0x91
 3183 031e 6E       		.sleb128 -18
 3184 031f 0E       		.uleb128 0xe
 3185 0320 D9020000 		.4byte	.LASF59
 3186 0324 01       		.byte	0x1
 3187 0325 1401     		.2byte	0x114
 3188 0327 3F030000 		.4byte	0x33f
 3189 032b 02       		.uleb128 0x2
 3190 032c 91       		.byte	0x91
 3191 032d 64       		.sleb128 -28
 3192 032e 00       		.byte	0
 3193 032f 0A       		.uleb128 0xa
 3194 0330 6B000000 		.4byte	0x6b
 3195 0334 3F030000 		.4byte	0x33f
 3196 0338 0B       		.uleb128 0xb
 3197 0339 C1000000 		.4byte	0xc1
 3198 033d 06       		.byte	0x6
 3199 033e 00       		.byte	0
 3200 033f 10       		.uleb128 0x10
 3201 0340 2F030000 		.4byte	0x32f
 3202 0344 11       		.uleb128 0x11
 3203 0345 B7030000 		.4byte	.LASF61
 3204 0349 01       		.byte	0x1
 3205 034a 7102     		.2byte	0x271
 3206 034c 00000000 		.4byte	.LFB2
 3207 0350 B0000000 		.4byte	.LFE2-.LFB2
 3208 0354 01       		.uleb128 0x1
 3209 0355 9C       		.byte	0x9c
 3210 0356 79030000 		.4byte	0x379
 3211 035a 12       		.uleb128 0x12
 3212 035b C4040000 		.4byte	.LASF62
 3213 035f 01       		.byte	0x1
 3214 0360 7102     		.2byte	0x271
 3215 0362 77000000 		.4byte	0x77
 3216 0366 02       		.uleb128 0x2
 3217 0367 91       		.byte	0x91
 3218 0368 76       		.sleb128 -10
 3219 0369 12       		.uleb128 0x12
 3220 036a FA020000 		.4byte	.LASF63
 3221 036e 01       		.byte	0x1
 3222 036f 7102     		.2byte	0x271
 3223 0371 77000000 		.4byte	0x77
 3224 0375 02       		.uleb128 0x2
 3225 0376 91       		.byte	0x91
 3226 0377 74       		.sleb128 -12
 3227 0378 00       		.byte	0
 3228 0379 0D       		.uleb128 0xd
 3229 037a A5030000 		.4byte	.LASF64
 3230 037e 01       		.byte	0x1
 3231 037f 3803     		.2byte	0x338
 3232 0381 00000000 		.4byte	.LFB3
 3233 0385 64010000 		.4byte	.LFE3-.LFB3
 3234 0389 01       		.uleb128 0x1
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 91


 3235 038a 9C       		.byte	0x9c
 3236 038b BD030000 		.4byte	0x3bd
 3237 038f 12       		.uleb128 0x12
 3238 0390 C4040000 		.4byte	.LASF62
 3239 0394 01       		.byte	0x1
 3240 0395 3803     		.2byte	0x338
 3241 0397 6B000000 		.4byte	0x6b
 3242 039b 02       		.uleb128 0x2
 3243 039c 91       		.byte	0x91
 3244 039d 6F       		.sleb128 -17
 3245 039e 12       		.uleb128 0x12
 3246 039f FA020000 		.4byte	.LASF63
 3247 03a3 01       		.byte	0x1
 3248 03a4 3803     		.2byte	0x338
 3249 03a6 77000000 		.4byte	0x77
 3250 03aa 02       		.uleb128 0x2
 3251 03ab 91       		.byte	0x91
 3252 03ac 6C       		.sleb128 -20
 3253 03ad 0E       		.uleb128 0xe
 3254 03ae 04010000 		.4byte	.LASF65
 3255 03b2 01       		.byte	0x1
 3256 03b3 3A03     		.2byte	0x33a
 3257 03b5 6B000000 		.4byte	0x6b
 3258 03b9 02       		.uleb128 0x2
 3259 03ba 91       		.byte	0x91
 3260 03bb 77       		.sleb128 -9
 3261 03bc 00       		.byte	0
 3262 03bd 13       		.uleb128 0x13
 3263 03be 4B040000 		.4byte	.LASF67
 3264 03c2 01       		.byte	0x1
 3265 03c3 4704     		.2byte	0x447
 3266 03c5 00000000 		.4byte	.LFB4
 3267 03c9 0C000000 		.4byte	.LFE4-.LFB4
 3268 03cd 01       		.uleb128 0x1
 3269 03ce 9C       		.byte	0x9c
 3270 03cf 0D       		.uleb128 0xd
 3271 03d0 C9020000 		.4byte	.LASF68
 3272 03d4 01       		.byte	0x1
 3273 03d5 8404     		.2byte	0x484
 3274 03d7 00000000 		.4byte	.LFB5
 3275 03db 58010000 		.4byte	.LFE5-.LFB5
 3276 03df 01       		.uleb128 0x1
 3277 03e0 9C       		.byte	0x9c
 3278 03e1 04040000 		.4byte	0x404
 3279 03e5 12       		.uleb128 0x12
 3280 03e6 FA020000 		.4byte	.LASF63
 3281 03ea 01       		.byte	0x1
 3282 03eb 8404     		.2byte	0x484
 3283 03ed 77000000 		.4byte	0x77
 3284 03f1 02       		.uleb128 0x2
 3285 03f2 91       		.byte	0x91
 3286 03f3 6E       		.sleb128 -18
 3287 03f4 0E       		.uleb128 0xe
 3288 03f5 04010000 		.4byte	.LASF65
 3289 03f9 01       		.byte	0x1
 3290 03fa 8604     		.2byte	0x486
 3291 03fc 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 92


 3292 0400 02       		.uleb128 0x2
 3293 0401 91       		.byte	0x91
 3294 0402 77       		.sleb128 -9
 3295 0403 00       		.byte	0
 3296 0404 14       		.uleb128 0x14
 3297 0405 78040000 		.4byte	.LASF89
 3298 0409 01       		.byte	0x1
 3299 040a 0505     		.2byte	0x505
 3300 040c 6B000000 		.4byte	0x6b
 3301 0410 00000000 		.4byte	.LFB6
 3302 0414 5C000000 		.4byte	.LFE6-.LFB6
 3303 0418 01       		.uleb128 0x1
 3304 0419 9C       		.byte	0x9c
 3305 041a 5E040000 		.4byte	0x45e
 3306 041e 12       		.uleb128 0x12
 3307 041f 67010000 		.4byte	.LASF69
 3308 0423 01       		.byte	0x1
 3309 0424 0505     		.2byte	0x505
 3310 0426 6B000000 		.4byte	0x6b
 3311 042a 02       		.uleb128 0x2
 3312 042b 91       		.byte	0x91
 3313 042c 6F       		.sleb128 -17
 3314 042d 0E       		.uleb128 0xe
 3315 042e 17050000 		.4byte	.LASF70
 3316 0432 01       		.byte	0x1
 3317 0433 0705     		.2byte	0x507
 3318 0435 6B000000 		.4byte	0x6b
 3319 0439 05       		.uleb128 0x5
 3320 043a 03       		.byte	0x3
 3321 043b 42000000 		.4byte	interruptStatus.4852
 3322 043f 0E       		.uleb128 0xe
 3323 0440 04010000 		.4byte	.LASF65
 3324 0444 01       		.byte	0x1
 3325 0445 0805     		.2byte	0x508
 3326 0447 6B000000 		.4byte	0x6b
 3327 044b 02       		.uleb128 0x2
 3328 044c 91       		.byte	0x91
 3329 044d 77       		.sleb128 -9
 3330 044e 0E       		.uleb128 0xe
 3331 044f 9C000000 		.4byte	.LASF71
 3332 0453 01       		.byte	0x1
 3333 0454 0905     		.2byte	0x509
 3334 0456 6B000000 		.4byte	0x6b
 3335 045a 02       		.uleb128 0x2
 3336 045b 91       		.byte	0x91
 3337 045c 76       		.sleb128 -10
 3338 045d 00       		.byte	0
 3339 045e 15       		.uleb128 0x15
 3340 045f B5040000 		.4byte	.LASF72
 3341 0463 01       		.byte	0x1
 3342 0464 2A05     		.2byte	0x52a
 3343 0466 00000000 		.4byte	.LFB7
 3344 046a D4000000 		.4byte	.LFE7-.LFB7
 3345 046e 01       		.uleb128 0x1
 3346 046f 9C       		.byte	0x9c
 3347 0470 15       		.uleb128 0x15
 3348 0471 58010000 		.4byte	.LASF73
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 93


 3349 0475 01       		.byte	0x1
 3350 0476 7D05     		.2byte	0x57d
 3351 0478 00000000 		.4byte	.LFB8
 3352 047c 68000000 		.4byte	.LFE8-.LFB8
 3353 0480 01       		.uleb128 0x1
 3354 0481 9C       		.byte	0x9c
 3355 0482 0D       		.uleb128 0xd
 3356 0483 94040000 		.4byte	.LASF74
 3357 0487 01       		.byte	0x1
 3358 0488 B505     		.2byte	0x5b5
 3359 048a 00000000 		.4byte	.LFB9
 3360 048e 90000000 		.4byte	.LFE9-.LFB9
 3361 0492 01       		.uleb128 0x1
 3362 0493 9C       		.byte	0x9c
 3363 0494 A8040000 		.4byte	0x4a8
 3364 0498 12       		.uleb128 0x12
 3365 0499 37020000 		.4byte	.LASF75
 3366 049d 01       		.byte	0x1
 3367 049e B505     		.2byte	0x5b5
 3368 04a0 6B000000 		.4byte	0x6b
 3369 04a4 02       		.uleb128 0x2
 3370 04a5 91       		.byte	0x91
 3371 04a6 77       		.sleb128 -9
 3372 04a7 00       		.byte	0
 3373 04a8 13       		.uleb128 0x13
 3374 04a9 C7030000 		.4byte	.LASF76
 3375 04ad 01       		.byte	0x1
 3376 04ae E205     		.2byte	0x5e2
 3377 04b0 00000000 		.4byte	.LFB10
 3378 04b4 40000000 		.4byte	.LFE10-.LFB10
 3379 04b8 01       		.uleb128 0x1
 3380 04b9 9C       		.byte	0x9c
 3381 04ba 0D       		.uleb128 0xd
 3382 04bb B9000000 		.4byte	.LASF77
 3383 04bf 01       		.byte	0x1
 3384 04c0 0206     		.2byte	0x602
 3385 04c2 00000000 		.4byte	.LFB11
 3386 04c6 90000000 		.4byte	.LFE11-.LFB11
 3387 04ca 01       		.uleb128 0x1
 3388 04cb 9C       		.byte	0x9c
 3389 04cc E0040000 		.4byte	0x4e0
 3390 04d0 12       		.uleb128 0x12
 3391 04d1 59040000 		.4byte	.LASF78
 3392 04d5 01       		.byte	0x1
 3393 04d6 0206     		.2byte	0x602
 3394 04d8 6B000000 		.4byte	0x6b
 3395 04dc 02       		.uleb128 0x2
 3396 04dd 91       		.byte	0x91
 3397 04de 77       		.sleb128 -9
 3398 04df 00       		.byte	0
 3399 04e0 16       		.uleb128 0x16
 3400 04e1 16040000 		.4byte	.LASF79
 3401 04e5 01       		.byte	0x1
 3402 04e6 3406     		.2byte	0x634
 3403 04e8 00000000 		.4byte	.LFB12
 3404 04ec 80020000 		.4byte	.LFE12-.LFB12
 3405 04f0 01       		.uleb128 0x1
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 94


 3406 04f1 9C       		.byte	0x9c
 3407 04f2 16       		.uleb128 0x16
 3408 04f3 07000000 		.4byte	.LASF80
 3409 04f7 01       		.byte	0x1
 3410 04f8 B006     		.2byte	0x6b0
 3411 04fa 00000000 		.4byte	.LFB13
 3412 04fe 88010000 		.4byte	.LFE13-.LFB13
 3413 0502 01       		.uleb128 0x1
 3414 0503 9C       		.byte	0x9c
 3415 0504 15       		.uleb128 0x15
 3416 0505 86000000 		.4byte	.LASF81
 3417 0509 01       		.byte	0x1
 3418 050a F606     		.2byte	0x6f6
 3419 050c 00000000 		.4byte	.LFB14
 3420 0510 D4000000 		.4byte	.LFE14-.LFB14
 3421 0514 01       		.uleb128 0x1
 3422 0515 9C       		.byte	0x9c
 3423 0516 15       		.uleb128 0x15
 3424 0517 22010000 		.4byte	.LASF82
 3425 051b 01       		.byte	0x1
 3426 051c 2E07     		.2byte	0x72e
 3427 051e 00000000 		.4byte	.LFB15
 3428 0522 54000000 		.4byte	.LFE15-.LFB15
 3429 0526 01       		.uleb128 0x1
 3430 0527 9C       		.byte	0x9c
 3431 0528 17       		.uleb128 0x17
 3432 0529 F9040000 		.4byte	.LASF83
 3433 052d 01       		.byte	0x1
 3434 052e 1F       		.byte	0x1f
 3435 052f C1020000 		.4byte	0x2c1
 3436 0533 05       		.uleb128 0x5
 3437 0534 03       		.byte	0x3
 3438 0535 00000000 		.4byte	cyPmBackup
 3439 0539 17       		.uleb128 0x17
 3440 053a E1030000 		.4byte	.LASF84
 3441 053e 01       		.byte	0x1
 3442 053f 20       		.byte	0x20
 3443 0540 93010000 		.4byte	0x193
 3444 0544 05       		.uleb128 0x5
 3445 0545 03       		.byte	0x3
 3446 0546 30000000 		.4byte	cyPmClockBackup
 3447 054a 17       		.uleb128 0x17
 3448 054b 65040000 		.4byte	.LASF85
 3449 054f 01       		.byte	0x1
 3450 0550 23       		.byte	0x23
 3451 0551 5B050000 		.4byte	0x55b
 3452 0555 05       		.uleb128 0x5
 3453 0556 03       		.byte	0x3
 3454 0557 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3455 055b 10       		.uleb128 0x10
 3456 055c 2F030000 		.4byte	0x32f
 3457 0560 00       		.byte	0
 3458              		.section	.debug_abbrev,"",%progbits
 3459              	.Ldebug_abbrev0:
 3460 0000 01       		.uleb128 0x1
 3461 0001 11       		.uleb128 0x11
 3462 0002 01       		.byte	0x1
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 95


 3463 0003 25       		.uleb128 0x25
 3464 0004 0E       		.uleb128 0xe
 3465 0005 13       		.uleb128 0x13
 3466 0006 0B       		.uleb128 0xb
 3467 0007 03       		.uleb128 0x3
 3468 0008 0E       		.uleb128 0xe
 3469 0009 1B       		.uleb128 0x1b
 3470 000a 0E       		.uleb128 0xe
 3471 000b 55       		.uleb128 0x55
 3472 000c 17       		.uleb128 0x17
 3473 000d 11       		.uleb128 0x11
 3474 000e 01       		.uleb128 0x1
 3475 000f 10       		.uleb128 0x10
 3476 0010 17       		.uleb128 0x17
 3477 0011 00       		.byte	0
 3478 0012 00       		.byte	0
 3479 0013 02       		.uleb128 0x2
 3480 0014 24       		.uleb128 0x24
 3481 0015 00       		.byte	0
 3482 0016 0B       		.uleb128 0xb
 3483 0017 0B       		.uleb128 0xb
 3484 0018 3E       		.uleb128 0x3e
 3485 0019 0B       		.uleb128 0xb
 3486 001a 03       		.uleb128 0x3
 3487 001b 0E       		.uleb128 0xe
 3488 001c 00       		.byte	0
 3489 001d 00       		.byte	0
 3490 001e 03       		.uleb128 0x3
 3491 001f 24       		.uleb128 0x24
 3492 0020 00       		.byte	0
 3493 0021 0B       		.uleb128 0xb
 3494 0022 0B       		.uleb128 0xb
 3495 0023 3E       		.uleb128 0x3e
 3496 0024 0B       		.uleb128 0xb
 3497 0025 03       		.uleb128 0x3
 3498 0026 08       		.uleb128 0x8
 3499 0027 00       		.byte	0
 3500 0028 00       		.byte	0
 3501 0029 04       		.uleb128 0x4
 3502 002a 16       		.uleb128 0x16
 3503 002b 00       		.byte	0
 3504 002c 03       		.uleb128 0x3
 3505 002d 0E       		.uleb128 0xe
 3506 002e 3A       		.uleb128 0x3a
 3507 002f 0B       		.uleb128 0xb
 3508 0030 3B       		.uleb128 0x3b
 3509 0031 05       		.uleb128 0x5
 3510 0032 49       		.uleb128 0x49
 3511 0033 13       		.uleb128 0x13
 3512 0034 00       		.byte	0
 3513 0035 00       		.byte	0
 3514 0036 05       		.uleb128 0x5
 3515 0037 35       		.uleb128 0x35
 3516 0038 00       		.byte	0
 3517 0039 49       		.uleb128 0x49
 3518 003a 13       		.uleb128 0x13
 3519 003b 00       		.byte	0
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 96


 3520 003c 00       		.byte	0
 3521 003d 06       		.uleb128 0x6
 3522 003e 13       		.uleb128 0x13
 3523 003f 01       		.byte	0x1
 3524 0040 03       		.uleb128 0x3
 3525 0041 0E       		.uleb128 0xe
 3526 0042 0B       		.uleb128 0xb
 3527 0043 0B       		.uleb128 0xb
 3528 0044 3A       		.uleb128 0x3a
 3529 0045 0B       		.uleb128 0xb
 3530 0046 3B       		.uleb128 0x3b
 3531 0047 0B       		.uleb128 0xb
 3532 0048 01       		.uleb128 0x1
 3533 0049 13       		.uleb128 0x13
 3534 004a 00       		.byte	0
 3535 004b 00       		.byte	0
 3536 004c 07       		.uleb128 0x7
 3537 004d 0D       		.uleb128 0xd
 3538 004e 00       		.byte	0
 3539 004f 03       		.uleb128 0x3
 3540 0050 0E       		.uleb128 0xe
 3541 0051 3A       		.uleb128 0x3a
 3542 0052 0B       		.uleb128 0xb
 3543 0053 3B       		.uleb128 0x3b
 3544 0054 0B       		.uleb128 0xb
 3545 0055 49       		.uleb128 0x49
 3546 0056 13       		.uleb128 0x13
 3547 0057 38       		.uleb128 0x38
 3548 0058 0B       		.uleb128 0xb
 3549 0059 00       		.byte	0
 3550 005a 00       		.byte	0
 3551 005b 08       		.uleb128 0x8
 3552 005c 0D       		.uleb128 0xd
 3553 005d 00       		.byte	0
 3554 005e 03       		.uleb128 0x3
 3555 005f 0E       		.uleb128 0xe
 3556 0060 3A       		.uleb128 0x3a
 3557 0061 0B       		.uleb128 0xb
 3558 0062 3B       		.uleb128 0x3b
 3559 0063 05       		.uleb128 0x5
 3560 0064 49       		.uleb128 0x49
 3561 0065 13       		.uleb128 0x13
 3562 0066 38       		.uleb128 0x38
 3563 0067 0B       		.uleb128 0xb
 3564 0068 00       		.byte	0
 3565 0069 00       		.byte	0
 3566 006a 09       		.uleb128 0x9
 3567 006b 13       		.uleb128 0x13
 3568 006c 01       		.byte	0x1
 3569 006d 03       		.uleb128 0x3
 3570 006e 0E       		.uleb128 0xe
 3571 006f 0B       		.uleb128 0xb
 3572 0070 0B       		.uleb128 0xb
 3573 0071 3A       		.uleb128 0x3a
 3574 0072 0B       		.uleb128 0xb
 3575 0073 3B       		.uleb128 0x3b
 3576 0074 05       		.uleb128 0x5
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 97


 3577 0075 01       		.uleb128 0x1
 3578 0076 13       		.uleb128 0x13
 3579 0077 00       		.byte	0
 3580 0078 00       		.byte	0
 3581 0079 0A       		.uleb128 0xa
 3582 007a 01       		.uleb128 0x1
 3583 007b 01       		.byte	0x1
 3584 007c 49       		.uleb128 0x49
 3585 007d 13       		.uleb128 0x13
 3586 007e 01       		.uleb128 0x1
 3587 007f 13       		.uleb128 0x13
 3588 0080 00       		.byte	0
 3589 0081 00       		.byte	0
 3590 0082 0B       		.uleb128 0xb
 3591 0083 21       		.uleb128 0x21
 3592 0084 00       		.byte	0
 3593 0085 49       		.uleb128 0x49
 3594 0086 13       		.uleb128 0x13
 3595 0087 2F       		.uleb128 0x2f
 3596 0088 0B       		.uleb128 0xb
 3597 0089 00       		.byte	0
 3598 008a 00       		.byte	0
 3599 008b 0C       		.uleb128 0xc
 3600 008c 2E       		.uleb128 0x2e
 3601 008d 00       		.byte	0
 3602 008e 3F       		.uleb128 0x3f
 3603 008f 19       		.uleb128 0x19
 3604 0090 03       		.uleb128 0x3
 3605 0091 0E       		.uleb128 0xe
 3606 0092 3A       		.uleb128 0x3a
 3607 0093 0B       		.uleb128 0xb
 3608 0094 3B       		.uleb128 0x3b
 3609 0095 0B       		.uleb128 0xb
 3610 0096 27       		.uleb128 0x27
 3611 0097 19       		.uleb128 0x19
 3612 0098 11       		.uleb128 0x11
 3613 0099 01       		.uleb128 0x1
 3614 009a 12       		.uleb128 0x12
 3615 009b 06       		.uleb128 0x6
 3616 009c 40       		.uleb128 0x40
 3617 009d 18       		.uleb128 0x18
 3618 009e 9642     		.uleb128 0x2116
 3619 00a0 19       		.uleb128 0x19
 3620 00a1 00       		.byte	0
 3621 00a2 00       		.byte	0
 3622 00a3 0D       		.uleb128 0xd
 3623 00a4 2E       		.uleb128 0x2e
 3624 00a5 01       		.byte	0x1
 3625 00a6 3F       		.uleb128 0x3f
 3626 00a7 19       		.uleb128 0x19
 3627 00a8 03       		.uleb128 0x3
 3628 00a9 0E       		.uleb128 0xe
 3629 00aa 3A       		.uleb128 0x3a
 3630 00ab 0B       		.uleb128 0xb
 3631 00ac 3B       		.uleb128 0x3b
 3632 00ad 05       		.uleb128 0x5
 3633 00ae 27       		.uleb128 0x27
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 98


 3634 00af 19       		.uleb128 0x19
 3635 00b0 11       		.uleb128 0x11
 3636 00b1 01       		.uleb128 0x1
 3637 00b2 12       		.uleb128 0x12
 3638 00b3 06       		.uleb128 0x6
 3639 00b4 40       		.uleb128 0x40
 3640 00b5 18       		.uleb128 0x18
 3641 00b6 9642     		.uleb128 0x2116
 3642 00b8 19       		.uleb128 0x19
 3643 00b9 01       		.uleb128 0x1
 3644 00ba 13       		.uleb128 0x13
 3645 00bb 00       		.byte	0
 3646 00bc 00       		.byte	0
 3647 00bd 0E       		.uleb128 0xe
 3648 00be 34       		.uleb128 0x34
 3649 00bf 00       		.byte	0
 3650 00c0 03       		.uleb128 0x3
 3651 00c1 0E       		.uleb128 0xe
 3652 00c2 3A       		.uleb128 0x3a
 3653 00c3 0B       		.uleb128 0xb
 3654 00c4 3B       		.uleb128 0x3b
 3655 00c5 05       		.uleb128 0x5
 3656 00c6 49       		.uleb128 0x49
 3657 00c7 13       		.uleb128 0x13
 3658 00c8 02       		.uleb128 0x2
 3659 00c9 18       		.uleb128 0x18
 3660 00ca 00       		.byte	0
 3661 00cb 00       		.byte	0
 3662 00cc 0F       		.uleb128 0xf
 3663 00cd 34       		.uleb128 0x34
 3664 00ce 00       		.byte	0
 3665 00cf 03       		.uleb128 0x3
 3666 00d0 08       		.uleb128 0x8
 3667 00d1 3A       		.uleb128 0x3a
 3668 00d2 0B       		.uleb128 0xb
 3669 00d3 3B       		.uleb128 0x3b
 3670 00d4 05       		.uleb128 0x5
 3671 00d5 49       		.uleb128 0x49
 3672 00d6 13       		.uleb128 0x13
 3673 00d7 02       		.uleb128 0x2
 3674 00d8 18       		.uleb128 0x18
 3675 00d9 00       		.byte	0
 3676 00da 00       		.byte	0
 3677 00db 10       		.uleb128 0x10
 3678 00dc 26       		.uleb128 0x26
 3679 00dd 00       		.byte	0
 3680 00de 49       		.uleb128 0x49
 3681 00df 13       		.uleb128 0x13
 3682 00e0 00       		.byte	0
 3683 00e1 00       		.byte	0
 3684 00e2 11       		.uleb128 0x11
 3685 00e3 2E       		.uleb128 0x2e
 3686 00e4 01       		.byte	0x1
 3687 00e5 3F       		.uleb128 0x3f
 3688 00e6 19       		.uleb128 0x19
 3689 00e7 03       		.uleb128 0x3
 3690 00e8 0E       		.uleb128 0xe
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 99


 3691 00e9 3A       		.uleb128 0x3a
 3692 00ea 0B       		.uleb128 0xb
 3693 00eb 3B       		.uleb128 0x3b
 3694 00ec 05       		.uleb128 0x5
 3695 00ed 27       		.uleb128 0x27
 3696 00ee 19       		.uleb128 0x19
 3697 00ef 11       		.uleb128 0x11
 3698 00f0 01       		.uleb128 0x1
 3699 00f1 12       		.uleb128 0x12
 3700 00f2 06       		.uleb128 0x6
 3701 00f3 40       		.uleb128 0x40
 3702 00f4 18       		.uleb128 0x18
 3703 00f5 9742     		.uleb128 0x2117
 3704 00f7 19       		.uleb128 0x19
 3705 00f8 01       		.uleb128 0x1
 3706 00f9 13       		.uleb128 0x13
 3707 00fa 00       		.byte	0
 3708 00fb 00       		.byte	0
 3709 00fc 12       		.uleb128 0x12
 3710 00fd 05       		.uleb128 0x5
 3711 00fe 00       		.byte	0
 3712 00ff 03       		.uleb128 0x3
 3713 0100 0E       		.uleb128 0xe
 3714 0101 3A       		.uleb128 0x3a
 3715 0102 0B       		.uleb128 0xb
 3716 0103 3B       		.uleb128 0x3b
 3717 0104 05       		.uleb128 0x5
 3718 0105 49       		.uleb128 0x49
 3719 0106 13       		.uleb128 0x13
 3720 0107 02       		.uleb128 0x2
 3721 0108 18       		.uleb128 0x18
 3722 0109 00       		.byte	0
 3723 010a 00       		.byte	0
 3724 010b 13       		.uleb128 0x13
 3725 010c 2E       		.uleb128 0x2e
 3726 010d 00       		.byte	0
 3727 010e 3F       		.uleb128 0x3f
 3728 010f 19       		.uleb128 0x19
 3729 0110 03       		.uleb128 0x3
 3730 0111 0E       		.uleb128 0xe
 3731 0112 3A       		.uleb128 0x3a
 3732 0113 0B       		.uleb128 0xb
 3733 0114 3B       		.uleb128 0x3b
 3734 0115 05       		.uleb128 0x5
 3735 0116 27       		.uleb128 0x27
 3736 0117 19       		.uleb128 0x19
 3737 0118 11       		.uleb128 0x11
 3738 0119 01       		.uleb128 0x1
 3739 011a 12       		.uleb128 0x12
 3740 011b 06       		.uleb128 0x6
 3741 011c 40       		.uleb128 0x40
 3742 011d 18       		.uleb128 0x18
 3743 011e 9642     		.uleb128 0x2116
 3744 0120 19       		.uleb128 0x19
 3745 0121 00       		.byte	0
 3746 0122 00       		.byte	0
 3747 0123 14       		.uleb128 0x14
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 100


 3748 0124 2E       		.uleb128 0x2e
 3749 0125 01       		.byte	0x1
 3750 0126 3F       		.uleb128 0x3f
 3751 0127 19       		.uleb128 0x19
 3752 0128 03       		.uleb128 0x3
 3753 0129 0E       		.uleb128 0xe
 3754 012a 3A       		.uleb128 0x3a
 3755 012b 0B       		.uleb128 0xb
 3756 012c 3B       		.uleb128 0x3b
 3757 012d 05       		.uleb128 0x5
 3758 012e 27       		.uleb128 0x27
 3759 012f 19       		.uleb128 0x19
 3760 0130 49       		.uleb128 0x49
 3761 0131 13       		.uleb128 0x13
 3762 0132 11       		.uleb128 0x11
 3763 0133 01       		.uleb128 0x1
 3764 0134 12       		.uleb128 0x12
 3765 0135 06       		.uleb128 0x6
 3766 0136 40       		.uleb128 0x40
 3767 0137 18       		.uleb128 0x18
 3768 0138 9642     		.uleb128 0x2116
 3769 013a 19       		.uleb128 0x19
 3770 013b 01       		.uleb128 0x1
 3771 013c 13       		.uleb128 0x13
 3772 013d 00       		.byte	0
 3773 013e 00       		.byte	0
 3774 013f 15       		.uleb128 0x15
 3775 0140 2E       		.uleb128 0x2e
 3776 0141 00       		.byte	0
 3777 0142 03       		.uleb128 0x3
 3778 0143 0E       		.uleb128 0xe
 3779 0144 3A       		.uleb128 0x3a
 3780 0145 0B       		.uleb128 0xb
 3781 0146 3B       		.uleb128 0x3b
 3782 0147 05       		.uleb128 0x5
 3783 0148 27       		.uleb128 0x27
 3784 0149 19       		.uleb128 0x19
 3785 014a 11       		.uleb128 0x11
 3786 014b 01       		.uleb128 0x1
 3787 014c 12       		.uleb128 0x12
 3788 014d 06       		.uleb128 0x6
 3789 014e 40       		.uleb128 0x40
 3790 014f 18       		.uleb128 0x18
 3791 0150 9642     		.uleb128 0x2116
 3792 0152 19       		.uleb128 0x19
 3793 0153 00       		.byte	0
 3794 0154 00       		.byte	0
 3795 0155 16       		.uleb128 0x16
 3796 0156 2E       		.uleb128 0x2e
 3797 0157 00       		.byte	0
 3798 0158 03       		.uleb128 0x3
 3799 0159 0E       		.uleb128 0xe
 3800 015a 3A       		.uleb128 0x3a
 3801 015b 0B       		.uleb128 0xb
 3802 015c 3B       		.uleb128 0x3b
 3803 015d 05       		.uleb128 0x5
 3804 015e 27       		.uleb128 0x27
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 101


 3805 015f 19       		.uleb128 0x19
 3806 0160 11       		.uleb128 0x11
 3807 0161 01       		.uleb128 0x1
 3808 0162 12       		.uleb128 0x12
 3809 0163 06       		.uleb128 0x6
 3810 0164 40       		.uleb128 0x40
 3811 0165 18       		.uleb128 0x18
 3812 0166 9742     		.uleb128 0x2117
 3813 0168 19       		.uleb128 0x19
 3814 0169 00       		.byte	0
 3815 016a 00       		.byte	0
 3816 016b 17       		.uleb128 0x17
 3817 016c 34       		.uleb128 0x34
 3818 016d 00       		.byte	0
 3819 016e 03       		.uleb128 0x3
 3820 016f 0E       		.uleb128 0xe
 3821 0170 3A       		.uleb128 0x3a
 3822 0171 0B       		.uleb128 0xb
 3823 0172 3B       		.uleb128 0x3b
 3824 0173 0B       		.uleb128 0xb
 3825 0174 49       		.uleb128 0x49
 3826 0175 13       		.uleb128 0x13
 3827 0176 02       		.uleb128 0x2
 3828 0177 18       		.uleb128 0x18
 3829 0178 00       		.byte	0
 3830 0179 00       		.byte	0
 3831 017a 00       		.byte	0
 3832              		.section	.debug_aranges,"",%progbits
 3833 0000 94000000 		.4byte	0x94
 3834 0004 0200     		.2byte	0x2
 3835 0006 00000000 		.4byte	.Ldebug_info0
 3836 000a 04       		.byte	0x4
 3837 000b 00       		.byte	0
 3838 000c 0000     		.2byte	0
 3839 000e 0000     		.2byte	0
 3840 0010 00000000 		.4byte	.LFB0
 3841 0014 7C020000 		.4byte	.LFE0-.LFB0
 3842 0018 00000000 		.4byte	.LFB1
 3843 001c 00030000 		.4byte	.LFE1-.LFB1
 3844 0020 00000000 		.4byte	.LFB2
 3845 0024 B0000000 		.4byte	.LFE2-.LFB2
 3846 0028 00000000 		.4byte	.LFB3
 3847 002c 64010000 		.4byte	.LFE3-.LFB3
 3848 0030 00000000 		.4byte	.LFB4
 3849 0034 0C000000 		.4byte	.LFE4-.LFB4
 3850 0038 00000000 		.4byte	.LFB5
 3851 003c 58010000 		.4byte	.LFE5-.LFB5
 3852 0040 00000000 		.4byte	.LFB6
 3853 0044 5C000000 		.4byte	.LFE6-.LFB6
 3854 0048 00000000 		.4byte	.LFB7
 3855 004c D4000000 		.4byte	.LFE7-.LFB7
 3856 0050 00000000 		.4byte	.LFB8
 3857 0054 68000000 		.4byte	.LFE8-.LFB8
 3858 0058 00000000 		.4byte	.LFB9
 3859 005c 90000000 		.4byte	.LFE9-.LFB9
 3860 0060 00000000 		.4byte	.LFB10
 3861 0064 40000000 		.4byte	.LFE10-.LFB10
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 102


 3862 0068 00000000 		.4byte	.LFB11
 3863 006c 90000000 		.4byte	.LFE11-.LFB11
 3864 0070 00000000 		.4byte	.LFB12
 3865 0074 80020000 		.4byte	.LFE12-.LFB12
 3866 0078 00000000 		.4byte	.LFB13
 3867 007c 88010000 		.4byte	.LFE13-.LFB13
 3868 0080 00000000 		.4byte	.LFB14
 3869 0084 D4000000 		.4byte	.LFE14-.LFB14
 3870 0088 00000000 		.4byte	.LFB15
 3871 008c 54000000 		.4byte	.LFE15-.LFB15
 3872 0090 00000000 		.4byte	0
 3873 0094 00000000 		.4byte	0
 3874              		.section	.debug_ranges,"",%progbits
 3875              	.Ldebug_ranges0:
 3876 0000 00000000 		.4byte	.LFB0
 3877 0004 7C020000 		.4byte	.LFE0
 3878 0008 00000000 		.4byte	.LFB1
 3879 000c 00030000 		.4byte	.LFE1
 3880 0010 00000000 		.4byte	.LFB2
 3881 0014 B0000000 		.4byte	.LFE2
 3882 0018 00000000 		.4byte	.LFB3
 3883 001c 64010000 		.4byte	.LFE3
 3884 0020 00000000 		.4byte	.LFB4
 3885 0024 0C000000 		.4byte	.LFE4
 3886 0028 00000000 		.4byte	.LFB5
 3887 002c 58010000 		.4byte	.LFE5
 3888 0030 00000000 		.4byte	.LFB6
 3889 0034 5C000000 		.4byte	.LFE6
 3890 0038 00000000 		.4byte	.LFB7
 3891 003c D4000000 		.4byte	.LFE7
 3892 0040 00000000 		.4byte	.LFB8
 3893 0044 68000000 		.4byte	.LFE8
 3894 0048 00000000 		.4byte	.LFB9
 3895 004c 90000000 		.4byte	.LFE9
 3896 0050 00000000 		.4byte	.LFB10
 3897 0054 40000000 		.4byte	.LFE10
 3898 0058 00000000 		.4byte	.LFB11
 3899 005c 90000000 		.4byte	.LFE11
 3900 0060 00000000 		.4byte	.LFB12
 3901 0064 80020000 		.4byte	.LFE12
 3902 0068 00000000 		.4byte	.LFB13
 3903 006c 88010000 		.4byte	.LFE13
 3904 0070 00000000 		.4byte	.LFB14
 3905 0074 D4000000 		.4byte	.LFE14
 3906 0078 00000000 		.4byte	.LFB15
 3907 007c 54000000 		.4byte	.LFE15
 3908 0080 00000000 		.4byte	0
 3909 0084 00000000 		.4byte	0
 3910              		.section	.debug_line,"",%progbits
 3911              	.Ldebug_line0:
 3912 0000 72030000 		.section	.debug_str,"MS",%progbits,1
 3912      02004B00 
 3912      00000201 
 3912      FB0E0D00 
 3912      01010101 
 3913              	.LASF10:
 3914 0000 75696E74 		.ascii	"uint16\000"
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 103


 3914      313600
 3915              	.LASF80:
 3916 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3916      48696253 
 3916      6C705265 
 3916      73746F72 
 3916      6500
 3917              	.LASF43:
 3918 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3918      75705472 
 3918      696D3000 
 3919              	.LASF44:
 3920 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3920      75705472 
 3920      696D3100 
 3921              	.LASF20:
 3922 0031 6D617374 		.ascii	"masterClkSrc\000"
 3922      6572436C 
 3922      6B537263 
 3922      00
 3923              	.LASF56:
 3924 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3924      4D5F4241 
 3924      434B5550 
 3924      5F535452 
 3924      55435400 
 3925              	.LASF28:
 3926 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3926      796E6344 
 3926      697600
 3927              	.LASF60:
 3928 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3928      52657374 
 3928      6F726543 
 3928      6C6F636B 
 3928      7300
 3929              	.LASF7:
 3930 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3930      206C6F6E 
 3930      6720756E 
 3930      7369676E 
 3930      65642069 
 3931              	.LASF81:
 3932 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3932      4876694C 
 3932      76695361 
 3932      76654469 
 3932      7361626C 
 3933              	.LASF71:
 3934 009c 746D7053 		.ascii	"tmpStatus\000"
 3934      74617475 
 3934      7300
 3935              	.LASF49:
 3936 00a6 6C766961 		.ascii	"lviaTrip\000"
 3936      54726970 
 3936      00
 3937              	.LASF22:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 104


 3938 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3938      7362436C 
 3938      6B00
 3939              	.LASF77:
 3940 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3940      46747753 
 3940      6574496E 
 3940      74657276 
 3940      616C00
 3941              	.LASF50:
 3942 00cc 68766961 		.ascii	"hviaEn\000"
 3942      456E00
 3943              	.LASF36:
 3944 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3944      6F776572 
 3944      4D6F6465 
 3944      00
 3945              	.LASF6:
 3946 00e0 6C6F6E67 		.ascii	"long long int\000"
 3946      206C6F6E 
 3946      6720696E 
 3946      7400
 3947              	.LASF0:
 3948 00ee 7369676E 		.ascii	"signed char\000"
 3948      65642063 
 3948      68617200 
 3949              	.LASF29:
 3950 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3950      75734469 
 3950      7600
 3951              	.LASF65:
 3952 0104 696E7465 		.ascii	"interruptState\000"
 3952      72727570 
 3952      74537461 
 3952      746500
 3953              	.LASF27:
 3954 0113 696D6F32 		.ascii	"imo2x\000"
 3954      7800
 3955              	.LASF4:
 3956 0119 6C6F6E67 		.ascii	"long int\000"
 3956      20696E74 
 3956      00
 3957              	.LASF82:
 3958 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3958      4876694C 
 3958      76695265 
 3958      73746F72 
 3958      6500
 3959              	.LASF9:
 3960 0134 75696E74 		.ascii	"uint8\000"
 3960      3800
 3961              	.LASF13:
 3962 013a 646F7562 		.ascii	"double\000"
 3962      6C6500
 3963              	.LASF11:
 3964 0141 75696E74 		.ascii	"uint32\000"
 3964      333200
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 105


 3965              	.LASF31:
 3966 0148 786D687A 		.ascii	"xmhzEnableState\000"
 3966      456E6162 
 3966      6C655374 
 3966      61746500 
 3967              	.LASF73:
 3968 0158 4379506D 		.ascii	"CyPmHibRestore\000"
 3968      48696252 
 3968      6573746F 
 3968      726500
 3969              	.LASF69:
 3970 0167 6D61736B 		.ascii	"mask\000"
 3970      00
 3971              	.LASF53:
 3972 016c 696D6F41 		.ascii	"imoActFreq\000"
 3972      63744672 
 3972      657100
 3973              	.LASF8:
 3974 0177 756E7369 		.ascii	"unsigned int\000"
 3974      676E6564 
 3974      20696E74 
 3974      00
 3975              	.LASF88:
 3976 0184 433A5C55 		.ascii	"C:\\Users\\ben\\Documents\\PSoC Creator\\BIT-MANGLE"
 3976      73657273 
 3976      5C62656E 
 3976      5C446F63 
 3976      756D656E 
 3977 01b2 525C4144 		.ascii	"R\\ADC_DAC.cydsn\000"
 3977      435F4441 
 3977      432E6379 
 3977      64736E00 
 3978              	.LASF21:
 3979 01c2 696D6F46 		.ascii	"imoFreq\000"
 3979      72657100 
 3980              	.LASF5:
 3981 01ca 6C6F6E67 		.ascii	"long unsigned int\000"
 3981      20756E73 
 3981      69676E65 
 3981      6420696E 
 3981      7400
 3982              	.LASF46:
 3983 01dc 6C766964 		.ascii	"lvidEn\000"
 3983      456E00
 3984              	.LASF34:
 3985 01e3 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3985      436C6F63 
 3985      6B426163 
 3985      6B757053 
 3985      74727563 
 3986              	.LASF35:
 3987 01f9 6379506D 		.ascii	"cyPmBackupStruct\000"
 3987      4261636B 
 3987      75705374 
 3987      72756374 
 3987      00
 3988              	.LASF33:
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 106


 3989 020a 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3989      4D5F434C 
 3989      4F434B5F 
 3989      4241434B 
 3989      55505F53 
 3990              	.LASF3:
 3991 0224 73686F72 		.ascii	"short unsigned int\000"
 3991      7420756E 
 3991      7369676E 
 3991      65642069 
 3991      6E7400
 3992              	.LASF75:
 3993 0237 63747749 		.ascii	"ctwInterval\000"
 3993      6E746572 
 3993      76616C00 
 3994              	.LASF87:
 3995 0243 47656E65 		.ascii	"Generated_Source\\PSoC5\\cyPm.c\000"
 3995      72617465 
 3995      645F536F 
 3995      75726365 
 3995      5C50536F 
 3996              	.LASF40:
 3997 0261 77616B65 		.ascii	"wakeupCfg0\000"
 3997      75704366 
 3997      673000
 3998              	.LASF41:
 3999 026c 77616B65 		.ascii	"wakeupCfg1\000"
 3999      75704366 
 3999      673100
 4000              	.LASF42:
 4001 0277 77616B65 		.ascii	"wakeupCfg2\000"
 4001      75704366 
 4001      673200
 4002              	.LASF58:
 4003 0282 636C6B42 		.ascii	"clkBusDivTmp\000"
 4003      75734469 
 4003      76546D70 
 4003      00
 4004              	.LASF55:
 4005 028f 626F6F73 		.ascii	"boostRefExt\000"
 4005      74526566 
 4005      45787400 
 4006              	.LASF26:
 4007 029b 636C6B49 		.ascii	"clkImoSrc\000"
 4007      6D6F5372 
 4007      6300
 4008              	.LASF66:
 4009 02a5 4379506D 		.ascii	"CyPmSaveClocks\000"
 4009      53617665 
 4009      436C6F63 
 4009      6B7300
 4010              	.LASF39:
 4011 02b4 736C7054 		.ascii	"slpTrBypass\000"
 4011      72427970 
 4011      61737300 
 4012              	.LASF17:
 4013 02c0 73697A65 		.ascii	"sizetype\000"
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 107


 4013      74797065 
 4013      00
 4014              	.LASF68:
 4015 02c9 4379506D 		.ascii	"CyPmHibernateEx\000"
 4015      48696265 
 4015      726E6174 
 4015      65457800 
 4016              	.LASF59:
 4017 02d9 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 4017      496D6F46 
 4017      7265714D 
 4017      687A3252 
 4017      656700
 4018              	.LASF18:
 4019 02ec 656E436C 		.ascii	"enClkA\000"
 4019      6B4100
 4020              	.LASF19:
 4021 02f3 656E436C 		.ascii	"enClkD\000"
 4021      6B4400
 4022              	.LASF63:
 4023 02fa 77616B65 		.ascii	"wakeupSource\000"
 4023      7570536F 
 4023      75726365 
 4023      00
 4024              	.LASF86:
 4025 0307 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 4025      4320342E 
 4025      392E3320 
 4025      32303135 
 4025      30333033 
 4026 033a 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 4026      20726576 
 4026      6973696F 
 4026      6E203232 
 4026      31323230 
 4027 036d 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 4027      66756E63 
 4027      74696F6E 
 4027      2D736563 
 4027      74696F6E 
 4028              	.LASF25:
 4029 0395 696D6F43 		.ascii	"imoClkSrc\000"
 4029      6C6B5372 
 4029      6300
 4030              	.LASF12:
 4031 039f 666C6F61 		.ascii	"float\000"
 4031      7400
 4032              	.LASF64:
 4033 03a5 4379506D 		.ascii	"CyPmSleep\000"
 4033      536C6565 
 4033      7000
 4034              	.LASF51:
 4035 03af 6C766964 		.ascii	"lvidRst\000"
 4035      52737400 
 4036              	.LASF61:
 4037 03b7 4379506D 		.ascii	"CyPmAltAct\000"
 4037      416C7441 
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 108


 4037      637400
 4038              	.LASF16:
 4039 03c2 72656738 		.ascii	"reg8\000"
 4039      00
 4040              	.LASF76:
 4041 03c7 4379506D 		.ascii	"CyPmOppsSet\000"
 4041      4F707073 
 4041      53657400 
 4042              	.LASF1:
 4043 03d3 756E7369 		.ascii	"unsigned char\000"
 4043      676E6564 
 4043      20636861 
 4043      7200
 4044              	.LASF84:
 4045 03e1 6379506D 		.ascii	"cyPmClockBackup\000"
 4045      436C6F63 
 4045      6B426163 
 4045      6B757000 
 4046              	.LASF30:
 4047 03f1 706C6C45 		.ascii	"pllEnableState\000"
 4047      6E61626C 
 4047      65537461 
 4047      746500
 4048              	.LASF37:
 4049 0400 696C6F31 		.ascii	"ilo1kEnable\000"
 4049      6B456E61 
 4049      626C6500 
 4050              	.LASF2:
 4051 040c 73686F72 		.ascii	"short int\000"
 4051      7420696E 
 4051      7400
 4052              	.LASF79:
 4053 0416 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 4053      48696253 
 4053      6C705361 
 4053      76655365 
 4053      7400
 4054              	.LASF38:
 4055 0428 696C6F31 		.ascii	"ilo100kEnable\000"
 4055      30306B45 
 4055      6E61626C 
 4055      6500
 4056              	.LASF14:
 4057 0436 63686172 		.ascii	"char\000"
 4057      00
 4058              	.LASF54:
 4059 043b 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 4059      63744672 
 4059      65713132 
 4059      4D687A00 
 4060              	.LASF67:
 4061 044b 4379506D 		.ascii	"CyPmHibernate\000"
 4061      48696265 
 4061      726E6174 
 4061      6500
 4062              	.LASF78:
 4063 0459 66747749 		.ascii	"ftwInterval\000"
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 109


 4063      6E746572 
 4063      76616C00 
 4064              	.LASF85:
 4065 0465 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 4065      496D6F46 
 4065      72657152 
 4065      6567324D 
 4065      687A00
 4066              	.LASF89:
 4067 0478 4379506D 		.ascii	"CyPmReadStatus\000"
 4067      52656164 
 4067      53746174 
 4067      757300
 4068              	.LASF32:
 4069 0487 636C6B44 		.ascii	"clkDistDelay\000"
 4069      69737444 
 4069      656C6179 
 4069      00
 4070              	.LASF74:
 4071 0494 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 4071      43747753 
 4071      6574496E 
 4071      74657276 
 4071      616C00
 4072              	.LASF57:
 4073 04a7 73746174 		.ascii	"status\000"
 4073      757300
 4074              	.LASF48:
 4075 04ae 6C766961 		.ascii	"lviaEn\000"
 4075      456E00
 4076              	.LASF72:
 4077 04b5 4379506D 		.ascii	"CyPmHibSaveSet\000"
 4077      48696253 
 4077      61766553 
 4077      657400
 4078              	.LASF62:
 4079 04c4 77616B65 		.ascii	"wakeupTime\000"
 4079      75705469 
 4079      6D6500
 4080              	.LASF45:
 4081 04cf 73636374 		.ascii	"scctData\000"
 4081      44617461 
 4081      00
 4082              	.LASF15:
 4083 04d8 63797374 		.ascii	"cystatus\000"
 4083      61747573 
 4083      00
 4084              	.LASF23:
 4085 04e1 666C6173 		.ascii	"flashWaitCycles\000"
 4085      68576169 
 4085      74437963 
 4085      6C657300 
 4086              	.LASF52:
 4087 04f1 6C766961 		.ascii	"lviaRst\000"
 4087      52737400 
 4088              	.LASF83:
 4089 04f9 6379506D 		.ascii	"cyPmBackup\000"
ARM GAS  C:\Users\ben\AppData\Local\Temp\cc3Rjz9D.s 			page 110


 4089      4261636B 
 4089      757000
 4090              	.LASF47:
 4091 0504 6C766964 		.ascii	"lvidTrip\000"
 4091      54726970 
 4091      00
 4092              	.LASF24:
 4093 050d 696D6F45 		.ascii	"imoEnable\000"
 4093      6E61626C 
 4093      6500
 4094              	.LASF70:
 4095 0517 696E7465 		.ascii	"interruptStatus\000"
 4095      72727570 
 4095      74537461 
 4095      74757300 
 4096              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
