blk_mem_gen_5.v,verilog,xil_defaultlib,../../../../Final_Project_ver2.srcs/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
