
Receive data.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004818  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080048d4  080048d4  000148d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a0c  08004a0c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004a0c  08004a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a14  08004a14  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a14  08004a14  00014a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a18  08004a18  00014a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004a1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  20000070  08004a8c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08004a8c  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fe7  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002570  00000000  00000000  0003307f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  000355f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f88  00000000  00000000  00036660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c35  00000000  00000000  000375e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137a6  00000000  00000000  0005121d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4776  00000000  00000000  000649c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00109139  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c0  00000000  00000000  0010918c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080048bc 	.word	0x080048bc

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	080048bc 	.word	0x080048bc

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	469b      	mov	fp, r3
 800047a:	d433      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047c:	465a      	mov	r2, fp
 800047e:	4653      	mov	r3, sl
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83a      	bhi.n	8000506 <__udivmoddi4+0xc2>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e078      	b.n	8000588 <__udivmoddi4+0x144>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e075      	b.n	800058e <__udivmoddi4+0x14a>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e028      	b.n	800050e <__udivmoddi4+0xca>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	2320      	movs	r3, #32
 80004e8:	1a9b      	subs	r3, r3, r2
 80004ea:	4652      	mov	r2, sl
 80004ec:	40da      	lsrs	r2, r3
 80004ee:	4641      	mov	r1, r8
 80004f0:	0013      	movs	r3, r2
 80004f2:	464a      	mov	r2, r9
 80004f4:	408a      	lsls	r2, r1
 80004f6:	0017      	movs	r7, r2
 80004f8:	4642      	mov	r2, r8
 80004fa:	431f      	orrs	r7, r3
 80004fc:	4653      	mov	r3, sl
 80004fe:	4093      	lsls	r3, r2
 8000500:	001e      	movs	r6, r3
 8000502:	42af      	cmp	r7, r5
 8000504:	d9c4      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0d9      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000514:	07fb      	lsls	r3, r7, #31
 8000516:	0872      	lsrs	r2, r6, #1
 8000518:	431a      	orrs	r2, r3
 800051a:	4646      	mov	r6, r8
 800051c:	087b      	lsrs	r3, r7, #1
 800051e:	e00e      	b.n	800053e <__udivmoddi4+0xfa>
 8000520:	42ab      	cmp	r3, r5
 8000522:	d101      	bne.n	8000528 <__udivmoddi4+0xe4>
 8000524:	42a2      	cmp	r2, r4
 8000526:	d80c      	bhi.n	8000542 <__udivmoddi4+0xfe>
 8000528:	1aa4      	subs	r4, r4, r2
 800052a:	419d      	sbcs	r5, r3
 800052c:	2001      	movs	r0, #1
 800052e:	1924      	adds	r4, r4, r4
 8000530:	416d      	adcs	r5, r5
 8000532:	2100      	movs	r1, #0
 8000534:	3e01      	subs	r6, #1
 8000536:	1824      	adds	r4, r4, r0
 8000538:	414d      	adcs	r5, r1
 800053a:	2e00      	cmp	r6, #0
 800053c:	d006      	beq.n	800054c <__udivmoddi4+0x108>
 800053e:	42ab      	cmp	r3, r5
 8000540:	d9ee      	bls.n	8000520 <__udivmoddi4+0xdc>
 8000542:	3e01      	subs	r6, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2e00      	cmp	r6, #0
 800054a:	d1f8      	bne.n	800053e <__udivmoddi4+0xfa>
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	9901      	ldr	r1, [sp, #4]
 8000550:	465b      	mov	r3, fp
 8000552:	1900      	adds	r0, r0, r4
 8000554:	4169      	adcs	r1, r5
 8000556:	2b00      	cmp	r3, #0
 8000558:	db24      	blt.n	80005a4 <__udivmoddi4+0x160>
 800055a:	002b      	movs	r3, r5
 800055c:	465a      	mov	r2, fp
 800055e:	4644      	mov	r4, r8
 8000560:	40d3      	lsrs	r3, r2
 8000562:	002a      	movs	r2, r5
 8000564:	40e2      	lsrs	r2, r4
 8000566:	001c      	movs	r4, r3
 8000568:	465b      	mov	r3, fp
 800056a:	0015      	movs	r5, r2
 800056c:	2b00      	cmp	r3, #0
 800056e:	db2a      	blt.n	80005c6 <__udivmoddi4+0x182>
 8000570:	0026      	movs	r6, r4
 8000572:	409e      	lsls	r6, r3
 8000574:	0033      	movs	r3, r6
 8000576:	0026      	movs	r6, r4
 8000578:	4647      	mov	r7, r8
 800057a:	40be      	lsls	r6, r7
 800057c:	0032      	movs	r2, r6
 800057e:	1a80      	subs	r0, r0, r2
 8000580:	4199      	sbcs	r1, r3
 8000582:	9000      	str	r0, [sp, #0]
 8000584:	9101      	str	r1, [sp, #4]
 8000586:	e79f      	b.n	80004c8 <__udivmoddi4+0x84>
 8000588:	42a3      	cmp	r3, r4
 800058a:	d8bc      	bhi.n	8000506 <__udivmoddi4+0xc2>
 800058c:	e783      	b.n	8000496 <__udivmoddi4+0x52>
 800058e:	4642      	mov	r2, r8
 8000590:	2320      	movs	r3, #32
 8000592:	2100      	movs	r1, #0
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	2200      	movs	r2, #0
 8000598:	9100      	str	r1, [sp, #0]
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	40da      	lsrs	r2, r3
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	e786      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	4646      	mov	r6, r8
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0023      	movs	r3, r4
 80005b2:	40f3      	lsrs	r3, r6
 80005b4:	4644      	mov	r4, r8
 80005b6:	4313      	orrs	r3, r2
 80005b8:	002a      	movs	r2, r5
 80005ba:	40e2      	lsrs	r2, r4
 80005bc:	001c      	movs	r4, r3
 80005be:	465b      	mov	r3, fp
 80005c0:	0015      	movs	r5, r2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dad4      	bge.n	8000570 <__udivmoddi4+0x12c>
 80005c6:	4642      	mov	r2, r8
 80005c8:	002f      	movs	r7, r5
 80005ca:	2320      	movs	r3, #32
 80005cc:	0026      	movs	r6, r4
 80005ce:	4097      	lsls	r7, r2
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	40de      	lsrs	r6, r3
 80005d4:	003b      	movs	r3, r7
 80005d6:	4333      	orrs	r3, r6
 80005d8:	e7cd      	b.n	8000576 <__udivmoddi4+0x132>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	4804      	ldr	r0, [pc, #16]	; (8000658 <_write+0x28>)
 8000648:	f002 faf0 	bl	8002c2c <HAL_UART_Transmit>
	return len;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	2000008c 	.word	0x2000008c

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int counter = 0;
 8000662:	2300      	movs	r3, #0
 8000664:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000666:	f000 fbd7 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066a:	f000 f819 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066e:	f000 f941 	bl	80008f4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000672:	f000 f85d 	bl	8000730 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000676:	f000 f8ab 	bl	80007d0 <MX_SPI1_Init>
  MX_TIM2_Init();
 800067a:	f000 f8e7 	bl	800084c <MX_TIM2_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Current Number is: %d\r\n", counter++);
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	1c5a      	adds	r2, r3, #1
 8000682:	607a      	str	r2, [r7, #4]
 8000684:	4a05      	ldr	r2, [pc, #20]	; (800069c <main+0x40>)
 8000686:	0019      	movs	r1, r3
 8000688:	0010      	movs	r0, r2
 800068a:	f003 f93f 	bl	800390c <iprintf>

	  HAL_Delay(500);
 800068e:	23fa      	movs	r3, #250	; 0xfa
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	0018      	movs	r0, r3
 8000694:	f000 fc46 	bl	8000f24 <HAL_Delay>
  {
 8000698:	e7f1      	b.n	800067e <main+0x22>
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	080048d4 	.word	0x080048d4

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b590      	push	{r4, r7, lr}
 80006a2:	b093      	sub	sp, #76	; 0x4c
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	2410      	movs	r4, #16
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	0018      	movs	r0, r3
 80006ac:	2338      	movs	r3, #56	; 0x38
 80006ae:	001a      	movs	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	f003 f923 	bl	80038fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b6:	003b      	movs	r3, r7
 80006b8:	0018      	movs	r0, r3
 80006ba:	2310      	movs	r3, #16
 80006bc:	001a      	movs	r2, r3
 80006be:	2100      	movs	r1, #0
 80006c0:	f003 f91c 	bl	80038fc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c4:	2380      	movs	r3, #128	; 0x80
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	0018      	movs	r0, r3
 80006ca:	f000 feaf 	bl	800142c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	2202      	movs	r2, #2
 80006d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2280      	movs	r2, #128	; 0x80
 80006d8:	0052      	lsls	r2, r2, #1
 80006da:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	2200      	movs	r2, #0
 80006e0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2240      	movs	r2, #64	; 0x40
 80006e6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fee7 	bl	80014c4 <HAL_RCC_OscConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006fa:	f000 f9bf 	bl	8000a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	003b      	movs	r3, r7
 8000700:	2207      	movs	r2, #7
 8000702:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000704:	003b      	movs	r3, r7
 8000706:	2200      	movs	r2, #0
 8000708:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	003b      	movs	r3, r7
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000710:	003b      	movs	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000716:	003b      	movs	r3, r7
 8000718:	2100      	movs	r1, #0
 800071a:	0018      	movs	r0, r3
 800071c:	f001 f9ec 	bl	8001af8 <HAL_RCC_ClockConfig>
 8000720:	1e03      	subs	r3, r0, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000724:	f000 f9aa 	bl	8000a7c <Error_Handler>
  }
}
 8000728:	46c0      	nop			; (mov r8, r8)
 800072a:	46bd      	mov	sp, r7
 800072c:	b013      	add	sp, #76	; 0x4c
 800072e:	bd90      	pop	{r4, r7, pc}

08000730 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000734:	4b23      	ldr	r3, [pc, #140]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000736:	4a24      	ldr	r2, [pc, #144]	; (80007c8 <MX_LPUART1_UART_Init+0x98>)
 8000738:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800073a:	4b22      	ldr	r3, [pc, #136]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800073c:	4a23      	ldr	r2, [pc, #140]	; (80007cc <MX_LPUART1_UART_Init+0x9c>)
 800073e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000740:	4b20      	ldr	r3, [pc, #128]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000742:	2280      	movs	r2, #128	; 0x80
 8000744:	0552      	lsls	r2, r2, #21
 8000746:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000748:	4b1e      	ldr	r3, [pc, #120]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800074e:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000754:	4b1b      	ldr	r3, [pc, #108]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000756:	220c      	movs	r2, #12
 8000758:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800075a:	4b1a      	ldr	r3, [pc, #104]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000760:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000766:	4b17      	ldr	r3, [pc, #92]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800076c:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000772:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000778:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800077a:	0018      	movs	r0, r3
 800077c:	f002 fa00 	bl	8002b80 <HAL_UART_Init>
 8000780:	1e03      	subs	r3, r0, #0
 8000782:	d001      	beq.n	8000788 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000784:	f000 f97a 	bl	8000a7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000788:	4b0e      	ldr	r3, [pc, #56]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800078a:	2100      	movs	r1, #0
 800078c:	0018      	movs	r0, r3
 800078e:	f002 ffab 	bl	80036e8 <HAL_UARTEx_SetTxFifoThreshold>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000796:	f000 f971 	bl	8000a7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800079a:	4b0a      	ldr	r3, [pc, #40]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 800079c:	2100      	movs	r1, #0
 800079e:	0018      	movs	r0, r3
 80007a0:	f002 ffe2 	bl	8003768 <HAL_UARTEx_SetRxFifoThreshold>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007a8:	f000 f968 	bl	8000a7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80007ac:	4b05      	ldr	r3, [pc, #20]	; (80007c4 <MX_LPUART1_UART_Init+0x94>)
 80007ae:	0018      	movs	r0, r3
 80007b0:	f002 ff60 	bl	8003674 <HAL_UARTEx_DisableFifoMode>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007b8:	f000 f960 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80007bc:	46c0      	nop			; (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	2000008c 	.word	0x2000008c
 80007c8:	40008000 	.word	0x40008000
 80007cc:	00033324 	.word	0x00033324

080007d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <MX_SPI1_Init+0x74>)
 80007d6:	4a1c      	ldr	r2, [pc, #112]	; (8000848 <MX_SPI1_Init+0x78>)
 80007d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007da:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <MX_SPI1_Init+0x74>)
 80007dc:	2282      	movs	r2, #130	; 0x82
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007e2:	4b18      	ldr	r3, [pc, #96]	; (8000844 <MX_SPI1_Init+0x74>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80007e8:	4b16      	ldr	r3, [pc, #88]	; (8000844 <MX_SPI1_Init+0x74>)
 80007ea:	22c0      	movs	r2, #192	; 0xc0
 80007ec:	0092      	lsls	r2, r2, #2
 80007ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f0:	4b14      	ldr	r3, [pc, #80]	; (8000844 <MX_SPI1_Init+0x74>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f6:	4b13      	ldr	r3, [pc, #76]	; (8000844 <MX_SPI1_Init+0x74>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007fc:	4b11      	ldr	r3, [pc, #68]	; (8000844 <MX_SPI1_Init+0x74>)
 80007fe:	2280      	movs	r2, #128	; 0x80
 8000800:	0092      	lsls	r2, r2, #2
 8000802:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000804:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <MX_SPI1_Init+0x74>)
 8000806:	2200      	movs	r2, #0
 8000808:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800080a:	4b0e      	ldr	r3, [pc, #56]	; (8000844 <MX_SPI1_Init+0x74>)
 800080c:	2200      	movs	r2, #0
 800080e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000810:	4b0c      	ldr	r3, [pc, #48]	; (8000844 <MX_SPI1_Init+0x74>)
 8000812:	2200      	movs	r2, #0
 8000814:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000816:	4b0b      	ldr	r3, [pc, #44]	; (8000844 <MX_SPI1_Init+0x74>)
 8000818:	2200      	movs	r2, #0
 800081a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <MX_SPI1_Init+0x74>)
 800081e:	2207      	movs	r2, #7
 8000820:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000822:	4b08      	ldr	r3, [pc, #32]	; (8000844 <MX_SPI1_Init+0x74>)
 8000824:	2200      	movs	r2, #0
 8000826:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000828:	4b06      	ldr	r3, [pc, #24]	; (8000844 <MX_SPI1_Init+0x74>)
 800082a:	2208      	movs	r2, #8
 800082c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800082e:	4b05      	ldr	r3, [pc, #20]	; (8000844 <MX_SPI1_Init+0x74>)
 8000830:	0018      	movs	r0, r3
 8000832:	f001 fcc3 	bl	80021bc <HAL_SPI_Init>
 8000836:	1e03      	subs	r3, r0, #0
 8000838:	d001      	beq.n	800083e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800083a:	f000 f91f 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	20000120 	.word	0x20000120
 8000848:	40013000 	.word	0x40013000

0800084c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000852:	2310      	movs	r3, #16
 8000854:	18fb      	adds	r3, r7, r3
 8000856:	0018      	movs	r0, r3
 8000858:	2310      	movs	r3, #16
 800085a:	001a      	movs	r2, r3
 800085c:	2100      	movs	r1, #0
 800085e:	f003 f84d 	bl	80038fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	0018      	movs	r0, r3
 8000866:	230c      	movs	r3, #12
 8000868:	001a      	movs	r2, r3
 800086a:	2100      	movs	r1, #0
 800086c:	f003 f846 	bl	80038fc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000870:	4b1f      	ldr	r3, [pc, #124]	; (80008f0 <MX_TIM2_Init+0xa4>)
 8000872:	2280      	movs	r2, #128	; 0x80
 8000874:	05d2      	lsls	r2, r2, #23
 8000876:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000878:	4b1d      	ldr	r3, [pc, #116]	; (80008f0 <MX_TIM2_Init+0xa4>)
 800087a:	2200      	movs	r2, #0
 800087c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800087e:	4b1c      	ldr	r3, [pc, #112]	; (80008f0 <MX_TIM2_Init+0xa4>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000884:	4b1a      	ldr	r3, [pc, #104]	; (80008f0 <MX_TIM2_Init+0xa4>)
 8000886:	2201      	movs	r2, #1
 8000888:	4252      	negs	r2, r2
 800088a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800088c:	4b18      	ldr	r3, [pc, #96]	; (80008f0 <MX_TIM2_Init+0xa4>)
 800088e:	2200      	movs	r2, #0
 8000890:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000892:	4b17      	ldr	r3, [pc, #92]	; (80008f0 <MX_TIM2_Init+0xa4>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000898:	4b15      	ldr	r3, [pc, #84]	; (80008f0 <MX_TIM2_Init+0xa4>)
 800089a:	0018      	movs	r0, r3
 800089c:	f001 fd46 	bl	800232c <HAL_TIM_Base_Init>
 80008a0:	1e03      	subs	r3, r0, #0
 80008a2:	d001      	beq.n	80008a8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80008a4:	f000 f8ea 	bl	8000a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008a8:	2110      	movs	r1, #16
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	2280      	movs	r2, #128	; 0x80
 80008ae:	0152      	lsls	r2, r2, #5
 80008b0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008b2:	187a      	adds	r2, r7, r1
 80008b4:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <MX_TIM2_Init+0xa4>)
 80008b6:	0011      	movs	r1, r2
 80008b8:	0018      	movs	r0, r3
 80008ba:	f001 fec1 	bl	8002640 <HAL_TIM_ConfigClockSource>
 80008be:	1e03      	subs	r3, r0, #0
 80008c0:	d001      	beq.n	80008c6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80008c2:	f000 f8db 	bl	8000a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008d2:	1d3a      	adds	r2, r7, #4
 80008d4:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <MX_TIM2_Init+0xa4>)
 80008d6:	0011      	movs	r1, r2
 80008d8:	0018      	movs	r0, r3
 80008da:	f002 f8cb 	bl	8002a74 <HAL_TIMEx_MasterConfigSynchronization>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80008e2:	f000 f8cb 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b008      	add	sp, #32
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	20000184 	.word	0x20000184

080008f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f4:	b590      	push	{r4, r7, lr}
 80008f6:	b08b      	sub	sp, #44	; 0x2c
 80008f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fa:	2414      	movs	r4, #20
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	0018      	movs	r0, r3
 8000900:	2314      	movs	r3, #20
 8000902:	001a      	movs	r2, r3
 8000904:	2100      	movs	r1, #0
 8000906:	f002 fff9 	bl	80038fc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800090a:	4b57      	ldr	r3, [pc, #348]	; (8000a68 <MX_GPIO_Init+0x174>)
 800090c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800090e:	4b56      	ldr	r3, [pc, #344]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000910:	2104      	movs	r1, #4
 8000912:	430a      	orrs	r2, r1
 8000914:	635a      	str	r2, [r3, #52]	; 0x34
 8000916:	4b54      	ldr	r3, [pc, #336]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800091a:	2204      	movs	r2, #4
 800091c:	4013      	ands	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000922:	4b51      	ldr	r3, [pc, #324]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000924:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000926:	4b50      	ldr	r3, [pc, #320]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000928:	2120      	movs	r1, #32
 800092a:	430a      	orrs	r2, r1
 800092c:	635a      	str	r2, [r3, #52]	; 0x34
 800092e:	4b4e      	ldr	r3, [pc, #312]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000930:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000932:	2220      	movs	r2, #32
 8000934:	4013      	ands	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <MX_GPIO_Init+0x174>)
 800093c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800093e:	4b4a      	ldr	r3, [pc, #296]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000940:	2101      	movs	r1, #1
 8000942:	430a      	orrs	r2, r1
 8000944:	635a      	str	r2, [r3, #52]	; 0x34
 8000946:	4b48      	ldr	r3, [pc, #288]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800094a:	2201      	movs	r2, #1
 800094c:	4013      	ands	r3, r2
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	4b45      	ldr	r3, [pc, #276]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000954:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000956:	4b44      	ldr	r3, [pc, #272]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000958:	2102      	movs	r1, #2
 800095a:	430a      	orrs	r2, r1
 800095c:	635a      	str	r2, [r3, #52]	; 0x34
 800095e:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <MX_GPIO_Init+0x174>)
 8000960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000962:	2202      	movs	r2, #2
 8000964:	4013      	ands	r3, r2
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|LED_GREEN_Pin|PWR_Pin, GPIO_PIN_RESET);
 800096a:	4940      	ldr	r1, [pc, #256]	; (8000a6c <MX_GPIO_Init+0x178>)
 800096c:	23a0      	movs	r3, #160	; 0xa0
 800096e:	05db      	lsls	r3, r3, #23
 8000970:	2200      	movs	r2, #0
 8000972:	0018      	movs	r0, r3
 8000974:	f000 fd3c 	bl	80013f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TRX_CE_Pin|TXEN_Pin, GPIO_PIN_RESET);
 8000978:	4b3d      	ldr	r3, [pc, #244]	; (8000a70 <MX_GPIO_Init+0x17c>)
 800097a:	2200      	movs	r2, #0
 800097c:	21c0      	movs	r1, #192	; 0xc0
 800097e:	0018      	movs	r0, r3
 8000980:	f000 fd36 	bl	80013f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CS_Pin PWR_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|PWR_Pin;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	4a3b      	ldr	r2, [pc, #236]	; (8000a74 <MX_GPIO_Init+0x180>)
 8000988:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098a:	193b      	adds	r3, r7, r4
 800098c:	2201      	movs	r2, #1
 800098e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	193b      	adds	r3, r7, r4
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	193b      	adds	r3, r7, r4
 8000998:	2200      	movs	r2, #0
 800099a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099c:	193a      	adds	r2, r7, r4
 800099e:	23a0      	movs	r3, #160	; 0xa0
 80009a0:	05db      	lsls	r3, r3, #23
 80009a2:	0011      	movs	r1, r2
 80009a4:	0018      	movs	r0, r3
 80009a6:	f000 fbbf 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80009aa:	193b      	adds	r3, r7, r4
 80009ac:	2220      	movs	r2, #32
 80009ae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b0:	193b      	adds	r3, r7, r4
 80009b2:	2201      	movs	r2, #1
 80009b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2202      	movs	r2, #2
 80009c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80009c2:	193a      	adds	r2, r7, r4
 80009c4:	23a0      	movs	r3, #160	; 0xa0
 80009c6:	05db      	lsls	r3, r3, #23
 80009c8:	0011      	movs	r1, r2
 80009ca:	0018      	movs	r0, r3
 80009cc:	f000 fbac 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pin : AM_Pin */
  GPIO_InitStruct.Pin = AM_Pin;
 80009d0:	0021      	movs	r1, r4
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2280      	movs	r2, #128	; 0x80
 80009d6:	01d2      	lsls	r2, r2, #7
 80009d8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009da:	000c      	movs	r4, r1
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	2200      	movs	r2, #0
 80009e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(AM_GPIO_Port, &GPIO_InitStruct);
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	4a23      	ldr	r2, [pc, #140]	; (8000a78 <MX_GPIO_Init+0x184>)
 80009ec:	0019      	movs	r1, r3
 80009ee:	0010      	movs	r0, r2
 80009f0:	f000 fb9a 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pin : DR_Pin */
  GPIO_InitStruct.Pin = DR_Pin;
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	2280      	movs	r2, #128	; 0x80
 80009f8:	0212      	lsls	r2, r2, #8
 80009fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009fc:	193b      	adds	r3, r7, r4
 80009fe:	2288      	movs	r2, #136	; 0x88
 8000a00:	0352      	lsls	r2, r2, #13
 8000a02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	193b      	adds	r3, r7, r4
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DR_GPIO_Port, &GPIO_InitStruct);
 8000a0a:	193b      	adds	r3, r7, r4
 8000a0c:	4a1a      	ldr	r2, [pc, #104]	; (8000a78 <MX_GPIO_Init+0x184>)
 8000a0e:	0019      	movs	r1, r3
 8000a10:	0010      	movs	r0, r2
 8000a12:	f000 fb89 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pin : CD_Pin */
  GPIO_InitStruct.Pin = CD_Pin;
 8000a16:	193b      	adds	r3, r7, r4
 8000a18:	2280      	movs	r2, #128	; 0x80
 8000a1a:	0052      	lsls	r2, r2, #1
 8000a1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1e:	193b      	adds	r3, r7, r4
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 8000a2a:	193a      	adds	r2, r7, r4
 8000a2c:	23a0      	movs	r3, #160	; 0xa0
 8000a2e:	05db      	lsls	r3, r3, #23
 8000a30:	0011      	movs	r1, r2
 8000a32:	0018      	movs	r0, r3
 8000a34:	f000 fb78 	bl	8001128 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRX_CE_Pin TXEN_Pin */
  GPIO_InitStruct.Pin = TRX_CE_Pin|TXEN_Pin;
 8000a38:	0021      	movs	r1, r4
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	22c0      	movs	r2, #192	; 0xc0
 8000a3e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	2201      	movs	r2, #1
 8000a44:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	187b      	adds	r3, r7, r1
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a52:	187b      	adds	r3, r7, r1
 8000a54:	4a06      	ldr	r2, [pc, #24]	; (8000a70 <MX_GPIO_Init+0x17c>)
 8000a56:	0019      	movs	r1, r3
 8000a58:	0010      	movs	r0, r2
 8000a5a:	f000 fb65 	bl	8001128 <HAL_GPIO_Init>

}
 8000a5e:	46c0      	nop			; (mov r8, r8)
 8000a60:	46bd      	mov	sp, r7
 8000a62:	b00b      	add	sp, #44	; 0x2c
 8000a64:	bd90      	pop	{r4, r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	00000221 	.word	0x00000221
 8000a70:	50000800 	.word	0x50000800
 8000a74:	00000201 	.word	0x00000201
 8000a78:	50000400 	.word	0x50000400

08000a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a80:	b672      	cpsid	i
}
 8000a82:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a84:	e7fe      	b.n	8000a84 <Error_Handler+0x8>
	...

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <HAL_MspInit+0x44>)
 8000a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <HAL_MspInit+0x44>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	430a      	orrs	r2, r1
 8000a98:	641a      	str	r2, [r3, #64]	; 0x40
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <HAL_MspInit+0x44>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	4b09      	ldr	r3, [pc, #36]	; (8000acc <HAL_MspInit+0x44>)
 8000aa8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000aaa:	4b08      	ldr	r3, [pc, #32]	; (8000acc <HAL_MspInit+0x44>)
 8000aac:	2180      	movs	r1, #128	; 0x80
 8000aae:	0549      	lsls	r1, r1, #21
 8000ab0:	430a      	orrs	r2, r1
 8000ab2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <HAL_MspInit+0x44>)
 8000ab6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ab8:	2380      	movs	r3, #128	; 0x80
 8000aba:	055b      	lsls	r3, r3, #21
 8000abc:	4013      	ands	r3, r2
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	40021000 	.word	0x40021000

08000ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad0:	b590      	push	{r4, r7, lr}
 8000ad2:	b097      	sub	sp, #92	; 0x5c
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad8:	2344      	movs	r3, #68	; 0x44
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	0018      	movs	r0, r3
 8000ade:	2314      	movs	r3, #20
 8000ae0:	001a      	movs	r2, r3
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	f002 ff0a 	bl	80038fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ae8:	2410      	movs	r4, #16
 8000aea:	193b      	adds	r3, r7, r4
 8000aec:	0018      	movs	r0, r3
 8000aee:	2334      	movs	r3, #52	; 0x34
 8000af0:	001a      	movs	r2, r3
 8000af2:	2100      	movs	r1, #0
 8000af4:	f002 ff02 	bl	80038fc <memset>
  if(huart->Instance==LPUART1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a22      	ldr	r2, [pc, #136]	; (8000b88 <HAL_UART_MspInit+0xb8>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d13d      	bne.n	8000b7e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000b02:	193b      	adds	r3, r7, r4
 8000b04:	2210      	movs	r2, #16
 8000b06:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b0e:	193b      	adds	r3, r7, r4
 8000b10:	0018      	movs	r0, r3
 8000b12:	f001 f99b 	bl	8001e4c <HAL_RCCEx_PeriphCLKConfig>
 8000b16:	1e03      	subs	r3, r0, #0
 8000b18:	d001      	beq.n	8000b1e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b1a:	f7ff ffaf 	bl	8000a7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b1e:	4b1b      	ldr	r3, [pc, #108]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b22:	4b1a      	ldr	r3, [pc, #104]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b24:	2180      	movs	r1, #128	; 0x80
 8000b26:	0349      	lsls	r1, r1, #13
 8000b28:	430a      	orrs	r2, r1
 8000b2a:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b2c:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b30:	2380      	movs	r3, #128	; 0x80
 8000b32:	035b      	lsls	r3, r3, #13
 8000b34:	4013      	ands	r3, r2
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3a:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b3e:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b40:	2104      	movs	r1, #4
 8000b42:	430a      	orrs	r2, r1
 8000b44:	635a      	str	r2, [r3, #52]	; 0x34
 8000b46:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <HAL_UART_MspInit+0xbc>)
 8000b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b4a:	2204      	movs	r2, #4
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b52:	2144      	movs	r1, #68	; 0x44
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	2203      	movs	r2, #3
 8000b58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5a:	187b      	adds	r3, r7, r1
 8000b5c:	2202      	movs	r2, #2
 8000b5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2200      	movs	r2, #0
 8000b64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	2200      	movs	r2, #0
 8000b6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_LPUART1;
 8000b6c:	187b      	adds	r3, r7, r1
 8000b6e:	2201      	movs	r2, #1
 8000b70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b72:	187b      	adds	r3, r7, r1
 8000b74:	4a06      	ldr	r2, [pc, #24]	; (8000b90 <HAL_UART_MspInit+0xc0>)
 8000b76:	0019      	movs	r1, r3
 8000b78:	0010      	movs	r0, r2
 8000b7a:	f000 fad5 	bl	8001128 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	46bd      	mov	sp, r7
 8000b82:	b017      	add	sp, #92	; 0x5c
 8000b84:	bd90      	pop	{r4, r7, pc}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	40008000 	.word	0x40008000
 8000b8c:	40021000 	.word	0x40021000
 8000b90:	50000800 	.word	0x50000800

08000b94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b08b      	sub	sp, #44	; 0x2c
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	2414      	movs	r4, #20
 8000b9e:	193b      	adds	r3, r7, r4
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	2314      	movs	r3, #20
 8000ba4:	001a      	movs	r2, r3
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	f002 fea8 	bl	80038fc <memset>
  if(hspi->Instance==SPI1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <HAL_SPI_MspInit+0x8c>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d130      	bne.n	8000c18 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bb6:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bba:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000bbc:	2180      	movs	r1, #128	; 0x80
 8000bbe:	0149      	lsls	r1, r1, #5
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	641a      	str	r2, [r3, #64]	; 0x40
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000bc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	015b      	lsls	r3, r3, #5
 8000bcc:	4013      	ands	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bd6:	4b13      	ldr	r3, [pc, #76]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <HAL_SPI_MspInit+0x90>)
 8000be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]
 8000be8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA2     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_6;
 8000bea:	0021      	movs	r1, r4
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2246      	movs	r2, #70	; 0x46
 8000bf0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	2200      	movs	r2, #0
 8000c02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	2200      	movs	r2, #0
 8000c08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	187a      	adds	r2, r7, r1
 8000c0c:	23a0      	movs	r3, #160	; 0xa0
 8000c0e:	05db      	lsls	r3, r3, #23
 8000c10:	0011      	movs	r1, r2
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 fa88 	bl	8001128 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b00b      	add	sp, #44	; 0x2c
 8000c1e:	bd90      	pop	{r4, r7, pc}
 8000c20:	40013000 	.word	0x40013000
 8000c24:	40021000 	.word	0x40021000

08000c28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	2380      	movs	r3, #128	; 0x80
 8000c36:	05db      	lsls	r3, r3, #23
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	d113      	bne.n	8000c64 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c3c:	4b0b      	ldr	r3, [pc, #44]	; (8000c6c <HAL_TIM_Base_MspInit+0x44>)
 8000c3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c40:	4b0a      	ldr	r3, [pc, #40]	; (8000c6c <HAL_TIM_Base_MspInit+0x44>)
 8000c42:	2101      	movs	r1, #1
 8000c44:	430a      	orrs	r2, r1
 8000c46:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <HAL_TIM_Base_MspInit+0x44>)
 8000c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	4013      	ands	r3, r2
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2100      	movs	r1, #0
 8000c58:	200f      	movs	r0, #15
 8000c5a:	f000 fa33 	bl	80010c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c5e:	200f      	movs	r0, #15
 8000c60:	f000 fa45 	bl	80010ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b004      	add	sp, #16
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	40021000 	.word	0x40021000

08000c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <NMI_Handler+0x4>

08000c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c7a:	e7fe      	b.n	8000c7a <HardFault_Handler+0x4>

08000c7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c80:	46c0      	nop			; (mov r8, r8)
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c94:	f000 f92a 	bl	8000eec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c98:	46c0      	nop			; (mov r8, r8)
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ca4:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <TIM2_IRQHandler+0x14>)
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	f001 fb98 	bl	80023dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cac:	46c0      	nop			; (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	20000184 	.word	0x20000184

08000cb8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e00a      	b.n	8000ce0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cca:	e000      	b.n	8000cce <_read+0x16>
 8000ccc:	bf00      	nop
 8000cce:	0001      	movs	r1, r0
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	1c5a      	adds	r2, r3, #1
 8000cd4:	60ba      	str	r2, [r7, #8]
 8000cd6:	b2ca      	uxtb	r2, r1
 8000cd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
 8000ce0:	697a      	ldr	r2, [r7, #20]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	dbf0      	blt.n	8000cca <_read+0x12>
  }

  return len;
 8000ce8:	687b      	ldr	r3, [r7, #4]
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b006      	add	sp, #24
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b082      	sub	sp, #8
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	425b      	negs	r3, r3
}
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b002      	add	sp, #8
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	b082      	sub	sp, #8
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	2280      	movs	r2, #128	; 0x80
 8000d14:	0192      	lsls	r2, r2, #6
 8000d16:	605a      	str	r2, [r3, #4]
  return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	b002      	add	sp, #8
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <_isatty>:

int _isatty(int file)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d2a:	2301      	movs	r3, #1
}
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	b002      	add	sp, #8
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	0018      	movs	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b004      	add	sp, #16
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d54:	4a14      	ldr	r2, [pc, #80]	; (8000da8 <_sbrk+0x5c>)
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <_sbrk+0x60>)
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d60:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <_sbrk+0x64>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d68:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <_sbrk+0x64>)
 8000d6a:	4a12      	ldr	r2, [pc, #72]	; (8000db4 <_sbrk+0x68>)
 8000d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6e:	4b10      	ldr	r3, [pc, #64]	; (8000db0 <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	18d3      	adds	r3, r2, r3
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	429a      	cmp	r2, r3
 8000d7a:	d207      	bcs.n	8000d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d7c:	f002 fd94 	bl	80038a8 <__errno>
 8000d80:	0003      	movs	r3, r0
 8000d82:	220c      	movs	r2, #12
 8000d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d86:	2301      	movs	r3, #1
 8000d88:	425b      	negs	r3, r3
 8000d8a:	e009      	b.n	8000da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d92:	4b07      	ldr	r3, [pc, #28]	; (8000db0 <_sbrk+0x64>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	18d2      	adds	r2, r2, r3
 8000d9a:	4b05      	ldr	r3, [pc, #20]	; (8000db0 <_sbrk+0x64>)
 8000d9c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
}
 8000da0:	0018      	movs	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b006      	add	sp, #24
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20009000 	.word	0x20009000
 8000dac:	00000400 	.word	0x00000400
 8000db0:	200001d0 	.word	0x200001d0
 8000db4:	200001e8 	.word	0x200001e8

08000db8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dbc:	46c0      	nop			; (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc4:	480d      	ldr	r0, [pc, #52]	; (8000dfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dc6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc8:	f7ff fff6 	bl	8000db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dcc:	480c      	ldr	r0, [pc, #48]	; (8000e00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dce:	490d      	ldr	r1, [pc, #52]	; (8000e04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd0:	4a0d      	ldr	r2, [pc, #52]	; (8000e08 <LoopForever+0xe>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd4:	e002      	b.n	8000ddc <LoopCopyDataInit>

08000dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dda:	3304      	adds	r3, #4

08000ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de0:	d3f9      	bcc.n	8000dd6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de2:	4a0a      	ldr	r2, [pc, #40]	; (8000e0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de4:	4c0a      	ldr	r4, [pc, #40]	; (8000e10 <LoopForever+0x16>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de8:	e001      	b.n	8000dee <LoopFillZerobss>

08000dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dec:	3204      	adds	r2, #4

08000dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df0:	d3fb      	bcc.n	8000dea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000df2:	f002 fd5f 	bl	80038b4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000df6:	f7ff fc31 	bl	800065c <main>

08000dfa <LoopForever>:

LoopForever:
  b LoopForever
 8000dfa:	e7fe      	b.n	8000dfa <LoopForever>
  ldr   r0, =_estack
 8000dfc:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e08:	08004a1c 	.word	0x08004a1c
  ldr r2, =_sbss
 8000e0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e10:	200001e8 	.word	0x200001e8

08000e14 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <ADC1_COMP_IRQHandler>
	...

08000e18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <HAL_Init+0x3c>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <HAL_Init+0x3c>)
 8000e2a:	2180      	movs	r1, #128	; 0x80
 8000e2c:	0049      	lsls	r1, r1, #1
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f810 	bl	8000e58 <HAL_InitTick>
 8000e38:	1e03      	subs	r3, r0, #0
 8000e3a:	d003      	beq.n	8000e44 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	2201      	movs	r2, #1
 8000e40:	701a      	strb	r2, [r3, #0]
 8000e42:	e001      	b.n	8000e48 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f7ff fe20 	bl	8000a88 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e48:	1dfb      	adds	r3, r7, #7
 8000e4a:	781b      	ldrb	r3, [r3, #0]
}
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b002      	add	sp, #8
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40022000 	.word	0x40022000

08000e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e60:	230f      	movs	r3, #15
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	2200      	movs	r2, #0
 8000e66:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e68:	4b1d      	ldr	r3, [pc, #116]	; (8000ee0 <HAL_InitTick+0x88>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d02b      	beq.n	8000ec8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e70:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <HAL_InitTick+0x8c>)
 8000e72:	681c      	ldr	r4, [r3, #0]
 8000e74:	4b1a      	ldr	r3, [pc, #104]	; (8000ee0 <HAL_InitTick+0x88>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	0019      	movs	r1, r3
 8000e7a:	23fa      	movs	r3, #250	; 0xfa
 8000e7c:	0098      	lsls	r0, r3, #2
 8000e7e:	f7ff f94b 	bl	8000118 <__udivsi3>
 8000e82:	0003      	movs	r3, r0
 8000e84:	0019      	movs	r1, r3
 8000e86:	0020      	movs	r0, r4
 8000e88:	f7ff f946 	bl	8000118 <__udivsi3>
 8000e8c:	0003      	movs	r3, r0
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f000 f93d 	bl	800110e <HAL_SYSTICK_Config>
 8000e94:	1e03      	subs	r3, r0, #0
 8000e96:	d112      	bne.n	8000ebe <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d80a      	bhi.n	8000eb4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	425b      	negs	r3, r3
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f000 f90c 	bl	80010c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_InitTick+0x90>)
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	e00d      	b.n	8000ed0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000eb4:	230f      	movs	r3, #15
 8000eb6:	18fb      	adds	r3, r7, r3
 8000eb8:	2201      	movs	r2, #1
 8000eba:	701a      	strb	r2, [r3, #0]
 8000ebc:	e008      	b.n	8000ed0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	18fb      	adds	r3, r7, r3
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	701a      	strb	r2, [r3, #0]
 8000ec6:	e003      	b.n	8000ed0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ec8:	230f      	movs	r3, #15
 8000eca:	18fb      	adds	r3, r7, r3
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ed0:	230f      	movs	r3, #15
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	781b      	ldrb	r3, [r3, #0]
}
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	b005      	add	sp, #20
 8000edc:	bd90      	pop	{r4, r7, pc}
 8000ede:	46c0      	nop			; (mov r8, r8)
 8000ee0:	20000008 	.word	0x20000008
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	20000004 	.word	0x20000004

08000eec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <HAL_IncTick+0x1c>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	001a      	movs	r2, r3
 8000ef6:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <HAL_IncTick+0x20>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	18d2      	adds	r2, r2, r3
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <HAL_IncTick+0x20>)
 8000efe:	601a      	str	r2, [r3, #0]
}
 8000f00:	46c0      	nop			; (mov r8, r8)
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	20000008 	.word	0x20000008
 8000f0c:	200001d4 	.word	0x200001d4

08000f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  return uwTick;
 8000f14:	4b02      	ldr	r3, [pc, #8]	; (8000f20 <HAL_GetTick+0x10>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	0018      	movs	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	200001d4 	.word	0x200001d4

08000f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f2c:	f7ff fff0 	bl	8000f10 <HAL_GetTick>
 8000f30:	0003      	movs	r3, r0
 8000f32:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	d005      	beq.n	8000f4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <HAL_Delay+0x44>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	001a      	movs	r2, r3
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	189b      	adds	r3, r3, r2
 8000f48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	f7ff ffe0 	bl	8000f10 <HAL_GetTick>
 8000f50:	0002      	movs	r2, r0
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	1ad3      	subs	r3, r2, r3
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d8f7      	bhi.n	8000f4c <HAL_Delay+0x28>
  {
  }
}
 8000f5c:	46c0      	nop			; (mov r8, r8)
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b004      	add	sp, #16
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	20000008 	.word	0x20000008

08000f6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	0002      	movs	r2, r0
 8000f74:	1dfb      	adds	r3, r7, #7
 8000f76:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f78:	1dfb      	adds	r3, r7, #7
 8000f7a:	781b      	ldrb	r3, [r3, #0]
 8000f7c:	2b7f      	cmp	r3, #127	; 0x7f
 8000f7e:	d809      	bhi.n	8000f94 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f80:	1dfb      	adds	r3, r7, #7
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	001a      	movs	r2, r3
 8000f86:	231f      	movs	r3, #31
 8000f88:	401a      	ands	r2, r3
 8000f8a:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <__NVIC_EnableIRQ+0x30>)
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	4091      	lsls	r1, r2
 8000f90:	000a      	movs	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b002      	add	sp, #8
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	e000e100 	.word	0xe000e100

08000fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	0002      	movs	r2, r0
 8000fa8:	6039      	str	r1, [r7, #0]
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fae:	1dfb      	adds	r3, r7, #7
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b7f      	cmp	r3, #127	; 0x7f
 8000fb4:	d828      	bhi.n	8001008 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb6:	4a2f      	ldr	r2, [pc, #188]	; (8001074 <__NVIC_SetPriority+0xd4>)
 8000fb8:	1dfb      	adds	r3, r7, #7
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	089b      	lsrs	r3, r3, #2
 8000fc0:	33c0      	adds	r3, #192	; 0xc0
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	589b      	ldr	r3, [r3, r2]
 8000fc6:	1dfa      	adds	r2, r7, #7
 8000fc8:	7812      	ldrb	r2, [r2, #0]
 8000fca:	0011      	movs	r1, r2
 8000fcc:	2203      	movs	r2, #3
 8000fce:	400a      	ands	r2, r1
 8000fd0:	00d2      	lsls	r2, r2, #3
 8000fd2:	21ff      	movs	r1, #255	; 0xff
 8000fd4:	4091      	lsls	r1, r2
 8000fd6:	000a      	movs	r2, r1
 8000fd8:	43d2      	mvns	r2, r2
 8000fda:	401a      	ands	r2, r3
 8000fdc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	019b      	lsls	r3, r3, #6
 8000fe2:	22ff      	movs	r2, #255	; 0xff
 8000fe4:	401a      	ands	r2, r3
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	0018      	movs	r0, r3
 8000fec:	2303      	movs	r3, #3
 8000fee:	4003      	ands	r3, r0
 8000ff0:	00db      	lsls	r3, r3, #3
 8000ff2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff4:	481f      	ldr	r0, [pc, #124]	; (8001074 <__NVIC_SetPriority+0xd4>)
 8000ff6:	1dfb      	adds	r3, r7, #7
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	b25b      	sxtb	r3, r3
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	430a      	orrs	r2, r1
 8001000:	33c0      	adds	r3, #192	; 0xc0
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001006:	e031      	b.n	800106c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001008:	4a1b      	ldr	r2, [pc, #108]	; (8001078 <__NVIC_SetPriority+0xd8>)
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	0019      	movs	r1, r3
 8001010:	230f      	movs	r3, #15
 8001012:	400b      	ands	r3, r1
 8001014:	3b08      	subs	r3, #8
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	3306      	adds	r3, #6
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	18d3      	adds	r3, r2, r3
 800101e:	3304      	adds	r3, #4
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	1dfa      	adds	r2, r7, #7
 8001024:	7812      	ldrb	r2, [r2, #0]
 8001026:	0011      	movs	r1, r2
 8001028:	2203      	movs	r2, #3
 800102a:	400a      	ands	r2, r1
 800102c:	00d2      	lsls	r2, r2, #3
 800102e:	21ff      	movs	r1, #255	; 0xff
 8001030:	4091      	lsls	r1, r2
 8001032:	000a      	movs	r2, r1
 8001034:	43d2      	mvns	r2, r2
 8001036:	401a      	ands	r2, r3
 8001038:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	019b      	lsls	r3, r3, #6
 800103e:	22ff      	movs	r2, #255	; 0xff
 8001040:	401a      	ands	r2, r3
 8001042:	1dfb      	adds	r3, r7, #7
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	0018      	movs	r0, r3
 8001048:	2303      	movs	r3, #3
 800104a:	4003      	ands	r3, r0
 800104c:	00db      	lsls	r3, r3, #3
 800104e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001050:	4809      	ldr	r0, [pc, #36]	; (8001078 <__NVIC_SetPriority+0xd8>)
 8001052:	1dfb      	adds	r3, r7, #7
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	001c      	movs	r4, r3
 8001058:	230f      	movs	r3, #15
 800105a:	4023      	ands	r3, r4
 800105c:	3b08      	subs	r3, #8
 800105e:	089b      	lsrs	r3, r3, #2
 8001060:	430a      	orrs	r2, r1
 8001062:	3306      	adds	r3, #6
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	18c3      	adds	r3, r0, r3
 8001068:	3304      	adds	r3, #4
 800106a:	601a      	str	r2, [r3, #0]
}
 800106c:	46c0      	nop			; (mov r8, r8)
 800106e:	46bd      	mov	sp, r7
 8001070:	b003      	add	sp, #12
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	e000e100 	.word	0xe000e100
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	1e5a      	subs	r2, r3, #1
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	045b      	lsls	r3, r3, #17
 800108c:	429a      	cmp	r2, r3
 800108e:	d301      	bcc.n	8001094 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001090:	2301      	movs	r3, #1
 8001092:	e010      	b.n	80010b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <SysTick_Config+0x44>)
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	3a01      	subs	r2, #1
 800109a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800109c:	2301      	movs	r3, #1
 800109e:	425b      	negs	r3, r3
 80010a0:	2103      	movs	r1, #3
 80010a2:	0018      	movs	r0, r3
 80010a4:	f7ff ff7c 	bl	8000fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010a8:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <SysTick_Config+0x44>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ae:	4b04      	ldr	r3, [pc, #16]	; (80010c0 <SysTick_Config+0x44>)
 80010b0:	2207      	movs	r2, #7
 80010b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	e000e010 	.word	0xe000e010

080010c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
 80010ce:	210f      	movs	r1, #15
 80010d0:	187b      	adds	r3, r7, r1
 80010d2:	1c02      	adds	r2, r0, #0
 80010d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010d6:	68ba      	ldr	r2, [r7, #8]
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	0011      	movs	r1, r2
 80010e0:	0018      	movs	r0, r3
 80010e2:	f7ff ff5d 	bl	8000fa0 <__NVIC_SetPriority>
}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b004      	add	sp, #16
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	0002      	movs	r2, r0
 80010f6:	1dfb      	adds	r3, r7, #7
 80010f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fa:	1dfb      	adds	r3, r7, #7
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	b25b      	sxtb	r3, r3
 8001100:	0018      	movs	r0, r3
 8001102:	f7ff ff33 	bl	8000f6c <__NVIC_EnableIRQ>
}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b002      	add	sp, #8
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	0018      	movs	r0, r3
 800111a:	f7ff ffaf 	bl	800107c <SysTick_Config>
 800111e:	0003      	movs	r3, r0
}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	b002      	add	sp, #8
 8001126:	bd80      	pop	{r7, pc}

08001128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001132:	2300      	movs	r3, #0
 8001134:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001136:	e147      	b.n	80013c8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4091      	lsls	r1, r2
 8001142:	000a      	movs	r2, r1
 8001144:	4013      	ands	r3, r2
 8001146:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d100      	bne.n	8001150 <HAL_GPIO_Init+0x28>
 800114e:	e138      	b.n	80013c2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	2203      	movs	r2, #3
 8001156:	4013      	ands	r3, r2
 8001158:	2b01      	cmp	r3, #1
 800115a:	d005      	beq.n	8001168 <HAL_GPIO_Init+0x40>
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2203      	movs	r2, #3
 8001162:	4013      	ands	r3, r2
 8001164:	2b02      	cmp	r3, #2
 8001166:	d130      	bne.n	80011ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	005b      	lsls	r3, r3, #1
 8001172:	2203      	movs	r2, #3
 8001174:	409a      	lsls	r2, r3
 8001176:	0013      	movs	r3, r2
 8001178:	43da      	mvns	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	68da      	ldr	r2, [r3, #12]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	409a      	lsls	r2, r3
 800118a:	0013      	movs	r3, r2
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	4313      	orrs	r3, r2
 8001190:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800119e:	2201      	movs	r2, #1
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	409a      	lsls	r2, r3
 80011a4:	0013      	movs	r3, r2
 80011a6:	43da      	mvns	r2, r3
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	091b      	lsrs	r3, r3, #4
 80011b4:	2201      	movs	r2, #1
 80011b6:	401a      	ands	r2, r3
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	409a      	lsls	r2, r3
 80011bc:	0013      	movs	r3, r2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	2203      	movs	r2, #3
 80011d0:	4013      	ands	r3, r2
 80011d2:	2b03      	cmp	r3, #3
 80011d4:	d017      	beq.n	8001206 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	409a      	lsls	r2, r3
 80011e4:	0013      	movs	r3, r2
 80011e6:	43da      	mvns	r2, r3
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	4013      	ands	r3, r2
 80011ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	409a      	lsls	r2, r3
 80011f8:	0013      	movs	r3, r2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2203      	movs	r2, #3
 800120c:	4013      	ands	r3, r2
 800120e:	2b02      	cmp	r3, #2
 8001210:	d123      	bne.n	800125a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	08da      	lsrs	r2, r3, #3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3208      	adds	r2, #8
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	58d3      	ldr	r3, [r2, r3]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	2207      	movs	r2, #7
 8001224:	4013      	ands	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	220f      	movs	r2, #15
 800122a:	409a      	lsls	r2, r3
 800122c:	0013      	movs	r3, r2
 800122e:	43da      	mvns	r2, r3
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	4013      	ands	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	691a      	ldr	r2, [r3, #16]
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2107      	movs	r1, #7
 800123e:	400b      	ands	r3, r1
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	0092      	lsls	r2, r2, #2
 8001256:	6939      	ldr	r1, [r7, #16]
 8001258:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	2203      	movs	r2, #3
 8001266:	409a      	lsls	r2, r3
 8001268:	0013      	movs	r3, r2
 800126a:	43da      	mvns	r2, r3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2203      	movs	r2, #3
 8001278:	401a      	ands	r2, r3
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	409a      	lsls	r2, r3
 8001280:	0013      	movs	r3, r2
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	4313      	orrs	r3, r2
 8001286:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685a      	ldr	r2, [r3, #4]
 8001292:	23c0      	movs	r3, #192	; 0xc0
 8001294:	029b      	lsls	r3, r3, #10
 8001296:	4013      	ands	r3, r2
 8001298:	d100      	bne.n	800129c <HAL_GPIO_Init+0x174>
 800129a:	e092      	b.n	80013c2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800129c:	4a50      	ldr	r2, [pc, #320]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	089b      	lsrs	r3, r3, #2
 80012a2:	3318      	adds	r3, #24
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	589b      	ldr	r3, [r3, r2]
 80012a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	2203      	movs	r2, #3
 80012ae:	4013      	ands	r3, r2
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	220f      	movs	r2, #15
 80012b4:	409a      	lsls	r2, r3
 80012b6:	0013      	movs	r3, r2
 80012b8:	43da      	mvns	r2, r3
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	4013      	ands	r3, r2
 80012be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80012c0:	687a      	ldr	r2, [r7, #4]
 80012c2:	23a0      	movs	r3, #160	; 0xa0
 80012c4:	05db      	lsls	r3, r3, #23
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d013      	beq.n	80012f2 <HAL_GPIO_Init+0x1ca>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a45      	ldr	r2, [pc, #276]	; (80013e4 <HAL_GPIO_Init+0x2bc>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d00d      	beq.n	80012ee <HAL_GPIO_Init+0x1c6>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a44      	ldr	r2, [pc, #272]	; (80013e8 <HAL_GPIO_Init+0x2c0>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d007      	beq.n	80012ea <HAL_GPIO_Init+0x1c2>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a43      	ldr	r2, [pc, #268]	; (80013ec <HAL_GPIO_Init+0x2c4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d101      	bne.n	80012e6 <HAL_GPIO_Init+0x1be>
 80012e2:	2303      	movs	r3, #3
 80012e4:	e006      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012e6:	2305      	movs	r3, #5
 80012e8:	e004      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012ea:	2302      	movs	r3, #2
 80012ec:	e002      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <HAL_GPIO_Init+0x1cc>
 80012f2:	2300      	movs	r3, #0
 80012f4:	697a      	ldr	r2, [r7, #20]
 80012f6:	2103      	movs	r1, #3
 80012f8:	400a      	ands	r2, r1
 80012fa:	00d2      	lsls	r2, r2, #3
 80012fc:	4093      	lsls	r3, r2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001304:	4936      	ldr	r1, [pc, #216]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	089b      	lsrs	r3, r3, #2
 800130a:	3318      	adds	r3, #24
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001312:	4b33      	ldr	r3, [pc, #204]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	2380      	movs	r3, #128	; 0x80
 8001328:	035b      	lsls	r3, r3, #13
 800132a:	4013      	ands	r3, r2
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001336:	4b2a      	ldr	r3, [pc, #168]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800133c:	4b28      	ldr	r3, [pc, #160]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43da      	mvns	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	039b      	lsls	r3, r3, #14
 8001354:	4013      	ands	r3, r2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001360:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001366:	4a1e      	ldr	r2, [pc, #120]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001368:	2384      	movs	r3, #132	; 0x84
 800136a:	58d3      	ldr	r3, [r2, r3]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	43da      	mvns	r2, r3
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685a      	ldr	r2, [r3, #4]
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	029b      	lsls	r3, r3, #10
 8001380:	4013      	ands	r3, r2
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800138c:	4914      	ldr	r1, [pc, #80]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 800138e:	2284      	movs	r2, #132	; 0x84
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001394:	4a12      	ldr	r2, [pc, #72]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 8001396:	2380      	movs	r3, #128	; 0x80
 8001398:	58d3      	ldr	r3, [r2, r3]
 800139a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43da      	mvns	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4013      	ands	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	025b      	lsls	r3, r3, #9
 80013ae:	4013      	ands	r3, r2
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013ba:	4909      	ldr	r1, [pc, #36]	; (80013e0 <HAL_GPIO_Init+0x2b8>)
 80013bc:	2280      	movs	r2, #128	; 0x80
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	3301      	adds	r3, #1
 80013c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	40da      	lsrs	r2, r3
 80013d0:	1e13      	subs	r3, r2, #0
 80013d2:	d000      	beq.n	80013d6 <HAL_GPIO_Init+0x2ae>
 80013d4:	e6b0      	b.n	8001138 <HAL_GPIO_Init+0x10>
  }
}
 80013d6:	46c0      	nop			; (mov r8, r8)
 80013d8:	46c0      	nop			; (mov r8, r8)
 80013da:	46bd      	mov	sp, r7
 80013dc:	b006      	add	sp, #24
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021800 	.word	0x40021800
 80013e4:	50000400 	.word	0x50000400
 80013e8:	50000800 	.word	0x50000800
 80013ec:	50000c00 	.word	0x50000c00

080013f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	0008      	movs	r0, r1
 80013fa:	0011      	movs	r1, r2
 80013fc:	1cbb      	adds	r3, r7, #2
 80013fe:	1c02      	adds	r2, r0, #0
 8001400:	801a      	strh	r2, [r3, #0]
 8001402:	1c7b      	adds	r3, r7, #1
 8001404:	1c0a      	adds	r2, r1, #0
 8001406:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001408:	1c7b      	adds	r3, r7, #1
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d004      	beq.n	800141a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001410:	1cbb      	adds	r3, r7, #2
 8001412:	881a      	ldrh	r2, [r3, #0]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001418:	e003      	b.n	8001422 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800141a:	1cbb      	adds	r3, r7, #2
 800141c:	881a      	ldrh	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001422:	46c0      	nop			; (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	b002      	add	sp, #8
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001434:	4b19      	ldr	r3, [pc, #100]	; (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a19      	ldr	r2, [pc, #100]	; (80014a0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800143a:	4013      	ands	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	4b17      	ldr	r3, [pc, #92]	; (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	430a      	orrs	r2, r1
 8001444:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	429a      	cmp	r2, r3
 800144e:	d11f      	bne.n	8001490 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	0013      	movs	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	189b      	adds	r3, r3, r2
 800145a:	005b      	lsls	r3, r3, #1
 800145c:	4912      	ldr	r1, [pc, #72]	; (80014a8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800145e:	0018      	movs	r0, r3
 8001460:	f7fe fe5a 	bl	8000118 <__udivsi3>
 8001464:	0003      	movs	r3, r0
 8001466:	3301      	adds	r3, #1
 8001468:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800146a:	e008      	b.n	800147e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d003      	beq.n	800147a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3b01      	subs	r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	e001      	b.n	800147e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e009      	b.n	8001492 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800147e:	4b07      	ldr	r3, [pc, #28]	; (800149c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001480:	695a      	ldr	r2, [r3, #20]
 8001482:	2380      	movs	r3, #128	; 0x80
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	401a      	ands	r2, r3
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	429a      	cmp	r2, r3
 800148e:	d0ed      	beq.n	800146c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001490:	2300      	movs	r3, #0
}
 8001492:	0018      	movs	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	b004      	add	sp, #16
 8001498:	bd80      	pop	{r7, pc}
 800149a:	46c0      	nop			; (mov r8, r8)
 800149c:	40007000 	.word	0x40007000
 80014a0:	fffff9ff 	.word	0xfffff9ff
 80014a4:	20000000 	.word	0x20000000
 80014a8:	000f4240 	.word	0x000f4240

080014ac <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80014b0:	4b03      	ldr	r3, [pc, #12]	; (80014c0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	23e0      	movs	r3, #224	; 0xe0
 80014b6:	01db      	lsls	r3, r3, #7
 80014b8:	4013      	ands	r3, r2
}
 80014ba:	0018      	movs	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000

080014c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e2fe      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2201      	movs	r2, #1
 80014dc:	4013      	ands	r3, r2
 80014de:	d100      	bne.n	80014e2 <HAL_RCC_OscConfig+0x1e>
 80014e0:	e07c      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014e2:	4bc3      	ldr	r3, [pc, #780]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	2238      	movs	r2, #56	; 0x38
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014ec:	4bc0      	ldr	r3, [pc, #768]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80014ee:	68db      	ldr	r3, [r3, #12]
 80014f0:	2203      	movs	r2, #3
 80014f2:	4013      	ands	r3, r2
 80014f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b10      	cmp	r3, #16
 80014fa:	d102      	bne.n	8001502 <HAL_RCC_OscConfig+0x3e>
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d002      	beq.n	8001508 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b08      	cmp	r3, #8
 8001506:	d10b      	bne.n	8001520 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001508:	4bb9      	ldr	r3, [pc, #740]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	029b      	lsls	r3, r3, #10
 8001510:	4013      	ands	r3, r2
 8001512:	d062      	beq.n	80015da <HAL_RCC_OscConfig+0x116>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d15e      	bne.n	80015da <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 800151c:	2301      	movs	r3, #1
 800151e:	e2d9      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	2380      	movs	r3, #128	; 0x80
 8001526:	025b      	lsls	r3, r3, #9
 8001528:	429a      	cmp	r2, r3
 800152a:	d107      	bne.n	800153c <HAL_RCC_OscConfig+0x78>
 800152c:	4bb0      	ldr	r3, [pc, #704]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4baf      	ldr	r3, [pc, #700]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001532:	2180      	movs	r1, #128	; 0x80
 8001534:	0249      	lsls	r1, r1, #9
 8001536:	430a      	orrs	r2, r1
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	e020      	b.n	800157e <HAL_RCC_OscConfig+0xba>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	23a0      	movs	r3, #160	; 0xa0
 8001542:	02db      	lsls	r3, r3, #11
 8001544:	429a      	cmp	r2, r3
 8001546:	d10e      	bne.n	8001566 <HAL_RCC_OscConfig+0xa2>
 8001548:	4ba9      	ldr	r3, [pc, #676]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	4ba8      	ldr	r3, [pc, #672]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800154e:	2180      	movs	r1, #128	; 0x80
 8001550:	02c9      	lsls	r1, r1, #11
 8001552:	430a      	orrs	r2, r1
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	4ba6      	ldr	r3, [pc, #664]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001558:	681a      	ldr	r2, [r3, #0]
 800155a:	4ba5      	ldr	r3, [pc, #660]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	0249      	lsls	r1, r1, #9
 8001560:	430a      	orrs	r2, r1
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	e00b      	b.n	800157e <HAL_RCC_OscConfig+0xba>
 8001566:	4ba2      	ldr	r3, [pc, #648]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	4ba1      	ldr	r3, [pc, #644]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800156c:	49a1      	ldr	r1, [pc, #644]	; (80017f4 <HAL_RCC_OscConfig+0x330>)
 800156e:	400a      	ands	r2, r1
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	4b9f      	ldr	r3, [pc, #636]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4b9e      	ldr	r3, [pc, #632]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001578:	499f      	ldr	r1, [pc, #636]	; (80017f8 <HAL_RCC_OscConfig+0x334>)
 800157a:	400a      	ands	r2, r1
 800157c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d014      	beq.n	80015b0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001586:	f7ff fcc3 	bl	8000f10 <HAL_GetTick>
 800158a:	0003      	movs	r3, r0
 800158c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001590:	f7ff fcbe 	bl	8000f10 <HAL_GetTick>
 8001594:	0002      	movs	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b64      	cmp	r3, #100	; 0x64
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e298      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a2:	4b93      	ldr	r3, [pc, #588]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	2380      	movs	r3, #128	; 0x80
 80015a8:	029b      	lsls	r3, r3, #10
 80015aa:	4013      	ands	r3, r2
 80015ac:	d0f0      	beq.n	8001590 <HAL_RCC_OscConfig+0xcc>
 80015ae:	e015      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b0:	f7ff fcae 	bl	8000f10 <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015ba:	f7ff fca9 	bl	8000f10 <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b64      	cmp	r3, #100	; 0x64
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e283      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015cc:	4b88      	ldr	r3, [pc, #544]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	029b      	lsls	r3, r3, #10
 80015d4:	4013      	ands	r3, r2
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0xf6>
 80015d8:	e000      	b.n	80015dc <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015da:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2202      	movs	r2, #2
 80015e2:	4013      	ands	r3, r2
 80015e4:	d100      	bne.n	80015e8 <HAL_RCC_OscConfig+0x124>
 80015e6:	e099      	b.n	800171c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015e8:	4b81      	ldr	r3, [pc, #516]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2238      	movs	r2, #56	; 0x38
 80015ee:	4013      	ands	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015f2:	4b7f      	ldr	r3, [pc, #508]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	2203      	movs	r2, #3
 80015f8:	4013      	ands	r3, r2
 80015fa:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d102      	bne.n	8001608 <HAL_RCC_OscConfig+0x144>
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	2b02      	cmp	r3, #2
 8001606:	d002      	beq.n	800160e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d135      	bne.n	800167a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160e:	4b78      	ldr	r3, [pc, #480]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4013      	ands	r3, r2
 8001618:	d005      	beq.n	8001626 <HAL_RCC_OscConfig+0x162>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	68db      	ldr	r3, [r3, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e256      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001626:	4b72      	ldr	r3, [pc, #456]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	4a74      	ldr	r2, [pc, #464]	; (80017fc <HAL_RCC_OscConfig+0x338>)
 800162c:	4013      	ands	r3, r2
 800162e:	0019      	movs	r1, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	021a      	lsls	r2, r3, #8
 8001636:	4b6e      	ldr	r3, [pc, #440]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001638:	430a      	orrs	r2, r1
 800163a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d112      	bne.n	8001668 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001642:	4b6b      	ldr	r3, [pc, #428]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6e      	ldr	r2, [pc, #440]	; (8001800 <HAL_RCC_OscConfig+0x33c>)
 8001648:	4013      	ands	r3, r2
 800164a:	0019      	movs	r1, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	4b67      	ldr	r3, [pc, #412]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001652:	430a      	orrs	r2, r1
 8001654:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001656:	4b66      	ldr	r3, [pc, #408]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	0adb      	lsrs	r3, r3, #11
 800165c:	2207      	movs	r2, #7
 800165e:	4013      	ands	r3, r2
 8001660:	4a68      	ldr	r2, [pc, #416]	; (8001804 <HAL_RCC_OscConfig+0x340>)
 8001662:	40da      	lsrs	r2, r3
 8001664:	4b68      	ldr	r3, [pc, #416]	; (8001808 <HAL_RCC_OscConfig+0x344>)
 8001666:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001668:	4b68      	ldr	r3, [pc, #416]	; (800180c <HAL_RCC_OscConfig+0x348>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff fbf3 	bl	8000e58 <HAL_InitTick>
 8001672:	1e03      	subs	r3, r0, #0
 8001674:	d051      	beq.n	800171a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e22c      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d030      	beq.n	80016e4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001682:	4b5b      	ldr	r3, [pc, #364]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a5e      	ldr	r2, [pc, #376]	; (8001800 <HAL_RCC_OscConfig+0x33c>)
 8001688:	4013      	ands	r3, r2
 800168a:	0019      	movs	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	691a      	ldr	r2, [r3, #16]
 8001690:	4b57      	ldr	r3, [pc, #348]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001696:	4b56      	ldr	r3, [pc, #344]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4b55      	ldr	r3, [pc, #340]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800169c:	2180      	movs	r1, #128	; 0x80
 800169e:	0049      	lsls	r1, r1, #1
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a4:	f7ff fc34 	bl	8000f10 <HAL_GetTick>
 80016a8:	0003      	movs	r3, r0
 80016aa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ac:	e008      	b.n	80016c0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016ae:	f7ff fc2f 	bl	8000f10 <HAL_GetTick>
 80016b2:	0002      	movs	r2, r0
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e209      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016c0:	4b4b      	ldr	r3, [pc, #300]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	4013      	ands	r3, r2
 80016ca:	d0f0      	beq.n	80016ae <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016cc:	4b48      	ldr	r3, [pc, #288]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	4a4a      	ldr	r2, [pc, #296]	; (80017fc <HAL_RCC_OscConfig+0x338>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	0019      	movs	r1, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	695b      	ldr	r3, [r3, #20]
 80016da:	021a      	lsls	r2, r3, #8
 80016dc:	4b44      	ldr	r3, [pc, #272]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016de:	430a      	orrs	r2, r1
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	e01b      	b.n	800171c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80016e4:	4b42      	ldr	r3, [pc, #264]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b41      	ldr	r3, [pc, #260]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80016ea:	4949      	ldr	r1, [pc, #292]	; (8001810 <HAL_RCC_OscConfig+0x34c>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f0:	f7ff fc0e 	bl	8000f10 <HAL_GetTick>
 80016f4:	0003      	movs	r3, r0
 80016f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016fa:	f7ff fc09 	bl	8000f10 <HAL_GetTick>
 80016fe:	0002      	movs	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e1e3      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800170c:	4b38      	ldr	r3, [pc, #224]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	00db      	lsls	r3, r3, #3
 8001714:	4013      	ands	r3, r2
 8001716:	d1f0      	bne.n	80016fa <HAL_RCC_OscConfig+0x236>
 8001718:	e000      	b.n	800171c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2208      	movs	r2, #8
 8001722:	4013      	ands	r3, r2
 8001724:	d047      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001726:	4b32      	ldr	r3, [pc, #200]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	2238      	movs	r2, #56	; 0x38
 800172c:	4013      	ands	r3, r2
 800172e:	2b18      	cmp	r3, #24
 8001730:	d10a      	bne.n	8001748 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001732:	4b2f      	ldr	r3, [pc, #188]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001736:	2202      	movs	r2, #2
 8001738:	4013      	ands	r3, r2
 800173a:	d03c      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	699b      	ldr	r3, [r3, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d138      	bne.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001744:	2301      	movs	r3, #1
 8001746:	e1c5      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d019      	beq.n	8001784 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001750:	4b27      	ldr	r3, [pc, #156]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001752:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001754:	4b26      	ldr	r3, [pc, #152]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001756:	2101      	movs	r1, #1
 8001758:	430a      	orrs	r2, r1
 800175a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175c:	f7ff fbd8 	bl	8000f10 <HAL_GetTick>
 8001760:	0003      	movs	r3, r0
 8001762:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001766:	f7ff fbd3 	bl	8000f10 <HAL_GetTick>
 800176a:	0002      	movs	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e1ad      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001778:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800177a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800177c:	2202      	movs	r2, #2
 800177e:	4013      	ands	r3, r2
 8001780:	d0f1      	beq.n	8001766 <HAL_RCC_OscConfig+0x2a2>
 8001782:	e018      	b.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001784:	4b1a      	ldr	r3, [pc, #104]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 8001786:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 800178a:	2101      	movs	r1, #1
 800178c:	438a      	bics	r2, r1
 800178e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001790:	f7ff fbbe 	bl	8000f10 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800179a:	f7ff fbb9 	bl	8000f10 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e193      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80017ac:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017b0:	2202      	movs	r2, #2
 80017b2:	4013      	ands	r3, r2
 80017b4:	d1f1      	bne.n	800179a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2204      	movs	r2, #4
 80017bc:	4013      	ands	r3, r2
 80017be:	d100      	bne.n	80017c2 <HAL_RCC_OscConfig+0x2fe>
 80017c0:	e0c6      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c2:	231f      	movs	r3, #31
 80017c4:	18fb      	adds	r3, r7, r3
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017ca:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2238      	movs	r2, #56	; 0x38
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b20      	cmp	r3, #32
 80017d4:	d11e      	bne.n	8001814 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_RCC_OscConfig+0x32c>)
 80017d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017da:	2202      	movs	r2, #2
 80017dc:	4013      	ands	r3, r2
 80017de:	d100      	bne.n	80017e2 <HAL_RCC_OscConfig+0x31e>
 80017e0:	e0b6      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d000      	beq.n	80017ec <HAL_RCC_OscConfig+0x328>
 80017ea:	e0b1      	b.n	8001950 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e171      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
 80017f0:	40021000 	.word	0x40021000
 80017f4:	fffeffff 	.word	0xfffeffff
 80017f8:	fffbffff 	.word	0xfffbffff
 80017fc:	ffff80ff 	.word	0xffff80ff
 8001800:	ffffc7ff 	.word	0xffffc7ff
 8001804:	00f42400 	.word	0x00f42400
 8001808:	20000000 	.word	0x20000000
 800180c:	20000004 	.word	0x20000004
 8001810:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001814:	4bb1      	ldr	r3, [pc, #708]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001816:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001818:	2380      	movs	r3, #128	; 0x80
 800181a:	055b      	lsls	r3, r3, #21
 800181c:	4013      	ands	r3, r2
 800181e:	d101      	bne.n	8001824 <HAL_RCC_OscConfig+0x360>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <HAL_RCC_OscConfig+0x362>
 8001824:	2300      	movs	r3, #0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d011      	beq.n	800184e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800182a:	4bac      	ldr	r3, [pc, #688]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800182c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800182e:	4bab      	ldr	r3, [pc, #684]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001830:	2180      	movs	r1, #128	; 0x80
 8001832:	0549      	lsls	r1, r1, #21
 8001834:	430a      	orrs	r2, r1
 8001836:	63da      	str	r2, [r3, #60]	; 0x3c
 8001838:	4ba8      	ldr	r3, [pc, #672]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800183a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	055b      	lsls	r3, r3, #21
 8001840:	4013      	ands	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001846:	231f      	movs	r3, #31
 8001848:	18fb      	adds	r3, r7, r3
 800184a:	2201      	movs	r2, #1
 800184c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800184e:	4ba4      	ldr	r3, [pc, #656]	; (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	2380      	movs	r3, #128	; 0x80
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	4013      	ands	r3, r2
 8001858:	d11a      	bne.n	8001890 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800185a:	4ba1      	ldr	r3, [pc, #644]	; (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4ba0      	ldr	r3, [pc, #640]	; (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001860:	2180      	movs	r1, #128	; 0x80
 8001862:	0049      	lsls	r1, r1, #1
 8001864:	430a      	orrs	r2, r1
 8001866:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001868:	f7ff fb52 	bl	8000f10 <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001872:	f7ff fb4d 	bl	8000f10 <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e127      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001884:	4b96      	ldr	r3, [pc, #600]	; (8001ae0 <HAL_RCC_OscConfig+0x61c>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	2380      	movs	r3, #128	; 0x80
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4013      	ands	r3, r2
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x3e2>
 8001898:	4b90      	ldr	r3, [pc, #576]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800189a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800189c:	4b8f      	ldr	r3, [pc, #572]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800189e:	2101      	movs	r1, #1
 80018a0:	430a      	orrs	r2, r1
 80018a2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018a4:	e01c      	b.n	80018e0 <HAL_RCC_OscConfig+0x41c>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x404>
 80018ae:	4b8b      	ldr	r3, [pc, #556]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018b0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018b2:	4b8a      	ldr	r3, [pc, #552]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018b4:	2104      	movs	r1, #4
 80018b6:	430a      	orrs	r2, r1
 80018b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80018ba:	4b88      	ldr	r3, [pc, #544]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018be:	4b87      	ldr	r3, [pc, #540]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018c0:	2101      	movs	r1, #1
 80018c2:	430a      	orrs	r2, r1
 80018c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80018c6:	e00b      	b.n	80018e0 <HAL_RCC_OscConfig+0x41c>
 80018c8:	4b84      	ldr	r3, [pc, #528]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018ca:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018cc:	4b83      	ldr	r3, [pc, #524]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018ce:	2101      	movs	r1, #1
 80018d0:	438a      	bics	r2, r1
 80018d2:	65da      	str	r2, [r3, #92]	; 0x5c
 80018d4:	4b81      	ldr	r3, [pc, #516]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018d6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80018d8:	4b80      	ldr	r3, [pc, #512]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80018da:	2104      	movs	r1, #4
 80018dc:	438a      	bics	r2, r1
 80018de:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d014      	beq.n	8001912 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e8:	f7ff fb12 	bl	8000f10 <HAL_GetTick>
 80018ec:	0003      	movs	r3, r0
 80018ee:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018f0:	e009      	b.n	8001906 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f2:	f7ff fb0d 	bl	8000f10 <HAL_GetTick>
 80018f6:	0002      	movs	r2, r0
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	4a79      	ldr	r2, [pc, #484]	; (8001ae4 <HAL_RCC_OscConfig+0x620>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e0e6      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001906:	4b75      	ldr	r3, [pc, #468]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800190a:	2202      	movs	r2, #2
 800190c:	4013      	ands	r3, r2
 800190e:	d0f0      	beq.n	80018f2 <HAL_RCC_OscConfig+0x42e>
 8001910:	e013      	b.n	800193a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001912:	f7ff fafd 	bl	8000f10 <HAL_GetTick>
 8001916:	0003      	movs	r3, r0
 8001918:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800191a:	e009      	b.n	8001930 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff faf8 	bl	8000f10 <HAL_GetTick>
 8001920:	0002      	movs	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	4a6f      	ldr	r2, [pc, #444]	; (8001ae4 <HAL_RCC_OscConfig+0x620>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e0d1      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001930:	4b6a      	ldr	r3, [pc, #424]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001934:	2202      	movs	r2, #2
 8001936:	4013      	ands	r3, r2
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800193a:	231f      	movs	r3, #31
 800193c:	18fb      	adds	r3, r7, r3
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001944:	4b65      	ldr	r3, [pc, #404]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001946:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001948:	4b64      	ldr	r3, [pc, #400]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800194a:	4967      	ldr	r1, [pc, #412]	; (8001ae8 <HAL_RCC_OscConfig+0x624>)
 800194c:	400a      	ands	r2, r1
 800194e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d100      	bne.n	800195a <HAL_RCC_OscConfig+0x496>
 8001958:	e0bb      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800195a:	4b60      	ldr	r3, [pc, #384]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	2238      	movs	r2, #56	; 0x38
 8001960:	4013      	ands	r3, r2
 8001962:	2b10      	cmp	r3, #16
 8001964:	d100      	bne.n	8001968 <HAL_RCC_OscConfig+0x4a4>
 8001966:	e07b      	b.n	8001a60 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d156      	bne.n	8001a1e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001970:	4b5a      	ldr	r3, [pc, #360]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b59      	ldr	r3, [pc, #356]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001976:	495d      	ldr	r1, [pc, #372]	; (8001aec <HAL_RCC_OscConfig+0x628>)
 8001978:	400a      	ands	r2, r1
 800197a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff fac8 	bl	8000f10 <HAL_GetTick>
 8001980:	0003      	movs	r3, r0
 8001982:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001984:	e008      	b.n	8001998 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001986:	f7ff fac3 	bl	8000f10 <HAL_GetTick>
 800198a:	0002      	movs	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	2b02      	cmp	r3, #2
 8001992:	d901      	bls.n	8001998 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e09d      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001998:	4b50      	ldr	r3, [pc, #320]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 800199a:	681a      	ldr	r2, [r3, #0]
 800199c:	2380      	movs	r3, #128	; 0x80
 800199e:	049b      	lsls	r3, r3, #18
 80019a0:	4013      	ands	r3, r2
 80019a2:	d1f0      	bne.n	8001986 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019a4:	4b4d      	ldr	r3, [pc, #308]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	4a51      	ldr	r2, [pc, #324]	; (8001af0 <HAL_RCC_OscConfig+0x62c>)
 80019aa:	4013      	ands	r3, r2
 80019ac:	0019      	movs	r1, r3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1a      	ldr	r2, [r3, #32]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019bc:	021b      	lsls	r3, r3, #8
 80019be:	431a      	orrs	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c4:	431a      	orrs	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d0:	431a      	orrs	r2, r3
 80019d2:	4b42      	ldr	r3, [pc, #264]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019d4:	430a      	orrs	r2, r1
 80019d6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019d8:	4b40      	ldr	r3, [pc, #256]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	4b3f      	ldr	r3, [pc, #252]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	0449      	lsls	r1, r1, #17
 80019e2:	430a      	orrs	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80019e6:	4b3d      	ldr	r3, [pc, #244]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019e8:	68da      	ldr	r2, [r3, #12]
 80019ea:	4b3c      	ldr	r3, [pc, #240]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 80019ec:	2180      	movs	r1, #128	; 0x80
 80019ee:	0549      	lsls	r1, r1, #21
 80019f0:	430a      	orrs	r2, r1
 80019f2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff fa8c 	bl	8000f10 <HAL_GetTick>
 80019f8:	0003      	movs	r3, r0
 80019fa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019fc:	e008      	b.n	8001a10 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019fe:	f7ff fa87 	bl	8000f10 <HAL_GetTick>
 8001a02:	0002      	movs	r2, r0
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e061      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a10:	4b32      	ldr	r3, [pc, #200]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	049b      	lsls	r3, r3, #18
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d0f0      	beq.n	80019fe <HAL_RCC_OscConfig+0x53a>
 8001a1c:	e059      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a1e:	4b2f      	ldr	r3, [pc, #188]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a24:	4931      	ldr	r1, [pc, #196]	; (8001aec <HAL_RCC_OscConfig+0x628>)
 8001a26:	400a      	ands	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2a:	f7ff fa71 	bl	8000f10 <HAL_GetTick>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a34:	f7ff fa6c 	bl	8000f10 <HAL_GetTick>
 8001a38:	0002      	movs	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e046      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a46:	4b25      	ldr	r3, [pc, #148]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	2380      	movs	r3, #128	; 0x80
 8001a4c:	049b      	lsls	r3, r3, #18
 8001a4e:	4013      	ands	r3, r2
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a52:	4b22      	ldr	r3, [pc, #136]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a54:	68da      	ldr	r2, [r3, #12]
 8001a56:	4b21      	ldr	r3, [pc, #132]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a58:	4926      	ldr	r1, [pc, #152]	; (8001af4 <HAL_RCC_OscConfig+0x630>)
 8001a5a:	400a      	ands	r2, r1
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	e038      	b.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d101      	bne.n	8001a6c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e033      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	; (8001adc <HAL_RCC_OscConfig+0x618>)
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	2203      	movs	r2, #3
 8001a76:	401a      	ands	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d126      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2270      	movs	r2, #112	; 0x70
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d11f      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	23fe      	movs	r3, #254	; 0xfe
 8001a92:	01db      	lsls	r3, r3, #7
 8001a94:	401a      	ands	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d116      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	23f8      	movs	r3, #248	; 0xf8
 8001aa4:	039b      	lsls	r3, r3, #14
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d10e      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	23e0      	movs	r3, #224	; 0xe0
 8001ab4:	051b      	lsls	r3, r3, #20
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d106      	bne.n	8001ace <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	0f5b      	lsrs	r3, r3, #29
 8001ac4:	075a      	lsls	r2, r3, #29
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d001      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	b008      	add	sp, #32
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40007000 	.word	0x40007000
 8001ae4:	00001388 	.word	0x00001388
 8001ae8:	efffffff 	.word	0xefffffff
 8001aec:	feffffff 	.word	0xfeffffff
 8001af0:	11c1808c 	.word	0x11c1808c
 8001af4:	eefefffc 	.word	0xeefefffc

08001af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d101      	bne.n	8001b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0e9      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b0c:	4b76      	ldr	r3, [pc, #472]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2207      	movs	r2, #7
 8001b12:	4013      	ands	r3, r2
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	429a      	cmp	r2, r3
 8001b18:	d91e      	bls.n	8001b58 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b1a:	4b73      	ldr	r3, [pc, #460]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2207      	movs	r2, #7
 8001b20:	4393      	bics	r3, r2
 8001b22:	0019      	movs	r1, r3
 8001b24:	4b70      	ldr	r3, [pc, #448]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b2c:	f7ff f9f0 	bl	8000f10 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b34:	e009      	b.n	8001b4a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b36:	f7ff f9eb 	bl	8000f10 <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	4a6a      	ldr	r2, [pc, #424]	; (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e0ca      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b4a:	4b67      	ldr	r3, [pc, #412]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2207      	movs	r2, #7
 8001b50:	4013      	ands	r3, r2
 8001b52:	683a      	ldr	r2, [r7, #0]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d1ee      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d015      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2204      	movs	r2, #4
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d006      	beq.n	8001b7a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b6c:	4b60      	ldr	r3, [pc, #384]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	4b5f      	ldr	r3, [pc, #380]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b72:	21e0      	movs	r1, #224	; 0xe0
 8001b74:	01c9      	lsls	r1, r1, #7
 8001b76:	430a      	orrs	r2, r1
 8001b78:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b7a:	4b5d      	ldr	r3, [pc, #372]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	4a5d      	ldr	r2, [pc, #372]	; (8001cf4 <HAL_RCC_ClockConfig+0x1fc>)
 8001b80:	4013      	ands	r3, r2
 8001b82:	0019      	movs	r1, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	4b59      	ldr	r3, [pc, #356]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001b8a:	430a      	orrs	r2, r1
 8001b8c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2201      	movs	r2, #1
 8001b94:	4013      	ands	r3, r2
 8001b96:	d057      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba0:	4b53      	ldr	r3, [pc, #332]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	029b      	lsls	r3, r3, #10
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d12b      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e097      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001bb8:	4b4d      	ldr	r3, [pc, #308]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	2380      	movs	r3, #128	; 0x80
 8001bbe:	049b      	lsls	r3, r3, #18
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d11f      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e08b      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d107      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bd0:	4b47      	ldr	r3, [pc, #284]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d113      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e07f      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b03      	cmp	r3, #3
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001be8:	4b41      	ldr	r3, [pc, #260]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bec:	2202      	movs	r2, #2
 8001bee:	4013      	ands	r3, r2
 8001bf0:	d108      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e074      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bf6:	4b3e      	ldr	r3, [pc, #248]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	d101      	bne.n	8001c04 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e06d      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c04:	4b3a      	ldr	r3, [pc, #232]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	2207      	movs	r2, #7
 8001c0a:	4393      	bics	r3, r2
 8001c0c:	0019      	movs	r1, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	4b37      	ldr	r3, [pc, #220]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c14:	430a      	orrs	r2, r1
 8001c16:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c18:	f7ff f97a 	bl	8000f10 <HAL_GetTick>
 8001c1c:	0003      	movs	r3, r0
 8001c1e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c20:	e009      	b.n	8001c36 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c22:	f7ff f975 	bl	8000f10 <HAL_GetTick>
 8001c26:	0002      	movs	r2, r0
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	4a2f      	ldr	r2, [pc, #188]	; (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e054      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c36:	4b2e      	ldr	r3, [pc, #184]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	2238      	movs	r2, #56	; 0x38
 8001c3c:	401a      	ands	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d1ec      	bne.n	8001c22 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c48:	4b27      	ldr	r3, [pc, #156]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2207      	movs	r2, #7
 8001c4e:	4013      	ands	r3, r2
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d21e      	bcs.n	8001c94 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c56:	4b24      	ldr	r3, [pc, #144]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2207      	movs	r2, #7
 8001c5c:	4393      	bics	r3, r2
 8001c5e:	0019      	movs	r1, r3
 8001c60:	4b21      	ldr	r3, [pc, #132]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c68:	f7ff f952 	bl	8000f10 <HAL_GetTick>
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c70:	e009      	b.n	8001c86 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c72:	f7ff f94d 	bl	8000f10 <HAL_GetTick>
 8001c76:	0002      	movs	r2, r0
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	4a1b      	ldr	r2, [pc, #108]	; (8001cec <HAL_RCC_ClockConfig+0x1f4>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e02c      	b.n	8001ce0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c86:	4b18      	ldr	r3, [pc, #96]	; (8001ce8 <HAL_RCC_ClockConfig+0x1f0>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2207      	movs	r2, #7
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	683a      	ldr	r2, [r7, #0]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d1ee      	bne.n	8001c72 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	2204      	movs	r2, #4
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d009      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9e:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <HAL_RCC_ClockConfig+0x200>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68da      	ldr	r2, [r3, #12]
 8001cac:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001cb2:	f000 f829 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8001cb6:	0001      	movs	r1, r0
 8001cb8:	4b0d      	ldr	r3, [pc, #52]	; (8001cf0 <HAL_RCC_ClockConfig+0x1f8>)
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	0a1b      	lsrs	r3, r3, #8
 8001cbe:	220f      	movs	r2, #15
 8001cc0:	401a      	ands	r2, r3
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <HAL_RCC_ClockConfig+0x204>)
 8001cc4:	0092      	lsls	r2, r2, #2
 8001cc6:	58d3      	ldr	r3, [r2, r3]
 8001cc8:	221f      	movs	r2, #31
 8001cca:	4013      	ands	r3, r2
 8001ccc:	000a      	movs	r2, r1
 8001cce:	40da      	lsrs	r2, r3
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <HAL_RCC_ClockConfig+0x208>)
 8001cd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_RCC_ClockConfig+0x20c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7ff f8bd 	bl	8000e58 <HAL_InitTick>
 8001cde:	0003      	movs	r3, r0
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b004      	add	sp, #16
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40022000 	.word	0x40022000
 8001cec:	00001388 	.word	0x00001388
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	fffff0ff 	.word	0xfffff0ff
 8001cf8:	ffff8fff 	.word	0xffff8fff
 8001cfc:	080048ec 	.word	0x080048ec
 8001d00:	20000000 	.word	0x20000000
 8001d04:	20000004 	.word	0x20000004

08001d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d0e:	4b3c      	ldr	r3, [pc, #240]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	2238      	movs	r2, #56	; 0x38
 8001d14:	4013      	ands	r3, r2
 8001d16:	d10f      	bne.n	8001d38 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001d18:	4b39      	ldr	r3, [pc, #228]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	0adb      	lsrs	r3, r3, #11
 8001d1e:	2207      	movs	r2, #7
 8001d20:	4013      	ands	r3, r2
 8001d22:	2201      	movs	r2, #1
 8001d24:	409a      	lsls	r2, r3
 8001d26:	0013      	movs	r3, r2
 8001d28:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d2a:	6839      	ldr	r1, [r7, #0]
 8001d2c:	4835      	ldr	r0, [pc, #212]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d2e:	f7fe f9f3 	bl	8000118 <__udivsi3>
 8001d32:	0003      	movs	r3, r0
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	e05d      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d38:	4b31      	ldr	r3, [pc, #196]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	2238      	movs	r2, #56	; 0x38
 8001d3e:	4013      	ands	r3, r2
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d102      	bne.n	8001d4a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d44:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	e054      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d4a:	4b2d      	ldr	r3, [pc, #180]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2238      	movs	r2, #56	; 0x38
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b10      	cmp	r3, #16
 8001d54:	d138      	bne.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d56:	4b2a      	ldr	r3, [pc, #168]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d58:	68db      	ldr	r3, [r3, #12]
 8001d5a:	2203      	movs	r2, #3
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d60:	4b27      	ldr	r3, [pc, #156]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	2207      	movs	r2, #7
 8001d68:	4013      	ands	r3, r2
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	d10d      	bne.n	8001d90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	4824      	ldr	r0, [pc, #144]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d78:	f7fe f9ce 	bl	8000118 <__udivsi3>
 8001d7c:	0003      	movs	r3, r0
 8001d7e:	0019      	movs	r1, r3
 8001d80:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	0a1b      	lsrs	r3, r3, #8
 8001d86:	227f      	movs	r2, #127	; 0x7f
 8001d88:	4013      	ands	r3, r2
 8001d8a:	434b      	muls	r3, r1
 8001d8c:	617b      	str	r3, [r7, #20]
        break;
 8001d8e:	e00d      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	481c      	ldr	r0, [pc, #112]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d94:	f7fe f9c0 	bl	8000118 <__udivsi3>
 8001d98:	0003      	movs	r3, r0
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	4b18      	ldr	r3, [pc, #96]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	227f      	movs	r2, #127	; 0x7f
 8001da4:	4013      	ands	r3, r2
 8001da6:	434b      	muls	r3, r1
 8001da8:	617b      	str	r3, [r7, #20]
        break;
 8001daa:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001dac:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	0f5b      	lsrs	r3, r3, #29
 8001db2:	2207      	movs	r2, #7
 8001db4:	4013      	ands	r3, r2
 8001db6:	3301      	adds	r3, #1
 8001db8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	6978      	ldr	r0, [r7, #20]
 8001dbe:	f7fe f9ab 	bl	8000118 <__udivsi3>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	e015      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001dc8:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2238      	movs	r2, #56	; 0x38
 8001dce:	4013      	ands	r3, r2
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d103      	bne.n	8001ddc <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	e00b      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001ddc:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2238      	movs	r2, #56	; 0x38
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b18      	cmp	r3, #24
 8001de6:	d103      	bne.n	8001df0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001de8:	23fa      	movs	r3, #250	; 0xfa
 8001dea:	01db      	lsls	r3, r3, #7
 8001dec:	613b      	str	r3, [r7, #16]
 8001dee:	e001      	b.n	8001df4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001df4:	693b      	ldr	r3, [r7, #16]
}
 8001df6:	0018      	movs	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b006      	add	sp, #24
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	46c0      	nop			; (mov r8, r8)
 8001e00:	40021000 	.word	0x40021000
 8001e04:	00f42400 	.word	0x00f42400
 8001e08:	007a1200 	.word	0x007a1200

08001e0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e10:	4b02      	ldr	r3, [pc, #8]	; (8001e1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	0018      	movs	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	20000000 	.word	0x20000000

08001e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e20:	b5b0      	push	{r4, r5, r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e24:	f7ff fff2 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e28:	0004      	movs	r4, r0
 8001e2a:	f7ff fb3f 	bl	80014ac <LL_RCC_GetAPB1Prescaler>
 8001e2e:	0003      	movs	r3, r0
 8001e30:	0b1a      	lsrs	r2, r3, #12
 8001e32:	4b05      	ldr	r3, [pc, #20]	; (8001e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	58d3      	ldr	r3, [r2, r3]
 8001e38:	221f      	movs	r2, #31
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	40dc      	lsrs	r4, r3
 8001e3e:	0023      	movs	r3, r4
}
 8001e40:	0018      	movs	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bdb0      	pop	{r4, r5, r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	0800492c 	.word	0x0800492c

08001e4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e54:	2313      	movs	r3, #19
 8001e56:	18fb      	adds	r3, r7, r3
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e5c:	2312      	movs	r3, #18
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	2200      	movs	r2, #0
 8001e62:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	029b      	lsls	r3, r3, #10
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d100      	bne.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e70:	e0a3      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e72:	2011      	movs	r0, #17
 8001e74:	183b      	adds	r3, r7, r0
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e7a:	4bc3      	ldr	r3, [pc, #780]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	055b      	lsls	r3, r3, #21
 8001e82:	4013      	ands	r3, r2
 8001e84:	d110      	bne.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	4bc0      	ldr	r3, [pc, #768]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e8a:	4bbf      	ldr	r3, [pc, #764]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e8c:	2180      	movs	r1, #128	; 0x80
 8001e8e:	0549      	lsls	r1, r1, #21
 8001e90:	430a      	orrs	r2, r1
 8001e92:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e94:	4bbc      	ldr	r3, [pc, #752]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	055b      	lsls	r3, r3, #21
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ea2:	183b      	adds	r3, r7, r0
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ea8:	4bb8      	ldr	r3, [pc, #736]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	4bb7      	ldr	r3, [pc, #732]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eae:	2180      	movs	r1, #128	; 0x80
 8001eb0:	0049      	lsls	r1, r1, #1
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001eb6:	f7ff f82b 	bl	8000f10 <HAL_GetTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ebe:	e00b      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec0:	f7ff f826 	bl	8000f10 <HAL_GetTick>
 8001ec4:	0002      	movs	r2, r0
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d904      	bls.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ece:	2313      	movs	r3, #19
 8001ed0:	18fb      	adds	r3, r7, r3
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	701a      	strb	r2, [r3, #0]
        break;
 8001ed6:	e005      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ed8:	4bac      	ldr	r3, [pc, #688]	; (800218c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	2380      	movs	r3, #128	; 0x80
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	d0ed      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001ee4:	2313      	movs	r3, #19
 8001ee6:	18fb      	adds	r3, r7, r3
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d154      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001eee:	4ba6      	ldr	r3, [pc, #664]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001ef2:	23c0      	movs	r3, #192	; 0xc0
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d019      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d014      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f0a:	4b9f      	ldr	r3, [pc, #636]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f0e:	4aa0      	ldr	r2, [pc, #640]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f10:	4013      	ands	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f14:	4b9c      	ldr	r3, [pc, #624]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f16:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f18:	4b9b      	ldr	r3, [pc, #620]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f1a:	2180      	movs	r1, #128	; 0x80
 8001f1c:	0249      	lsls	r1, r1, #9
 8001f1e:	430a      	orrs	r2, r1
 8001f20:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f22:	4b99      	ldr	r3, [pc, #612]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001f26:	4b98      	ldr	r3, [pc, #608]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f28:	499a      	ldr	r1, [pc, #616]	; (8002194 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f2a:	400a      	ands	r2, r1
 8001f2c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f2e:	4b96      	ldr	r3, [pc, #600]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	2201      	movs	r2, #1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d016      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7fe ffe8 	bl	8000f10 <HAL_GetTick>
 8001f40:	0003      	movs	r3, r0
 8001f42:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f44:	e00c      	b.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f46:	f7fe ffe3 	bl	8000f10 <HAL_GetTick>
 8001f4a:	0002      	movs	r2, r0
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	4a91      	ldr	r2, [pc, #580]	; (8002198 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d904      	bls.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f56:	2313      	movs	r3, #19
 8001f58:	18fb      	adds	r3, r7, r3
 8001f5a:	2203      	movs	r2, #3
 8001f5c:	701a      	strb	r2, [r3, #0]
            break;
 8001f5e:	e004      	b.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f60:	4b89      	ldr	r3, [pc, #548]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f64:	2202      	movs	r2, #2
 8001f66:	4013      	ands	r3, r2
 8001f68:	d0ed      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f6a:	2313      	movs	r3, #19
 8001f6c:	18fb      	adds	r3, r7, r3
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d10a      	bne.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f74:	4b84      	ldr	r3, [pc, #528]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f78:	4a85      	ldr	r2, [pc, #532]	; (8002190 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f82:	4b81      	ldr	r3, [pc, #516]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f84:	430a      	orrs	r2, r1
 8001f86:	65da      	str	r2, [r3, #92]	; 0x5c
 8001f88:	e00c      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f8a:	2312      	movs	r3, #18
 8001f8c:	18fb      	adds	r3, r7, r3
 8001f8e:	2213      	movs	r2, #19
 8001f90:	18ba      	adds	r2, r7, r2
 8001f92:	7812      	ldrb	r2, [r2, #0]
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	e005      	b.n	8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f98:	2312      	movs	r3, #18
 8001f9a:	18fb      	adds	r3, r7, r3
 8001f9c:	2213      	movs	r2, #19
 8001f9e:	18ba      	adds	r2, r7, r2
 8001fa0:	7812      	ldrb	r2, [r2, #0]
 8001fa2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001fa4:	2311      	movs	r3, #17
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d105      	bne.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fae:	4b76      	ldr	r3, [pc, #472]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001fb2:	4b75      	ldr	r3, [pc, #468]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb4:	4979      	ldr	r1, [pc, #484]	; (800219c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d009      	beq.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fc4:	4b70      	ldr	r3, [pc, #448]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fc8:	2203      	movs	r2, #3
 8001fca:	4393      	bics	r3, r2
 8001fcc:	0019      	movs	r1, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4b6d      	ldr	r3, [pc, #436]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2202      	movs	r2, #2
 8001fde:	4013      	ands	r3, r2
 8001fe0:	d009      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fe2:	4b69      	ldr	r3, [pc, #420]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe6:	220c      	movs	r2, #12
 8001fe8:	4393      	bics	r3, r2
 8001fea:	0019      	movs	r1, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	4b65      	ldr	r3, [pc, #404]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2210      	movs	r2, #16
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	d009      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002000:	4b61      	ldr	r3, [pc, #388]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002004:	4a66      	ldr	r2, [pc, #408]	; (80021a0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8002006:	4013      	ands	r3, r2
 8002008:	0019      	movs	r1, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	4b5e      	ldr	r3, [pc, #376]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002010:	430a      	orrs	r2, r1
 8002012:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	; 0x80
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	4013      	ands	r3, r2
 800201e:	d009      	beq.n	8002034 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002020:	4b59      	ldr	r3, [pc, #356]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002024:	4a5f      	ldr	r2, [pc, #380]	; (80021a4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002026:	4013      	ands	r3, r2
 8002028:	0019      	movs	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699a      	ldr	r2, [r3, #24]
 800202e:	4b56      	ldr	r3, [pc, #344]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002030:	430a      	orrs	r2, r1
 8002032:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	2380      	movs	r3, #128	; 0x80
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4013      	ands	r3, r2
 800203e:	d009      	beq.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002040:	4b51      	ldr	r3, [pc, #324]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002044:	4a58      	ldr	r2, [pc, #352]	; (80021a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	69da      	ldr	r2, [r3, #28]
 800204e:	4b4e      	ldr	r3, [pc, #312]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002050:	430a      	orrs	r2, r1
 8002052:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2220      	movs	r2, #32
 800205a:	4013      	ands	r3, r2
 800205c:	d009      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800205e:	4b4a      	ldr	r3, [pc, #296]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002062:	4a52      	ldr	r2, [pc, #328]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002064:	4013      	ands	r3, r2
 8002066:	0019      	movs	r1, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	4b46      	ldr	r3, [pc, #280]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800206e:	430a      	orrs	r2, r1
 8002070:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	2380      	movs	r3, #128	; 0x80
 8002078:	01db      	lsls	r3, r3, #7
 800207a:	4013      	ands	r3, r2
 800207c:	d015      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800207e:	4b42      	ldr	r3, [pc, #264]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	0899      	lsrs	r1, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a1a      	ldr	r2, [r3, #32]
 800208a:	4b3f      	ldr	r3, [pc, #252]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800208c:	430a      	orrs	r2, r1
 800208e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1a      	ldr	r2, [r3, #32]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	05db      	lsls	r3, r3, #23
 8002098:	429a      	cmp	r2, r3
 800209a:	d106      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800209c:	4b3a      	ldr	r3, [pc, #232]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800209e:	68da      	ldr	r2, [r3, #12]
 80020a0:	4b39      	ldr	r3, [pc, #228]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a2:	2180      	movs	r1, #128	; 0x80
 80020a4:	0249      	lsls	r1, r1, #9
 80020a6:	430a      	orrs	r2, r1
 80020a8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	031b      	lsls	r3, r3, #12
 80020b2:	4013      	ands	r3, r2
 80020b4:	d009      	beq.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80020b6:	4b34      	ldr	r3, [pc, #208]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ba:	2240      	movs	r2, #64	; 0x40
 80020bc:	4393      	bics	r3, r2
 80020be:	0019      	movs	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020c4:	4b30      	ldr	r3, [pc, #192]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c6:	430a      	orrs	r2, r1
 80020c8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	; 0x80
 80020d0:	039b      	lsls	r3, r3, #14
 80020d2:	4013      	ands	r3, r2
 80020d4:	d016      	beq.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020d6:	4b2c      	ldr	r3, [pc, #176]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020da:	4a35      	ldr	r2, [pc, #212]	; (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80020dc:	4013      	ands	r3, r2
 80020de:	0019      	movs	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020e4:	4b28      	ldr	r3, [pc, #160]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020e6:	430a      	orrs	r2, r1
 80020e8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	03db      	lsls	r3, r3, #15
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d106      	bne.n	8002104 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80020f6:	4b24      	ldr	r3, [pc, #144]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	4b23      	ldr	r3, [pc, #140]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fc:	2180      	movs	r1, #128	; 0x80
 80020fe:	0449      	lsls	r1, r1, #17
 8002100:	430a      	orrs	r2, r1
 8002102:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	2380      	movs	r3, #128	; 0x80
 800210a:	03db      	lsls	r3, r3, #15
 800210c:	4013      	ands	r3, r2
 800210e:	d016      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002110:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002114:	4a27      	ldr	r2, [pc, #156]	; (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8002116:	4013      	ands	r3, r2
 8002118:	0019      	movs	r1, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800211e:	4b1a      	ldr	r3, [pc, #104]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002120:	430a      	orrs	r2, r1
 8002122:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	045b      	lsls	r3, r3, #17
 800212c:	429a      	cmp	r2, r3
 800212e:	d106      	bne.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002130:	4b15      	ldr	r3, [pc, #84]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	4b14      	ldr	r3, [pc, #80]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002136:	2180      	movs	r1, #128	; 0x80
 8002138:	0449      	lsls	r1, r1, #17
 800213a:	430a      	orrs	r2, r1
 800213c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	2380      	movs	r3, #128	; 0x80
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	4013      	ands	r3, r2
 8002148:	d016      	beq.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800214e:	4a1a      	ldr	r2, [pc, #104]	; (80021b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002150:	4013      	ands	r3, r2
 8002152:	0019      	movs	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	695a      	ldr	r2, [r3, #20]
 8002158:	4b0b      	ldr	r3, [pc, #44]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800215a:	430a      	orrs	r2, r1
 800215c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695a      	ldr	r2, [r3, #20]
 8002162:	2380      	movs	r3, #128	; 0x80
 8002164:	01db      	lsls	r3, r3, #7
 8002166:	429a      	cmp	r2, r3
 8002168:	d106      	bne.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	4b06      	ldr	r3, [pc, #24]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002170:	2180      	movs	r1, #128	; 0x80
 8002172:	0249      	lsls	r1, r1, #9
 8002174:	430a      	orrs	r2, r1
 8002176:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002178:	2312      	movs	r3, #18
 800217a:	18fb      	adds	r3, r7, r3
 800217c:	781b      	ldrb	r3, [r3, #0]
}
 800217e:	0018      	movs	r0, r3
 8002180:	46bd      	mov	sp, r7
 8002182:	b006      	add	sp, #24
 8002184:	bd80      	pop	{r7, pc}
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	40021000 	.word	0x40021000
 800218c:	40007000 	.word	0x40007000
 8002190:	fffffcff 	.word	0xfffffcff
 8002194:	fffeffff 	.word	0xfffeffff
 8002198:	00001388 	.word	0x00001388
 800219c:	efffffff 	.word	0xefffffff
 80021a0:	fffff3ff 	.word	0xfffff3ff
 80021a4:	fff3ffff 	.word	0xfff3ffff
 80021a8:	ffcfffff 	.word	0xffcfffff
 80021ac:	ffffcfff 	.word	0xffffcfff
 80021b0:	ffbfffff 	.word	0xffbfffff
 80021b4:	feffffff 	.word	0xfeffffff
 80021b8:	ffff3fff 	.word	0xffff3fff

080021bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e0a8      	b.n	8002320 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d109      	bne.n	80021ea <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	2382      	movs	r3, #130	; 0x82
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	429a      	cmp	r2, r3
 80021e0:	d009      	beq.n	80021f6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	61da      	str	r2, [r3, #28]
 80021e8:	e005      	b.n	80021f6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	225d      	movs	r2, #93	; 0x5d
 8002200:	5c9b      	ldrb	r3, [r3, r2]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	2b00      	cmp	r3, #0
 8002206:	d107      	bne.n	8002218 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	225c      	movs	r2, #92	; 0x5c
 800220c:	2100      	movs	r1, #0
 800220e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	0018      	movs	r0, r3
 8002214:	f7fe fcbe 	bl	8000b94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	225d      	movs	r2, #93	; 0x5d
 800221c:	2102      	movs	r1, #2
 800221e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2140      	movs	r1, #64	; 0x40
 800222c:	438a      	bics	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	23e0      	movs	r3, #224	; 0xe0
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	429a      	cmp	r2, r3
 800223a:	d902      	bls.n	8002242 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800223c:	2300      	movs	r3, #0
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	e002      	b.n	8002248 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	015b      	lsls	r3, r3, #5
 8002246:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	23f0      	movs	r3, #240	; 0xf0
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	429a      	cmp	r2, r3
 8002252:	d008      	beq.n	8002266 <HAL_SPI_Init+0xaa>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68da      	ldr	r2, [r3, #12]
 8002258:	23e0      	movs	r3, #224	; 0xe0
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	429a      	cmp	r2, r3
 800225e:	d002      	beq.n	8002266 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	2382      	movs	r3, #130	; 0x82
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	401a      	ands	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6899      	ldr	r1, [r3, #8]
 8002274:	2384      	movs	r3, #132	; 0x84
 8002276:	021b      	lsls	r3, r3, #8
 8002278:	400b      	ands	r3, r1
 800227a:	431a      	orrs	r2, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	2102      	movs	r1, #2
 8002282:	400b      	ands	r3, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	2101      	movs	r1, #1
 800228c:	400b      	ands	r3, r1
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6999      	ldr	r1, [r3, #24]
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	400b      	ands	r3, r1
 800229a:	431a      	orrs	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69db      	ldr	r3, [r3, #28]
 80022a0:	2138      	movs	r1, #56	; 0x38
 80022a2:	400b      	ands	r3, r1
 80022a4:	431a      	orrs	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	2180      	movs	r1, #128	; 0x80
 80022ac:	400b      	ands	r3, r1
 80022ae:	431a      	orrs	r2, r3
 80022b0:	0011      	movs	r1, r2
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	019b      	lsls	r3, r3, #6
 80022ba:	401a      	ands	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	0c1b      	lsrs	r3, r3, #16
 80022ca:	2204      	movs	r2, #4
 80022cc:	401a      	ands	r2, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	2110      	movs	r1, #16
 80022d4:	400b      	ands	r3, r1
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022dc:	2108      	movs	r1, #8
 80022de:	400b      	ands	r3, r1
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	68d9      	ldr	r1, [r3, #12]
 80022e6:	23f0      	movs	r3, #240	; 0xf0
 80022e8:	011b      	lsls	r3, r3, #4
 80022ea:	400b      	ands	r3, r1
 80022ec:	431a      	orrs	r2, r3
 80022ee:	0011      	movs	r1, r2
 80022f0:	68fa      	ldr	r2, [r7, #12]
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	015b      	lsls	r3, r3, #5
 80022f6:	401a      	ands	r2, r3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	69da      	ldr	r2, [r3, #28]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4907      	ldr	r1, [pc, #28]	; (8002328 <HAL_SPI_Init+0x16c>)
 800230c:	400a      	ands	r2, r1
 800230e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	225d      	movs	r2, #93	; 0x5d
 800231a:	2101      	movs	r1, #1
 800231c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	0018      	movs	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	b004      	add	sp, #16
 8002326:	bd80      	pop	{r7, pc}
 8002328:	fffff7ff 	.word	0xfffff7ff

0800232c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e04a      	b.n	80023d4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	223d      	movs	r2, #61	; 0x3d
 8002342:	5c9b      	ldrb	r3, [r3, r2]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d107      	bne.n	800235a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	223c      	movs	r2, #60	; 0x3c
 800234e:	2100      	movs	r1, #0
 8002350:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	0018      	movs	r0, r3
 8002356:	f7fe fc67 	bl	8000c28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	223d      	movs	r2, #61	; 0x3d
 800235e:	2102      	movs	r1, #2
 8002360:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	3304      	adds	r3, #4
 800236a:	0019      	movs	r1, r3
 800236c:	0010      	movs	r0, r2
 800236e:	f000 fa65 	bl	800283c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2248      	movs	r2, #72	; 0x48
 8002376:	2101      	movs	r1, #1
 8002378:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	223e      	movs	r2, #62	; 0x3e
 800237e:	2101      	movs	r1, #1
 8002380:	5499      	strb	r1, [r3, r2]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	223f      	movs	r2, #63	; 0x3f
 8002386:	2101      	movs	r1, #1
 8002388:	5499      	strb	r1, [r3, r2]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2240      	movs	r2, #64	; 0x40
 800238e:	2101      	movs	r1, #1
 8002390:	5499      	strb	r1, [r3, r2]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2241      	movs	r2, #65	; 0x41
 8002396:	2101      	movs	r1, #1
 8002398:	5499      	strb	r1, [r3, r2]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2242      	movs	r2, #66	; 0x42
 800239e:	2101      	movs	r1, #1
 80023a0:	5499      	strb	r1, [r3, r2]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2243      	movs	r2, #67	; 0x43
 80023a6:	2101      	movs	r1, #1
 80023a8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2244      	movs	r2, #68	; 0x44
 80023ae:	2101      	movs	r1, #1
 80023b0:	5499      	strb	r1, [r3, r2]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2245      	movs	r2, #69	; 0x45
 80023b6:	2101      	movs	r1, #1
 80023b8:	5499      	strb	r1, [r3, r2]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2246      	movs	r2, #70	; 0x46
 80023be:	2101      	movs	r1, #1
 80023c0:	5499      	strb	r1, [r3, r2]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2247      	movs	r2, #71	; 0x47
 80023c6:	2101      	movs	r1, #1
 80023c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	223d      	movs	r2, #61	; 0x3d
 80023ce:	2101      	movs	r1, #1
 80023d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	0018      	movs	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	b002      	add	sp, #8
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2202      	movs	r2, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d124      	bne.n	800243c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	2202      	movs	r2, #2
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d11d      	bne.n	800243c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2203      	movs	r2, #3
 8002406:	4252      	negs	r2, r2
 8002408:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	2203      	movs	r2, #3
 8002418:	4013      	ands	r3, r2
 800241a:	d004      	beq.n	8002426 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	0018      	movs	r0, r3
 8002420:	f000 f9f4 	bl	800280c <HAL_TIM_IC_CaptureCallback>
 8002424:	e007      	b.n	8002436 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	0018      	movs	r0, r3
 800242a:	f000 f9e7 	bl	80027fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	0018      	movs	r0, r3
 8002432:	f000 f9f3 	bl	800281c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	2204      	movs	r2, #4
 8002444:	4013      	ands	r3, r2
 8002446:	2b04      	cmp	r3, #4
 8002448:	d125      	bne.n	8002496 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2204      	movs	r2, #4
 8002452:	4013      	ands	r3, r2
 8002454:	2b04      	cmp	r3, #4
 8002456:	d11e      	bne.n	8002496 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2205      	movs	r2, #5
 800245e:	4252      	negs	r2, r2
 8002460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2202      	movs	r2, #2
 8002466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	23c0      	movs	r3, #192	; 0xc0
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4013      	ands	r3, r2
 8002474:	d004      	beq.n	8002480 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	0018      	movs	r0, r3
 800247a:	f000 f9c7 	bl	800280c <HAL_TIM_IC_CaptureCallback>
 800247e:	e007      	b.n	8002490 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	0018      	movs	r0, r3
 8002484:	f000 f9ba 	bl	80027fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	0018      	movs	r0, r3
 800248c:	f000 f9c6 	bl	800281c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2200      	movs	r2, #0
 8002494:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	2208      	movs	r2, #8
 800249e:	4013      	ands	r3, r2
 80024a0:	2b08      	cmp	r3, #8
 80024a2:	d124      	bne.n	80024ee <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	2208      	movs	r2, #8
 80024ac:	4013      	ands	r3, r2
 80024ae:	2b08      	cmp	r3, #8
 80024b0:	d11d      	bne.n	80024ee <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2209      	movs	r2, #9
 80024b8:	4252      	negs	r2, r2
 80024ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2204      	movs	r2, #4
 80024c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	2203      	movs	r2, #3
 80024ca:	4013      	ands	r3, r2
 80024cc:	d004      	beq.n	80024d8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	0018      	movs	r0, r3
 80024d2:	f000 f99b 	bl	800280c <HAL_TIM_IC_CaptureCallback>
 80024d6:	e007      	b.n	80024e8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	0018      	movs	r0, r3
 80024dc:	f000 f98e 	bl	80027fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	0018      	movs	r0, r3
 80024e4:	f000 f99a 	bl	800281c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	691b      	ldr	r3, [r3, #16]
 80024f4:	2210      	movs	r2, #16
 80024f6:	4013      	ands	r3, r2
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d125      	bne.n	8002548 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2210      	movs	r2, #16
 8002504:	4013      	ands	r3, r2
 8002506:	2b10      	cmp	r3, #16
 8002508:	d11e      	bne.n	8002548 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2211      	movs	r2, #17
 8002510:	4252      	negs	r2, r2
 8002512:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2208      	movs	r2, #8
 8002518:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	69da      	ldr	r2, [r3, #28]
 8002520:	23c0      	movs	r3, #192	; 0xc0
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d004      	beq.n	8002532 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	0018      	movs	r0, r3
 800252c:	f000 f96e 	bl	800280c <HAL_TIM_IC_CaptureCallback>
 8002530:	e007      	b.n	8002542 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	0018      	movs	r0, r3
 8002536:	f000 f961 	bl	80027fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	0018      	movs	r0, r3
 800253e:	f000 f96d 	bl	800281c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	2201      	movs	r2, #1
 8002550:	4013      	ands	r3, r2
 8002552:	2b01      	cmp	r3, #1
 8002554:	d10f      	bne.n	8002576 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	2201      	movs	r2, #1
 800255e:	4013      	ands	r3, r2
 8002560:	2b01      	cmp	r3, #1
 8002562:	d108      	bne.n	8002576 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2202      	movs	r2, #2
 800256a:	4252      	negs	r2, r2
 800256c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	0018      	movs	r0, r3
 8002572:	f000 f93b 	bl	80027ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	2280      	movs	r2, #128	; 0x80
 800257e:	4013      	ands	r3, r2
 8002580:	2b80      	cmp	r3, #128	; 0x80
 8002582:	d10f      	bne.n	80025a4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	2280      	movs	r2, #128	; 0x80
 800258c:	4013      	ands	r3, r2
 800258e:	2b80      	cmp	r3, #128	; 0x80
 8002590:	d108      	bne.n	80025a4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	2281      	movs	r2, #129	; 0x81
 8002598:	4252      	negs	r2, r2
 800259a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	0018      	movs	r0, r3
 80025a0:	f000 fade 	bl	8002b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	2380      	movs	r3, #128	; 0x80
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	401a      	ands	r2, r3
 80025b0:	2380      	movs	r3, #128	; 0x80
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d10e      	bne.n	80025d6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2280      	movs	r2, #128	; 0x80
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b80      	cmp	r3, #128	; 0x80
 80025c4:	d107      	bne.n	80025d6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a1c      	ldr	r2, [pc, #112]	; (800263c <HAL_TIM_IRQHandler+0x260>)
 80025cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	0018      	movs	r0, r3
 80025d2:	f000 facd 	bl	8002b70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	2240      	movs	r2, #64	; 0x40
 80025de:	4013      	ands	r3, r2
 80025e0:	2b40      	cmp	r3, #64	; 0x40
 80025e2:	d10f      	bne.n	8002604 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	2240      	movs	r2, #64	; 0x40
 80025ec:	4013      	ands	r3, r2
 80025ee:	2b40      	cmp	r3, #64	; 0x40
 80025f0:	d108      	bne.n	8002604 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2241      	movs	r2, #65	; 0x41
 80025f8:	4252      	negs	r2, r2
 80025fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	0018      	movs	r0, r3
 8002600:	f000 f914 	bl	800282c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	2220      	movs	r2, #32
 800260c:	4013      	ands	r3, r2
 800260e:	2b20      	cmp	r3, #32
 8002610:	d10f      	bne.n	8002632 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2220      	movs	r2, #32
 800261a:	4013      	ands	r3, r2
 800261c:	2b20      	cmp	r3, #32
 800261e:	d108      	bne.n	8002632 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2221      	movs	r2, #33	; 0x21
 8002626:	4252      	negs	r2, r2
 8002628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	0018      	movs	r0, r3
 800262e:	f000 fa8f 	bl	8002b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	46bd      	mov	sp, r7
 8002636:	b002      	add	sp, #8
 8002638:	bd80      	pop	{r7, pc}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	fffffeff 	.word	0xfffffeff

08002640 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
 8002648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800264a:	230f      	movs	r3, #15
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	223c      	movs	r2, #60	; 0x3c
 8002656:	5c9b      	ldrb	r3, [r3, r2]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d101      	bne.n	8002660 <HAL_TIM_ConfigClockSource+0x20>
 800265c:	2302      	movs	r3, #2
 800265e:	e0bc      	b.n	80027da <HAL_TIM_ConfigClockSource+0x19a>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	223c      	movs	r2, #60	; 0x3c
 8002664:	2101      	movs	r1, #1
 8002666:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	223d      	movs	r2, #61	; 0x3d
 800266c:	2102      	movs	r1, #2
 800266e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	4a5a      	ldr	r2, [pc, #360]	; (80027e4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800267c:	4013      	ands	r3, r2
 800267e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4a59      	ldr	r2, [pc, #356]	; (80027e8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002684:	4013      	ands	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2280      	movs	r2, #128	; 0x80
 8002696:	0192      	lsls	r2, r2, #6
 8002698:	4293      	cmp	r3, r2
 800269a:	d040      	beq.n	800271e <HAL_TIM_ConfigClockSource+0xde>
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	0192      	lsls	r2, r2, #6
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d900      	bls.n	80026a6 <HAL_TIM_ConfigClockSource+0x66>
 80026a4:	e088      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026a6:	2280      	movs	r2, #128	; 0x80
 80026a8:	0152      	lsls	r2, r2, #5
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d100      	bne.n	80026b0 <HAL_TIM_ConfigClockSource+0x70>
 80026ae:	e088      	b.n	80027c2 <HAL_TIM_ConfigClockSource+0x182>
 80026b0:	2280      	movs	r2, #128	; 0x80
 80026b2:	0152      	lsls	r2, r2, #5
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d900      	bls.n	80026ba <HAL_TIM_ConfigClockSource+0x7a>
 80026b8:	e07e      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026ba:	2b70      	cmp	r3, #112	; 0x70
 80026bc:	d018      	beq.n	80026f0 <HAL_TIM_ConfigClockSource+0xb0>
 80026be:	d900      	bls.n	80026c2 <HAL_TIM_ConfigClockSource+0x82>
 80026c0:	e07a      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026c2:	2b60      	cmp	r3, #96	; 0x60
 80026c4:	d04f      	beq.n	8002766 <HAL_TIM_ConfigClockSource+0x126>
 80026c6:	d900      	bls.n	80026ca <HAL_TIM_ConfigClockSource+0x8a>
 80026c8:	e076      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026ca:	2b50      	cmp	r3, #80	; 0x50
 80026cc:	d03b      	beq.n	8002746 <HAL_TIM_ConfigClockSource+0x106>
 80026ce:	d900      	bls.n	80026d2 <HAL_TIM_ConfigClockSource+0x92>
 80026d0:	e072      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026d2:	2b40      	cmp	r3, #64	; 0x40
 80026d4:	d057      	beq.n	8002786 <HAL_TIM_ConfigClockSource+0x146>
 80026d6:	d900      	bls.n	80026da <HAL_TIM_ConfigClockSource+0x9a>
 80026d8:	e06e      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026da:	2b30      	cmp	r3, #48	; 0x30
 80026dc:	d063      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x166>
 80026de:	d86b      	bhi.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026e0:	2b20      	cmp	r3, #32
 80026e2:	d060      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x166>
 80026e4:	d868      	bhi.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d05d      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x166>
 80026ea:	2b10      	cmp	r3, #16
 80026ec:	d05b      	beq.n	80027a6 <HAL_TIM_ConfigClockSource+0x166>
 80026ee:	e063      	b.n	80027b8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6818      	ldr	r0, [r3, #0]
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	6899      	ldr	r1, [r3, #8]
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f000 f998 	bl	8002a34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	2277      	movs	r2, #119	; 0x77
 8002710:	4313      	orrs	r3, r2
 8002712:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68ba      	ldr	r2, [r7, #8]
 800271a:	609a      	str	r2, [r3, #8]
      break;
 800271c:	e052      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6899      	ldr	r1, [r3, #8]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f000 f981 	bl	8002a34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2180      	movs	r1, #128	; 0x80
 800273e:	01c9      	lsls	r1, r1, #7
 8002740:	430a      	orrs	r2, r1
 8002742:	609a      	str	r2, [r3, #8]
      break;
 8002744:	e03e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6818      	ldr	r0, [r3, #0]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	6859      	ldr	r1, [r3, #4]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	001a      	movs	r2, r3
 8002754:	f000 f8f2 	bl	800293c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2150      	movs	r1, #80	; 0x50
 800275e:	0018      	movs	r0, r3
 8002760:	f000 f94c 	bl	80029fc <TIM_ITRx_SetConfig>
      break;
 8002764:	e02e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	6859      	ldr	r1, [r3, #4]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	001a      	movs	r2, r3
 8002774:	f000 f910 	bl	8002998 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2160      	movs	r1, #96	; 0x60
 800277e:	0018      	movs	r0, r3
 8002780:	f000 f93c 	bl	80029fc <TIM_ITRx_SetConfig>
      break;
 8002784:	e01e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6818      	ldr	r0, [r3, #0]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	6859      	ldr	r1, [r3, #4]
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	001a      	movs	r2, r3
 8002794:	f000 f8d2 	bl	800293c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2140      	movs	r1, #64	; 0x40
 800279e:	0018      	movs	r0, r3
 80027a0:	f000 f92c 	bl	80029fc <TIM_ITRx_SetConfig>
      break;
 80027a4:	e00e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	0019      	movs	r1, r3
 80027b0:	0010      	movs	r0, r2
 80027b2:	f000 f923 	bl	80029fc <TIM_ITRx_SetConfig>
      break;
 80027b6:	e005      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80027b8:	230f      	movs	r3, #15
 80027ba:	18fb      	adds	r3, r7, r3
 80027bc:	2201      	movs	r2, #1
 80027be:	701a      	strb	r2, [r3, #0]
      break;
 80027c0:	e000      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80027c2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	223d      	movs	r2, #61	; 0x3d
 80027c8:	2101      	movs	r1, #1
 80027ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	223c      	movs	r2, #60	; 0x3c
 80027d0:	2100      	movs	r1, #0
 80027d2:	5499      	strb	r1, [r3, r2]

  return status;
 80027d4:	230f      	movs	r3, #15
 80027d6:	18fb      	adds	r3, r7, r3
 80027d8:	781b      	ldrb	r3, [r3, #0]
}
 80027da:	0018      	movs	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	b004      	add	sp, #16
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	ffceff88 	.word	0xffceff88
 80027e8:	ffff00ff 	.word	0xffff00ff

080027ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b002      	add	sp, #8
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b002      	add	sp, #8
 800280a:	bd80      	pop	{r7, pc}

0800280c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b002      	add	sp, #8
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002824:	46c0      	nop			; (mov r8, r8)
 8002826:	46bd      	mov	sp, r7
 8002828:	b002      	add	sp, #8
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b002      	add	sp, #8
 800283a:	bd80      	pop	{r7, pc}

0800283c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4a34      	ldr	r2, [pc, #208]	; (8002920 <TIM_Base_SetConfig+0xe4>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d008      	beq.n	8002866 <TIM_Base_SetConfig+0x2a>
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	2380      	movs	r3, #128	; 0x80
 8002858:	05db      	lsls	r3, r3, #23
 800285a:	429a      	cmp	r2, r3
 800285c:	d003      	beq.n	8002866 <TIM_Base_SetConfig+0x2a>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a30      	ldr	r2, [pc, #192]	; (8002924 <TIM_Base_SetConfig+0xe8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d108      	bne.n	8002878 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2270      	movs	r2, #112	; 0x70
 800286a:	4393      	bics	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	4313      	orrs	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a29      	ldr	r2, [pc, #164]	; (8002920 <TIM_Base_SetConfig+0xe4>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d018      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	05db      	lsls	r3, r3, #23
 8002886:	429a      	cmp	r2, r3
 8002888:	d013      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a25      	ldr	r2, [pc, #148]	; (8002924 <TIM_Base_SetConfig+0xe8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d00f      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a24      	ldr	r2, [pc, #144]	; (8002928 <TIM_Base_SetConfig+0xec>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d00b      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a23      	ldr	r2, [pc, #140]	; (800292c <TIM_Base_SetConfig+0xf0>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d007      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a22      	ldr	r2, [pc, #136]	; (8002930 <TIM_Base_SetConfig+0xf4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d003      	beq.n	80028b2 <TIM_Base_SetConfig+0x76>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a21      	ldr	r2, [pc, #132]	; (8002934 <TIM_Base_SetConfig+0xf8>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d108      	bne.n	80028c4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	4a20      	ldr	r2, [pc, #128]	; (8002938 <TIM_Base_SetConfig+0xfc>)
 80028b6:	4013      	ands	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2280      	movs	r2, #128	; 0x80
 80028c8:	4393      	bics	r3, r2
 80028ca:	001a      	movs	r2, r3
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a0c      	ldr	r2, [pc, #48]	; (8002920 <TIM_Base_SetConfig+0xe4>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d00b      	beq.n	800290a <TIM_Base_SetConfig+0xce>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a0d      	ldr	r2, [pc, #52]	; (800292c <TIM_Base_SetConfig+0xf0>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d007      	beq.n	800290a <TIM_Base_SetConfig+0xce>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a0c      	ldr	r2, [pc, #48]	; (8002930 <TIM_Base_SetConfig+0xf4>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d003      	beq.n	800290a <TIM_Base_SetConfig+0xce>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <TIM_Base_SetConfig+0xf8>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d103      	bne.n	8002912 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	691a      	ldr	r2, [r3, #16]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	615a      	str	r2, [r3, #20]
}
 8002918:	46c0      	nop			; (mov r8, r8)
 800291a:	46bd      	mov	sp, r7
 800291c:	b004      	add	sp, #16
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40012c00 	.word	0x40012c00
 8002924:	40000400 	.word	0x40000400
 8002928:	40002000 	.word	0x40002000
 800292c:	40014000 	.word	0x40014000
 8002930:	40014400 	.word	0x40014400
 8002934:	40014800 	.word	0x40014800
 8002938:	fffffcff 	.word	0xfffffcff

0800293c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	2201      	movs	r2, #1
 8002954:	4393      	bics	r3, r2
 8002956:	001a      	movs	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	22f0      	movs	r2, #240	; 0xf0
 8002966:	4393      	bics	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	011b      	lsls	r3, r3, #4
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	220a      	movs	r2, #10
 8002978:	4393      	bics	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800297c:	697a      	ldr	r2, [r7, #20]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4313      	orrs	r3, r2
 8002982:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	621a      	str	r2, [r3, #32]
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	b006      	add	sp, #24
 8002996:	bd80      	pop	{r7, pc}

08002998 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	2210      	movs	r2, #16
 80029aa:	4393      	bics	r3, r2
 80029ac:	001a      	movs	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	4a0d      	ldr	r2, [pc, #52]	; (80029f8 <TIM_TI2_ConfigInputStage+0x60>)
 80029c2:	4013      	ands	r3, r2
 80029c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	031b      	lsls	r3, r3, #12
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	22a0      	movs	r2, #160	; 0xa0
 80029d4:	4393      	bics	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	621a      	str	r2, [r3, #32]
}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	46bd      	mov	sp, r7
 80029f2:	b006      	add	sp, #24
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	ffff0fff 	.word	0xffff0fff

080029fc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4a08      	ldr	r2, [pc, #32]	; (8002a30 <TIM_ITRx_SetConfig+0x34>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a14:	683a      	ldr	r2, [r7, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	2207      	movs	r2, #7
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	609a      	str	r2, [r3, #8]
}
 8002a26:	46c0      	nop			; (mov r8, r8)
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	b004      	add	sp, #16
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	ffcfff8f 	.word	0xffcfff8f

08002a34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
 8002a40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	4a09      	ldr	r2, [pc, #36]	; (8002a70 <TIM_ETR_SetConfig+0x3c>)
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	021a      	lsls	r2, r3, #8
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	431a      	orrs	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	697a      	ldr	r2, [r7, #20]
 8002a66:	609a      	str	r2, [r3, #8]
}
 8002a68:	46c0      	nop			; (mov r8, r8)
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	b006      	add	sp, #24
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	ffff00ff 	.word	0xffff00ff

08002a74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	223c      	movs	r2, #60	; 0x3c
 8002a82:	5c9b      	ldrb	r3, [r3, r2]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e055      	b.n	8002b38 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	223c      	movs	r2, #60	; 0x3c
 8002a90:	2101      	movs	r1, #1
 8002a92:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	223d      	movs	r2, #61	; 0x3d
 8002a98:	2102      	movs	r1, #2
 8002a9a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a23      	ldr	r2, [pc, #140]	; (8002b40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d108      	bne.n	8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002aba:	4013      	ands	r3, r2
 8002abc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2270      	movs	r2, #112	; 0x70
 8002acc:	4393      	bics	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a16      	ldr	r2, [pc, #88]	; (8002b40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d00f      	beq.n	8002b0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	05db      	lsls	r3, r3, #23
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d009      	beq.n	8002b0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d004      	beq.n	8002b0c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a11      	ldr	r2, [pc, #68]	; (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d10c      	bne.n	8002b26 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2280      	movs	r2, #128	; 0x80
 8002b10:	4393      	bics	r3, r2
 8002b12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	223d      	movs	r2, #61	; 0x3d
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	223c      	movs	r2, #60	; 0x3c
 8002b32:	2100      	movs	r1, #0
 8002b34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	0018      	movs	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	b004      	add	sp, #16
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40012c00 	.word	0x40012c00
 8002b44:	ff0fffff 	.word	0xff0fffff
 8002b48:	40000400 	.word	0x40000400
 8002b4c:	40014000 	.word	0x40014000

08002b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b58:	46c0      	nop			; (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b002      	add	sp, #8
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b68:	46c0      	nop			; (mov r8, r8)
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b002      	add	sp, #8
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b78:	46c0      	nop			; (mov r8, r8)
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	b002      	add	sp, #8
 8002b7e:	bd80      	pop	{r7, pc}

08002b80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e046      	b.n	8002c20 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2288      	movs	r2, #136	; 0x88
 8002b96:	589b      	ldr	r3, [r3, r2]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d107      	bne.n	8002bac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2284      	movs	r2, #132	; 0x84
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f7fd ff92 	bl	8000ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2288      	movs	r2, #136	; 0x88
 8002bb0:	2124      	movs	r1, #36	; 0x24
 8002bb2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	438a      	bics	r2, r1
 8002bc2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f000 f8cc 	bl	8002d64 <UART_SetConfig>
 8002bcc:	0003      	movs	r3, r0
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e024      	b.n	8002c20 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	0018      	movs	r0, r3
 8002be2:	f000 fb7d 	bl	80032e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	490d      	ldr	r1, [pc, #52]	; (8002c28 <HAL_UART_Init+0xa8>)
 8002bf2:	400a      	ands	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	212a      	movs	r1, #42	; 0x2a
 8002c02:	438a      	bics	r2, r1
 8002c04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2101      	movs	r1, #1
 8002c12:	430a      	orrs	r2, r1
 8002c14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f000 fc15 	bl	8003448 <UART_CheckIdleState>
 8002c1e:	0003      	movs	r3, r0
}
 8002c20:	0018      	movs	r0, r3
 8002c22:	46bd      	mov	sp, r7
 8002c24:	b002      	add	sp, #8
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	ffffb7ff 	.word	0xffffb7ff

08002c2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08a      	sub	sp, #40	; 0x28
 8002c30:	af02      	add	r7, sp, #8
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	603b      	str	r3, [r7, #0]
 8002c38:	1dbb      	adds	r3, r7, #6
 8002c3a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2288      	movs	r2, #136	; 0x88
 8002c40:	589b      	ldr	r3, [r3, r2]
 8002c42:	2b20      	cmp	r3, #32
 8002c44:	d000      	beq.n	8002c48 <HAL_UART_Transmit+0x1c>
 8002c46:	e088      	b.n	8002d5a <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_UART_Transmit+0x2a>
 8002c4e:	1dbb      	adds	r3, r7, #6
 8002c50:	881b      	ldrh	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e080      	b.n	8002d5c <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	2380      	movs	r3, #128	; 0x80
 8002c60:	015b      	lsls	r3, r3, #5
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d109      	bne.n	8002c7a <HAL_UART_Transmit+0x4e>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d105      	bne.n	8002c7a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	2201      	movs	r2, #1
 8002c72:	4013      	ands	r3, r2
 8002c74:	d001      	beq.n	8002c7a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e070      	b.n	8002d5c <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	2290      	movs	r2, #144	; 0x90
 8002c7e:	2100      	movs	r1, #0
 8002c80:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2288      	movs	r2, #136	; 0x88
 8002c86:	2121      	movs	r1, #33	; 0x21
 8002c88:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c8a:	f7fe f941 	bl	8000f10 <HAL_GetTick>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1dba      	adds	r2, r7, #6
 8002c96:	2154      	movs	r1, #84	; 0x54
 8002c98:	8812      	ldrh	r2, [r2, #0]
 8002c9a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	1dba      	adds	r2, r7, #6
 8002ca0:	2156      	movs	r1, #86	; 0x56
 8002ca2:	8812      	ldrh	r2, [r2, #0]
 8002ca4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	689a      	ldr	r2, [r3, #8]
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	015b      	lsls	r3, r3, #5
 8002cae:	429a      	cmp	r2, r3
 8002cb0:	d108      	bne.n	8002cc4 <HAL_UART_Transmit+0x98>
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d104      	bne.n	8002cc4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	61bb      	str	r3, [r7, #24]
 8002cc2:	e003      	b.n	8002ccc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ccc:	e02c      	b.n	8002d28 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	0013      	movs	r3, r2
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2180      	movs	r1, #128	; 0x80
 8002cdc:	f000 fc02 	bl	80034e4 <UART_WaitOnFlagUntilTimeout>
 8002ce0:	1e03      	subs	r3, r0, #0
 8002ce2:	d001      	beq.n	8002ce8 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	e039      	b.n	8002d5c <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d10b      	bne.n	8002d06 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	001a      	movs	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	05d2      	lsls	r2, r2, #23
 8002cfa:	0dd2      	lsrs	r2, r2, #23
 8002cfc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002cfe:	69bb      	ldr	r3, [r7, #24]
 8002d00:	3302      	adds	r3, #2
 8002d02:	61bb      	str	r3, [r7, #24]
 8002d04:	e007      	b.n	8002d16 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	781a      	ldrb	r2, [r3, #0]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	3301      	adds	r3, #1
 8002d14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2256      	movs	r2, #86	; 0x56
 8002d1a:	5a9b      	ldrh	r3, [r3, r2]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b299      	uxth	r1, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2256      	movs	r2, #86	; 0x56
 8002d26:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2256      	movs	r2, #86	; 0x56
 8002d2c:	5a9b      	ldrh	r3, [r3, r2]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1cc      	bne.n	8002cce <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	0013      	movs	r3, r2
 8002d3e:	2200      	movs	r2, #0
 8002d40:	2140      	movs	r1, #64	; 0x40
 8002d42:	f000 fbcf 	bl	80034e4 <UART_WaitOnFlagUntilTimeout>
 8002d46:	1e03      	subs	r3, r0, #0
 8002d48:	d001      	beq.n	8002d4e <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e006      	b.n	8002d5c <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2288      	movs	r2, #136	; 0x88
 8002d52:	2120      	movs	r1, #32
 8002d54:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002d56:	2300      	movs	r3, #0
 8002d58:	e000      	b.n	8002d5c <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8002d5a:	2302      	movs	r3, #2
  }
}
 8002d5c:	0018      	movs	r0, r3
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b008      	add	sp, #32
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d64:	b5b0      	push	{r4, r5, r7, lr}
 8002d66:	b090      	sub	sp, #64	; 0x40
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d6c:	231a      	movs	r3, #26
 8002d6e:	2220      	movs	r2, #32
 8002d70:	189b      	adds	r3, r3, r2
 8002d72:	19db      	adds	r3, r3, r7
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	431a      	orrs	r2, r3
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	431a      	orrs	r2, r3
 8002d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4aaf      	ldr	r2, [pc, #700]	; (8003054 <UART_SetConfig+0x2f0>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	0019      	movs	r1, r3
 8002d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da2:	430b      	orrs	r3, r1
 8002da4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	4aaa      	ldr	r2, [pc, #680]	; (8003058 <UART_SetConfig+0x2f4>)
 8002dae:	4013      	ands	r3, r2
 8002db0:	0018      	movs	r0, r3
 8002db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db4:	68d9      	ldr	r1, [r3, #12]
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	0003      	movs	r3, r0
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4aa4      	ldr	r2, [pc, #656]	; (800305c <UART_SetConfig+0x2f8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d004      	beq.n	8002dda <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	4a9f      	ldr	r2, [pc, #636]	; (8003060 <UART_SetConfig+0x2fc>)
 8002de2:	4013      	ands	r3, r2
 8002de4:	0019      	movs	r1, r3
 8002de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dec:	430b      	orrs	r3, r1
 8002dee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df6:	220f      	movs	r2, #15
 8002df8:	4393      	bics	r3, r2
 8002dfa:	0018      	movs	r0, r3
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfe:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	0003      	movs	r3, r0
 8002e06:	430b      	orrs	r3, r1
 8002e08:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a95      	ldr	r2, [pc, #596]	; (8003064 <UART_SetConfig+0x300>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d131      	bne.n	8002e78 <UART_SetConfig+0x114>
 8002e14:	4b94      	ldr	r3, [pc, #592]	; (8003068 <UART_SetConfig+0x304>)
 8002e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e18:	2203      	movs	r2, #3
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	2b03      	cmp	r3, #3
 8002e1e:	d01d      	beq.n	8002e5c <UART_SetConfig+0xf8>
 8002e20:	d823      	bhi.n	8002e6a <UART_SetConfig+0x106>
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d00c      	beq.n	8002e40 <UART_SetConfig+0xdc>
 8002e26:	d820      	bhi.n	8002e6a <UART_SetConfig+0x106>
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d002      	beq.n	8002e32 <UART_SetConfig+0xce>
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d00e      	beq.n	8002e4e <UART_SetConfig+0xea>
 8002e30:	e01b      	b.n	8002e6a <UART_SetConfig+0x106>
 8002e32:	231b      	movs	r3, #27
 8002e34:	2220      	movs	r2, #32
 8002e36:	189b      	adds	r3, r3, r2
 8002e38:	19db      	adds	r3, r3, r7
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	701a      	strb	r2, [r3, #0]
 8002e3e:	e0b4      	b.n	8002faa <UART_SetConfig+0x246>
 8002e40:	231b      	movs	r3, #27
 8002e42:	2220      	movs	r2, #32
 8002e44:	189b      	adds	r3, r3, r2
 8002e46:	19db      	adds	r3, r3, r7
 8002e48:	2202      	movs	r2, #2
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	e0ad      	b.n	8002faa <UART_SetConfig+0x246>
 8002e4e:	231b      	movs	r3, #27
 8002e50:	2220      	movs	r2, #32
 8002e52:	189b      	adds	r3, r3, r2
 8002e54:	19db      	adds	r3, r3, r7
 8002e56:	2204      	movs	r2, #4
 8002e58:	701a      	strb	r2, [r3, #0]
 8002e5a:	e0a6      	b.n	8002faa <UART_SetConfig+0x246>
 8002e5c:	231b      	movs	r3, #27
 8002e5e:	2220      	movs	r2, #32
 8002e60:	189b      	adds	r3, r3, r2
 8002e62:	19db      	adds	r3, r3, r7
 8002e64:	2208      	movs	r2, #8
 8002e66:	701a      	strb	r2, [r3, #0]
 8002e68:	e09f      	b.n	8002faa <UART_SetConfig+0x246>
 8002e6a:	231b      	movs	r3, #27
 8002e6c:	2220      	movs	r2, #32
 8002e6e:	189b      	adds	r3, r3, r2
 8002e70:	19db      	adds	r3, r3, r7
 8002e72:	2210      	movs	r2, #16
 8002e74:	701a      	strb	r2, [r3, #0]
 8002e76:	e098      	b.n	8002faa <UART_SetConfig+0x246>
 8002e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a7b      	ldr	r2, [pc, #492]	; (800306c <UART_SetConfig+0x308>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d131      	bne.n	8002ee6 <UART_SetConfig+0x182>
 8002e82:	4b79      	ldr	r3, [pc, #484]	; (8003068 <UART_SetConfig+0x304>)
 8002e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e86:	220c      	movs	r2, #12
 8002e88:	4013      	ands	r3, r2
 8002e8a:	2b0c      	cmp	r3, #12
 8002e8c:	d01d      	beq.n	8002eca <UART_SetConfig+0x166>
 8002e8e:	d823      	bhi.n	8002ed8 <UART_SetConfig+0x174>
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d00c      	beq.n	8002eae <UART_SetConfig+0x14a>
 8002e94:	d820      	bhi.n	8002ed8 <UART_SetConfig+0x174>
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <UART_SetConfig+0x13c>
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d00e      	beq.n	8002ebc <UART_SetConfig+0x158>
 8002e9e:	e01b      	b.n	8002ed8 <UART_SetConfig+0x174>
 8002ea0:	231b      	movs	r3, #27
 8002ea2:	2220      	movs	r2, #32
 8002ea4:	189b      	adds	r3, r3, r2
 8002ea6:	19db      	adds	r3, r3, r7
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e07d      	b.n	8002faa <UART_SetConfig+0x246>
 8002eae:	231b      	movs	r3, #27
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	189b      	adds	r3, r3, r2
 8002eb4:	19db      	adds	r3, r3, r7
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	701a      	strb	r2, [r3, #0]
 8002eba:	e076      	b.n	8002faa <UART_SetConfig+0x246>
 8002ebc:	231b      	movs	r3, #27
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	189b      	adds	r3, r3, r2
 8002ec2:	19db      	adds	r3, r3, r7
 8002ec4:	2204      	movs	r2, #4
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e06f      	b.n	8002faa <UART_SetConfig+0x246>
 8002eca:	231b      	movs	r3, #27
 8002ecc:	2220      	movs	r2, #32
 8002ece:	189b      	adds	r3, r3, r2
 8002ed0:	19db      	adds	r3, r3, r7
 8002ed2:	2208      	movs	r2, #8
 8002ed4:	701a      	strb	r2, [r3, #0]
 8002ed6:	e068      	b.n	8002faa <UART_SetConfig+0x246>
 8002ed8:	231b      	movs	r3, #27
 8002eda:	2220      	movs	r2, #32
 8002edc:	189b      	adds	r3, r3, r2
 8002ede:	19db      	adds	r3, r3, r7
 8002ee0:	2210      	movs	r2, #16
 8002ee2:	701a      	strb	r2, [r3, #0]
 8002ee4:	e061      	b.n	8002faa <UART_SetConfig+0x246>
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a61      	ldr	r2, [pc, #388]	; (8003070 <UART_SetConfig+0x30c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d106      	bne.n	8002efe <UART_SetConfig+0x19a>
 8002ef0:	231b      	movs	r3, #27
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	189b      	adds	r3, r3, r2
 8002ef6:	19db      	adds	r3, r3, r7
 8002ef8:	2200      	movs	r2, #0
 8002efa:	701a      	strb	r2, [r3, #0]
 8002efc:	e055      	b.n	8002faa <UART_SetConfig+0x246>
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a5c      	ldr	r2, [pc, #368]	; (8003074 <UART_SetConfig+0x310>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d106      	bne.n	8002f16 <UART_SetConfig+0x1b2>
 8002f08:	231b      	movs	r3, #27
 8002f0a:	2220      	movs	r2, #32
 8002f0c:	189b      	adds	r3, r3, r2
 8002f0e:	19db      	adds	r3, r3, r7
 8002f10:	2200      	movs	r2, #0
 8002f12:	701a      	strb	r2, [r3, #0]
 8002f14:	e049      	b.n	8002faa <UART_SetConfig+0x246>
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a50      	ldr	r2, [pc, #320]	; (800305c <UART_SetConfig+0x2f8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d13e      	bne.n	8002f9e <UART_SetConfig+0x23a>
 8002f20:	4b51      	ldr	r3, [pc, #324]	; (8003068 <UART_SetConfig+0x304>)
 8002f22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f24:	23c0      	movs	r3, #192	; 0xc0
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	22c0      	movs	r2, #192	; 0xc0
 8002f2c:	0112      	lsls	r2, r2, #4
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d027      	beq.n	8002f82 <UART_SetConfig+0x21e>
 8002f32:	22c0      	movs	r2, #192	; 0xc0
 8002f34:	0112      	lsls	r2, r2, #4
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d82a      	bhi.n	8002f90 <UART_SetConfig+0x22c>
 8002f3a:	2280      	movs	r2, #128	; 0x80
 8002f3c:	0112      	lsls	r2, r2, #4
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d011      	beq.n	8002f66 <UART_SetConfig+0x202>
 8002f42:	2280      	movs	r2, #128	; 0x80
 8002f44:	0112      	lsls	r2, r2, #4
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d822      	bhi.n	8002f90 <UART_SetConfig+0x22c>
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d004      	beq.n	8002f58 <UART_SetConfig+0x1f4>
 8002f4e:	2280      	movs	r2, #128	; 0x80
 8002f50:	00d2      	lsls	r2, r2, #3
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d00e      	beq.n	8002f74 <UART_SetConfig+0x210>
 8002f56:	e01b      	b.n	8002f90 <UART_SetConfig+0x22c>
 8002f58:	231b      	movs	r3, #27
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	189b      	adds	r3, r3, r2
 8002f5e:	19db      	adds	r3, r3, r7
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	e021      	b.n	8002faa <UART_SetConfig+0x246>
 8002f66:	231b      	movs	r3, #27
 8002f68:	2220      	movs	r2, #32
 8002f6a:	189b      	adds	r3, r3, r2
 8002f6c:	19db      	adds	r3, r3, r7
 8002f6e:	2202      	movs	r2, #2
 8002f70:	701a      	strb	r2, [r3, #0]
 8002f72:	e01a      	b.n	8002faa <UART_SetConfig+0x246>
 8002f74:	231b      	movs	r3, #27
 8002f76:	2220      	movs	r2, #32
 8002f78:	189b      	adds	r3, r3, r2
 8002f7a:	19db      	adds	r3, r3, r7
 8002f7c:	2204      	movs	r2, #4
 8002f7e:	701a      	strb	r2, [r3, #0]
 8002f80:	e013      	b.n	8002faa <UART_SetConfig+0x246>
 8002f82:	231b      	movs	r3, #27
 8002f84:	2220      	movs	r2, #32
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	19db      	adds	r3, r3, r7
 8002f8a:	2208      	movs	r2, #8
 8002f8c:	701a      	strb	r2, [r3, #0]
 8002f8e:	e00c      	b.n	8002faa <UART_SetConfig+0x246>
 8002f90:	231b      	movs	r3, #27
 8002f92:	2220      	movs	r2, #32
 8002f94:	189b      	adds	r3, r3, r2
 8002f96:	19db      	adds	r3, r3, r7
 8002f98:	2210      	movs	r2, #16
 8002f9a:	701a      	strb	r2, [r3, #0]
 8002f9c:	e005      	b.n	8002faa <UART_SetConfig+0x246>
 8002f9e:	231b      	movs	r3, #27
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	189b      	adds	r3, r3, r2
 8002fa4:	19db      	adds	r3, r3, r7
 8002fa6:	2210      	movs	r2, #16
 8002fa8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a2b      	ldr	r2, [pc, #172]	; (800305c <UART_SetConfig+0x2f8>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d000      	beq.n	8002fb6 <UART_SetConfig+0x252>
 8002fb4:	e0a9      	b.n	800310a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002fb6:	231b      	movs	r3, #27
 8002fb8:	2220      	movs	r2, #32
 8002fba:	189b      	adds	r3, r3, r2
 8002fbc:	19db      	adds	r3, r3, r7
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d015      	beq.n	8002ff0 <UART_SetConfig+0x28c>
 8002fc4:	dc18      	bgt.n	8002ff8 <UART_SetConfig+0x294>
 8002fc6:	2b04      	cmp	r3, #4
 8002fc8:	d00d      	beq.n	8002fe6 <UART_SetConfig+0x282>
 8002fca:	dc15      	bgt.n	8002ff8 <UART_SetConfig+0x294>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d002      	beq.n	8002fd6 <UART_SetConfig+0x272>
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d005      	beq.n	8002fe0 <UART_SetConfig+0x27c>
 8002fd4:	e010      	b.n	8002ff8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fd6:	f7fe ff23 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fde:	e014      	b.n	800300a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fe0:	4b25      	ldr	r3, [pc, #148]	; (8003078 <UART_SetConfig+0x314>)
 8002fe2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fe4:	e011      	b.n	800300a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fe6:	f7fe fe8f 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 8002fea:	0003      	movs	r3, r0
 8002fec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002fee:	e00c      	b.n	800300a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ff0:	2380      	movs	r3, #128	; 0x80
 8002ff2:	021b      	lsls	r3, r3, #8
 8002ff4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ff6:	e008      	b.n	800300a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002ffc:	231a      	movs	r3, #26
 8002ffe:	2220      	movs	r2, #32
 8003000:	189b      	adds	r3, r3, r2
 8003002:	19db      	adds	r3, r3, r7
 8003004:	2201      	movs	r2, #1
 8003006:	701a      	strb	r2, [r3, #0]
        break;
 8003008:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800300a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800300c:	2b00      	cmp	r3, #0
 800300e:	d100      	bne.n	8003012 <UART_SetConfig+0x2ae>
 8003010:	e14b      	b.n	80032aa <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003014:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003016:	4b19      	ldr	r3, [pc, #100]	; (800307c <UART_SetConfig+0x318>)
 8003018:	0052      	lsls	r2, r2, #1
 800301a:	5ad3      	ldrh	r3, [r2, r3]
 800301c:	0019      	movs	r1, r3
 800301e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003020:	f7fd f87a 	bl	8000118 <__udivsi3>
 8003024:	0003      	movs	r3, r0
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	0013      	movs	r3, r2
 800302e:	005b      	lsls	r3, r3, #1
 8003030:	189b      	adds	r3, r3, r2
 8003032:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003034:	429a      	cmp	r2, r3
 8003036:	d305      	bcc.n	8003044 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800303e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003040:	429a      	cmp	r2, r3
 8003042:	d91d      	bls.n	8003080 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003044:	231a      	movs	r3, #26
 8003046:	2220      	movs	r2, #32
 8003048:	189b      	adds	r3, r3, r2
 800304a:	19db      	adds	r3, r3, r7
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	e12b      	b.n	80032aa <UART_SetConfig+0x546>
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	cfff69f3 	.word	0xcfff69f3
 8003058:	ffffcfff 	.word	0xffffcfff
 800305c:	40008000 	.word	0x40008000
 8003060:	11fff4ff 	.word	0x11fff4ff
 8003064:	40013800 	.word	0x40013800
 8003068:	40021000 	.word	0x40021000
 800306c:	40004400 	.word	0x40004400
 8003070:	40004800 	.word	0x40004800
 8003074:	40004c00 	.word	0x40004c00
 8003078:	00f42400 	.word	0x00f42400
 800307c:	0800494c 	.word	0x0800494c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003082:	61bb      	str	r3, [r7, #24]
 8003084:	2300      	movs	r3, #0
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800308c:	4b92      	ldr	r3, [pc, #584]	; (80032d8 <UART_SetConfig+0x574>)
 800308e:	0052      	lsls	r2, r2, #1
 8003090:	5ad3      	ldrh	r3, [r2, r3]
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	2300      	movs	r3, #0
 8003096:	617b      	str	r3, [r7, #20]
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	69b8      	ldr	r0, [r7, #24]
 800309e:	69f9      	ldr	r1, [r7, #28]
 80030a0:	f7fd f9b0 	bl	8000404 <__aeabi_uldivmod>
 80030a4:	0002      	movs	r2, r0
 80030a6:	000b      	movs	r3, r1
 80030a8:	0e11      	lsrs	r1, r2, #24
 80030aa:	021d      	lsls	r5, r3, #8
 80030ac:	430d      	orrs	r5, r1
 80030ae:	0214      	lsls	r4, r2, #8
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	60bb      	str	r3, [r7, #8]
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68b8      	ldr	r0, [r7, #8]
 80030be:	68f9      	ldr	r1, [r7, #12]
 80030c0:	1900      	adds	r0, r0, r4
 80030c2:	4169      	adcs	r1, r5
 80030c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	603b      	str	r3, [r7, #0]
 80030ca:	2300      	movs	r3, #0
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f7fd f997 	bl	8000404 <__aeabi_uldivmod>
 80030d6:	0002      	movs	r2, r0
 80030d8:	000b      	movs	r3, r1
 80030da:	0013      	movs	r3, r2
 80030dc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80030de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030e0:	23c0      	movs	r3, #192	; 0xc0
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d309      	bcc.n	80030fc <UART_SetConfig+0x398>
 80030e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ea:	2380      	movs	r3, #128	; 0x80
 80030ec:	035b      	lsls	r3, r3, #13
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d204      	bcs.n	80030fc <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80030f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030f8:	60da      	str	r2, [r3, #12]
 80030fa:	e0d6      	b.n	80032aa <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80030fc:	231a      	movs	r3, #26
 80030fe:	2220      	movs	r2, #32
 8003100:	189b      	adds	r3, r3, r2
 8003102:	19db      	adds	r3, r3, r7
 8003104:	2201      	movs	r2, #1
 8003106:	701a      	strb	r2, [r3, #0]
 8003108:	e0cf      	b.n	80032aa <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	69da      	ldr	r2, [r3, #28]
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	429a      	cmp	r2, r3
 8003114:	d000      	beq.n	8003118 <UART_SetConfig+0x3b4>
 8003116:	e070      	b.n	80031fa <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003118:	231b      	movs	r3, #27
 800311a:	2220      	movs	r2, #32
 800311c:	189b      	adds	r3, r3, r2
 800311e:	19db      	adds	r3, r3, r7
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	2b08      	cmp	r3, #8
 8003124:	d015      	beq.n	8003152 <UART_SetConfig+0x3ee>
 8003126:	dc18      	bgt.n	800315a <UART_SetConfig+0x3f6>
 8003128:	2b04      	cmp	r3, #4
 800312a:	d00d      	beq.n	8003148 <UART_SetConfig+0x3e4>
 800312c:	dc15      	bgt.n	800315a <UART_SetConfig+0x3f6>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <UART_SetConfig+0x3d4>
 8003132:	2b02      	cmp	r3, #2
 8003134:	d005      	beq.n	8003142 <UART_SetConfig+0x3de>
 8003136:	e010      	b.n	800315a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003138:	f7fe fe72 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 800313c:	0003      	movs	r3, r0
 800313e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003140:	e014      	b.n	800316c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003142:	4b66      	ldr	r3, [pc, #408]	; (80032dc <UART_SetConfig+0x578>)
 8003144:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003146:	e011      	b.n	800316c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003148:	f7fe fdde 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 800314c:	0003      	movs	r3, r0
 800314e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003150:	e00c      	b.n	800316c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003152:	2380      	movs	r3, #128	; 0x80
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003158:	e008      	b.n	800316c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800315a:	2300      	movs	r3, #0
 800315c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800315e:	231a      	movs	r3, #26
 8003160:	2220      	movs	r2, #32
 8003162:	189b      	adds	r3, r3, r2
 8003164:	19db      	adds	r3, r3, r7
 8003166:	2201      	movs	r2, #1
 8003168:	701a      	strb	r2, [r3, #0]
        break;
 800316a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800316c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800316e:	2b00      	cmp	r3, #0
 8003170:	d100      	bne.n	8003174 <UART_SetConfig+0x410>
 8003172:	e09a      	b.n	80032aa <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003178:	4b57      	ldr	r3, [pc, #348]	; (80032d8 <UART_SetConfig+0x574>)
 800317a:	0052      	lsls	r2, r2, #1
 800317c:	5ad3      	ldrh	r3, [r2, r3]
 800317e:	0019      	movs	r1, r3
 8003180:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003182:	f7fc ffc9 	bl	8000118 <__udivsi3>
 8003186:	0003      	movs	r3, r0
 8003188:	005a      	lsls	r2, r3, #1
 800318a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	085b      	lsrs	r3, r3, #1
 8003190:	18d2      	adds	r2, r2, r3
 8003192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	0019      	movs	r1, r3
 8003198:	0010      	movs	r0, r2
 800319a:	f7fc ffbd 	bl	8000118 <__udivsi3>
 800319e:	0003      	movs	r3, r0
 80031a0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a4:	2b0f      	cmp	r3, #15
 80031a6:	d921      	bls.n	80031ec <UART_SetConfig+0x488>
 80031a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031aa:	2380      	movs	r3, #128	; 0x80
 80031ac:	025b      	lsls	r3, r3, #9
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d21c      	bcs.n	80031ec <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	200e      	movs	r0, #14
 80031b8:	2420      	movs	r4, #32
 80031ba:	1903      	adds	r3, r0, r4
 80031bc:	19db      	adds	r3, r3, r7
 80031be:	210f      	movs	r1, #15
 80031c0:	438a      	bics	r2, r1
 80031c2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c6:	085b      	lsrs	r3, r3, #1
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2207      	movs	r2, #7
 80031cc:	4013      	ands	r3, r2
 80031ce:	b299      	uxth	r1, r3
 80031d0:	1903      	adds	r3, r0, r4
 80031d2:	19db      	adds	r3, r3, r7
 80031d4:	1902      	adds	r2, r0, r4
 80031d6:	19d2      	adds	r2, r2, r7
 80031d8:	8812      	ldrh	r2, [r2, #0]
 80031da:	430a      	orrs	r2, r1
 80031dc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	1902      	adds	r2, r0, r4
 80031e4:	19d2      	adds	r2, r2, r7
 80031e6:	8812      	ldrh	r2, [r2, #0]
 80031e8:	60da      	str	r2, [r3, #12]
 80031ea:	e05e      	b.n	80032aa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80031ec:	231a      	movs	r3, #26
 80031ee:	2220      	movs	r2, #32
 80031f0:	189b      	adds	r3, r3, r2
 80031f2:	19db      	adds	r3, r3, r7
 80031f4:	2201      	movs	r2, #1
 80031f6:	701a      	strb	r2, [r3, #0]
 80031f8:	e057      	b.n	80032aa <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031fa:	231b      	movs	r3, #27
 80031fc:	2220      	movs	r2, #32
 80031fe:	189b      	adds	r3, r3, r2
 8003200:	19db      	adds	r3, r3, r7
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b08      	cmp	r3, #8
 8003206:	d015      	beq.n	8003234 <UART_SetConfig+0x4d0>
 8003208:	dc18      	bgt.n	800323c <UART_SetConfig+0x4d8>
 800320a:	2b04      	cmp	r3, #4
 800320c:	d00d      	beq.n	800322a <UART_SetConfig+0x4c6>
 800320e:	dc15      	bgt.n	800323c <UART_SetConfig+0x4d8>
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <UART_SetConfig+0x4b6>
 8003214:	2b02      	cmp	r3, #2
 8003216:	d005      	beq.n	8003224 <UART_SetConfig+0x4c0>
 8003218:	e010      	b.n	800323c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800321a:	f7fe fe01 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 800321e:	0003      	movs	r3, r0
 8003220:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003222:	e014      	b.n	800324e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003224:	4b2d      	ldr	r3, [pc, #180]	; (80032dc <UART_SetConfig+0x578>)
 8003226:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003228:	e011      	b.n	800324e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800322a:	f7fe fd6d 	bl	8001d08 <HAL_RCC_GetSysClockFreq>
 800322e:	0003      	movs	r3, r0
 8003230:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003232:	e00c      	b.n	800324e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003234:	2380      	movs	r3, #128	; 0x80
 8003236:	021b      	lsls	r3, r3, #8
 8003238:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800323a:	e008      	b.n	800324e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003240:	231a      	movs	r3, #26
 8003242:	2220      	movs	r2, #32
 8003244:	189b      	adds	r3, r3, r2
 8003246:	19db      	adds	r3, r3, r7
 8003248:	2201      	movs	r2, #1
 800324a:	701a      	strb	r2, [r3, #0]
        break;
 800324c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800324e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003250:	2b00      	cmp	r3, #0
 8003252:	d02a      	beq.n	80032aa <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003256:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003258:	4b1f      	ldr	r3, [pc, #124]	; (80032d8 <UART_SetConfig+0x574>)
 800325a:	0052      	lsls	r2, r2, #1
 800325c:	5ad3      	ldrh	r3, [r2, r3]
 800325e:	0019      	movs	r1, r3
 8003260:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003262:	f7fc ff59 	bl	8000118 <__udivsi3>
 8003266:	0003      	movs	r3, r0
 8003268:	001a      	movs	r2, r3
 800326a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	18d2      	adds	r2, r2, r3
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	0019      	movs	r1, r3
 8003278:	0010      	movs	r0, r2
 800327a:	f7fc ff4d 	bl	8000118 <__udivsi3>
 800327e:	0003      	movs	r3, r0
 8003280:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003284:	2b0f      	cmp	r3, #15
 8003286:	d90a      	bls.n	800329e <UART_SetConfig+0x53a>
 8003288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800328a:	2380      	movs	r3, #128	; 0x80
 800328c:	025b      	lsls	r3, r3, #9
 800328e:	429a      	cmp	r2, r3
 8003290:	d205      	bcs.n	800329e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003294:	b29a      	uxth	r2, r3
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	60da      	str	r2, [r3, #12]
 800329c:	e005      	b.n	80032aa <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800329e:	231a      	movs	r3, #26
 80032a0:	2220      	movs	r2, #32
 80032a2:	189b      	adds	r3, r3, r2
 80032a4:	19db      	adds	r3, r3, r7
 80032a6:	2201      	movs	r2, #1
 80032a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	226a      	movs	r2, #106	; 0x6a
 80032ae:	2101      	movs	r1, #1
 80032b0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80032b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b4:	2268      	movs	r2, #104	; 0x68
 80032b6:	2101      	movs	r1, #1
 80032b8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	2200      	movs	r2, #0
 80032be:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80032c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c2:	2200      	movs	r2, #0
 80032c4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80032c6:	231a      	movs	r3, #26
 80032c8:	2220      	movs	r2, #32
 80032ca:	189b      	adds	r3, r3, r2
 80032cc:	19db      	adds	r3, r3, r7
 80032ce:	781b      	ldrb	r3, [r3, #0]
}
 80032d0:	0018      	movs	r0, r3
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b010      	add	sp, #64	; 0x40
 80032d6:	bdb0      	pop	{r4, r5, r7, pc}
 80032d8:	0800494c 	.word	0x0800494c
 80032dc:	00f42400 	.word	0x00f42400

080032e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ec:	2201      	movs	r2, #1
 80032ee:	4013      	ands	r3, r2
 80032f0:	d00b      	beq.n	800330a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	4a4a      	ldr	r2, [pc, #296]	; (8003424 <UART_AdvFeatureConfig+0x144>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330e:	2202      	movs	r2, #2
 8003310:	4013      	ands	r3, r2
 8003312:	d00b      	beq.n	800332c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4a43      	ldr	r2, [pc, #268]	; (8003428 <UART_AdvFeatureConfig+0x148>)
 800331c:	4013      	ands	r3, r2
 800331e:	0019      	movs	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	2204      	movs	r2, #4
 8003332:	4013      	ands	r3, r2
 8003334:	d00b      	beq.n	800334e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	4a3b      	ldr	r2, [pc, #236]	; (800342c <UART_AdvFeatureConfig+0x14c>)
 800333e:	4013      	ands	r3, r2
 8003340:	0019      	movs	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003352:	2208      	movs	r2, #8
 8003354:	4013      	ands	r3, r2
 8003356:	d00b      	beq.n	8003370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	4a34      	ldr	r2, [pc, #208]	; (8003430 <UART_AdvFeatureConfig+0x150>)
 8003360:	4013      	ands	r3, r2
 8003362:	0019      	movs	r1, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003374:	2210      	movs	r2, #16
 8003376:	4013      	ands	r3, r2
 8003378:	d00b      	beq.n	8003392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4a2c      	ldr	r2, [pc, #176]	; (8003434 <UART_AdvFeatureConfig+0x154>)
 8003382:	4013      	ands	r3, r2
 8003384:	0019      	movs	r1, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003396:	2220      	movs	r2, #32
 8003398:	4013      	ands	r3, r2
 800339a:	d00b      	beq.n	80033b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	4a25      	ldr	r2, [pc, #148]	; (8003438 <UART_AdvFeatureConfig+0x158>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	0019      	movs	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b8:	2240      	movs	r2, #64	; 0x40
 80033ba:	4013      	ands	r3, r2
 80033bc:	d01d      	beq.n	80033fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	4a1d      	ldr	r2, [pc, #116]	; (800343c <UART_AdvFeatureConfig+0x15c>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	0019      	movs	r1, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033da:	2380      	movs	r3, #128	; 0x80
 80033dc:	035b      	lsls	r3, r3, #13
 80033de:	429a      	cmp	r2, r3
 80033e0:	d10b      	bne.n	80033fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	4a15      	ldr	r2, [pc, #84]	; (8003440 <UART_AdvFeatureConfig+0x160>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	0019      	movs	r1, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fe:	2280      	movs	r2, #128	; 0x80
 8003400:	4013      	ands	r3, r2
 8003402:	d00b      	beq.n	800341c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4a0e      	ldr	r2, [pc, #56]	; (8003444 <UART_AdvFeatureConfig+0x164>)
 800340c:	4013      	ands	r3, r2
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	605a      	str	r2, [r3, #4]
  }
}
 800341c:	46c0      	nop			; (mov r8, r8)
 800341e:	46bd      	mov	sp, r7
 8003420:	b002      	add	sp, #8
 8003422:	bd80      	pop	{r7, pc}
 8003424:	fffdffff 	.word	0xfffdffff
 8003428:	fffeffff 	.word	0xfffeffff
 800342c:	fffbffff 	.word	0xfffbffff
 8003430:	ffff7fff 	.word	0xffff7fff
 8003434:	ffffefff 	.word	0xffffefff
 8003438:	ffffdfff 	.word	0xffffdfff
 800343c:	ffefffff 	.word	0xffefffff
 8003440:	ff9fffff 	.word	0xff9fffff
 8003444:	fff7ffff 	.word	0xfff7ffff

08003448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af02      	add	r7, sp, #8
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2290      	movs	r2, #144	; 0x90
 8003454:	2100      	movs	r1, #0
 8003456:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003458:	f7fd fd5a 	bl	8000f10 <HAL_GetTick>
 800345c:	0003      	movs	r3, r0
 800345e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2208      	movs	r2, #8
 8003468:	4013      	ands	r3, r2
 800346a:	2b08      	cmp	r3, #8
 800346c:	d10c      	bne.n	8003488 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2280      	movs	r2, #128	; 0x80
 8003472:	0391      	lsls	r1, r2, #14
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	4a1a      	ldr	r2, [pc, #104]	; (80034e0 <UART_CheckIdleState+0x98>)
 8003478:	9200      	str	r2, [sp, #0]
 800347a:	2200      	movs	r2, #0
 800347c:	f000 f832 	bl	80034e4 <UART_WaitOnFlagUntilTimeout>
 8003480:	1e03      	subs	r3, r0, #0
 8003482:	d001      	beq.n	8003488 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e026      	b.n	80034d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2204      	movs	r2, #4
 8003490:	4013      	ands	r3, r2
 8003492:	2b04      	cmp	r3, #4
 8003494:	d10c      	bne.n	80034b0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2280      	movs	r2, #128	; 0x80
 800349a:	03d1      	lsls	r1, r2, #15
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	4a10      	ldr	r2, [pc, #64]	; (80034e0 <UART_CheckIdleState+0x98>)
 80034a0:	9200      	str	r2, [sp, #0]
 80034a2:	2200      	movs	r2, #0
 80034a4:	f000 f81e 	bl	80034e4 <UART_WaitOnFlagUntilTimeout>
 80034a8:	1e03      	subs	r3, r0, #0
 80034aa:	d001      	beq.n	80034b0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e012      	b.n	80034d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2288      	movs	r2, #136	; 0x88
 80034b4:	2120      	movs	r1, #32
 80034b6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	228c      	movs	r2, #140	; 0x8c
 80034bc:	2120      	movs	r1, #32
 80034be:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2284      	movs	r2, #132	; 0x84
 80034d0:	2100      	movs	r1, #0
 80034d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	0018      	movs	r0, r3
 80034d8:	46bd      	mov	sp, r7
 80034da:	b004      	add	sp, #16
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	46c0      	nop			; (mov r8, r8)
 80034e0:	01ffffff 	.word	0x01ffffff

080034e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b094      	sub	sp, #80	; 0x50
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	603b      	str	r3, [r7, #0]
 80034f0:	1dfb      	adds	r3, r7, #7
 80034f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034f4:	e0a7      	b.n	8003646 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034f8:	3301      	adds	r3, #1
 80034fa:	d100      	bne.n	80034fe <UART_WaitOnFlagUntilTimeout+0x1a>
 80034fc:	e0a3      	b.n	8003646 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034fe:	f7fd fd07 	bl	8000f10 <HAL_GetTick>
 8003502:	0002      	movs	r2, r0
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	1ad3      	subs	r3, r2, r3
 8003508:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800350a:	429a      	cmp	r2, r3
 800350c:	d302      	bcc.n	8003514 <UART_WaitOnFlagUntilTimeout+0x30>
 800350e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003510:	2b00      	cmp	r3, #0
 8003512:	d13f      	bne.n	8003594 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003514:	f3ef 8310 	mrs	r3, PRIMASK
 8003518:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800351a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800351c:	647b      	str	r3, [r7, #68]	; 0x44
 800351e:	2301      	movs	r3, #1
 8003520:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003524:	f383 8810 	msr	PRIMASK, r3
}
 8003528:	46c0      	nop			; (mov r8, r8)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	494e      	ldr	r1, [pc, #312]	; (8003670 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003536:	400a      	ands	r2, r1
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800353c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	f383 8810 	msr	PRIMASK, r3
}
 8003544:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003546:	f3ef 8310 	mrs	r3, PRIMASK
 800354a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800354c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800354e:	643b      	str	r3, [r7, #64]	; 0x40
 8003550:	2301      	movs	r3, #1
 8003552:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003556:	f383 8810 	msr	PRIMASK, r3
}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2101      	movs	r1, #1
 8003568:	438a      	bics	r2, r1
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800356e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003572:	f383 8810 	msr	PRIMASK, r3
}
 8003576:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2288      	movs	r2, #136	; 0x88
 800357c:	2120      	movs	r1, #32
 800357e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	228c      	movs	r2, #140	; 0x8c
 8003584:	2120      	movs	r1, #32
 8003586:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2284      	movs	r2, #132	; 0x84
 800358c:	2100      	movs	r1, #0
 800358e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e069      	b.n	8003668 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2204      	movs	r2, #4
 800359c:	4013      	ands	r3, r2
 800359e:	d052      	beq.n	8003646 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	69da      	ldr	r2, [r3, #28]
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	401a      	ands	r2, r3
 80035ac:	2380      	movs	r3, #128	; 0x80
 80035ae:	011b      	lsls	r3, r3, #4
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d148      	bne.n	8003646 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2280      	movs	r2, #128	; 0x80
 80035ba:	0112      	lsls	r2, r2, #4
 80035bc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035be:	f3ef 8310 	mrs	r3, PRIMASK
 80035c2:	613b      	str	r3, [r7, #16]
  return(result);
 80035c4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80035c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035c8:	2301      	movs	r3, #1
 80035ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f383 8810 	msr	PRIMASK, r3
}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4924      	ldr	r1, [pc, #144]	; (8003670 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80035e0:	400a      	ands	r2, r1
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	f383 8810 	msr	PRIMASK, r3
}
 80035ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f0:	f3ef 8310 	mrs	r3, PRIMASK
 80035f4:	61fb      	str	r3, [r7, #28]
  return(result);
 80035f6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80035fa:	2301      	movs	r3, #1
 80035fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035fe:	6a3b      	ldr	r3, [r7, #32]
 8003600:	f383 8810 	msr	PRIMASK, r3
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2101      	movs	r1, #1
 8003612:	438a      	bics	r2, r1
 8003614:	609a      	str	r2, [r3, #8]
 8003616:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003618:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800361a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361c:	f383 8810 	msr	PRIMASK, r3
}
 8003620:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2288      	movs	r2, #136	; 0x88
 8003626:	2120      	movs	r1, #32
 8003628:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	228c      	movs	r2, #140	; 0x8c
 800362e:	2120      	movs	r1, #32
 8003630:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2290      	movs	r2, #144	; 0x90
 8003636:	2120      	movs	r1, #32
 8003638:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2284      	movs	r2, #132	; 0x84
 800363e:	2100      	movs	r1, #0
 8003640:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e010      	b.n	8003668 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	69db      	ldr	r3, [r3, #28]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	4013      	ands	r3, r2
 8003650:	68ba      	ldr	r2, [r7, #8]
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	425a      	negs	r2, r3
 8003656:	4153      	adcs	r3, r2
 8003658:	b2db      	uxtb	r3, r3
 800365a:	001a      	movs	r2, r3
 800365c:	1dfb      	adds	r3, r7, #7
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d100      	bne.n	8003666 <UART_WaitOnFlagUntilTimeout+0x182>
 8003664:	e747      	b.n	80034f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003666:	2300      	movs	r3, #0
}
 8003668:	0018      	movs	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	b014      	add	sp, #80	; 0x50
 800366e:	bd80      	pop	{r7, pc}
 8003670:	fffffe5f 	.word	0xfffffe5f

08003674 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2284      	movs	r2, #132	; 0x84
 8003680:	5c9b      	ldrb	r3, [r3, r2]
 8003682:	2b01      	cmp	r3, #1
 8003684:	d101      	bne.n	800368a <HAL_UARTEx_DisableFifoMode+0x16>
 8003686:	2302      	movs	r3, #2
 8003688:	e027      	b.n	80036da <HAL_UARTEx_DisableFifoMode+0x66>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2284      	movs	r2, #132	; 0x84
 800368e:	2101      	movs	r1, #1
 8003690:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2288      	movs	r2, #136	; 0x88
 8003696:	2124      	movs	r1, #36	; 0x24
 8003698:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	438a      	bics	r2, r1
 80036b0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4a0b      	ldr	r2, [pc, #44]	; (80036e4 <HAL_UARTEx_DisableFifoMode+0x70>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2288      	movs	r2, #136	; 0x88
 80036cc:	2120      	movs	r1, #32
 80036ce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2284      	movs	r2, #132	; 0x84
 80036d4:	2100      	movs	r1, #0
 80036d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	0018      	movs	r0, r3
 80036dc:	46bd      	mov	sp, r7
 80036de:	b004      	add	sp, #16
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	dfffffff 	.word	0xdfffffff

080036e8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2284      	movs	r2, #132	; 0x84
 80036f6:	5c9b      	ldrb	r3, [r3, r2]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d101      	bne.n	8003700 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80036fc:	2302      	movs	r3, #2
 80036fe:	e02e      	b.n	800375e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2284      	movs	r2, #132	; 0x84
 8003704:	2101      	movs	r1, #1
 8003706:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2288      	movs	r2, #136	; 0x88
 800370c:	2124      	movs	r1, #36	; 0x24
 800370e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2101      	movs	r1, #1
 8003724:	438a      	bics	r2, r1
 8003726:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	08d9      	lsrs	r1, r3, #3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	0018      	movs	r0, r3
 8003740:	f000 f854 	bl	80037ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2288      	movs	r2, #136	; 0x88
 8003750:	2120      	movs	r1, #32
 8003752:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2284      	movs	r2, #132	; 0x84
 8003758:	2100      	movs	r1, #0
 800375a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800375c:	2300      	movs	r3, #0
}
 800375e:	0018      	movs	r0, r3
 8003760:	46bd      	mov	sp, r7
 8003762:	b004      	add	sp, #16
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2284      	movs	r2, #132	; 0x84
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800377c:	2302      	movs	r3, #2
 800377e:	e02f      	b.n	80037e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2284      	movs	r2, #132	; 0x84
 8003784:	2101      	movs	r1, #1
 8003786:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2288      	movs	r2, #136	; 0x88
 800378c:	2124      	movs	r1, #36	; 0x24
 800378e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2101      	movs	r1, #1
 80037a4:	438a      	bics	r2, r1
 80037a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	4a0e      	ldr	r2, [pc, #56]	; (80037e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	0019      	movs	r1, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f000 f813 	bl	80037ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2288      	movs	r2, #136	; 0x88
 80037d2:	2120      	movs	r1, #32
 80037d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2284      	movs	r2, #132	; 0x84
 80037da:	2100      	movs	r1, #0
 80037dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	0018      	movs	r0, r3
 80037e2:	46bd      	mov	sp, r7
 80037e4:	b004      	add	sp, #16
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	f1ffffff 	.word	0xf1ffffff

080037ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80037ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d108      	bne.n	800380e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	226a      	movs	r2, #106	; 0x6a
 8003800:	2101      	movs	r1, #1
 8003802:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2268      	movs	r2, #104	; 0x68
 8003808:	2101      	movs	r1, #1
 800380a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800380c:	e043      	b.n	8003896 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800380e:	260f      	movs	r6, #15
 8003810:	19bb      	adds	r3, r7, r6
 8003812:	2208      	movs	r2, #8
 8003814:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003816:	200e      	movs	r0, #14
 8003818:	183b      	adds	r3, r7, r0
 800381a:	2208      	movs	r2, #8
 800381c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	0e5b      	lsrs	r3, r3, #25
 8003826:	b2da      	uxtb	r2, r3
 8003828:	240d      	movs	r4, #13
 800382a:	193b      	adds	r3, r7, r4
 800382c:	2107      	movs	r1, #7
 800382e:	400a      	ands	r2, r1
 8003830:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	0f5b      	lsrs	r3, r3, #29
 800383a:	b2da      	uxtb	r2, r3
 800383c:	250c      	movs	r5, #12
 800383e:	197b      	adds	r3, r7, r5
 8003840:	2107      	movs	r1, #7
 8003842:	400a      	ands	r2, r1
 8003844:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003846:	183b      	adds	r3, r7, r0
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	197a      	adds	r2, r7, r5
 800384c:	7812      	ldrb	r2, [r2, #0]
 800384e:	4914      	ldr	r1, [pc, #80]	; (80038a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003850:	5c8a      	ldrb	r2, [r1, r2]
 8003852:	435a      	muls	r2, r3
 8003854:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003856:	197b      	adds	r3, r7, r5
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	4a12      	ldr	r2, [pc, #72]	; (80038a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800385c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800385e:	0019      	movs	r1, r3
 8003860:	f7fc fce4 	bl	800022c <__divsi3>
 8003864:	0003      	movs	r3, r0
 8003866:	b299      	uxth	r1, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	226a      	movs	r2, #106	; 0x6a
 800386c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800386e:	19bb      	adds	r3, r7, r6
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	193a      	adds	r2, r7, r4
 8003874:	7812      	ldrb	r2, [r2, #0]
 8003876:	490a      	ldr	r1, [pc, #40]	; (80038a0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003878:	5c8a      	ldrb	r2, [r1, r2]
 800387a:	435a      	muls	r2, r3
 800387c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800387e:	193b      	adds	r3, r7, r4
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	4a08      	ldr	r2, [pc, #32]	; (80038a4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003884:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003886:	0019      	movs	r1, r3
 8003888:	f7fc fcd0 	bl	800022c <__divsi3>
 800388c:	0003      	movs	r3, r0
 800388e:	b299      	uxth	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2268      	movs	r2, #104	; 0x68
 8003894:	5299      	strh	r1, [r3, r2]
}
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	46bd      	mov	sp, r7
 800389a:	b005      	add	sp, #20
 800389c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800389e:	46c0      	nop			; (mov r8, r8)
 80038a0:	08004964 	.word	0x08004964
 80038a4:	0800496c 	.word	0x0800496c

080038a8 <__errno>:
 80038a8:	4b01      	ldr	r3, [pc, #4]	; (80038b0 <__errno+0x8>)
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	4770      	bx	lr
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	2000000c 	.word	0x2000000c

080038b4 <__libc_init_array>:
 80038b4:	b570      	push	{r4, r5, r6, lr}
 80038b6:	2600      	movs	r6, #0
 80038b8:	4d0c      	ldr	r5, [pc, #48]	; (80038ec <__libc_init_array+0x38>)
 80038ba:	4c0d      	ldr	r4, [pc, #52]	; (80038f0 <__libc_init_array+0x3c>)
 80038bc:	1b64      	subs	r4, r4, r5
 80038be:	10a4      	asrs	r4, r4, #2
 80038c0:	42a6      	cmp	r6, r4
 80038c2:	d109      	bne.n	80038d8 <__libc_init_array+0x24>
 80038c4:	2600      	movs	r6, #0
 80038c6:	f000 fff9 	bl	80048bc <_init>
 80038ca:	4d0a      	ldr	r5, [pc, #40]	; (80038f4 <__libc_init_array+0x40>)
 80038cc:	4c0a      	ldr	r4, [pc, #40]	; (80038f8 <__libc_init_array+0x44>)
 80038ce:	1b64      	subs	r4, r4, r5
 80038d0:	10a4      	asrs	r4, r4, #2
 80038d2:	42a6      	cmp	r6, r4
 80038d4:	d105      	bne.n	80038e2 <__libc_init_array+0x2e>
 80038d6:	bd70      	pop	{r4, r5, r6, pc}
 80038d8:	00b3      	lsls	r3, r6, #2
 80038da:	58eb      	ldr	r3, [r5, r3]
 80038dc:	4798      	blx	r3
 80038de:	3601      	adds	r6, #1
 80038e0:	e7ee      	b.n	80038c0 <__libc_init_array+0xc>
 80038e2:	00b3      	lsls	r3, r6, #2
 80038e4:	58eb      	ldr	r3, [r5, r3]
 80038e6:	4798      	blx	r3
 80038e8:	3601      	adds	r6, #1
 80038ea:	e7f2      	b.n	80038d2 <__libc_init_array+0x1e>
 80038ec:	08004a14 	.word	0x08004a14
 80038f0:	08004a14 	.word	0x08004a14
 80038f4:	08004a14 	.word	0x08004a14
 80038f8:	08004a18 	.word	0x08004a18

080038fc <memset>:
 80038fc:	0003      	movs	r3, r0
 80038fe:	1882      	adds	r2, r0, r2
 8003900:	4293      	cmp	r3, r2
 8003902:	d100      	bne.n	8003906 <memset+0xa>
 8003904:	4770      	bx	lr
 8003906:	7019      	strb	r1, [r3, #0]
 8003908:	3301      	adds	r3, #1
 800390a:	e7f9      	b.n	8003900 <memset+0x4>

0800390c <iprintf>:
 800390c:	b40f      	push	{r0, r1, r2, r3}
 800390e:	4b0b      	ldr	r3, [pc, #44]	; (800393c <iprintf+0x30>)
 8003910:	b513      	push	{r0, r1, r4, lr}
 8003912:	681c      	ldr	r4, [r3, #0]
 8003914:	2c00      	cmp	r4, #0
 8003916:	d005      	beq.n	8003924 <iprintf+0x18>
 8003918:	69a3      	ldr	r3, [r4, #24]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d102      	bne.n	8003924 <iprintf+0x18>
 800391e:	0020      	movs	r0, r4
 8003920:	f000 f870 	bl	8003a04 <__sinit>
 8003924:	ab05      	add	r3, sp, #20
 8003926:	0020      	movs	r0, r4
 8003928:	9a04      	ldr	r2, [sp, #16]
 800392a:	68a1      	ldr	r1, [r4, #8]
 800392c:	9301      	str	r3, [sp, #4]
 800392e:	f000 f9cd 	bl	8003ccc <_vfiprintf_r>
 8003932:	bc16      	pop	{r1, r2, r4}
 8003934:	bc08      	pop	{r3}
 8003936:	b004      	add	sp, #16
 8003938:	4718      	bx	r3
 800393a:	46c0      	nop			; (mov r8, r8)
 800393c:	2000000c 	.word	0x2000000c

08003940 <std>:
 8003940:	2300      	movs	r3, #0
 8003942:	b510      	push	{r4, lr}
 8003944:	0004      	movs	r4, r0
 8003946:	6003      	str	r3, [r0, #0]
 8003948:	6043      	str	r3, [r0, #4]
 800394a:	6083      	str	r3, [r0, #8]
 800394c:	8181      	strh	r1, [r0, #12]
 800394e:	6643      	str	r3, [r0, #100]	; 0x64
 8003950:	0019      	movs	r1, r3
 8003952:	81c2      	strh	r2, [r0, #14]
 8003954:	6103      	str	r3, [r0, #16]
 8003956:	6143      	str	r3, [r0, #20]
 8003958:	6183      	str	r3, [r0, #24]
 800395a:	2208      	movs	r2, #8
 800395c:	305c      	adds	r0, #92	; 0x5c
 800395e:	f7ff ffcd 	bl	80038fc <memset>
 8003962:	4b05      	ldr	r3, [pc, #20]	; (8003978 <std+0x38>)
 8003964:	6224      	str	r4, [r4, #32]
 8003966:	6263      	str	r3, [r4, #36]	; 0x24
 8003968:	4b04      	ldr	r3, [pc, #16]	; (800397c <std+0x3c>)
 800396a:	62a3      	str	r3, [r4, #40]	; 0x28
 800396c:	4b04      	ldr	r3, [pc, #16]	; (8003980 <std+0x40>)
 800396e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003970:	4b04      	ldr	r3, [pc, #16]	; (8003984 <std+0x44>)
 8003972:	6323      	str	r3, [r4, #48]	; 0x30
 8003974:	bd10      	pop	{r4, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	08004269 	.word	0x08004269
 800397c:	08004291 	.word	0x08004291
 8003980:	080042c9 	.word	0x080042c9
 8003984:	080042f5 	.word	0x080042f5

08003988 <_cleanup_r>:
 8003988:	b510      	push	{r4, lr}
 800398a:	4902      	ldr	r1, [pc, #8]	; (8003994 <_cleanup_r+0xc>)
 800398c:	f000 f8ba 	bl	8003b04 <_fwalk_reent>
 8003990:	bd10      	pop	{r4, pc}
 8003992:	46c0      	nop			; (mov r8, r8)
 8003994:	08004601 	.word	0x08004601

08003998 <__sfmoreglue>:
 8003998:	b570      	push	{r4, r5, r6, lr}
 800399a:	2568      	movs	r5, #104	; 0x68
 800399c:	1e4a      	subs	r2, r1, #1
 800399e:	4355      	muls	r5, r2
 80039a0:	000e      	movs	r6, r1
 80039a2:	0029      	movs	r1, r5
 80039a4:	3174      	adds	r1, #116	; 0x74
 80039a6:	f000 f8f3 	bl	8003b90 <_malloc_r>
 80039aa:	1e04      	subs	r4, r0, #0
 80039ac:	d008      	beq.n	80039c0 <__sfmoreglue+0x28>
 80039ae:	2100      	movs	r1, #0
 80039b0:	002a      	movs	r2, r5
 80039b2:	6001      	str	r1, [r0, #0]
 80039b4:	6046      	str	r6, [r0, #4]
 80039b6:	300c      	adds	r0, #12
 80039b8:	60a0      	str	r0, [r4, #8]
 80039ba:	3268      	adds	r2, #104	; 0x68
 80039bc:	f7ff ff9e 	bl	80038fc <memset>
 80039c0:	0020      	movs	r0, r4
 80039c2:	bd70      	pop	{r4, r5, r6, pc}

080039c4 <__sfp_lock_acquire>:
 80039c4:	b510      	push	{r4, lr}
 80039c6:	4802      	ldr	r0, [pc, #8]	; (80039d0 <__sfp_lock_acquire+0xc>)
 80039c8:	f000 f8bd 	bl	8003b46 <__retarget_lock_acquire_recursive>
 80039cc:	bd10      	pop	{r4, pc}
 80039ce:	46c0      	nop			; (mov r8, r8)
 80039d0:	200001d9 	.word	0x200001d9

080039d4 <__sfp_lock_release>:
 80039d4:	b510      	push	{r4, lr}
 80039d6:	4802      	ldr	r0, [pc, #8]	; (80039e0 <__sfp_lock_release+0xc>)
 80039d8:	f000 f8b6 	bl	8003b48 <__retarget_lock_release_recursive>
 80039dc:	bd10      	pop	{r4, pc}
 80039de:	46c0      	nop			; (mov r8, r8)
 80039e0:	200001d9 	.word	0x200001d9

080039e4 <__sinit_lock_acquire>:
 80039e4:	b510      	push	{r4, lr}
 80039e6:	4802      	ldr	r0, [pc, #8]	; (80039f0 <__sinit_lock_acquire+0xc>)
 80039e8:	f000 f8ad 	bl	8003b46 <__retarget_lock_acquire_recursive>
 80039ec:	bd10      	pop	{r4, pc}
 80039ee:	46c0      	nop			; (mov r8, r8)
 80039f0:	200001da 	.word	0x200001da

080039f4 <__sinit_lock_release>:
 80039f4:	b510      	push	{r4, lr}
 80039f6:	4802      	ldr	r0, [pc, #8]	; (8003a00 <__sinit_lock_release+0xc>)
 80039f8:	f000 f8a6 	bl	8003b48 <__retarget_lock_release_recursive>
 80039fc:	bd10      	pop	{r4, pc}
 80039fe:	46c0      	nop			; (mov r8, r8)
 8003a00:	200001da 	.word	0x200001da

08003a04 <__sinit>:
 8003a04:	b513      	push	{r0, r1, r4, lr}
 8003a06:	0004      	movs	r4, r0
 8003a08:	f7ff ffec 	bl	80039e4 <__sinit_lock_acquire>
 8003a0c:	69a3      	ldr	r3, [r4, #24]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d002      	beq.n	8003a18 <__sinit+0x14>
 8003a12:	f7ff ffef 	bl	80039f4 <__sinit_lock_release>
 8003a16:	bd13      	pop	{r0, r1, r4, pc}
 8003a18:	64a3      	str	r3, [r4, #72]	; 0x48
 8003a1a:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003a1c:	6523      	str	r3, [r4, #80]	; 0x50
 8003a1e:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <__sinit+0x68>)
 8003a20:	4a13      	ldr	r2, [pc, #76]	; (8003a70 <__sinit+0x6c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	62a2      	str	r2, [r4, #40]	; 0x28
 8003a26:	9301      	str	r3, [sp, #4]
 8003a28:	42a3      	cmp	r3, r4
 8003a2a:	d101      	bne.n	8003a30 <__sinit+0x2c>
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	61a3      	str	r3, [r4, #24]
 8003a30:	0020      	movs	r0, r4
 8003a32:	f000 f81f 	bl	8003a74 <__sfp>
 8003a36:	6060      	str	r0, [r4, #4]
 8003a38:	0020      	movs	r0, r4
 8003a3a:	f000 f81b 	bl	8003a74 <__sfp>
 8003a3e:	60a0      	str	r0, [r4, #8]
 8003a40:	0020      	movs	r0, r4
 8003a42:	f000 f817 	bl	8003a74 <__sfp>
 8003a46:	2200      	movs	r2, #0
 8003a48:	2104      	movs	r1, #4
 8003a4a:	60e0      	str	r0, [r4, #12]
 8003a4c:	6860      	ldr	r0, [r4, #4]
 8003a4e:	f7ff ff77 	bl	8003940 <std>
 8003a52:	2201      	movs	r2, #1
 8003a54:	2109      	movs	r1, #9
 8003a56:	68a0      	ldr	r0, [r4, #8]
 8003a58:	f7ff ff72 	bl	8003940 <std>
 8003a5c:	2202      	movs	r2, #2
 8003a5e:	2112      	movs	r1, #18
 8003a60:	68e0      	ldr	r0, [r4, #12]
 8003a62:	f7ff ff6d 	bl	8003940 <std>
 8003a66:	2301      	movs	r3, #1
 8003a68:	61a3      	str	r3, [r4, #24]
 8003a6a:	e7d2      	b.n	8003a12 <__sinit+0xe>
 8003a6c:	08004974 	.word	0x08004974
 8003a70:	08003989 	.word	0x08003989

08003a74 <__sfp>:
 8003a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a76:	0007      	movs	r7, r0
 8003a78:	f7ff ffa4 	bl	80039c4 <__sfp_lock_acquire>
 8003a7c:	4b1f      	ldr	r3, [pc, #124]	; (8003afc <__sfp+0x88>)
 8003a7e:	681e      	ldr	r6, [r3, #0]
 8003a80:	69b3      	ldr	r3, [r6, #24]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d102      	bne.n	8003a8c <__sfp+0x18>
 8003a86:	0030      	movs	r0, r6
 8003a88:	f7ff ffbc 	bl	8003a04 <__sinit>
 8003a8c:	3648      	adds	r6, #72	; 0x48
 8003a8e:	68b4      	ldr	r4, [r6, #8]
 8003a90:	6873      	ldr	r3, [r6, #4]
 8003a92:	3b01      	subs	r3, #1
 8003a94:	d504      	bpl.n	8003aa0 <__sfp+0x2c>
 8003a96:	6833      	ldr	r3, [r6, #0]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d022      	beq.n	8003ae2 <__sfp+0x6e>
 8003a9c:	6836      	ldr	r6, [r6, #0]
 8003a9e:	e7f6      	b.n	8003a8e <__sfp+0x1a>
 8003aa0:	220c      	movs	r2, #12
 8003aa2:	5ea5      	ldrsh	r5, [r4, r2]
 8003aa4:	2d00      	cmp	r5, #0
 8003aa6:	d11a      	bne.n	8003ade <__sfp+0x6a>
 8003aa8:	0020      	movs	r0, r4
 8003aaa:	4b15      	ldr	r3, [pc, #84]	; (8003b00 <__sfp+0x8c>)
 8003aac:	3058      	adds	r0, #88	; 0x58
 8003aae:	60e3      	str	r3, [r4, #12]
 8003ab0:	6665      	str	r5, [r4, #100]	; 0x64
 8003ab2:	f000 f847 	bl	8003b44 <__retarget_lock_init_recursive>
 8003ab6:	f7ff ff8d 	bl	80039d4 <__sfp_lock_release>
 8003aba:	0020      	movs	r0, r4
 8003abc:	2208      	movs	r2, #8
 8003abe:	0029      	movs	r1, r5
 8003ac0:	6025      	str	r5, [r4, #0]
 8003ac2:	60a5      	str	r5, [r4, #8]
 8003ac4:	6065      	str	r5, [r4, #4]
 8003ac6:	6125      	str	r5, [r4, #16]
 8003ac8:	6165      	str	r5, [r4, #20]
 8003aca:	61a5      	str	r5, [r4, #24]
 8003acc:	305c      	adds	r0, #92	; 0x5c
 8003ace:	f7ff ff15 	bl	80038fc <memset>
 8003ad2:	6365      	str	r5, [r4, #52]	; 0x34
 8003ad4:	63a5      	str	r5, [r4, #56]	; 0x38
 8003ad6:	64a5      	str	r5, [r4, #72]	; 0x48
 8003ad8:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003ada:	0020      	movs	r0, r4
 8003adc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ade:	3468      	adds	r4, #104	; 0x68
 8003ae0:	e7d7      	b.n	8003a92 <__sfp+0x1e>
 8003ae2:	2104      	movs	r1, #4
 8003ae4:	0038      	movs	r0, r7
 8003ae6:	f7ff ff57 	bl	8003998 <__sfmoreglue>
 8003aea:	1e04      	subs	r4, r0, #0
 8003aec:	6030      	str	r0, [r6, #0]
 8003aee:	d1d5      	bne.n	8003a9c <__sfp+0x28>
 8003af0:	f7ff ff70 	bl	80039d4 <__sfp_lock_release>
 8003af4:	230c      	movs	r3, #12
 8003af6:	603b      	str	r3, [r7, #0]
 8003af8:	e7ef      	b.n	8003ada <__sfp+0x66>
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	08004974 	.word	0x08004974
 8003b00:	ffff0001 	.word	0xffff0001

08003b04 <_fwalk_reent>:
 8003b04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b06:	0004      	movs	r4, r0
 8003b08:	0006      	movs	r6, r0
 8003b0a:	2700      	movs	r7, #0
 8003b0c:	9101      	str	r1, [sp, #4]
 8003b0e:	3448      	adds	r4, #72	; 0x48
 8003b10:	6863      	ldr	r3, [r4, #4]
 8003b12:	68a5      	ldr	r5, [r4, #8]
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	9b00      	ldr	r3, [sp, #0]
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	9300      	str	r3, [sp, #0]
 8003b1c:	d504      	bpl.n	8003b28 <_fwalk_reent+0x24>
 8003b1e:	6824      	ldr	r4, [r4, #0]
 8003b20:	2c00      	cmp	r4, #0
 8003b22:	d1f5      	bne.n	8003b10 <_fwalk_reent+0xc>
 8003b24:	0038      	movs	r0, r7
 8003b26:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b28:	89ab      	ldrh	r3, [r5, #12]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d908      	bls.n	8003b40 <_fwalk_reent+0x3c>
 8003b2e:	220e      	movs	r2, #14
 8003b30:	5eab      	ldrsh	r3, [r5, r2]
 8003b32:	3301      	adds	r3, #1
 8003b34:	d004      	beq.n	8003b40 <_fwalk_reent+0x3c>
 8003b36:	0029      	movs	r1, r5
 8003b38:	0030      	movs	r0, r6
 8003b3a:	9b01      	ldr	r3, [sp, #4]
 8003b3c:	4798      	blx	r3
 8003b3e:	4307      	orrs	r7, r0
 8003b40:	3568      	adds	r5, #104	; 0x68
 8003b42:	e7e8      	b.n	8003b16 <_fwalk_reent+0x12>

08003b44 <__retarget_lock_init_recursive>:
 8003b44:	4770      	bx	lr

08003b46 <__retarget_lock_acquire_recursive>:
 8003b46:	4770      	bx	lr

08003b48 <__retarget_lock_release_recursive>:
 8003b48:	4770      	bx	lr
	...

08003b4c <sbrk_aligned>:
 8003b4c:	b570      	push	{r4, r5, r6, lr}
 8003b4e:	4e0f      	ldr	r6, [pc, #60]	; (8003b8c <sbrk_aligned+0x40>)
 8003b50:	000d      	movs	r5, r1
 8003b52:	6831      	ldr	r1, [r6, #0]
 8003b54:	0004      	movs	r4, r0
 8003b56:	2900      	cmp	r1, #0
 8003b58:	d102      	bne.n	8003b60 <sbrk_aligned+0x14>
 8003b5a:	f000 fb73 	bl	8004244 <_sbrk_r>
 8003b5e:	6030      	str	r0, [r6, #0]
 8003b60:	0029      	movs	r1, r5
 8003b62:	0020      	movs	r0, r4
 8003b64:	f000 fb6e 	bl	8004244 <_sbrk_r>
 8003b68:	1c43      	adds	r3, r0, #1
 8003b6a:	d00a      	beq.n	8003b82 <sbrk_aligned+0x36>
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	1cc5      	adds	r5, r0, #3
 8003b70:	439d      	bics	r5, r3
 8003b72:	42a8      	cmp	r0, r5
 8003b74:	d007      	beq.n	8003b86 <sbrk_aligned+0x3a>
 8003b76:	1a29      	subs	r1, r5, r0
 8003b78:	0020      	movs	r0, r4
 8003b7a:	f000 fb63 	bl	8004244 <_sbrk_r>
 8003b7e:	1c43      	adds	r3, r0, #1
 8003b80:	d101      	bne.n	8003b86 <sbrk_aligned+0x3a>
 8003b82:	2501      	movs	r5, #1
 8003b84:	426d      	negs	r5, r5
 8003b86:	0028      	movs	r0, r5
 8003b88:	bd70      	pop	{r4, r5, r6, pc}
 8003b8a:	46c0      	nop			; (mov r8, r8)
 8003b8c:	200001e0 	.word	0x200001e0

08003b90 <_malloc_r>:
 8003b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b92:	2203      	movs	r2, #3
 8003b94:	1ccb      	adds	r3, r1, #3
 8003b96:	4393      	bics	r3, r2
 8003b98:	3308      	adds	r3, #8
 8003b9a:	0006      	movs	r6, r0
 8003b9c:	001f      	movs	r7, r3
 8003b9e:	2b0c      	cmp	r3, #12
 8003ba0:	d232      	bcs.n	8003c08 <_malloc_r+0x78>
 8003ba2:	270c      	movs	r7, #12
 8003ba4:	42b9      	cmp	r1, r7
 8003ba6:	d831      	bhi.n	8003c0c <_malloc_r+0x7c>
 8003ba8:	0030      	movs	r0, r6
 8003baa:	f000 fdf5 	bl	8004798 <__malloc_lock>
 8003bae:	4d32      	ldr	r5, [pc, #200]	; (8003c78 <_malloc_r+0xe8>)
 8003bb0:	682b      	ldr	r3, [r5, #0]
 8003bb2:	001c      	movs	r4, r3
 8003bb4:	2c00      	cmp	r4, #0
 8003bb6:	d12e      	bne.n	8003c16 <_malloc_r+0x86>
 8003bb8:	0039      	movs	r1, r7
 8003bba:	0030      	movs	r0, r6
 8003bbc:	f7ff ffc6 	bl	8003b4c <sbrk_aligned>
 8003bc0:	0004      	movs	r4, r0
 8003bc2:	1c43      	adds	r3, r0, #1
 8003bc4:	d11e      	bne.n	8003c04 <_malloc_r+0x74>
 8003bc6:	682c      	ldr	r4, [r5, #0]
 8003bc8:	0025      	movs	r5, r4
 8003bca:	2d00      	cmp	r5, #0
 8003bcc:	d14a      	bne.n	8003c64 <_malloc_r+0xd4>
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	0029      	movs	r1, r5
 8003bd2:	18e3      	adds	r3, r4, r3
 8003bd4:	0030      	movs	r0, r6
 8003bd6:	9301      	str	r3, [sp, #4]
 8003bd8:	f000 fb34 	bl	8004244 <_sbrk_r>
 8003bdc:	9b01      	ldr	r3, [sp, #4]
 8003bde:	4283      	cmp	r3, r0
 8003be0:	d143      	bne.n	8003c6a <_malloc_r+0xda>
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	3703      	adds	r7, #3
 8003be6:	1aff      	subs	r7, r7, r3
 8003be8:	2303      	movs	r3, #3
 8003bea:	439f      	bics	r7, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	2f0c      	cmp	r7, #12
 8003bf0:	d200      	bcs.n	8003bf4 <_malloc_r+0x64>
 8003bf2:	270c      	movs	r7, #12
 8003bf4:	0039      	movs	r1, r7
 8003bf6:	0030      	movs	r0, r6
 8003bf8:	f7ff ffa8 	bl	8003b4c <sbrk_aligned>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d034      	beq.n	8003c6a <_malloc_r+0xda>
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	19df      	adds	r7, r3, r7
 8003c04:	6027      	str	r7, [r4, #0]
 8003c06:	e013      	b.n	8003c30 <_malloc_r+0xa0>
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	dacb      	bge.n	8003ba4 <_malloc_r+0x14>
 8003c0c:	230c      	movs	r3, #12
 8003c0e:	2500      	movs	r5, #0
 8003c10:	6033      	str	r3, [r6, #0]
 8003c12:	0028      	movs	r0, r5
 8003c14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c16:	6822      	ldr	r2, [r4, #0]
 8003c18:	1bd1      	subs	r1, r2, r7
 8003c1a:	d420      	bmi.n	8003c5e <_malloc_r+0xce>
 8003c1c:	290b      	cmp	r1, #11
 8003c1e:	d917      	bls.n	8003c50 <_malloc_r+0xc0>
 8003c20:	19e2      	adds	r2, r4, r7
 8003c22:	6027      	str	r7, [r4, #0]
 8003c24:	42a3      	cmp	r3, r4
 8003c26:	d111      	bne.n	8003c4c <_malloc_r+0xbc>
 8003c28:	602a      	str	r2, [r5, #0]
 8003c2a:	6863      	ldr	r3, [r4, #4]
 8003c2c:	6011      	str	r1, [r2, #0]
 8003c2e:	6053      	str	r3, [r2, #4]
 8003c30:	0030      	movs	r0, r6
 8003c32:	0025      	movs	r5, r4
 8003c34:	f000 fdb8 	bl	80047a8 <__malloc_unlock>
 8003c38:	2207      	movs	r2, #7
 8003c3a:	350b      	adds	r5, #11
 8003c3c:	1d23      	adds	r3, r4, #4
 8003c3e:	4395      	bics	r5, r2
 8003c40:	1aea      	subs	r2, r5, r3
 8003c42:	429d      	cmp	r5, r3
 8003c44:	d0e5      	beq.n	8003c12 <_malloc_r+0x82>
 8003c46:	1b5b      	subs	r3, r3, r5
 8003c48:	50a3      	str	r3, [r4, r2]
 8003c4a:	e7e2      	b.n	8003c12 <_malloc_r+0x82>
 8003c4c:	605a      	str	r2, [r3, #4]
 8003c4e:	e7ec      	b.n	8003c2a <_malloc_r+0x9a>
 8003c50:	6862      	ldr	r2, [r4, #4]
 8003c52:	42a3      	cmp	r3, r4
 8003c54:	d101      	bne.n	8003c5a <_malloc_r+0xca>
 8003c56:	602a      	str	r2, [r5, #0]
 8003c58:	e7ea      	b.n	8003c30 <_malloc_r+0xa0>
 8003c5a:	605a      	str	r2, [r3, #4]
 8003c5c:	e7e8      	b.n	8003c30 <_malloc_r+0xa0>
 8003c5e:	0023      	movs	r3, r4
 8003c60:	6864      	ldr	r4, [r4, #4]
 8003c62:	e7a7      	b.n	8003bb4 <_malloc_r+0x24>
 8003c64:	002c      	movs	r4, r5
 8003c66:	686d      	ldr	r5, [r5, #4]
 8003c68:	e7af      	b.n	8003bca <_malloc_r+0x3a>
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	0030      	movs	r0, r6
 8003c6e:	6033      	str	r3, [r6, #0]
 8003c70:	f000 fd9a 	bl	80047a8 <__malloc_unlock>
 8003c74:	e7cd      	b.n	8003c12 <_malloc_r+0x82>
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	200001dc 	.word	0x200001dc

08003c7c <__sfputc_r>:
 8003c7c:	6893      	ldr	r3, [r2, #8]
 8003c7e:	b510      	push	{r4, lr}
 8003c80:	3b01      	subs	r3, #1
 8003c82:	6093      	str	r3, [r2, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	da04      	bge.n	8003c92 <__sfputc_r+0x16>
 8003c88:	6994      	ldr	r4, [r2, #24]
 8003c8a:	42a3      	cmp	r3, r4
 8003c8c:	db07      	blt.n	8003c9e <__sfputc_r+0x22>
 8003c8e:	290a      	cmp	r1, #10
 8003c90:	d005      	beq.n	8003c9e <__sfputc_r+0x22>
 8003c92:	6813      	ldr	r3, [r2, #0]
 8003c94:	1c58      	adds	r0, r3, #1
 8003c96:	6010      	str	r0, [r2, #0]
 8003c98:	7019      	strb	r1, [r3, #0]
 8003c9a:	0008      	movs	r0, r1
 8003c9c:	bd10      	pop	{r4, pc}
 8003c9e:	f000 fb2f 	bl	8004300 <__swbuf_r>
 8003ca2:	0001      	movs	r1, r0
 8003ca4:	e7f9      	b.n	8003c9a <__sfputc_r+0x1e>

08003ca6 <__sfputs_r>:
 8003ca6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca8:	0006      	movs	r6, r0
 8003caa:	000f      	movs	r7, r1
 8003cac:	0014      	movs	r4, r2
 8003cae:	18d5      	adds	r5, r2, r3
 8003cb0:	42ac      	cmp	r4, r5
 8003cb2:	d101      	bne.n	8003cb8 <__sfputs_r+0x12>
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	e007      	b.n	8003cc8 <__sfputs_r+0x22>
 8003cb8:	7821      	ldrb	r1, [r4, #0]
 8003cba:	003a      	movs	r2, r7
 8003cbc:	0030      	movs	r0, r6
 8003cbe:	f7ff ffdd 	bl	8003c7c <__sfputc_r>
 8003cc2:	3401      	adds	r4, #1
 8003cc4:	1c43      	adds	r3, r0, #1
 8003cc6:	d1f3      	bne.n	8003cb0 <__sfputs_r+0xa>
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ccc <_vfiprintf_r>:
 8003ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cce:	b0a1      	sub	sp, #132	; 0x84
 8003cd0:	0006      	movs	r6, r0
 8003cd2:	000c      	movs	r4, r1
 8003cd4:	001f      	movs	r7, r3
 8003cd6:	9203      	str	r2, [sp, #12]
 8003cd8:	2800      	cmp	r0, #0
 8003cda:	d004      	beq.n	8003ce6 <_vfiprintf_r+0x1a>
 8003cdc:	6983      	ldr	r3, [r0, #24]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <_vfiprintf_r+0x1a>
 8003ce2:	f7ff fe8f 	bl	8003a04 <__sinit>
 8003ce6:	4b8e      	ldr	r3, [pc, #568]	; (8003f20 <_vfiprintf_r+0x254>)
 8003ce8:	429c      	cmp	r4, r3
 8003cea:	d11c      	bne.n	8003d26 <_vfiprintf_r+0x5a>
 8003cec:	6874      	ldr	r4, [r6, #4]
 8003cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cf0:	07db      	lsls	r3, r3, #31
 8003cf2:	d405      	bmi.n	8003d00 <_vfiprintf_r+0x34>
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	059b      	lsls	r3, r3, #22
 8003cf8:	d402      	bmi.n	8003d00 <_vfiprintf_r+0x34>
 8003cfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cfc:	f7ff ff23 	bl	8003b46 <__retarget_lock_acquire_recursive>
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	071b      	lsls	r3, r3, #28
 8003d04:	d502      	bpl.n	8003d0c <_vfiprintf_r+0x40>
 8003d06:	6923      	ldr	r3, [r4, #16]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d11d      	bne.n	8003d48 <_vfiprintf_r+0x7c>
 8003d0c:	0021      	movs	r1, r4
 8003d0e:	0030      	movs	r0, r6
 8003d10:	f000 fb60 	bl	80043d4 <__swsetup_r>
 8003d14:	2800      	cmp	r0, #0
 8003d16:	d017      	beq.n	8003d48 <_vfiprintf_r+0x7c>
 8003d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d1a:	07db      	lsls	r3, r3, #31
 8003d1c:	d50d      	bpl.n	8003d3a <_vfiprintf_r+0x6e>
 8003d1e:	2001      	movs	r0, #1
 8003d20:	4240      	negs	r0, r0
 8003d22:	b021      	add	sp, #132	; 0x84
 8003d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d26:	4b7f      	ldr	r3, [pc, #508]	; (8003f24 <_vfiprintf_r+0x258>)
 8003d28:	429c      	cmp	r4, r3
 8003d2a:	d101      	bne.n	8003d30 <_vfiprintf_r+0x64>
 8003d2c:	68b4      	ldr	r4, [r6, #8]
 8003d2e:	e7de      	b.n	8003cee <_vfiprintf_r+0x22>
 8003d30:	4b7d      	ldr	r3, [pc, #500]	; (8003f28 <_vfiprintf_r+0x25c>)
 8003d32:	429c      	cmp	r4, r3
 8003d34:	d1db      	bne.n	8003cee <_vfiprintf_r+0x22>
 8003d36:	68f4      	ldr	r4, [r6, #12]
 8003d38:	e7d9      	b.n	8003cee <_vfiprintf_r+0x22>
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	059b      	lsls	r3, r3, #22
 8003d3e:	d4ee      	bmi.n	8003d1e <_vfiprintf_r+0x52>
 8003d40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d42:	f7ff ff01 	bl	8003b48 <__retarget_lock_release_recursive>
 8003d46:	e7ea      	b.n	8003d1e <_vfiprintf_r+0x52>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	ad08      	add	r5, sp, #32
 8003d4c:	616b      	str	r3, [r5, #20]
 8003d4e:	3320      	adds	r3, #32
 8003d50:	766b      	strb	r3, [r5, #25]
 8003d52:	3310      	adds	r3, #16
 8003d54:	76ab      	strb	r3, [r5, #26]
 8003d56:	9707      	str	r7, [sp, #28]
 8003d58:	9f03      	ldr	r7, [sp, #12]
 8003d5a:	783b      	ldrb	r3, [r7, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <_vfiprintf_r+0x98>
 8003d60:	2b25      	cmp	r3, #37	; 0x25
 8003d62:	d14e      	bne.n	8003e02 <_vfiprintf_r+0x136>
 8003d64:	9b03      	ldr	r3, [sp, #12]
 8003d66:	1afb      	subs	r3, r7, r3
 8003d68:	9305      	str	r3, [sp, #20]
 8003d6a:	9b03      	ldr	r3, [sp, #12]
 8003d6c:	429f      	cmp	r7, r3
 8003d6e:	d00d      	beq.n	8003d8c <_vfiprintf_r+0xc0>
 8003d70:	9b05      	ldr	r3, [sp, #20]
 8003d72:	0021      	movs	r1, r4
 8003d74:	0030      	movs	r0, r6
 8003d76:	9a03      	ldr	r2, [sp, #12]
 8003d78:	f7ff ff95 	bl	8003ca6 <__sfputs_r>
 8003d7c:	1c43      	adds	r3, r0, #1
 8003d7e:	d100      	bne.n	8003d82 <_vfiprintf_r+0xb6>
 8003d80:	e0b5      	b.n	8003eee <_vfiprintf_r+0x222>
 8003d82:	696a      	ldr	r2, [r5, #20]
 8003d84:	9b05      	ldr	r3, [sp, #20]
 8003d86:	4694      	mov	ip, r2
 8003d88:	4463      	add	r3, ip
 8003d8a:	616b      	str	r3, [r5, #20]
 8003d8c:	783b      	ldrb	r3, [r7, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d100      	bne.n	8003d94 <_vfiprintf_r+0xc8>
 8003d92:	e0ac      	b.n	8003eee <_vfiprintf_r+0x222>
 8003d94:	2201      	movs	r2, #1
 8003d96:	1c7b      	adds	r3, r7, #1
 8003d98:	9303      	str	r3, [sp, #12]
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	4252      	negs	r2, r2
 8003d9e:	606a      	str	r2, [r5, #4]
 8003da0:	a904      	add	r1, sp, #16
 8003da2:	3254      	adds	r2, #84	; 0x54
 8003da4:	1852      	adds	r2, r2, r1
 8003da6:	602b      	str	r3, [r5, #0]
 8003da8:	60eb      	str	r3, [r5, #12]
 8003daa:	60ab      	str	r3, [r5, #8]
 8003dac:	7013      	strb	r3, [r2, #0]
 8003dae:	65ab      	str	r3, [r5, #88]	; 0x58
 8003db0:	9b03      	ldr	r3, [sp, #12]
 8003db2:	2205      	movs	r2, #5
 8003db4:	7819      	ldrb	r1, [r3, #0]
 8003db6:	485d      	ldr	r0, [pc, #372]	; (8003f2c <_vfiprintf_r+0x260>)
 8003db8:	f000 fce2 	bl	8004780 <memchr>
 8003dbc:	9b03      	ldr	r3, [sp, #12]
 8003dbe:	1c5f      	adds	r7, r3, #1
 8003dc0:	2800      	cmp	r0, #0
 8003dc2:	d120      	bne.n	8003e06 <_vfiprintf_r+0x13a>
 8003dc4:	682a      	ldr	r2, [r5, #0]
 8003dc6:	06d3      	lsls	r3, r2, #27
 8003dc8:	d504      	bpl.n	8003dd4 <_vfiprintf_r+0x108>
 8003dca:	2353      	movs	r3, #83	; 0x53
 8003dcc:	a904      	add	r1, sp, #16
 8003dce:	185b      	adds	r3, r3, r1
 8003dd0:	2120      	movs	r1, #32
 8003dd2:	7019      	strb	r1, [r3, #0]
 8003dd4:	0713      	lsls	r3, r2, #28
 8003dd6:	d504      	bpl.n	8003de2 <_vfiprintf_r+0x116>
 8003dd8:	2353      	movs	r3, #83	; 0x53
 8003dda:	a904      	add	r1, sp, #16
 8003ddc:	185b      	adds	r3, r3, r1
 8003dde:	212b      	movs	r1, #43	; 0x2b
 8003de0:	7019      	strb	r1, [r3, #0]
 8003de2:	9b03      	ldr	r3, [sp, #12]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	2b2a      	cmp	r3, #42	; 0x2a
 8003de8:	d016      	beq.n	8003e18 <_vfiprintf_r+0x14c>
 8003dea:	2100      	movs	r1, #0
 8003dec:	68eb      	ldr	r3, [r5, #12]
 8003dee:	9f03      	ldr	r7, [sp, #12]
 8003df0:	783a      	ldrb	r2, [r7, #0]
 8003df2:	1c78      	adds	r0, r7, #1
 8003df4:	3a30      	subs	r2, #48	; 0x30
 8003df6:	4684      	mov	ip, r0
 8003df8:	2a09      	cmp	r2, #9
 8003dfa:	d94f      	bls.n	8003e9c <_vfiprintf_r+0x1d0>
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	d111      	bne.n	8003e24 <_vfiprintf_r+0x158>
 8003e00:	e017      	b.n	8003e32 <_vfiprintf_r+0x166>
 8003e02:	3701      	adds	r7, #1
 8003e04:	e7a9      	b.n	8003d5a <_vfiprintf_r+0x8e>
 8003e06:	4b49      	ldr	r3, [pc, #292]	; (8003f2c <_vfiprintf_r+0x260>)
 8003e08:	682a      	ldr	r2, [r5, #0]
 8003e0a:	1ac0      	subs	r0, r0, r3
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	4083      	lsls	r3, r0
 8003e10:	4313      	orrs	r3, r2
 8003e12:	602b      	str	r3, [r5, #0]
 8003e14:	9703      	str	r7, [sp, #12]
 8003e16:	e7cb      	b.n	8003db0 <_vfiprintf_r+0xe4>
 8003e18:	9b07      	ldr	r3, [sp, #28]
 8003e1a:	1d19      	adds	r1, r3, #4
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	9107      	str	r1, [sp, #28]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	db01      	blt.n	8003e28 <_vfiprintf_r+0x15c>
 8003e24:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e26:	e004      	b.n	8003e32 <_vfiprintf_r+0x166>
 8003e28:	425b      	negs	r3, r3
 8003e2a:	60eb      	str	r3, [r5, #12]
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	602b      	str	r3, [r5, #0]
 8003e32:	783b      	ldrb	r3, [r7, #0]
 8003e34:	2b2e      	cmp	r3, #46	; 0x2e
 8003e36:	d10a      	bne.n	8003e4e <_vfiprintf_r+0x182>
 8003e38:	787b      	ldrb	r3, [r7, #1]
 8003e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003e3c:	d137      	bne.n	8003eae <_vfiprintf_r+0x1e2>
 8003e3e:	9b07      	ldr	r3, [sp, #28]
 8003e40:	3702      	adds	r7, #2
 8003e42:	1d1a      	adds	r2, r3, #4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	9207      	str	r2, [sp, #28]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	db2d      	blt.n	8003ea8 <_vfiprintf_r+0x1dc>
 8003e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e4e:	2203      	movs	r2, #3
 8003e50:	7839      	ldrb	r1, [r7, #0]
 8003e52:	4837      	ldr	r0, [pc, #220]	; (8003f30 <_vfiprintf_r+0x264>)
 8003e54:	f000 fc94 	bl	8004780 <memchr>
 8003e58:	2800      	cmp	r0, #0
 8003e5a:	d007      	beq.n	8003e6c <_vfiprintf_r+0x1a0>
 8003e5c:	4b34      	ldr	r3, [pc, #208]	; (8003f30 <_vfiprintf_r+0x264>)
 8003e5e:	682a      	ldr	r2, [r5, #0]
 8003e60:	1ac0      	subs	r0, r0, r3
 8003e62:	2340      	movs	r3, #64	; 0x40
 8003e64:	4083      	lsls	r3, r0
 8003e66:	4313      	orrs	r3, r2
 8003e68:	3701      	adds	r7, #1
 8003e6a:	602b      	str	r3, [r5, #0]
 8003e6c:	7839      	ldrb	r1, [r7, #0]
 8003e6e:	1c7b      	adds	r3, r7, #1
 8003e70:	2206      	movs	r2, #6
 8003e72:	4830      	ldr	r0, [pc, #192]	; (8003f34 <_vfiprintf_r+0x268>)
 8003e74:	9303      	str	r3, [sp, #12]
 8003e76:	7629      	strb	r1, [r5, #24]
 8003e78:	f000 fc82 	bl	8004780 <memchr>
 8003e7c:	2800      	cmp	r0, #0
 8003e7e:	d045      	beq.n	8003f0c <_vfiprintf_r+0x240>
 8003e80:	4b2d      	ldr	r3, [pc, #180]	; (8003f38 <_vfiprintf_r+0x26c>)
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d127      	bne.n	8003ed6 <_vfiprintf_r+0x20a>
 8003e86:	2207      	movs	r2, #7
 8003e88:	9b07      	ldr	r3, [sp, #28]
 8003e8a:	3307      	adds	r3, #7
 8003e8c:	4393      	bics	r3, r2
 8003e8e:	3308      	adds	r3, #8
 8003e90:	9307      	str	r3, [sp, #28]
 8003e92:	696b      	ldr	r3, [r5, #20]
 8003e94:	9a04      	ldr	r2, [sp, #16]
 8003e96:	189b      	adds	r3, r3, r2
 8003e98:	616b      	str	r3, [r5, #20]
 8003e9a:	e75d      	b.n	8003d58 <_vfiprintf_r+0x8c>
 8003e9c:	210a      	movs	r1, #10
 8003e9e:	434b      	muls	r3, r1
 8003ea0:	4667      	mov	r7, ip
 8003ea2:	189b      	adds	r3, r3, r2
 8003ea4:	3909      	subs	r1, #9
 8003ea6:	e7a3      	b.n	8003df0 <_vfiprintf_r+0x124>
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	425b      	negs	r3, r3
 8003eac:	e7ce      	b.n	8003e4c <_vfiprintf_r+0x180>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	001a      	movs	r2, r3
 8003eb2:	3701      	adds	r7, #1
 8003eb4:	606b      	str	r3, [r5, #4]
 8003eb6:	7839      	ldrb	r1, [r7, #0]
 8003eb8:	1c78      	adds	r0, r7, #1
 8003eba:	3930      	subs	r1, #48	; 0x30
 8003ebc:	4684      	mov	ip, r0
 8003ebe:	2909      	cmp	r1, #9
 8003ec0:	d903      	bls.n	8003eca <_vfiprintf_r+0x1fe>
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0c3      	beq.n	8003e4e <_vfiprintf_r+0x182>
 8003ec6:	9209      	str	r2, [sp, #36]	; 0x24
 8003ec8:	e7c1      	b.n	8003e4e <_vfiprintf_r+0x182>
 8003eca:	230a      	movs	r3, #10
 8003ecc:	435a      	muls	r2, r3
 8003ece:	4667      	mov	r7, ip
 8003ed0:	1852      	adds	r2, r2, r1
 8003ed2:	3b09      	subs	r3, #9
 8003ed4:	e7ef      	b.n	8003eb6 <_vfiprintf_r+0x1ea>
 8003ed6:	ab07      	add	r3, sp, #28
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	0022      	movs	r2, r4
 8003edc:	0029      	movs	r1, r5
 8003ede:	0030      	movs	r0, r6
 8003ee0:	4b16      	ldr	r3, [pc, #88]	; (8003f3c <_vfiprintf_r+0x270>)
 8003ee2:	e000      	b.n	8003ee6 <_vfiprintf_r+0x21a>
 8003ee4:	bf00      	nop
 8003ee6:	9004      	str	r0, [sp, #16]
 8003ee8:	9b04      	ldr	r3, [sp, #16]
 8003eea:	3301      	adds	r3, #1
 8003eec:	d1d1      	bne.n	8003e92 <_vfiprintf_r+0x1c6>
 8003eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ef0:	07db      	lsls	r3, r3, #31
 8003ef2:	d405      	bmi.n	8003f00 <_vfiprintf_r+0x234>
 8003ef4:	89a3      	ldrh	r3, [r4, #12]
 8003ef6:	059b      	lsls	r3, r3, #22
 8003ef8:	d402      	bmi.n	8003f00 <_vfiprintf_r+0x234>
 8003efa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003efc:	f7ff fe24 	bl	8003b48 <__retarget_lock_release_recursive>
 8003f00:	89a3      	ldrh	r3, [r4, #12]
 8003f02:	065b      	lsls	r3, r3, #25
 8003f04:	d500      	bpl.n	8003f08 <_vfiprintf_r+0x23c>
 8003f06:	e70a      	b.n	8003d1e <_vfiprintf_r+0x52>
 8003f08:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003f0a:	e70a      	b.n	8003d22 <_vfiprintf_r+0x56>
 8003f0c:	ab07      	add	r3, sp, #28
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	0022      	movs	r2, r4
 8003f12:	0029      	movs	r1, r5
 8003f14:	0030      	movs	r0, r6
 8003f16:	4b09      	ldr	r3, [pc, #36]	; (8003f3c <_vfiprintf_r+0x270>)
 8003f18:	f000 f882 	bl	8004020 <_printf_i>
 8003f1c:	e7e3      	b.n	8003ee6 <_vfiprintf_r+0x21a>
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	08004998 	.word	0x08004998
 8003f24:	080049b8 	.word	0x080049b8
 8003f28:	08004978 	.word	0x08004978
 8003f2c:	080049d8 	.word	0x080049d8
 8003f30:	080049de 	.word	0x080049de
 8003f34:	080049e2 	.word	0x080049e2
 8003f38:	00000000 	.word	0x00000000
 8003f3c:	08003ca7 	.word	0x08003ca7

08003f40 <_printf_common>:
 8003f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f42:	0015      	movs	r5, r2
 8003f44:	9301      	str	r3, [sp, #4]
 8003f46:	688a      	ldr	r2, [r1, #8]
 8003f48:	690b      	ldr	r3, [r1, #16]
 8003f4a:	000c      	movs	r4, r1
 8003f4c:	9000      	str	r0, [sp, #0]
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	da00      	bge.n	8003f54 <_printf_common+0x14>
 8003f52:	0013      	movs	r3, r2
 8003f54:	0022      	movs	r2, r4
 8003f56:	602b      	str	r3, [r5, #0]
 8003f58:	3243      	adds	r2, #67	; 0x43
 8003f5a:	7812      	ldrb	r2, [r2, #0]
 8003f5c:	2a00      	cmp	r2, #0
 8003f5e:	d001      	beq.n	8003f64 <_printf_common+0x24>
 8003f60:	3301      	adds	r3, #1
 8003f62:	602b      	str	r3, [r5, #0]
 8003f64:	6823      	ldr	r3, [r4, #0]
 8003f66:	069b      	lsls	r3, r3, #26
 8003f68:	d502      	bpl.n	8003f70 <_printf_common+0x30>
 8003f6a:	682b      	ldr	r3, [r5, #0]
 8003f6c:	3302      	adds	r3, #2
 8003f6e:	602b      	str	r3, [r5, #0]
 8003f70:	6822      	ldr	r2, [r4, #0]
 8003f72:	2306      	movs	r3, #6
 8003f74:	0017      	movs	r7, r2
 8003f76:	401f      	ands	r7, r3
 8003f78:	421a      	tst	r2, r3
 8003f7a:	d027      	beq.n	8003fcc <_printf_common+0x8c>
 8003f7c:	0023      	movs	r3, r4
 8003f7e:	3343      	adds	r3, #67	; 0x43
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	1e5a      	subs	r2, r3, #1
 8003f84:	4193      	sbcs	r3, r2
 8003f86:	6822      	ldr	r2, [r4, #0]
 8003f88:	0692      	lsls	r2, r2, #26
 8003f8a:	d430      	bmi.n	8003fee <_printf_common+0xae>
 8003f8c:	0022      	movs	r2, r4
 8003f8e:	9901      	ldr	r1, [sp, #4]
 8003f90:	9800      	ldr	r0, [sp, #0]
 8003f92:	9e08      	ldr	r6, [sp, #32]
 8003f94:	3243      	adds	r2, #67	; 0x43
 8003f96:	47b0      	blx	r6
 8003f98:	1c43      	adds	r3, r0, #1
 8003f9a:	d025      	beq.n	8003fe8 <_printf_common+0xa8>
 8003f9c:	2306      	movs	r3, #6
 8003f9e:	6820      	ldr	r0, [r4, #0]
 8003fa0:	682a      	ldr	r2, [r5, #0]
 8003fa2:	68e1      	ldr	r1, [r4, #12]
 8003fa4:	2500      	movs	r5, #0
 8003fa6:	4003      	ands	r3, r0
 8003fa8:	2b04      	cmp	r3, #4
 8003faa:	d103      	bne.n	8003fb4 <_printf_common+0x74>
 8003fac:	1a8d      	subs	r5, r1, r2
 8003fae:	43eb      	mvns	r3, r5
 8003fb0:	17db      	asrs	r3, r3, #31
 8003fb2:	401d      	ands	r5, r3
 8003fb4:	68a3      	ldr	r3, [r4, #8]
 8003fb6:	6922      	ldr	r2, [r4, #16]
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	dd01      	ble.n	8003fc0 <_printf_common+0x80>
 8003fbc:	1a9b      	subs	r3, r3, r2
 8003fbe:	18ed      	adds	r5, r5, r3
 8003fc0:	2700      	movs	r7, #0
 8003fc2:	42bd      	cmp	r5, r7
 8003fc4:	d120      	bne.n	8004008 <_printf_common+0xc8>
 8003fc6:	2000      	movs	r0, #0
 8003fc8:	e010      	b.n	8003fec <_printf_common+0xac>
 8003fca:	3701      	adds	r7, #1
 8003fcc:	68e3      	ldr	r3, [r4, #12]
 8003fce:	682a      	ldr	r2, [r5, #0]
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	42bb      	cmp	r3, r7
 8003fd4:	ddd2      	ble.n	8003f7c <_printf_common+0x3c>
 8003fd6:	0022      	movs	r2, r4
 8003fd8:	2301      	movs	r3, #1
 8003fda:	9901      	ldr	r1, [sp, #4]
 8003fdc:	9800      	ldr	r0, [sp, #0]
 8003fde:	9e08      	ldr	r6, [sp, #32]
 8003fe0:	3219      	adds	r2, #25
 8003fe2:	47b0      	blx	r6
 8003fe4:	1c43      	adds	r3, r0, #1
 8003fe6:	d1f0      	bne.n	8003fca <_printf_common+0x8a>
 8003fe8:	2001      	movs	r0, #1
 8003fea:	4240      	negs	r0, r0
 8003fec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003fee:	2030      	movs	r0, #48	; 0x30
 8003ff0:	18e1      	adds	r1, r4, r3
 8003ff2:	3143      	adds	r1, #67	; 0x43
 8003ff4:	7008      	strb	r0, [r1, #0]
 8003ff6:	0021      	movs	r1, r4
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	3145      	adds	r1, #69	; 0x45
 8003ffc:	7809      	ldrb	r1, [r1, #0]
 8003ffe:	18a2      	adds	r2, r4, r2
 8004000:	3243      	adds	r2, #67	; 0x43
 8004002:	3302      	adds	r3, #2
 8004004:	7011      	strb	r1, [r2, #0]
 8004006:	e7c1      	b.n	8003f8c <_printf_common+0x4c>
 8004008:	0022      	movs	r2, r4
 800400a:	2301      	movs	r3, #1
 800400c:	9901      	ldr	r1, [sp, #4]
 800400e:	9800      	ldr	r0, [sp, #0]
 8004010:	9e08      	ldr	r6, [sp, #32]
 8004012:	321a      	adds	r2, #26
 8004014:	47b0      	blx	r6
 8004016:	1c43      	adds	r3, r0, #1
 8004018:	d0e6      	beq.n	8003fe8 <_printf_common+0xa8>
 800401a:	3701      	adds	r7, #1
 800401c:	e7d1      	b.n	8003fc2 <_printf_common+0x82>
	...

08004020 <_printf_i>:
 8004020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004022:	b08b      	sub	sp, #44	; 0x2c
 8004024:	9206      	str	r2, [sp, #24]
 8004026:	000a      	movs	r2, r1
 8004028:	3243      	adds	r2, #67	; 0x43
 800402a:	9307      	str	r3, [sp, #28]
 800402c:	9005      	str	r0, [sp, #20]
 800402e:	9204      	str	r2, [sp, #16]
 8004030:	7e0a      	ldrb	r2, [r1, #24]
 8004032:	000c      	movs	r4, r1
 8004034:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004036:	2a78      	cmp	r2, #120	; 0x78
 8004038:	d807      	bhi.n	800404a <_printf_i+0x2a>
 800403a:	2a62      	cmp	r2, #98	; 0x62
 800403c:	d809      	bhi.n	8004052 <_printf_i+0x32>
 800403e:	2a00      	cmp	r2, #0
 8004040:	d100      	bne.n	8004044 <_printf_i+0x24>
 8004042:	e0c1      	b.n	80041c8 <_printf_i+0x1a8>
 8004044:	2a58      	cmp	r2, #88	; 0x58
 8004046:	d100      	bne.n	800404a <_printf_i+0x2a>
 8004048:	e08c      	b.n	8004164 <_printf_i+0x144>
 800404a:	0026      	movs	r6, r4
 800404c:	3642      	adds	r6, #66	; 0x42
 800404e:	7032      	strb	r2, [r6, #0]
 8004050:	e022      	b.n	8004098 <_printf_i+0x78>
 8004052:	0010      	movs	r0, r2
 8004054:	3863      	subs	r0, #99	; 0x63
 8004056:	2815      	cmp	r0, #21
 8004058:	d8f7      	bhi.n	800404a <_printf_i+0x2a>
 800405a:	f7fc f853 	bl	8000104 <__gnu_thumb1_case_shi>
 800405e:	0016      	.short	0x0016
 8004060:	fff6001f 	.word	0xfff6001f
 8004064:	fff6fff6 	.word	0xfff6fff6
 8004068:	001ffff6 	.word	0x001ffff6
 800406c:	fff6fff6 	.word	0xfff6fff6
 8004070:	fff6fff6 	.word	0xfff6fff6
 8004074:	003600a8 	.word	0x003600a8
 8004078:	fff6009a 	.word	0xfff6009a
 800407c:	00b9fff6 	.word	0x00b9fff6
 8004080:	0036fff6 	.word	0x0036fff6
 8004084:	fff6fff6 	.word	0xfff6fff6
 8004088:	009e      	.short	0x009e
 800408a:	0026      	movs	r6, r4
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	3642      	adds	r6, #66	; 0x42
 8004090:	1d11      	adds	r1, r2, #4
 8004092:	6019      	str	r1, [r3, #0]
 8004094:	6813      	ldr	r3, [r2, #0]
 8004096:	7033      	strb	r3, [r6, #0]
 8004098:	2301      	movs	r3, #1
 800409a:	e0a7      	b.n	80041ec <_printf_i+0x1cc>
 800409c:	6808      	ldr	r0, [r1, #0]
 800409e:	6819      	ldr	r1, [r3, #0]
 80040a0:	1d0a      	adds	r2, r1, #4
 80040a2:	0605      	lsls	r5, r0, #24
 80040a4:	d50b      	bpl.n	80040be <_printf_i+0x9e>
 80040a6:	680d      	ldr	r5, [r1, #0]
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	2d00      	cmp	r5, #0
 80040ac:	da03      	bge.n	80040b6 <_printf_i+0x96>
 80040ae:	232d      	movs	r3, #45	; 0x2d
 80040b0:	9a04      	ldr	r2, [sp, #16]
 80040b2:	426d      	negs	r5, r5
 80040b4:	7013      	strb	r3, [r2, #0]
 80040b6:	4b61      	ldr	r3, [pc, #388]	; (800423c <_printf_i+0x21c>)
 80040b8:	270a      	movs	r7, #10
 80040ba:	9303      	str	r3, [sp, #12]
 80040bc:	e01b      	b.n	80040f6 <_printf_i+0xd6>
 80040be:	680d      	ldr	r5, [r1, #0]
 80040c0:	601a      	str	r2, [r3, #0]
 80040c2:	0641      	lsls	r1, r0, #25
 80040c4:	d5f1      	bpl.n	80040aa <_printf_i+0x8a>
 80040c6:	b22d      	sxth	r5, r5
 80040c8:	e7ef      	b.n	80040aa <_printf_i+0x8a>
 80040ca:	680d      	ldr	r5, [r1, #0]
 80040cc:	6819      	ldr	r1, [r3, #0]
 80040ce:	1d08      	adds	r0, r1, #4
 80040d0:	6018      	str	r0, [r3, #0]
 80040d2:	062e      	lsls	r6, r5, #24
 80040d4:	d501      	bpl.n	80040da <_printf_i+0xba>
 80040d6:	680d      	ldr	r5, [r1, #0]
 80040d8:	e003      	b.n	80040e2 <_printf_i+0xc2>
 80040da:	066d      	lsls	r5, r5, #25
 80040dc:	d5fb      	bpl.n	80040d6 <_printf_i+0xb6>
 80040de:	680d      	ldr	r5, [r1, #0]
 80040e0:	b2ad      	uxth	r5, r5
 80040e2:	4b56      	ldr	r3, [pc, #344]	; (800423c <_printf_i+0x21c>)
 80040e4:	2708      	movs	r7, #8
 80040e6:	9303      	str	r3, [sp, #12]
 80040e8:	2a6f      	cmp	r2, #111	; 0x6f
 80040ea:	d000      	beq.n	80040ee <_printf_i+0xce>
 80040ec:	3702      	adds	r7, #2
 80040ee:	0023      	movs	r3, r4
 80040f0:	2200      	movs	r2, #0
 80040f2:	3343      	adds	r3, #67	; 0x43
 80040f4:	701a      	strb	r2, [r3, #0]
 80040f6:	6863      	ldr	r3, [r4, #4]
 80040f8:	60a3      	str	r3, [r4, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	db03      	blt.n	8004106 <_printf_i+0xe6>
 80040fe:	2204      	movs	r2, #4
 8004100:	6821      	ldr	r1, [r4, #0]
 8004102:	4391      	bics	r1, r2
 8004104:	6021      	str	r1, [r4, #0]
 8004106:	2d00      	cmp	r5, #0
 8004108:	d102      	bne.n	8004110 <_printf_i+0xf0>
 800410a:	9e04      	ldr	r6, [sp, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00c      	beq.n	800412a <_printf_i+0x10a>
 8004110:	9e04      	ldr	r6, [sp, #16]
 8004112:	0028      	movs	r0, r5
 8004114:	0039      	movs	r1, r7
 8004116:	f7fc f885 	bl	8000224 <__aeabi_uidivmod>
 800411a:	9b03      	ldr	r3, [sp, #12]
 800411c:	3e01      	subs	r6, #1
 800411e:	5c5b      	ldrb	r3, [r3, r1]
 8004120:	7033      	strb	r3, [r6, #0]
 8004122:	002b      	movs	r3, r5
 8004124:	0005      	movs	r5, r0
 8004126:	429f      	cmp	r7, r3
 8004128:	d9f3      	bls.n	8004112 <_printf_i+0xf2>
 800412a:	2f08      	cmp	r7, #8
 800412c:	d109      	bne.n	8004142 <_printf_i+0x122>
 800412e:	6823      	ldr	r3, [r4, #0]
 8004130:	07db      	lsls	r3, r3, #31
 8004132:	d506      	bpl.n	8004142 <_printf_i+0x122>
 8004134:	6863      	ldr	r3, [r4, #4]
 8004136:	6922      	ldr	r2, [r4, #16]
 8004138:	4293      	cmp	r3, r2
 800413a:	dc02      	bgt.n	8004142 <_printf_i+0x122>
 800413c:	2330      	movs	r3, #48	; 0x30
 800413e:	3e01      	subs	r6, #1
 8004140:	7033      	strb	r3, [r6, #0]
 8004142:	9b04      	ldr	r3, [sp, #16]
 8004144:	1b9b      	subs	r3, r3, r6
 8004146:	6123      	str	r3, [r4, #16]
 8004148:	9b07      	ldr	r3, [sp, #28]
 800414a:	0021      	movs	r1, r4
 800414c:	9300      	str	r3, [sp, #0]
 800414e:	9805      	ldr	r0, [sp, #20]
 8004150:	9b06      	ldr	r3, [sp, #24]
 8004152:	aa09      	add	r2, sp, #36	; 0x24
 8004154:	f7ff fef4 	bl	8003f40 <_printf_common>
 8004158:	1c43      	adds	r3, r0, #1
 800415a:	d14c      	bne.n	80041f6 <_printf_i+0x1d6>
 800415c:	2001      	movs	r0, #1
 800415e:	4240      	negs	r0, r0
 8004160:	b00b      	add	sp, #44	; 0x2c
 8004162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004164:	3145      	adds	r1, #69	; 0x45
 8004166:	700a      	strb	r2, [r1, #0]
 8004168:	4a34      	ldr	r2, [pc, #208]	; (800423c <_printf_i+0x21c>)
 800416a:	9203      	str	r2, [sp, #12]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	6821      	ldr	r1, [r4, #0]
 8004170:	ca20      	ldmia	r2!, {r5}
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	0608      	lsls	r0, r1, #24
 8004176:	d516      	bpl.n	80041a6 <_printf_i+0x186>
 8004178:	07cb      	lsls	r3, r1, #31
 800417a:	d502      	bpl.n	8004182 <_printf_i+0x162>
 800417c:	2320      	movs	r3, #32
 800417e:	4319      	orrs	r1, r3
 8004180:	6021      	str	r1, [r4, #0]
 8004182:	2710      	movs	r7, #16
 8004184:	2d00      	cmp	r5, #0
 8004186:	d1b2      	bne.n	80040ee <_printf_i+0xce>
 8004188:	2320      	movs	r3, #32
 800418a:	6822      	ldr	r2, [r4, #0]
 800418c:	439a      	bics	r2, r3
 800418e:	6022      	str	r2, [r4, #0]
 8004190:	e7ad      	b.n	80040ee <_printf_i+0xce>
 8004192:	2220      	movs	r2, #32
 8004194:	6809      	ldr	r1, [r1, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	6022      	str	r2, [r4, #0]
 800419a:	0022      	movs	r2, r4
 800419c:	2178      	movs	r1, #120	; 0x78
 800419e:	3245      	adds	r2, #69	; 0x45
 80041a0:	7011      	strb	r1, [r2, #0]
 80041a2:	4a27      	ldr	r2, [pc, #156]	; (8004240 <_printf_i+0x220>)
 80041a4:	e7e1      	b.n	800416a <_printf_i+0x14a>
 80041a6:	0648      	lsls	r0, r1, #25
 80041a8:	d5e6      	bpl.n	8004178 <_printf_i+0x158>
 80041aa:	b2ad      	uxth	r5, r5
 80041ac:	e7e4      	b.n	8004178 <_printf_i+0x158>
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	680d      	ldr	r5, [r1, #0]
 80041b2:	1d10      	adds	r0, r2, #4
 80041b4:	6949      	ldr	r1, [r1, #20]
 80041b6:	6018      	str	r0, [r3, #0]
 80041b8:	6813      	ldr	r3, [r2, #0]
 80041ba:	062e      	lsls	r6, r5, #24
 80041bc:	d501      	bpl.n	80041c2 <_printf_i+0x1a2>
 80041be:	6019      	str	r1, [r3, #0]
 80041c0:	e002      	b.n	80041c8 <_printf_i+0x1a8>
 80041c2:	066d      	lsls	r5, r5, #25
 80041c4:	d5fb      	bpl.n	80041be <_printf_i+0x19e>
 80041c6:	8019      	strh	r1, [r3, #0]
 80041c8:	2300      	movs	r3, #0
 80041ca:	9e04      	ldr	r6, [sp, #16]
 80041cc:	6123      	str	r3, [r4, #16]
 80041ce:	e7bb      	b.n	8004148 <_printf_i+0x128>
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	1d11      	adds	r1, r2, #4
 80041d4:	6019      	str	r1, [r3, #0]
 80041d6:	6816      	ldr	r6, [r2, #0]
 80041d8:	2100      	movs	r1, #0
 80041da:	0030      	movs	r0, r6
 80041dc:	6862      	ldr	r2, [r4, #4]
 80041de:	f000 facf 	bl	8004780 <memchr>
 80041e2:	2800      	cmp	r0, #0
 80041e4:	d001      	beq.n	80041ea <_printf_i+0x1ca>
 80041e6:	1b80      	subs	r0, r0, r6
 80041e8:	6060      	str	r0, [r4, #4]
 80041ea:	6863      	ldr	r3, [r4, #4]
 80041ec:	6123      	str	r3, [r4, #16]
 80041ee:	2300      	movs	r3, #0
 80041f0:	9a04      	ldr	r2, [sp, #16]
 80041f2:	7013      	strb	r3, [r2, #0]
 80041f4:	e7a8      	b.n	8004148 <_printf_i+0x128>
 80041f6:	6923      	ldr	r3, [r4, #16]
 80041f8:	0032      	movs	r2, r6
 80041fa:	9906      	ldr	r1, [sp, #24]
 80041fc:	9805      	ldr	r0, [sp, #20]
 80041fe:	9d07      	ldr	r5, [sp, #28]
 8004200:	47a8      	blx	r5
 8004202:	1c43      	adds	r3, r0, #1
 8004204:	d0aa      	beq.n	800415c <_printf_i+0x13c>
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	079b      	lsls	r3, r3, #30
 800420a:	d415      	bmi.n	8004238 <_printf_i+0x218>
 800420c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800420e:	68e0      	ldr	r0, [r4, #12]
 8004210:	4298      	cmp	r0, r3
 8004212:	daa5      	bge.n	8004160 <_printf_i+0x140>
 8004214:	0018      	movs	r0, r3
 8004216:	e7a3      	b.n	8004160 <_printf_i+0x140>
 8004218:	0022      	movs	r2, r4
 800421a:	2301      	movs	r3, #1
 800421c:	9906      	ldr	r1, [sp, #24]
 800421e:	9805      	ldr	r0, [sp, #20]
 8004220:	9e07      	ldr	r6, [sp, #28]
 8004222:	3219      	adds	r2, #25
 8004224:	47b0      	blx	r6
 8004226:	1c43      	adds	r3, r0, #1
 8004228:	d098      	beq.n	800415c <_printf_i+0x13c>
 800422a:	3501      	adds	r5, #1
 800422c:	68e3      	ldr	r3, [r4, #12]
 800422e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	42ab      	cmp	r3, r5
 8004234:	dcf0      	bgt.n	8004218 <_printf_i+0x1f8>
 8004236:	e7e9      	b.n	800420c <_printf_i+0x1ec>
 8004238:	2500      	movs	r5, #0
 800423a:	e7f7      	b.n	800422c <_printf_i+0x20c>
 800423c:	080049e9 	.word	0x080049e9
 8004240:	080049fa 	.word	0x080049fa

08004244 <_sbrk_r>:
 8004244:	2300      	movs	r3, #0
 8004246:	b570      	push	{r4, r5, r6, lr}
 8004248:	4d06      	ldr	r5, [pc, #24]	; (8004264 <_sbrk_r+0x20>)
 800424a:	0004      	movs	r4, r0
 800424c:	0008      	movs	r0, r1
 800424e:	602b      	str	r3, [r5, #0]
 8004250:	f7fc fd7c 	bl	8000d4c <_sbrk>
 8004254:	1c43      	adds	r3, r0, #1
 8004256:	d103      	bne.n	8004260 <_sbrk_r+0x1c>
 8004258:	682b      	ldr	r3, [r5, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d000      	beq.n	8004260 <_sbrk_r+0x1c>
 800425e:	6023      	str	r3, [r4, #0]
 8004260:	bd70      	pop	{r4, r5, r6, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	200001e4 	.word	0x200001e4

08004268 <__sread>:
 8004268:	b570      	push	{r4, r5, r6, lr}
 800426a:	000c      	movs	r4, r1
 800426c:	250e      	movs	r5, #14
 800426e:	5f49      	ldrsh	r1, [r1, r5]
 8004270:	f000 faec 	bl	800484c <_read_r>
 8004274:	2800      	cmp	r0, #0
 8004276:	db03      	blt.n	8004280 <__sread+0x18>
 8004278:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800427a:	181b      	adds	r3, r3, r0
 800427c:	6563      	str	r3, [r4, #84]	; 0x54
 800427e:	bd70      	pop	{r4, r5, r6, pc}
 8004280:	89a3      	ldrh	r3, [r4, #12]
 8004282:	4a02      	ldr	r2, [pc, #8]	; (800428c <__sread+0x24>)
 8004284:	4013      	ands	r3, r2
 8004286:	81a3      	strh	r3, [r4, #12]
 8004288:	e7f9      	b.n	800427e <__sread+0x16>
 800428a:	46c0      	nop			; (mov r8, r8)
 800428c:	ffffefff 	.word	0xffffefff

08004290 <__swrite>:
 8004290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004292:	001f      	movs	r7, r3
 8004294:	898b      	ldrh	r3, [r1, #12]
 8004296:	0005      	movs	r5, r0
 8004298:	000c      	movs	r4, r1
 800429a:	0016      	movs	r6, r2
 800429c:	05db      	lsls	r3, r3, #23
 800429e:	d505      	bpl.n	80042ac <__swrite+0x1c>
 80042a0:	230e      	movs	r3, #14
 80042a2:	5ec9      	ldrsh	r1, [r1, r3]
 80042a4:	2200      	movs	r2, #0
 80042a6:	2302      	movs	r3, #2
 80042a8:	f000 f9ea 	bl	8004680 <_lseek_r>
 80042ac:	89a3      	ldrh	r3, [r4, #12]
 80042ae:	4a05      	ldr	r2, [pc, #20]	; (80042c4 <__swrite+0x34>)
 80042b0:	0028      	movs	r0, r5
 80042b2:	4013      	ands	r3, r2
 80042b4:	81a3      	strh	r3, [r4, #12]
 80042b6:	0032      	movs	r2, r6
 80042b8:	230e      	movs	r3, #14
 80042ba:	5ee1      	ldrsh	r1, [r4, r3]
 80042bc:	003b      	movs	r3, r7
 80042be:	f000 f875 	bl	80043ac <_write_r>
 80042c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042c4:	ffffefff 	.word	0xffffefff

080042c8 <__sseek>:
 80042c8:	b570      	push	{r4, r5, r6, lr}
 80042ca:	000c      	movs	r4, r1
 80042cc:	250e      	movs	r5, #14
 80042ce:	5f49      	ldrsh	r1, [r1, r5]
 80042d0:	f000 f9d6 	bl	8004680 <_lseek_r>
 80042d4:	89a3      	ldrh	r3, [r4, #12]
 80042d6:	1c42      	adds	r2, r0, #1
 80042d8:	d103      	bne.n	80042e2 <__sseek+0x1a>
 80042da:	4a05      	ldr	r2, [pc, #20]	; (80042f0 <__sseek+0x28>)
 80042dc:	4013      	ands	r3, r2
 80042de:	81a3      	strh	r3, [r4, #12]
 80042e0:	bd70      	pop	{r4, r5, r6, pc}
 80042e2:	2280      	movs	r2, #128	; 0x80
 80042e4:	0152      	lsls	r2, r2, #5
 80042e6:	4313      	orrs	r3, r2
 80042e8:	81a3      	strh	r3, [r4, #12]
 80042ea:	6560      	str	r0, [r4, #84]	; 0x54
 80042ec:	e7f8      	b.n	80042e0 <__sseek+0x18>
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	ffffefff 	.word	0xffffefff

080042f4 <__sclose>:
 80042f4:	b510      	push	{r4, lr}
 80042f6:	230e      	movs	r3, #14
 80042f8:	5ec9      	ldrsh	r1, [r1, r3]
 80042fa:	f000 f8e3 	bl	80044c4 <_close_r>
 80042fe:	bd10      	pop	{r4, pc}

08004300 <__swbuf_r>:
 8004300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004302:	0005      	movs	r5, r0
 8004304:	000e      	movs	r6, r1
 8004306:	0014      	movs	r4, r2
 8004308:	2800      	cmp	r0, #0
 800430a:	d004      	beq.n	8004316 <__swbuf_r+0x16>
 800430c:	6983      	ldr	r3, [r0, #24]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d101      	bne.n	8004316 <__swbuf_r+0x16>
 8004312:	f7ff fb77 	bl	8003a04 <__sinit>
 8004316:	4b22      	ldr	r3, [pc, #136]	; (80043a0 <__swbuf_r+0xa0>)
 8004318:	429c      	cmp	r4, r3
 800431a:	d12e      	bne.n	800437a <__swbuf_r+0x7a>
 800431c:	686c      	ldr	r4, [r5, #4]
 800431e:	69a3      	ldr	r3, [r4, #24]
 8004320:	60a3      	str	r3, [r4, #8]
 8004322:	89a3      	ldrh	r3, [r4, #12]
 8004324:	071b      	lsls	r3, r3, #28
 8004326:	d532      	bpl.n	800438e <__swbuf_r+0x8e>
 8004328:	6923      	ldr	r3, [r4, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d02f      	beq.n	800438e <__swbuf_r+0x8e>
 800432e:	6823      	ldr	r3, [r4, #0]
 8004330:	6922      	ldr	r2, [r4, #16]
 8004332:	b2f7      	uxtb	r7, r6
 8004334:	1a98      	subs	r0, r3, r2
 8004336:	6963      	ldr	r3, [r4, #20]
 8004338:	b2f6      	uxtb	r6, r6
 800433a:	4283      	cmp	r3, r0
 800433c:	dc05      	bgt.n	800434a <__swbuf_r+0x4a>
 800433e:	0021      	movs	r1, r4
 8004340:	0028      	movs	r0, r5
 8004342:	f000 f95d 	bl	8004600 <_fflush_r>
 8004346:	2800      	cmp	r0, #0
 8004348:	d127      	bne.n	800439a <__swbuf_r+0x9a>
 800434a:	68a3      	ldr	r3, [r4, #8]
 800434c:	3001      	adds	r0, #1
 800434e:	3b01      	subs	r3, #1
 8004350:	60a3      	str	r3, [r4, #8]
 8004352:	6823      	ldr	r3, [r4, #0]
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	6022      	str	r2, [r4, #0]
 8004358:	701f      	strb	r7, [r3, #0]
 800435a:	6963      	ldr	r3, [r4, #20]
 800435c:	4283      	cmp	r3, r0
 800435e:	d004      	beq.n	800436a <__swbuf_r+0x6a>
 8004360:	89a3      	ldrh	r3, [r4, #12]
 8004362:	07db      	lsls	r3, r3, #31
 8004364:	d507      	bpl.n	8004376 <__swbuf_r+0x76>
 8004366:	2e0a      	cmp	r6, #10
 8004368:	d105      	bne.n	8004376 <__swbuf_r+0x76>
 800436a:	0021      	movs	r1, r4
 800436c:	0028      	movs	r0, r5
 800436e:	f000 f947 	bl	8004600 <_fflush_r>
 8004372:	2800      	cmp	r0, #0
 8004374:	d111      	bne.n	800439a <__swbuf_r+0x9a>
 8004376:	0030      	movs	r0, r6
 8004378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800437a:	4b0a      	ldr	r3, [pc, #40]	; (80043a4 <__swbuf_r+0xa4>)
 800437c:	429c      	cmp	r4, r3
 800437e:	d101      	bne.n	8004384 <__swbuf_r+0x84>
 8004380:	68ac      	ldr	r4, [r5, #8]
 8004382:	e7cc      	b.n	800431e <__swbuf_r+0x1e>
 8004384:	4b08      	ldr	r3, [pc, #32]	; (80043a8 <__swbuf_r+0xa8>)
 8004386:	429c      	cmp	r4, r3
 8004388:	d1c9      	bne.n	800431e <__swbuf_r+0x1e>
 800438a:	68ec      	ldr	r4, [r5, #12]
 800438c:	e7c7      	b.n	800431e <__swbuf_r+0x1e>
 800438e:	0021      	movs	r1, r4
 8004390:	0028      	movs	r0, r5
 8004392:	f000 f81f 	bl	80043d4 <__swsetup_r>
 8004396:	2800      	cmp	r0, #0
 8004398:	d0c9      	beq.n	800432e <__swbuf_r+0x2e>
 800439a:	2601      	movs	r6, #1
 800439c:	4276      	negs	r6, r6
 800439e:	e7ea      	b.n	8004376 <__swbuf_r+0x76>
 80043a0:	08004998 	.word	0x08004998
 80043a4:	080049b8 	.word	0x080049b8
 80043a8:	08004978 	.word	0x08004978

080043ac <_write_r>:
 80043ac:	b570      	push	{r4, r5, r6, lr}
 80043ae:	0004      	movs	r4, r0
 80043b0:	0008      	movs	r0, r1
 80043b2:	0011      	movs	r1, r2
 80043b4:	001a      	movs	r2, r3
 80043b6:	2300      	movs	r3, #0
 80043b8:	4d05      	ldr	r5, [pc, #20]	; (80043d0 <_write_r+0x24>)
 80043ba:	602b      	str	r3, [r5, #0]
 80043bc:	f7fc f938 	bl	8000630 <_write>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d103      	bne.n	80043cc <_write_r+0x20>
 80043c4:	682b      	ldr	r3, [r5, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d000      	beq.n	80043cc <_write_r+0x20>
 80043ca:	6023      	str	r3, [r4, #0]
 80043cc:	bd70      	pop	{r4, r5, r6, pc}
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	200001e4 	.word	0x200001e4

080043d4 <__swsetup_r>:
 80043d4:	4b37      	ldr	r3, [pc, #220]	; (80044b4 <__swsetup_r+0xe0>)
 80043d6:	b570      	push	{r4, r5, r6, lr}
 80043d8:	681d      	ldr	r5, [r3, #0]
 80043da:	0006      	movs	r6, r0
 80043dc:	000c      	movs	r4, r1
 80043de:	2d00      	cmp	r5, #0
 80043e0:	d005      	beq.n	80043ee <__swsetup_r+0x1a>
 80043e2:	69ab      	ldr	r3, [r5, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d102      	bne.n	80043ee <__swsetup_r+0x1a>
 80043e8:	0028      	movs	r0, r5
 80043ea:	f7ff fb0b 	bl	8003a04 <__sinit>
 80043ee:	4b32      	ldr	r3, [pc, #200]	; (80044b8 <__swsetup_r+0xe4>)
 80043f0:	429c      	cmp	r4, r3
 80043f2:	d10f      	bne.n	8004414 <__swsetup_r+0x40>
 80043f4:	686c      	ldr	r4, [r5, #4]
 80043f6:	230c      	movs	r3, #12
 80043f8:	5ee2      	ldrsh	r2, [r4, r3]
 80043fa:	b293      	uxth	r3, r2
 80043fc:	0711      	lsls	r1, r2, #28
 80043fe:	d42d      	bmi.n	800445c <__swsetup_r+0x88>
 8004400:	06d9      	lsls	r1, r3, #27
 8004402:	d411      	bmi.n	8004428 <__swsetup_r+0x54>
 8004404:	2309      	movs	r3, #9
 8004406:	2001      	movs	r0, #1
 8004408:	6033      	str	r3, [r6, #0]
 800440a:	3337      	adds	r3, #55	; 0x37
 800440c:	4313      	orrs	r3, r2
 800440e:	81a3      	strh	r3, [r4, #12]
 8004410:	4240      	negs	r0, r0
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	4b29      	ldr	r3, [pc, #164]	; (80044bc <__swsetup_r+0xe8>)
 8004416:	429c      	cmp	r4, r3
 8004418:	d101      	bne.n	800441e <__swsetup_r+0x4a>
 800441a:	68ac      	ldr	r4, [r5, #8]
 800441c:	e7eb      	b.n	80043f6 <__swsetup_r+0x22>
 800441e:	4b28      	ldr	r3, [pc, #160]	; (80044c0 <__swsetup_r+0xec>)
 8004420:	429c      	cmp	r4, r3
 8004422:	d1e8      	bne.n	80043f6 <__swsetup_r+0x22>
 8004424:	68ec      	ldr	r4, [r5, #12]
 8004426:	e7e6      	b.n	80043f6 <__swsetup_r+0x22>
 8004428:	075b      	lsls	r3, r3, #29
 800442a:	d513      	bpl.n	8004454 <__swsetup_r+0x80>
 800442c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800442e:	2900      	cmp	r1, #0
 8004430:	d008      	beq.n	8004444 <__swsetup_r+0x70>
 8004432:	0023      	movs	r3, r4
 8004434:	3344      	adds	r3, #68	; 0x44
 8004436:	4299      	cmp	r1, r3
 8004438:	d002      	beq.n	8004440 <__swsetup_r+0x6c>
 800443a:	0030      	movs	r0, r6
 800443c:	f000 f9bc 	bl	80047b8 <_free_r>
 8004440:	2300      	movs	r3, #0
 8004442:	6363      	str	r3, [r4, #52]	; 0x34
 8004444:	2224      	movs	r2, #36	; 0x24
 8004446:	89a3      	ldrh	r3, [r4, #12]
 8004448:	4393      	bics	r3, r2
 800444a:	81a3      	strh	r3, [r4, #12]
 800444c:	2300      	movs	r3, #0
 800444e:	6063      	str	r3, [r4, #4]
 8004450:	6923      	ldr	r3, [r4, #16]
 8004452:	6023      	str	r3, [r4, #0]
 8004454:	2308      	movs	r3, #8
 8004456:	89a2      	ldrh	r2, [r4, #12]
 8004458:	4313      	orrs	r3, r2
 800445a:	81a3      	strh	r3, [r4, #12]
 800445c:	6923      	ldr	r3, [r4, #16]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10b      	bne.n	800447a <__swsetup_r+0xa6>
 8004462:	21a0      	movs	r1, #160	; 0xa0
 8004464:	2280      	movs	r2, #128	; 0x80
 8004466:	89a3      	ldrh	r3, [r4, #12]
 8004468:	0089      	lsls	r1, r1, #2
 800446a:	0092      	lsls	r2, r2, #2
 800446c:	400b      	ands	r3, r1
 800446e:	4293      	cmp	r3, r2
 8004470:	d003      	beq.n	800447a <__swsetup_r+0xa6>
 8004472:	0021      	movs	r1, r4
 8004474:	0030      	movs	r0, r6
 8004476:	f000 f93f 	bl	80046f8 <__smakebuf_r>
 800447a:	220c      	movs	r2, #12
 800447c:	5ea3      	ldrsh	r3, [r4, r2]
 800447e:	2001      	movs	r0, #1
 8004480:	001a      	movs	r2, r3
 8004482:	b299      	uxth	r1, r3
 8004484:	4002      	ands	r2, r0
 8004486:	4203      	tst	r3, r0
 8004488:	d00f      	beq.n	80044aa <__swsetup_r+0xd6>
 800448a:	2200      	movs	r2, #0
 800448c:	60a2      	str	r2, [r4, #8]
 800448e:	6962      	ldr	r2, [r4, #20]
 8004490:	4252      	negs	r2, r2
 8004492:	61a2      	str	r2, [r4, #24]
 8004494:	2000      	movs	r0, #0
 8004496:	6922      	ldr	r2, [r4, #16]
 8004498:	4282      	cmp	r2, r0
 800449a:	d1ba      	bne.n	8004412 <__swsetup_r+0x3e>
 800449c:	060a      	lsls	r2, r1, #24
 800449e:	d5b8      	bpl.n	8004412 <__swsetup_r+0x3e>
 80044a0:	2240      	movs	r2, #64	; 0x40
 80044a2:	4313      	orrs	r3, r2
 80044a4:	81a3      	strh	r3, [r4, #12]
 80044a6:	3801      	subs	r0, #1
 80044a8:	e7b3      	b.n	8004412 <__swsetup_r+0x3e>
 80044aa:	0788      	lsls	r0, r1, #30
 80044ac:	d400      	bmi.n	80044b0 <__swsetup_r+0xdc>
 80044ae:	6962      	ldr	r2, [r4, #20]
 80044b0:	60a2      	str	r2, [r4, #8]
 80044b2:	e7ef      	b.n	8004494 <__swsetup_r+0xc0>
 80044b4:	2000000c 	.word	0x2000000c
 80044b8:	08004998 	.word	0x08004998
 80044bc:	080049b8 	.word	0x080049b8
 80044c0:	08004978 	.word	0x08004978

080044c4 <_close_r>:
 80044c4:	2300      	movs	r3, #0
 80044c6:	b570      	push	{r4, r5, r6, lr}
 80044c8:	4d06      	ldr	r5, [pc, #24]	; (80044e4 <_close_r+0x20>)
 80044ca:	0004      	movs	r4, r0
 80044cc:	0008      	movs	r0, r1
 80044ce:	602b      	str	r3, [r5, #0]
 80044d0:	f7fc fc0f 	bl	8000cf2 <_close>
 80044d4:	1c43      	adds	r3, r0, #1
 80044d6:	d103      	bne.n	80044e0 <_close_r+0x1c>
 80044d8:	682b      	ldr	r3, [r5, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d000      	beq.n	80044e0 <_close_r+0x1c>
 80044de:	6023      	str	r3, [r4, #0]
 80044e0:	bd70      	pop	{r4, r5, r6, pc}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	200001e4 	.word	0x200001e4

080044e8 <__sflush_r>:
 80044e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80044ea:	898b      	ldrh	r3, [r1, #12]
 80044ec:	0005      	movs	r5, r0
 80044ee:	000c      	movs	r4, r1
 80044f0:	071a      	lsls	r2, r3, #28
 80044f2:	d45f      	bmi.n	80045b4 <__sflush_r+0xcc>
 80044f4:	684a      	ldr	r2, [r1, #4]
 80044f6:	2a00      	cmp	r2, #0
 80044f8:	dc04      	bgt.n	8004504 <__sflush_r+0x1c>
 80044fa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80044fc:	2a00      	cmp	r2, #0
 80044fe:	dc01      	bgt.n	8004504 <__sflush_r+0x1c>
 8004500:	2000      	movs	r0, #0
 8004502:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004504:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004506:	2f00      	cmp	r7, #0
 8004508:	d0fa      	beq.n	8004500 <__sflush_r+0x18>
 800450a:	2200      	movs	r2, #0
 800450c:	2180      	movs	r1, #128	; 0x80
 800450e:	682e      	ldr	r6, [r5, #0]
 8004510:	602a      	str	r2, [r5, #0]
 8004512:	001a      	movs	r2, r3
 8004514:	0149      	lsls	r1, r1, #5
 8004516:	400a      	ands	r2, r1
 8004518:	420b      	tst	r3, r1
 800451a:	d034      	beq.n	8004586 <__sflush_r+0x9e>
 800451c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800451e:	89a3      	ldrh	r3, [r4, #12]
 8004520:	075b      	lsls	r3, r3, #29
 8004522:	d506      	bpl.n	8004532 <__sflush_r+0x4a>
 8004524:	6863      	ldr	r3, [r4, #4]
 8004526:	1ac0      	subs	r0, r0, r3
 8004528:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <__sflush_r+0x4a>
 800452e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004530:	1ac0      	subs	r0, r0, r3
 8004532:	0002      	movs	r2, r0
 8004534:	6a21      	ldr	r1, [r4, #32]
 8004536:	2300      	movs	r3, #0
 8004538:	0028      	movs	r0, r5
 800453a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800453c:	47b8      	blx	r7
 800453e:	89a1      	ldrh	r1, [r4, #12]
 8004540:	1c43      	adds	r3, r0, #1
 8004542:	d106      	bne.n	8004552 <__sflush_r+0x6a>
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	2b1d      	cmp	r3, #29
 8004548:	d831      	bhi.n	80045ae <__sflush_r+0xc6>
 800454a:	4a2c      	ldr	r2, [pc, #176]	; (80045fc <__sflush_r+0x114>)
 800454c:	40da      	lsrs	r2, r3
 800454e:	07d3      	lsls	r3, r2, #31
 8004550:	d52d      	bpl.n	80045ae <__sflush_r+0xc6>
 8004552:	2300      	movs	r3, #0
 8004554:	6063      	str	r3, [r4, #4]
 8004556:	6923      	ldr	r3, [r4, #16]
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	04cb      	lsls	r3, r1, #19
 800455c:	d505      	bpl.n	800456a <__sflush_r+0x82>
 800455e:	1c43      	adds	r3, r0, #1
 8004560:	d102      	bne.n	8004568 <__sflush_r+0x80>
 8004562:	682b      	ldr	r3, [r5, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d100      	bne.n	800456a <__sflush_r+0x82>
 8004568:	6560      	str	r0, [r4, #84]	; 0x54
 800456a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800456c:	602e      	str	r6, [r5, #0]
 800456e:	2900      	cmp	r1, #0
 8004570:	d0c6      	beq.n	8004500 <__sflush_r+0x18>
 8004572:	0023      	movs	r3, r4
 8004574:	3344      	adds	r3, #68	; 0x44
 8004576:	4299      	cmp	r1, r3
 8004578:	d002      	beq.n	8004580 <__sflush_r+0x98>
 800457a:	0028      	movs	r0, r5
 800457c:	f000 f91c 	bl	80047b8 <_free_r>
 8004580:	2000      	movs	r0, #0
 8004582:	6360      	str	r0, [r4, #52]	; 0x34
 8004584:	e7bd      	b.n	8004502 <__sflush_r+0x1a>
 8004586:	2301      	movs	r3, #1
 8004588:	0028      	movs	r0, r5
 800458a:	6a21      	ldr	r1, [r4, #32]
 800458c:	47b8      	blx	r7
 800458e:	1c43      	adds	r3, r0, #1
 8004590:	d1c5      	bne.n	800451e <__sflush_r+0x36>
 8004592:	682b      	ldr	r3, [r5, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0c2      	beq.n	800451e <__sflush_r+0x36>
 8004598:	2b1d      	cmp	r3, #29
 800459a:	d001      	beq.n	80045a0 <__sflush_r+0xb8>
 800459c:	2b16      	cmp	r3, #22
 800459e:	d101      	bne.n	80045a4 <__sflush_r+0xbc>
 80045a0:	602e      	str	r6, [r5, #0]
 80045a2:	e7ad      	b.n	8004500 <__sflush_r+0x18>
 80045a4:	2340      	movs	r3, #64	; 0x40
 80045a6:	89a2      	ldrh	r2, [r4, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	81a3      	strh	r3, [r4, #12]
 80045ac:	e7a9      	b.n	8004502 <__sflush_r+0x1a>
 80045ae:	2340      	movs	r3, #64	; 0x40
 80045b0:	430b      	orrs	r3, r1
 80045b2:	e7fa      	b.n	80045aa <__sflush_r+0xc2>
 80045b4:	690f      	ldr	r7, [r1, #16]
 80045b6:	2f00      	cmp	r7, #0
 80045b8:	d0a2      	beq.n	8004500 <__sflush_r+0x18>
 80045ba:	680a      	ldr	r2, [r1, #0]
 80045bc:	600f      	str	r7, [r1, #0]
 80045be:	1bd2      	subs	r2, r2, r7
 80045c0:	9201      	str	r2, [sp, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	079b      	lsls	r3, r3, #30
 80045c6:	d100      	bne.n	80045ca <__sflush_r+0xe2>
 80045c8:	694a      	ldr	r2, [r1, #20]
 80045ca:	60a2      	str	r2, [r4, #8]
 80045cc:	9b01      	ldr	r3, [sp, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	dc00      	bgt.n	80045d4 <__sflush_r+0xec>
 80045d2:	e795      	b.n	8004500 <__sflush_r+0x18>
 80045d4:	003a      	movs	r2, r7
 80045d6:	0028      	movs	r0, r5
 80045d8:	9b01      	ldr	r3, [sp, #4]
 80045da:	6a21      	ldr	r1, [r4, #32]
 80045dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80045de:	47b0      	blx	r6
 80045e0:	2800      	cmp	r0, #0
 80045e2:	dc06      	bgt.n	80045f2 <__sflush_r+0x10a>
 80045e4:	2340      	movs	r3, #64	; 0x40
 80045e6:	2001      	movs	r0, #1
 80045e8:	89a2      	ldrh	r2, [r4, #12]
 80045ea:	4240      	negs	r0, r0
 80045ec:	4313      	orrs	r3, r2
 80045ee:	81a3      	strh	r3, [r4, #12]
 80045f0:	e787      	b.n	8004502 <__sflush_r+0x1a>
 80045f2:	9b01      	ldr	r3, [sp, #4]
 80045f4:	183f      	adds	r7, r7, r0
 80045f6:	1a1b      	subs	r3, r3, r0
 80045f8:	9301      	str	r3, [sp, #4]
 80045fa:	e7e7      	b.n	80045cc <__sflush_r+0xe4>
 80045fc:	20400001 	.word	0x20400001

08004600 <_fflush_r>:
 8004600:	690b      	ldr	r3, [r1, #16]
 8004602:	b570      	push	{r4, r5, r6, lr}
 8004604:	0005      	movs	r5, r0
 8004606:	000c      	movs	r4, r1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d102      	bne.n	8004612 <_fflush_r+0x12>
 800460c:	2500      	movs	r5, #0
 800460e:	0028      	movs	r0, r5
 8004610:	bd70      	pop	{r4, r5, r6, pc}
 8004612:	2800      	cmp	r0, #0
 8004614:	d004      	beq.n	8004620 <_fflush_r+0x20>
 8004616:	6983      	ldr	r3, [r0, #24]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <_fflush_r+0x20>
 800461c:	f7ff f9f2 	bl	8003a04 <__sinit>
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <_fflush_r+0x74>)
 8004622:	429c      	cmp	r4, r3
 8004624:	d11b      	bne.n	800465e <_fflush_r+0x5e>
 8004626:	686c      	ldr	r4, [r5, #4]
 8004628:	220c      	movs	r2, #12
 800462a:	5ea3      	ldrsh	r3, [r4, r2]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0ed      	beq.n	800460c <_fflush_r+0xc>
 8004630:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004632:	07d2      	lsls	r2, r2, #31
 8004634:	d404      	bmi.n	8004640 <_fflush_r+0x40>
 8004636:	059b      	lsls	r3, r3, #22
 8004638:	d402      	bmi.n	8004640 <_fflush_r+0x40>
 800463a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800463c:	f7ff fa83 	bl	8003b46 <__retarget_lock_acquire_recursive>
 8004640:	0028      	movs	r0, r5
 8004642:	0021      	movs	r1, r4
 8004644:	f7ff ff50 	bl	80044e8 <__sflush_r>
 8004648:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800464a:	0005      	movs	r5, r0
 800464c:	07db      	lsls	r3, r3, #31
 800464e:	d4de      	bmi.n	800460e <_fflush_r+0xe>
 8004650:	89a3      	ldrh	r3, [r4, #12]
 8004652:	059b      	lsls	r3, r3, #22
 8004654:	d4db      	bmi.n	800460e <_fflush_r+0xe>
 8004656:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004658:	f7ff fa76 	bl	8003b48 <__retarget_lock_release_recursive>
 800465c:	e7d7      	b.n	800460e <_fflush_r+0xe>
 800465e:	4b06      	ldr	r3, [pc, #24]	; (8004678 <_fflush_r+0x78>)
 8004660:	429c      	cmp	r4, r3
 8004662:	d101      	bne.n	8004668 <_fflush_r+0x68>
 8004664:	68ac      	ldr	r4, [r5, #8]
 8004666:	e7df      	b.n	8004628 <_fflush_r+0x28>
 8004668:	4b04      	ldr	r3, [pc, #16]	; (800467c <_fflush_r+0x7c>)
 800466a:	429c      	cmp	r4, r3
 800466c:	d1dc      	bne.n	8004628 <_fflush_r+0x28>
 800466e:	68ec      	ldr	r4, [r5, #12]
 8004670:	e7da      	b.n	8004628 <_fflush_r+0x28>
 8004672:	46c0      	nop			; (mov r8, r8)
 8004674:	08004998 	.word	0x08004998
 8004678:	080049b8 	.word	0x080049b8
 800467c:	08004978 	.word	0x08004978

08004680 <_lseek_r>:
 8004680:	b570      	push	{r4, r5, r6, lr}
 8004682:	0004      	movs	r4, r0
 8004684:	0008      	movs	r0, r1
 8004686:	0011      	movs	r1, r2
 8004688:	001a      	movs	r2, r3
 800468a:	2300      	movs	r3, #0
 800468c:	4d05      	ldr	r5, [pc, #20]	; (80046a4 <_lseek_r+0x24>)
 800468e:	602b      	str	r3, [r5, #0]
 8004690:	f7fc fb50 	bl	8000d34 <_lseek>
 8004694:	1c43      	adds	r3, r0, #1
 8004696:	d103      	bne.n	80046a0 <_lseek_r+0x20>
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d000      	beq.n	80046a0 <_lseek_r+0x20>
 800469e:	6023      	str	r3, [r4, #0]
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
 80046a2:	46c0      	nop			; (mov r8, r8)
 80046a4:	200001e4 	.word	0x200001e4

080046a8 <__swhatbuf_r>:
 80046a8:	b570      	push	{r4, r5, r6, lr}
 80046aa:	000e      	movs	r6, r1
 80046ac:	001d      	movs	r5, r3
 80046ae:	230e      	movs	r3, #14
 80046b0:	5ec9      	ldrsh	r1, [r1, r3]
 80046b2:	0014      	movs	r4, r2
 80046b4:	b096      	sub	sp, #88	; 0x58
 80046b6:	2900      	cmp	r1, #0
 80046b8:	da08      	bge.n	80046cc <__swhatbuf_r+0x24>
 80046ba:	220c      	movs	r2, #12
 80046bc:	5eb3      	ldrsh	r3, [r6, r2]
 80046be:	2200      	movs	r2, #0
 80046c0:	602a      	str	r2, [r5, #0]
 80046c2:	061b      	lsls	r3, r3, #24
 80046c4:	d411      	bmi.n	80046ea <__swhatbuf_r+0x42>
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	00db      	lsls	r3, r3, #3
 80046ca:	e00f      	b.n	80046ec <__swhatbuf_r+0x44>
 80046cc:	466a      	mov	r2, sp
 80046ce:	f000 f8d1 	bl	8004874 <_fstat_r>
 80046d2:	2800      	cmp	r0, #0
 80046d4:	dbf1      	blt.n	80046ba <__swhatbuf_r+0x12>
 80046d6:	23f0      	movs	r3, #240	; 0xf0
 80046d8:	9901      	ldr	r1, [sp, #4]
 80046da:	021b      	lsls	r3, r3, #8
 80046dc:	4019      	ands	r1, r3
 80046de:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <__swhatbuf_r+0x4c>)
 80046e0:	18c9      	adds	r1, r1, r3
 80046e2:	424b      	negs	r3, r1
 80046e4:	4159      	adcs	r1, r3
 80046e6:	6029      	str	r1, [r5, #0]
 80046e8:	e7ed      	b.n	80046c6 <__swhatbuf_r+0x1e>
 80046ea:	2340      	movs	r3, #64	; 0x40
 80046ec:	2000      	movs	r0, #0
 80046ee:	6023      	str	r3, [r4, #0]
 80046f0:	b016      	add	sp, #88	; 0x58
 80046f2:	bd70      	pop	{r4, r5, r6, pc}
 80046f4:	ffffe000 	.word	0xffffe000

080046f8 <__smakebuf_r>:
 80046f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046fa:	2602      	movs	r6, #2
 80046fc:	898b      	ldrh	r3, [r1, #12]
 80046fe:	0005      	movs	r5, r0
 8004700:	000c      	movs	r4, r1
 8004702:	4233      	tst	r3, r6
 8004704:	d006      	beq.n	8004714 <__smakebuf_r+0x1c>
 8004706:	0023      	movs	r3, r4
 8004708:	3347      	adds	r3, #71	; 0x47
 800470a:	6023      	str	r3, [r4, #0]
 800470c:	6123      	str	r3, [r4, #16]
 800470e:	2301      	movs	r3, #1
 8004710:	6163      	str	r3, [r4, #20]
 8004712:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004714:	466a      	mov	r2, sp
 8004716:	ab01      	add	r3, sp, #4
 8004718:	f7ff ffc6 	bl	80046a8 <__swhatbuf_r>
 800471c:	9900      	ldr	r1, [sp, #0]
 800471e:	0007      	movs	r7, r0
 8004720:	0028      	movs	r0, r5
 8004722:	f7ff fa35 	bl	8003b90 <_malloc_r>
 8004726:	2800      	cmp	r0, #0
 8004728:	d108      	bne.n	800473c <__smakebuf_r+0x44>
 800472a:	220c      	movs	r2, #12
 800472c:	5ea3      	ldrsh	r3, [r4, r2]
 800472e:	059a      	lsls	r2, r3, #22
 8004730:	d4ef      	bmi.n	8004712 <__smakebuf_r+0x1a>
 8004732:	2203      	movs	r2, #3
 8004734:	4393      	bics	r3, r2
 8004736:	431e      	orrs	r6, r3
 8004738:	81a6      	strh	r6, [r4, #12]
 800473a:	e7e4      	b.n	8004706 <__smakebuf_r+0xe>
 800473c:	4b0f      	ldr	r3, [pc, #60]	; (800477c <__smakebuf_r+0x84>)
 800473e:	62ab      	str	r3, [r5, #40]	; 0x28
 8004740:	2380      	movs	r3, #128	; 0x80
 8004742:	89a2      	ldrh	r2, [r4, #12]
 8004744:	6020      	str	r0, [r4, #0]
 8004746:	4313      	orrs	r3, r2
 8004748:	81a3      	strh	r3, [r4, #12]
 800474a:	9b00      	ldr	r3, [sp, #0]
 800474c:	6120      	str	r0, [r4, #16]
 800474e:	6163      	str	r3, [r4, #20]
 8004750:	9b01      	ldr	r3, [sp, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d00d      	beq.n	8004772 <__smakebuf_r+0x7a>
 8004756:	0028      	movs	r0, r5
 8004758:	230e      	movs	r3, #14
 800475a:	5ee1      	ldrsh	r1, [r4, r3]
 800475c:	f000 f89c 	bl	8004898 <_isatty_r>
 8004760:	2800      	cmp	r0, #0
 8004762:	d006      	beq.n	8004772 <__smakebuf_r+0x7a>
 8004764:	2203      	movs	r2, #3
 8004766:	89a3      	ldrh	r3, [r4, #12]
 8004768:	4393      	bics	r3, r2
 800476a:	001a      	movs	r2, r3
 800476c:	2301      	movs	r3, #1
 800476e:	4313      	orrs	r3, r2
 8004770:	81a3      	strh	r3, [r4, #12]
 8004772:	89a0      	ldrh	r0, [r4, #12]
 8004774:	4307      	orrs	r7, r0
 8004776:	81a7      	strh	r7, [r4, #12]
 8004778:	e7cb      	b.n	8004712 <__smakebuf_r+0x1a>
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	08003989 	.word	0x08003989

08004780 <memchr>:
 8004780:	b2c9      	uxtb	r1, r1
 8004782:	1882      	adds	r2, r0, r2
 8004784:	4290      	cmp	r0, r2
 8004786:	d101      	bne.n	800478c <memchr+0xc>
 8004788:	2000      	movs	r0, #0
 800478a:	4770      	bx	lr
 800478c:	7803      	ldrb	r3, [r0, #0]
 800478e:	428b      	cmp	r3, r1
 8004790:	d0fb      	beq.n	800478a <memchr+0xa>
 8004792:	3001      	adds	r0, #1
 8004794:	e7f6      	b.n	8004784 <memchr+0x4>
	...

08004798 <__malloc_lock>:
 8004798:	b510      	push	{r4, lr}
 800479a:	4802      	ldr	r0, [pc, #8]	; (80047a4 <__malloc_lock+0xc>)
 800479c:	f7ff f9d3 	bl	8003b46 <__retarget_lock_acquire_recursive>
 80047a0:	bd10      	pop	{r4, pc}
 80047a2:	46c0      	nop			; (mov r8, r8)
 80047a4:	200001d8 	.word	0x200001d8

080047a8 <__malloc_unlock>:
 80047a8:	b510      	push	{r4, lr}
 80047aa:	4802      	ldr	r0, [pc, #8]	; (80047b4 <__malloc_unlock+0xc>)
 80047ac:	f7ff f9cc 	bl	8003b48 <__retarget_lock_release_recursive>
 80047b0:	bd10      	pop	{r4, pc}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	200001d8 	.word	0x200001d8

080047b8 <_free_r>:
 80047b8:	b570      	push	{r4, r5, r6, lr}
 80047ba:	0005      	movs	r5, r0
 80047bc:	2900      	cmp	r1, #0
 80047be:	d010      	beq.n	80047e2 <_free_r+0x2a>
 80047c0:	1f0c      	subs	r4, r1, #4
 80047c2:	6823      	ldr	r3, [r4, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	da00      	bge.n	80047ca <_free_r+0x12>
 80047c8:	18e4      	adds	r4, r4, r3
 80047ca:	0028      	movs	r0, r5
 80047cc:	f7ff ffe4 	bl	8004798 <__malloc_lock>
 80047d0:	4a1d      	ldr	r2, [pc, #116]	; (8004848 <_free_r+0x90>)
 80047d2:	6813      	ldr	r3, [r2, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d105      	bne.n	80047e4 <_free_r+0x2c>
 80047d8:	6063      	str	r3, [r4, #4]
 80047da:	6014      	str	r4, [r2, #0]
 80047dc:	0028      	movs	r0, r5
 80047de:	f7ff ffe3 	bl	80047a8 <__malloc_unlock>
 80047e2:	bd70      	pop	{r4, r5, r6, pc}
 80047e4:	42a3      	cmp	r3, r4
 80047e6:	d908      	bls.n	80047fa <_free_r+0x42>
 80047e8:	6821      	ldr	r1, [r4, #0]
 80047ea:	1860      	adds	r0, r4, r1
 80047ec:	4283      	cmp	r3, r0
 80047ee:	d1f3      	bne.n	80047d8 <_free_r+0x20>
 80047f0:	6818      	ldr	r0, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	1841      	adds	r1, r0, r1
 80047f6:	6021      	str	r1, [r4, #0]
 80047f8:	e7ee      	b.n	80047d8 <_free_r+0x20>
 80047fa:	001a      	movs	r2, r3
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <_free_r+0x4e>
 8004802:	42a3      	cmp	r3, r4
 8004804:	d9f9      	bls.n	80047fa <_free_r+0x42>
 8004806:	6811      	ldr	r1, [r2, #0]
 8004808:	1850      	adds	r0, r2, r1
 800480a:	42a0      	cmp	r0, r4
 800480c:	d10b      	bne.n	8004826 <_free_r+0x6e>
 800480e:	6820      	ldr	r0, [r4, #0]
 8004810:	1809      	adds	r1, r1, r0
 8004812:	1850      	adds	r0, r2, r1
 8004814:	6011      	str	r1, [r2, #0]
 8004816:	4283      	cmp	r3, r0
 8004818:	d1e0      	bne.n	80047dc <_free_r+0x24>
 800481a:	6818      	ldr	r0, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	1841      	adds	r1, r0, r1
 8004820:	6011      	str	r1, [r2, #0]
 8004822:	6053      	str	r3, [r2, #4]
 8004824:	e7da      	b.n	80047dc <_free_r+0x24>
 8004826:	42a0      	cmp	r0, r4
 8004828:	d902      	bls.n	8004830 <_free_r+0x78>
 800482a:	230c      	movs	r3, #12
 800482c:	602b      	str	r3, [r5, #0]
 800482e:	e7d5      	b.n	80047dc <_free_r+0x24>
 8004830:	6821      	ldr	r1, [r4, #0]
 8004832:	1860      	adds	r0, r4, r1
 8004834:	4283      	cmp	r3, r0
 8004836:	d103      	bne.n	8004840 <_free_r+0x88>
 8004838:	6818      	ldr	r0, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	1841      	adds	r1, r0, r1
 800483e:	6021      	str	r1, [r4, #0]
 8004840:	6063      	str	r3, [r4, #4]
 8004842:	6054      	str	r4, [r2, #4]
 8004844:	e7ca      	b.n	80047dc <_free_r+0x24>
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	200001dc 	.word	0x200001dc

0800484c <_read_r>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	0004      	movs	r4, r0
 8004850:	0008      	movs	r0, r1
 8004852:	0011      	movs	r1, r2
 8004854:	001a      	movs	r2, r3
 8004856:	2300      	movs	r3, #0
 8004858:	4d05      	ldr	r5, [pc, #20]	; (8004870 <_read_r+0x24>)
 800485a:	602b      	str	r3, [r5, #0]
 800485c:	f7fc fa2c 	bl	8000cb8 <_read>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	d103      	bne.n	800486c <_read_r+0x20>
 8004864:	682b      	ldr	r3, [r5, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d000      	beq.n	800486c <_read_r+0x20>
 800486a:	6023      	str	r3, [r4, #0]
 800486c:	bd70      	pop	{r4, r5, r6, pc}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	200001e4 	.word	0x200001e4

08004874 <_fstat_r>:
 8004874:	2300      	movs	r3, #0
 8004876:	b570      	push	{r4, r5, r6, lr}
 8004878:	4d06      	ldr	r5, [pc, #24]	; (8004894 <_fstat_r+0x20>)
 800487a:	0004      	movs	r4, r0
 800487c:	0008      	movs	r0, r1
 800487e:	0011      	movs	r1, r2
 8004880:	602b      	str	r3, [r5, #0]
 8004882:	f7fc fa40 	bl	8000d06 <_fstat>
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	d103      	bne.n	8004892 <_fstat_r+0x1e>
 800488a:	682b      	ldr	r3, [r5, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d000      	beq.n	8004892 <_fstat_r+0x1e>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	bd70      	pop	{r4, r5, r6, pc}
 8004894:	200001e4 	.word	0x200001e4

08004898 <_isatty_r>:
 8004898:	2300      	movs	r3, #0
 800489a:	b570      	push	{r4, r5, r6, lr}
 800489c:	4d06      	ldr	r5, [pc, #24]	; (80048b8 <_isatty_r+0x20>)
 800489e:	0004      	movs	r4, r0
 80048a0:	0008      	movs	r0, r1
 80048a2:	602b      	str	r3, [r5, #0]
 80048a4:	f7fc fa3d 	bl	8000d22 <_isatty>
 80048a8:	1c43      	adds	r3, r0, #1
 80048aa:	d103      	bne.n	80048b4 <_isatty_r+0x1c>
 80048ac:	682b      	ldr	r3, [r5, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d000      	beq.n	80048b4 <_isatty_r+0x1c>
 80048b2:	6023      	str	r3, [r4, #0]
 80048b4:	bd70      	pop	{r4, r5, r6, pc}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	200001e4 	.word	0x200001e4

080048bc <_init>:
 80048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048c2:	bc08      	pop	{r3}
 80048c4:	469e      	mov	lr, r3
 80048c6:	4770      	bx	lr

080048c8 <_fini>:
 80048c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80048ce:	bc08      	pop	{r3}
 80048d0:	469e      	mov	lr, r3
 80048d2:	4770      	bx	lr
