vendor_name = ModelSim
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_3/encode/test.v
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_3/encode/Waveform.vwf
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_3/encode/Waveform1.vwf
source_file = 1, C:/Users/Sce_dio/Desktop/EDA_3/encode/db/test.cbx.xml
design_name = test
instance = comp, \datain~I , datain, test, 1
instance = comp, \clk~I , clk, test, 1
instance = comp, \clk~clkctrl , clk~clkctrl, test, 1
instance = comp, \rst~I , rst, test, 1
instance = comp, \d_finish~I , d_finish, test, 1
instance = comp, \start~I , start, test, 1
instance = comp, \Selector2~0 , Selector2~0, test, 1
instance = comp, \Selector4~0 , Selector4~0, test, 1
instance = comp, \state.finish_94 , state.finish_94, test, 1
instance = comp, \count[0]~0 , count[0]~0, test, 1
instance = comp, \Add0~0 , Add0~0, test, 1
instance = comp, \count[1] , count[1], test, 1
instance = comp, \Selector5~0 , Selector5~0, test, 1
instance = comp, \Selector5~0clkctrl , Selector5~0clkctrl, test, 1
instance = comp, \state.idle_108 , state.idle_108, test, 1
instance = comp, \Selector3~0 , Selector3~0, test, 1
instance = comp, \state.compute_101 , state.compute_101, test, 1
instance = comp, \cyclic_reg~1 , cyclic_reg~1, test, 1
instance = comp, \cyclic_reg[0] , cyclic_reg[0], test, 1
instance = comp, \Selector0~0 , Selector0~0, test, 1
instance = comp, \Selector0~1 , Selector0~1, test, 1
instance = comp, \cyclic_reg[1] , cyclic_reg[1], test, 1
instance = comp, \cyclic_reg~0 , cyclic_reg~0, test, 1
instance = comp, \cyclic_reg[2] , cyclic_reg[2], test, 1
instance = comp, \dataout~0 , dataout~0, test, 1
instance = comp, \dataout~1 , dataout~1, test, 1
instance = comp, \dataout~reg0 , dataout~reg0, test, 1
instance = comp, \dataout~I , dataout, test, 1
