abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3985193227
maxLevel = 4
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 41068176 us
--------------- round 2 ---------------
seed = 3465103776
maxLevel = 4
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 80114452 us
--------------- round 3 ---------------
seed = 1536341065
maxLevel = 4
n1115 is replaced by n441 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0_2786_12.7.blif
time = 119672277 us
--------------- round 4 ---------------
seed = 16025795
maxLevel = 4
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0_2783_12.7.blif
time = 159144086 us
--------------- round 5 ---------------
seed = 1834766201
maxLevel = 4
n409 is replaced by n770 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0_2780_12.7.blif
time = 198524459 us
--------------- round 6 ---------------
seed = 1580406557
maxLevel = 4
n569 is replaced by one with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0_2777_12.7.blif
time = 237049505 us
--------------- round 7 ---------------
seed = 4135964798
maxLevel = 4
n189 is replaced by zero with estimated error 0
error = 0.00537
area = 2775
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.00537_2775_12.7.blif
time = 272949475 us
--------------- round 8 ---------------
seed = 1890985
maxLevel = 4
n198 is replaced by n259 with estimated error 0.00527
error = 0.00527
area = 2772
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_8_0.00527_2772_12.7.blif
time = 303962256 us
--------------- round 9 ---------------
seed = 3909048244
maxLevel = 4
n776 is replaced by n156 with inverter with estimated error 0.00549
error = 0.00549
area = 2770
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0.00549_2770_12.7.blif
time = 332482133 us
--------------- round 10 ---------------
seed = 2661924327
maxLevel = 4
n761 is replaced by n886 with estimated error 0.00462
error = 0.00462
area = 2757
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_10_0.00462_2757_12.7.blif
time = 350239014 us
--------------- round 11 ---------------
seed = 3738704525
maxLevel = 4
n223 is replaced by n393 with estimated error 0.00496
error = 0.00496
area = 2754
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_11_0.00496_2754_12.7.blif
time = 363582827 us
--------------- round 12 ---------------
seed = 1964539994
maxLevel = 4
n243 is replaced by n259 with estimated error 0.00467
error = 0.00467
area = 2751
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_12_0.00467_2751_12.7.blif
time = 376718167 us
--------------- round 13 ---------------
seed = 3299918797
maxLevel = 4
n657 is replaced by n472 with estimated error 0.00517
error = 0.00517
area = 2749
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_13_0.00517_2749_12.7.blif
time = 389898089 us
--------------- round 14 ---------------
seed = 37765802
maxLevel = 4
n1139 is replaced by n184 with estimated error 0.00446
error = 0.00446
area = 2748
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_14_0.00446_2748_12.7.blif
time = 402906131 us
--------------- round 15 ---------------
seed = 1425701966
maxLevel = 4
n1113 is replaced by zero with estimated error 0.00433
error = 0.00433
area = 2743
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_15_0.00433_2743_12.7.blif
time = 415844247 us
--------------- round 16 ---------------
seed = 295914469
maxLevel = 4
n1093 is replaced by one with estimated error 0.00451
error = 0.00451
area = 2739
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_16_0.00451_2739_12.7.blif
time = 428238516 us
--------------- round 17 ---------------
seed = 1088572660
maxLevel = 4
n635 is replaced by one with estimated error 0.00428
error = 0.00428
area = 2735
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_17_0.00428_2735_12.7.blif
time = 440220565 us
--------------- round 18 ---------------
seed = 744980964
maxLevel = 4
n940 is replaced by zero with estimated error 0.00424
error = 0.00424
area = 2731
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_18_0.00424_2731_12.7.blif
time = 452174160 us
--------------- round 19 ---------------
seed = 623205910
maxLevel = 4
n497 is replaced by one with estimated error 0.00447
error = 0.00447
area = 2728
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_19_0.00447_2728_12.7.blif
time = 464109754 us
--------------- round 20 ---------------
seed = 1946012690
maxLevel = 4
n474 is replaced by one with estimated error 0.00409
error = 0.00409
area = 2725
delay = 12.7
#gates = 1088
output circuit appNtk/alu4_20_0.00409_2725_12.7.blif
time = 476058160 us
--------------- round 21 ---------------
seed = 2281279185
maxLevel = 4
n230 is replaced by one with estimated error 0.00434
error = 0.00434
area = 2722
delay = 12.7
#gates = 1087
output circuit appNtk/alu4_21_0.00434_2722_12.7.blif
time = 487945280 us
--------------- round 22 ---------------
seed = 3883896072
maxLevel = 4
n191 is replaced by zero with estimated error 0.00446
error = 0.00446
area = 2719
delay = 12.7
#gates = 1086
output circuit appNtk/alu4_22_0.00446_2719_12.7.blif
time = 499775019 us
--------------- round 23 ---------------
seed = 3830103645
maxLevel = 4
n496 is replaced by one with estimated error 0.00456
error = 0.00456
area = 2716
delay = 12.7
#gates = 1085
output circuit appNtk/alu4_23_0.00456_2716_12.7.blif
time = 511596619 us
--------------- round 24 ---------------
seed = 2712616510
maxLevel = 4
n300 is replaced by n67 with estimated error 0.00463
error = 0.00463
area = 2713
delay = 12.7
#gates = 1084
output circuit appNtk/alu4_24_0.00463_2713_12.7.blif
time = 523407557 us
--------------- round 25 ---------------
seed = 1877580085
maxLevel = 4
n513 is replaced by one with estimated error 0.00439
error = 0.00439
area = 2710
delay = 12.7
#gates = 1083
output circuit appNtk/alu4_25_0.00439_2710_12.7.blif
time = 535217459 us
--------------- round 26 ---------------
seed = 4066063055
maxLevel = 4
n613 is replaced by n160 with estimated error 0.00468
error = 0.00468
area = 2708
delay = 12.7
#gates = 1082
output circuit appNtk/alu4_26_0.00468_2708_12.7.blif
time = 546977092 us
--------------- round 27 ---------------
seed = 2628108470
maxLevel = 4
n253 is replaced by one with estimated error 0.0046
error = 0.0046
area = 2705
delay = 12.7
#gates = 1081
output circuit appNtk/alu4_27_0.0046_2705_12.7.blif
time = 558709556 us
--------------- round 28 ---------------
seed = 982786876
maxLevel = 4
n296 is replaced by one with estimated error 0.00425
error = 0.00425
area = 2703
delay = 12.7
#gates = 1080
output circuit appNtk/alu4_28_0.00425_2703_12.7.blif
time = 570367959 us
--------------- round 29 ---------------
seed = 3336763483
maxLevel = 4
n240 is replaced by zero with estimated error 0.00444
error = 0.00444
area = 2701
delay = 12.7
#gates = 1079
output circuit appNtk/alu4_29_0.00444_2701_12.7.blif
time = 582027186 us
--------------- round 30 ---------------
seed = 377659058
maxLevel = 4
n397 is replaced by zero with estimated error 0.00418
error = 0.00418
area = 2699
delay = 12.7
#gates = 1078
output circuit appNtk/alu4_30_0.00418_2699_12.7.blif
time = 593717145 us
--------------- round 31 ---------------
seed = 4286172129
maxLevel = 4
n967 is replaced by n345 with estimated error 0.00427
error = 0.00427
area = 2697
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_31_0.00427_2697_12.7.blif
time = 605254618 us
--------------- round 32 ---------------
seed = 2532098247
maxLevel = 4
n352 is replaced by one with estimated error 0.0045
error = 0.0045
area = 2695
delay = 12.7
#gates = 1076
output circuit appNtk/alu4_32_0.0045_2695_12.7.blif
time = 616814133 us
--------------- round 33 ---------------
seed = 160320878
maxLevel = 4
n190 is replaced by one with estimated error 0.00447
error = 0.00447
area = 2693
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_33_0.00447_2693_12.7.blif
time = 628451239 us
--------------- round 34 ---------------
seed = 2264674076
maxLevel = 4
n954 is replaced by zero with estimated error 0.00419
error = 0.00419
area = 2691
delay = 12.7
#gates = 1074
output circuit appNtk/alu4_34_0.00419_2691_12.7.blif
time = 640072388 us
--------------- round 35 ---------------
seed = 1917845057
maxLevel = 4
n108 is replaced by n39 with estimated error 0.00458
error = 0.00458
area = 2689
delay = 12.7
#gates = 1073
output circuit appNtk/alu4_35_0.00458_2689_12.7.blif
time = 651660068 us
--------------- round 36 ---------------
seed = 1729345489
maxLevel = 4
n485 is replaced by one with estimated error 0.00448
error = 0.00448
area = 2686
delay = 12.7
#gates = 1072
output circuit appNtk/alu4_36_0.00448_2686_12.7.blif
time = 663178520 us
--------------- round 37 ---------------
seed = 3909693920
maxLevel = 4
n659 is replaced by n611 with estimated error 0.00441
error = 0.00441
area = 2684
delay = 12.7
#gates = 1071
output circuit appNtk/alu4_37_0.00441_2684_12.7.blif
time = 674677762 us
--------------- round 38 ---------------
seed = 2193858065
maxLevel = 4
n1049 is replaced by one with estimated error 0.00442
error = 0.00464
area = 2682
delay = 12.7
#gates = 1070
output circuit appNtk/alu4_38_0.00464_2682_12.7.blif
time = 686226937 us
--------------- round 39 ---------------
seed = 2532373371
maxLevel = 4
n734 is replaced by zero with estimated error 0.0046
error = 0.0046
area = 2680
delay = 12.7
#gates = 1069
output circuit appNtk/alu4_39_0.0046_2680_12.7.blif
time = 697749058 us
--------------- round 40 ---------------
seed = 1585122712
maxLevel = 4
n325 is replaced by n286 with estimated error 0.00445
error = 0.00445
area = 2678
delay = 12.7
#gates = 1068
output circuit appNtk/alu4_40_0.00445_2678_12.7.blif
time = 709224245 us
--------------- round 41 ---------------
seed = 2825262536
maxLevel = 4
n735 is replaced by one with estimated error 0.00478
error = 0.00478
area = 2676
delay = 12.7
#gates = 1067
output circuit appNtk/alu4_41_0.00478_2676_12.7.blif
time = 720671651 us
--------------- round 42 ---------------
seed = 3151454534
maxLevel = 4
n995 is replaced by one with estimated error 0.00453
error = 0.00453
area = 2672
delay = 12.7
#gates = 1065
output circuit appNtk/alu4_42_0.00453_2672_12.7.blif
time = 731991661 us
--------------- round 43 ---------------
seed = 3934268502
maxLevel = 4
n547 is replaced by one with estimated error 0.00465
error = 0.00465
area = 2670
delay = 12.7
#gates = 1064
output circuit appNtk/alu4_43_0.00465_2670_12.7.blif
time = 743245904 us
--------------- round 44 ---------------
seed = 3576983539
maxLevel = 4
n244 is replaced by one with estimated error 0.00468
error = 0.00468
area = 2666
delay = 12.7
#gates = 1062
output circuit appNtk/alu4_44_0.00468_2666_12.7.blif
time = 754509124 us
--------------- round 45 ---------------
seed = 3946661210
maxLevel = 4
n292 is replaced by n574 with estimated error 0.00493
error = 0.00493
area = 2664
delay = 12.7
#gates = 1061
output circuit appNtk/alu4_45_0.00493_2664_12.7.blif
time = 765684182 us
--------------- round 46 ---------------
seed = 2001434491
maxLevel = 4
n736 is replaced by n118 with estimated error 0.00644
error = 0.00644
area = 2662
delay = 12.7
#gates = 1060
output circuit appNtk/alu4_46_0.00644_2662_12.7.blif
time = 776871904 us
--------------- round 47 ---------------
seed = 4130232586
maxLevel = 4
n739 is replaced by n394 with inverter with estimated error 0.00582
error = 0.00582
area = 2655
delay = 12.7
#gates = 1058
output circuit appNtk/alu4_47_0.00582_2655_12.7.blif
time = 788018637 us
--------------- round 48 ---------------
seed = 2972513933
maxLevel = 4
n689 is replaced by n812 with estimated error 0.00606
error = 0.00606
area = 2653
delay = 12.7
#gates = 1057
output circuit appNtk/alu4_48_0.00606_2653_12.7.blif
time = 799183212 us
--------------- round 49 ---------------
seed = 984182951
maxLevel = 4
n184 is replaced by n274 with estimated error 0.00588
error = 0.00588
area = 2652
delay = 12.7
#gates = 1056
output circuit appNtk/alu4_49_0.00588_2652_12.7.blif
time = 810298302 us
--------------- round 50 ---------------
seed = 1312867327
maxLevel = 4
n489 is replaced by one with estimated error 0.00525
error = 0.00525
area = 2643
delay = 12.7
#gates = 1053
output circuit appNtk/alu4_50_0.00525_2643_12.7.blif
time = 821411580 us
--------------- round 51 ---------------
seed = 3997975541
maxLevel = 4
n465 is replaced by one with estimated error 0.00598
error = 0.00598
area = 2636
delay = 12.7
#gates = 1050
output circuit appNtk/alu4_51_0.00598_2636_12.7.blif
time = 832445398 us
--------------- round 52 ---------------
seed = 326298367
maxLevel = 4
n778 is replaced by one with estimated error 0.0056
error = 0.0056
area = 2633
delay = 12.7
#gates = 1049
output circuit appNtk/alu4_52_0.0056_2633_12.7.blif
time = 843379922 us
--------------- round 53 ---------------
seed = 250853420
maxLevel = 4
n633 is replaced by one with estimated error 0.00574
error = 0.00574
area = 2630
delay = 12.7
#gates = 1048
output circuit appNtk/alu4_53_0.00574_2630_12.7.blif
time = 854277380 us
--------------- round 54 ---------------
seed = 1800835078
maxLevel = 4
n872 is replaced by zero with estimated error 0.00547
error = 0.00574
area = 2628
delay = 12.7
#gates = 1047
output circuit appNtk/alu4_54_0.00574_2628_12.7.blif
time = 865169454 us
--------------- round 55 ---------------
seed = 966416603
maxLevel = 4
n779 is replaced by zero with estimated error 0.00589
error = 0.00589
area = 2626
delay = 12.7
#gates = 1046
output circuit appNtk/alu4_55_0.00589_2626_12.7.blif
time = 876054582 us
--------------- round 56 ---------------
seed = 17890858
maxLevel = 4
n1081 is replaced by one with estimated error 0.00575
error = 0.00575
area = 2624
delay = 12.7
#gates = 1045
output circuit appNtk/alu4_56_0.00575_2624_12.7.blif
time = 886910436 us
--------------- round 57 ---------------
seed = 318855979
maxLevel = 4
n435 is replaced by n916 with estimated error 0.00558
error = 0.00558
area = 2622
delay = 12.7
#gates = 1044
output circuit appNtk/alu4_57_0.00558_2622_12.7.blif
time = 897769791 us
--------------- round 58 ---------------
seed = 931068056
maxLevel = 4
n629 is replaced by one with estimated error 0.00618
error = 0.00618
area = 2619
delay = 12.7
#gates = 1043
output circuit appNtk/alu4_58_0.00618_2619_12.7.blif
time = 908577406 us
--------------- round 59 ---------------
seed = 1840165162
maxLevel = 4
n1084 is replaced by one with estimated error 0.00615
error = 0.00615
area = 2617
delay = 12.7
#gates = 1042
output circuit appNtk/alu4_59_0.00615_2617_12.7.blif
time = 919346966 us
--------------- round 60 ---------------
seed = 3755415491
maxLevel = 4
n346 is replaced by n344 with estimated error 0.00619
error = 0.00619
area = 2615
delay = 12.7
#gates = 1041
output circuit appNtk/alu4_60_0.00619_2615_12.7.blif
time = 930134679 us
--------------- round 61 ---------------
seed = 2134737930
maxLevel = 4
n345 is replaced by n444 with estimated error 0.00604
error = 0.00604
area = 2613
delay = 12.7
#gates = 1040
output circuit appNtk/alu4_61_0.00604_2613_12.7.blif
time = 940934631 us
--------------- round 62 ---------------
seed = 1227812614
maxLevel = 4
n950 is replaced by one with estimated error 0.00603
error = 0.00603
area = 2611
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_62_0.00603_2611_12.7.blif
time = 951712215 us
--------------- round 63 ---------------
seed = 2850064417
maxLevel = 4
n1050 is replaced by one with estimated error 0.00634
error = 0.0064
area = 2609
delay = 12.7
#gates = 1038
output circuit appNtk/alu4_63_0.0064_2609_12.7.blif
time = 962470980 us
--------------- round 64 ---------------
seed = 1425838864
maxLevel = 4
n588 is replaced by n327 with estimated error 0.00591
error = 0.00591
area = 2607
delay = 12.7
#gates = 1037
output circuit appNtk/alu4_64_0.00591_2607_12.7.blif
time = 973231174 us
--------------- round 65 ---------------
seed = 2932476782
maxLevel = 4
n799 is replaced by n797 with estimated error 0.00636
error = 0.00636
area = 2606
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_65_0.00636_2606_12.7.blif
time = 983947879 us
--------------- round 66 ---------------
seed = 3598771880
maxLevel = 4
n334 is replaced by n408 with estimated error 0.00627
error = 0.00627
area = 2605
delay = 12.7
#gates = 1035
output circuit appNtk/alu4_66_0.00627_2605_12.7.blif
time = 994646040 us
--------------- round 67 ---------------
seed = 3558951888
maxLevel = 4
n510 is replaced by one with estimated error 0.00627
error = 0.00627
area = 2602
delay = 12.7
#gates = 1034
output circuit appNtk/alu4_67_0.00627_2602_12.7.blif
time = 1005400328 us
--------------- round 68 ---------------
seed = 89934831
maxLevel = 4
n858 is replaced by one with estimated error 0.00604
error = 0.00604
area = 2595
delay = 12.7
#gates = 1031
output circuit appNtk/alu4_68_0.00604_2595_12.7.blif
time = 1016125869 us
--------------- round 69 ---------------
seed = 1903790140
maxLevel = 4
n469 is replaced by one with estimated error 0.0062
error = 0.0062
area = 2587
delay = 12.7
#gates = 1028
output circuit appNtk/alu4_69_0.0062_2587_12.7.blif
time = 1026784987 us
--------------- round 70 ---------------
seed = 535934232
maxLevel = 4
n928 is replaced by one with estimated error 0.00653
error = 0.0066
area = 2583
delay = 12.7
#gates = 1027
output circuit appNtk/alu4_70_0.0066_2583_12.7.blif
time = 1037369303 us
--------------- round 71 ---------------
seed = 2044263418
maxLevel = 4
n504 is replaced by one with estimated error 0.00605
error = 0.00605
area = 2577
delay = 12.7
#gates = 1025
output circuit appNtk/alu4_71_0.00605_2577_12.7.blif
time = 1047952811 us
--------------- round 72 ---------------
seed = 2820739389
maxLevel = 4
n505 is replaced by one with estimated error 0.00659
error = 0.00659
area = 2574
delay = 12.7
#gates = 1024
output circuit appNtk/alu4_72_0.00659_2574_12.7.blif
time = 1058484957 us
--------------- round 73 ---------------
seed = 1210831796
maxLevel = 4
n896 is replaced by zero with estimated error 0.00639
error = 0.00639
area = 2571
delay = 12.7
#gates = 1023
output circuit appNtk/alu4_73_0.00639_2571_12.7.blif
time = 1069019987 us
--------------- round 74 ---------------
seed = 2289527437
maxLevel = 4
n901 is replaced by one with estimated error 0.00656
error = 0.00656
area = 2565
delay = 12.7
#gates = 1021
output circuit appNtk/alu4_74_0.00656_2565_12.7.blif
time = 1079500948 us
--------------- round 75 ---------------
seed = 2073578578
maxLevel = 4
n507 is replaced by one with estimated error 0.00703
error = 0.00703
area = 2556
delay = 12.7
#gates = 1017
output circuit appNtk/alu4_75_0.00703_2556_12.7.blif
time = 1089786330 us
--------------- round 76 ---------------
seed = 3791564455
maxLevel = 4
n560 is replaced by n134 with estimated error 0.00681
error = 0.00681
area = 2552
delay = 12.7
#gates = 1016
output circuit appNtk/alu4_76_0.00681_2552_12.7.blif
time = 1099998778 us
--------------- round 77 ---------------
seed = 858091582
maxLevel = 4
n515 is replaced by one with estimated error 0.00697
error = 0.00697
area = 2543
delay = 12.7
#gates = 1013
output circuit appNtk/alu4_77_0.00697_2543_12.7.blif
time = 1110168541 us
--------------- round 78 ---------------
seed = 3082579773
maxLevel = 4
n843 is replaced by one with estimated error 0.00674
error = 0.00674
area = 2539
delay = 12.7
#gates = 1012
output circuit appNtk/alu4_78_0.00674_2539_12.7.blif
time = 1120259303 us
--------------- round 79 ---------------
seed = 1437438438
maxLevel = 4
n638 is replaced by n402 with estimated error 0.00703
error = 0.00703
area = 2538
delay = 12.7
#gates = 1011
output circuit appNtk/alu4_79_0.00703_2538_12.7.blif
time = 1130332481 us
--------------- round 80 ---------------
seed = 2320225670
maxLevel = 4
n640 is replaced by one with estimated error 0.00668
error = 0.00668
area = 2532
delay = 12.7
#gates = 1009
output circuit appNtk/alu4_80_0.00668_2532_12.7.blif
time = 1140393068 us
--------------- round 81 ---------------
seed = 3089205744
maxLevel = 4
n302 is replaced by zero with estimated error 0.00768
error = 0.00999
area = 2528
delay = 12.7
#gates = 1007
output circuit appNtk/alu4_81_0.00999_2528_12.7.blif
time = 1150405027 us
--------------- round 82 ---------------
seed = 1047532387
maxLevel = 4
n501 is replaced by one with estimated error 0.00947
error = 0.00947
area = 2516
delay = 12.7
#gates = 1003
output circuit appNtk/alu4_82_0.00947_2516_12.7.blif
time = 1160367245 us
--------------- round 83 ---------------
seed = 993125517
maxLevel = 4
n1083 is replaced by zero with estimated error 0.0086
error = 0.0086
area = 2505
delay = 12.7
#gates = 1000
output circuit appNtk/alu4_83_0.0086_2505_12.7.blif
time = 1170260210 us
--------------- round 84 ---------------
seed = 754409723
maxLevel = 4
n1052 is replaced by zero with estimated error 0.00888
error = 0.00888
area = 2499
delay = 12.7
#gates = 998
output circuit appNtk/alu4_84_0.00888_2499_12.7.blif
time = 1180103313 us
--------------- round 85 ---------------
seed = 735423821
maxLevel = 4
n303 is replaced by one with estimated error 0.00905
error = 0.00905
area = 2496
delay = 12.7
#gates = 997
output circuit appNtk/alu4_85_0.00905_2496_12.7.blif
time = 1189919477 us
--------------- round 86 ---------------
seed = 2150914292
maxLevel = 4
n568 is replaced by one with estimated error 0.00923
error = 0.00923
area = 2493
delay = 12.7
#gates = 996
output circuit appNtk/alu4_86_0.00923_2493_12.7.blif
time = 1199712079 us
--------------- round 87 ---------------
seed = 606010788
maxLevel = 4
n1070 is replaced by one with estimated error 0.00932
error = 0.00932
area = 2490
delay = 12.7
#gates = 995
output circuit appNtk/alu4_87_0.00932_2490_12.7.blif
time = 1209467300 us
--------------- round 88 ---------------
seed = 1474095101
maxLevel = 4
n1053 is replaced by one with estimated error 0.00952
error = 0.00952
area = 2488
delay = 12.7
#gates = 994
output circuit appNtk/alu4_88_0.00952_2488_12.7.blif
time = 1219203002 us
--------------- round 89 ---------------
seed = 2426320228
maxLevel = 4
n947 is replaced by one with estimated error 0.00937
error = 0.00937
area = 2486
delay = 12.7
#gates = 993
output circuit appNtk/alu4_89_0.00937_2486_12.7.blif
time = 1228913640 us
--------------- round 90 ---------------
seed = 358214418
maxLevel = 4
n1027 is replaced by one with estimated error 0.00933
error = 0.00933
area = 2484
delay = 12.7
#gates = 992
output circuit appNtk/alu4_90_0.00933_2484_12.7.blif
time = 1238607656 us
--------------- round 91 ---------------
seed = 1872643196
maxLevel = 4
n952 is replaced by one with estimated error 0.00904
error = 0.00904
area = 2476
delay = 12.7
#gates = 989
output circuit appNtk/alu4_91_0.00904_2476_12.7.blif
time = 1248282827 us
--------------- round 92 ---------------
seed = 1125704226
maxLevel = 4
n1018 is replaced by n171 with estimated error 0.00934
error = 0.00934
area = 2474
delay = 12.7
#gates = 988
output circuit appNtk/alu4_92_0.00934_2474_12.7.blif
time = 1257897461 us
--------------- round 93 ---------------
seed = 835913738
maxLevel = 4
n308 is replaced by n298 with estimated error 0.00942
error = 0.00942
area = 2468
delay = 12.7
#gates = 985
output circuit appNtk/alu4_93_0.00942_2468_12.7.blif
time = 1267494866 us
--------------- round 94 ---------------
seed = 206423584
maxLevel = 4
n869 is replaced by one with estimated error 0.00907
error = 0.01227
area = 2466
delay = 12.7
#gates = 984
output circuit appNtk/alu4_94_0.01227_2466_12.7.blif
time = 1277011596 us
--------------- round 95 ---------------
seed = 197276910
maxLevel = 4
n1086 is replaced by n1104 with estimated error 0.01276
error = 0.01276
area = 2462
delay = 12.7
#gates = 983
output circuit appNtk/alu4_95_0.01276_2462_12.7.blif
time = 1286515945 us
--------------- round 96 ---------------
seed = 1321283693
maxLevel = 4
n868 is replaced by n845 with estimated error 0.0135
error = 0.0135
area = 2460
delay = 12.7
#gates = 982
output circuit appNtk/alu4_96_0.0135_2460_12.7.blif
time = 1295998561 us
--------------- round 97 ---------------
seed = 2890515718
maxLevel = 4
n1026 is replaced by n871 with estimated error 0.01295
error = 0.01295
area = 2454
delay = 12.7
#gates = 979
output circuit appNtk/alu4_97_0.01295_2454_12.7.blif
time = 1305457909 us
--------------- round 98 ---------------
seed = 324723461
maxLevel = 4
n1087 is replaced by n834 with estimated error 0.01321
error = 0.01321
area = 2452
delay = 12.7
#gates = 978
output circuit appNtk/alu4_98_0.01321_2452_12.7.blif
time = 1314862789 us
--------------- round 99 ---------------
seed = 2145092418
maxLevel = 4
n1077 is replaced by n871 with estimated error 0.01335
error = 0.01335
area = 2443
delay = 12.7
#gates = 975
output circuit appNtk/alu4_99_0.01335_2443_12.7.blif
time = 1324244388 us
--------------- round 100 ---------------
seed = 2451903189
maxLevel = 4
n993 is replaced by n850 with estimated error 0.013
error = 0.013
area = 2440
delay = 12.7
#gates = 973
output circuit appNtk/alu4_100_0.013_2440_12.7.blif
time = 1333568593 us
--------------- round 101 ---------------
seed = 4100641960
maxLevel = 4
n591 is replaced by n71 with estimated error 0.0136
error = 0.0136
area = 2437
delay = 12.7
#gates = 972
output circuit appNtk/alu4_101_0.0136_2437_12.7.blif
time = 1342857341 us
--------------- round 102 ---------------
seed = 1984162969
maxLevel = 4
n1010 is replaced by n353 with estimated error 0.01305
error = 0.01305
area = 2427
delay = 12.7
#gates = 968
output circuit appNtk/alu4_102_0.01305_2427_12.7.blif
time = 1352133285 us
--------------- round 103 ---------------
seed = 2179975507
maxLevel = 4
n907 is replaced by n1117 with inverter with estimated error 0.01355
error = 0.01355
area = 2414
delay = 12.7
#gates = 964
output circuit appNtk/alu4_103_0.01355_2414_12.7.blif
time = 1361323518 us
--------------- round 104 ---------------
seed = 3692891315
maxLevel = 4
n1004 is replaced by one with estimated error 0.01327
error = 0.01327
area = 2411
delay = 12.7
#gates = 963
output circuit appNtk/alu4_104_0.01327_2411_12.7.blif
time = 1370430326 us
--------------- round 105 ---------------
seed = 94835487
maxLevel = 4
n1056 is replaced by one with estimated error 0.01338
error = 0.01338
area = 2400
delay = 12.7
#gates = 959
output circuit appNtk/alu4_105_0.01338_2400_12.7.blif
time = 1379529736 us
--------------- round 106 ---------------
seed = 1405347546
maxLevel = 4
n871 is replaced by one with estimated error 0.01369
error = 0.01369
area = 2394
delay = 12.7
#gates = 957
output circuit appNtk/alu4_106_0.01369_2394_12.7.blif
time = 1388533224 us
--------------- round 107 ---------------
seed = 959604242
maxLevel = 4
n933 is replaced by n267 with estimated error 0.01317
error = 0.01317
area = 2390
delay = 12.7
#gates = 955
output circuit appNtk/alu4_107_0.01317_2390_12.7.blif
time = 1397503585 us
--------------- round 108 ---------------
seed = 3239958469
maxLevel = 4
n1066 is replaced by zero with estimated error 0.01367
error = 0.01367
area = 2387
delay = 12.7
#gates = 954
output circuit appNtk/alu4_108_0.01367_2387_12.7.blif
time = 1406433383 us
--------------- round 109 ---------------
seed = 1604679878
maxLevel = 4
n316 is replaced by one with estimated error 0.01354
error = 0.01354
area = 2384
delay = 12.7
#gates = 953
output circuit appNtk/alu4_109_0.01354_2384_12.7.blif
time = 1415348119 us
--------------- round 110 ---------------
seed = 4077749329
maxLevel = 4
n289 is replaced by one with estimated error 0.0138
error = 0.0138
area = 2381
delay = 12.7
#gates = 952
output circuit appNtk/alu4_110_0.0138_2381_12.7.blif
time = 1424243679 us
--------------- round 111 ---------------
seed = 2312386915
maxLevel = 4
n572 is replaced by zero with estimated error 0.01306
error = 0.01306
area = 2379
delay = 12.7
#gates = 951
output circuit appNtk/alu4_111_0.01306_2379_12.7.blif
time = 1433124396 us
--------------- round 112 ---------------
seed = 3781371537
maxLevel = 4
n52 is replaced by n807 with estimated error 0.01362
error = 0.01362
area = 2378
delay = 12.7
#gates = 950
output circuit appNtk/alu4_112_0.01362_2378_12.7.blif
time = 1441982087 us
--------------- round 113 ---------------
seed = 1993959647
maxLevel = 4
n119 is replaced by zero with estimated error 0.01294
error = 0.01294
area = 2377
delay = 12.7
#gates = 949
output circuit appNtk/alu4_113_0.01294_2377_12.7.blif
time = 1450830387 us
--------------- round 114 ---------------
seed = 3002469866
maxLevel = 4
n882 is replaced by zero with estimated error 0.01303
error = 0.01303
area = 2376
delay = 12.7
#gates = 948
output circuit appNtk/alu4_114_0.01303_2376_12.7.blif
time = 1459662353 us
--------------- round 115 ---------------
seed = 589161519
maxLevel = 4
n562 is replaced by one with estimated error 0.01325
error = 0.01325
area = 2367
delay = 12.7
#gates = 945
output circuit appNtk/alu4_115_0.01325_2367_12.7.blif
time = 1468478904 us
--------------- round 116 ---------------
seed = 2671476496
maxLevel = 4
n285 is replaced by zero with estimated error 0.01356
error = 0.01356
area = 2361
delay = 12.7
#gates = 943
output circuit appNtk/alu4_116_0.01356_2361_12.7.blif
time = 1477238667 us
--------------- round 117 ---------------
seed = 2949590865
maxLevel = 4
n839 is replaced by n194 with estimated error 0.01361
error = 0.01361
area = 2358
delay = 12.7
#gates = 942
output circuit appNtk/alu4_117_0.01361_2358_12.7.blif
time = 1485955317 us
--------------- round 118 ---------------
seed = 3120267452
maxLevel = 4
n931 is replaced by n929 with estimated error 0.01366
error = 0.01366
area = 2352
delay = 12.7
#gates = 939
output circuit appNtk/alu4_118_0.01366_2352_12.7.blif
time = 1494656988 us
--------------- round 119 ---------------
seed = 680455905
maxLevel = 4
n1129 is replaced by zero with estimated error 0.01398
error = 0.01398
area = 2347
delay = 12.7
#gates = 937
output circuit appNtk/alu4_119_0.01398_2347_12.7.blif
time = 1503321161 us
--------------- round 120 ---------------
seed = 2207069282
maxLevel = 4
n1130 is replaced by zero with estimated error 0.01355
error = 0.01355
area = 2345
delay = 12.7
#gates = 936
output circuit appNtk/alu4_120_0.01355_2345_12.7.blif
time = 1511940359 us
--------------- round 121 ---------------
seed = 2083457317
maxLevel = 4
n840 is replaced by n195 with estimated error 0.0145
error = 0.0145
area = 2344
delay = 12.7
#gates = 935
output circuit appNtk/alu4_121_0.0145_2344_12.7.blif
time = 1520453299 us
--------------- round 122 ---------------
seed = 636371857
maxLevel = 4
n955 is replaced by one with estimated error 0.01417
error = 0.01417
area = 2341
delay = 12.7
#gates = 934
output circuit appNtk/alu4_122_0.01417_2341_12.7.blif
time = 1528936236 us
--------------- round 123 ---------------
seed = 1983887371
maxLevel = 4
n938 is replaced by n262 with estimated error 0.01504
error = 0.01504
area = 2339
delay = 12.7
#gates = 933
output circuit appNtk/alu4_123_0.01504_2339_12.7.blif
time = 1537407298 us
--------------- round 124 ---------------
seed = 1235647450
maxLevel = 4
n1114 is replaced by n838 with estimated error 0.01484
error = 0.01484
area = 2334
delay = 12.7
#gates = 931
output circuit appNtk/alu4_124_0.01484_2334_12.7.blif
time = 1545855183 us
--------------- round 125 ---------------
seed = 2785913015
maxLevel = 4
n1030 is replaced by one with estimated error 0.01517
error = 0.01517
area = 2326
delay = 12.7
#gates = 928
output circuit appNtk/alu4_125_0.01517_2326_12.7.blif
time = 1554272651 us
--------------- round 126 ---------------
seed = 2249308871
maxLevel = 4
n992 is replaced by one with estimated error 0.01458
error = 0.01458
area = 2321
delay = 12.7
#gates = 925
output circuit appNtk/alu4_126_0.01458_2321_12.7.blif
time = 1562627863 us
--------------- round 127 ---------------
seed = 2918236441
maxLevel = 4
n1121 is replaced by n1141 with estimated error 0.01518
error = 0.01518
area = 2309
delay = 12.7
#gates = 921
output circuit appNtk/alu4_127_0.01518_2309_12.7.blif
time = 1570927223 us
--------------- round 128 ---------------
seed = 1583541187
maxLevel = 4
n154 is replaced by one with estimated error 0.01506
error = 0.02651
area = 2307
delay = 12.7
#gates = 920
output circuit appNtk/alu4_128_0.02651_2307_12.7.blif
time = 1579160859 us
--------------- round 129 ---------------
seed = 3150558800
maxLevel = 4
n1133 is replaced by n415 with estimated error 0.02597
error = 0.02597
area = 2283
delay = 12.7
#gates = 911
output circuit appNtk/alu4_129_0.02597_2283_12.7.blif
time = 1587320333 us
--------------- round 130 ---------------
seed = 1463916140
maxLevel = 4
n1102 is replaced by n740 with estimated error 0.02714
error = 0.02714
area = 2281
delay = 12.7
#gates = 910
output circuit appNtk/alu4_130_0.02714_2281_12.7.blif
time = 1595344407 us
--------------- round 131 ---------------
seed = 1553228581
maxLevel = 4
n200 is replaced by n972 with estimated error 0.02695
error = 0.02695
area = 2275
delay = 12.7
#gates = 908
output circuit appNtk/alu4_131_0.02695_2275_12.7.blif
time = 1603317669 us
--------------- round 132 ---------------
seed = 1382426894
maxLevel = 4
n274 is replaced by n182 with estimated error 0.02665
error = 0.02665
area = 2272
delay = 12.7
#gates = 907
output circuit appNtk/alu4_132_0.02665_2272_12.7.blif
time = 1611252527 us
--------------- round 133 ---------------
seed = 1614031722
maxLevel = 4
n1017 is replaced by n476 with inverter with estimated error 0.02698
error = 0.02698
area = 2270
delay = 12.7
#gates = 907
output circuit appNtk/alu4_133_0.02698_2270_12.7.blif
time = 1619165189 us
--------------- round 134 ---------------
seed = 2896434934
maxLevel = 4
n213 is replaced by n139 with estimated error 0.02556
error = 0.02556
area = 2250
delay = 12.7
#gates = 898
output circuit appNtk/alu4_134_0.02556_2250_12.7.blif
time = 1627072829 us
--------------- round 135 ---------------
seed = 3197851430
maxLevel = 4
n318 is replaced by n741 with inverter with estimated error 0.02566
error = 0.02566
area = 2243
delay = 12.7
#gates = 896
output circuit appNtk/alu4_135_0.02566_2243_12.7.blif
time = 1634802030 us
--------------- round 136 ---------------
seed = 3135035837
maxLevel = 4
n179 is replaced by n171 with estimated error 0.026
error = 0.026
area = 2234
delay = 12.7
#gates = 892
output circuit appNtk/alu4_136_0.026_2234_12.7.blif
time = 1642498460 us
--------------- round 137 ---------------
seed = 3550134168
maxLevel = 4
n158 is replaced by n476 with estimated error 0.02687
error = 0.02687
area = 2222
delay = 12.7
#gates = 887
output circuit appNtk/alu4_137_0.02687_2222_12.7.blif
time = 1650124596 us
--------------- round 138 ---------------
seed = 24789550
maxLevel = 4
n164 is replaced by n740 with estimated error 0.02549
error = 0.02549
area = 2220
delay = 12.7
#gates = 886
output circuit appNtk/alu4_138_0.02549_2220_12.7.blif
time = 1657661794 us
--------------- round 139 ---------------
seed = 3223680713
maxLevel = 4
n1143 is replaced by one with estimated error 0.02508
error = 0.02508
area = 2219
delay = 12.7
#gates = 885
output circuit appNtk/alu4_139_0.02508_2219_12.7.blif
time = 1665177329 us
--------------- round 140 ---------------
seed = 2870185689
maxLevel = 4
n177 is replaced by n181 with estimated error 0.02509
error = 0.02509
area = 2216
delay = 12.7
#gates = 884
output circuit appNtk/alu4_140_0.02509_2216_12.7.blif
time = 1672671392 us
--------------- round 141 ---------------
seed = 4076201756
maxLevel = 4
n917 is replaced by n512 with estimated error 0.02462
error = 0.02462
area = 2215
delay = 12.7
#gates = 883
output circuit appNtk/alu4_141_0.02462_2215_12.7.blif
time = 1680157127 us
--------------- round 142 ---------------
seed = 2102485826
maxLevel = 4
n252 is replaced by zero with estimated error 0.02493
error = 0.02493
area = 2192
delay = 12.7
#gates = 875
output circuit appNtk/alu4_142_0.02493_2192_12.7.blif
time = 1687634373 us
--------------- round 143 ---------------
seed = 1815292988
maxLevel = 4
n432 is replaced by one with estimated error 0.02463
error = 0.02463
area = 2185
delay = 12.7
#gates = 872
output circuit appNtk/alu4_143_0.02463_2185_12.7.blif
time = 1694976614 us
--------------- round 144 ---------------
seed = 2159472554
maxLevel = 4
n145 is replaced by n168 with estimated error 0.02498
error = 0.02498
area = 2178
delay = 12.7
#gates = 870
output circuit appNtk/alu4_144_0.02498_2178_12.7.blif
time = 1702256234 us
--------------- round 145 ---------------
seed = 2942764908
maxLevel = 4
n291 is replaced by one with estimated error 0.02503
error = 0.02503
area = 2172
delay = 12.7
#gates = 868
output circuit appNtk/alu4_145_0.02503_2172_12.7.blif
time = 1709503121 us
--------------- round 146 ---------------
seed = 3666405294
maxLevel = 4
n972 is replaced by one with estimated error 0.02367
error = 0.02367
area = 2168
delay = 12.7
#gates = 867
output circuit appNtk/alu4_146_0.02367_2168_12.7.blif
time = 1716733054 us
--------------- round 147 ---------------
seed = 1875084559
maxLevel = 4
n944 is replaced by one with estimated error 0.02449
error = 0.02449
area = 2165
delay = 12.7
#gates = 866
output circuit appNtk/alu4_147_0.02449_2165_12.7.blif
time = 1723937717 us
--------------- round 148 ---------------
seed = 1129897833
maxLevel = 4
n163 is replaced by one with estimated error 0.0246
error = 0.0246
area = 2162
delay = 12.7
#gates = 864
output circuit appNtk/alu4_148_0.0246_2162_12.7.blif
time = 1731132257 us
--------------- round 149 ---------------
seed = 3481531879
maxLevel = 4
n185 is replaced by one with estimated error 0.0236
error = 0.0236
area = 2159
delay = 12.7
#gates = 863
output circuit appNtk/alu4_149_0.0236_2159_12.7.blif
time = 1738269772 us
--------------- round 150 ---------------
seed = 3715269877
maxLevel = 4
n401 is replaced by n550 with estimated error 0.02422
error = 0.02422
area = 2157
delay = 12.7
#gates = 862
output circuit appNtk/alu4_150_0.02422_2157_12.7.blif
time = 1745402160 us
--------------- round 151 ---------------
seed = 1861187675
maxLevel = 4
n378 is replaced by zero with estimated error 0.02539
error = 0.02555
area = 2153
delay = 12.7
#gates = 860
output circuit appNtk/alu4_151_0.02555_2153_12.7.blif
time = 1752524342 us
--------------- round 152 ---------------
seed = 1601793666
maxLevel = 4
n517 is replaced by zero with estimated error 0.02569
error = 0.02569
area = 2150
delay = 12.7
#gates = 859
output circuit appNtk/alu4_152_0.02569_2150_12.7.blif
time = 1759598803 us
--------------- round 153 ---------------
seed = 2788696252
maxLevel = 4
n404 is replaced by one with estimated error 0.02545
error = 0.02545
area = 2141
delay = 12.7
#gates = 856
output circuit appNtk/alu4_153_0.02545_2141_12.7.blif
time = 1766659936 us
--------------- round 154 ---------------
seed = 2303643220
maxLevel = 4
n550 is replaced by one with estimated error 0.02559
error = 0.02604
area = 2139
delay = 12.7
#gates = 855
output circuit appNtk/alu4_154_0.02604_2139_12.7.blif
time = 1773680412 us
--------------- round 155 ---------------
seed = 3744610061
maxLevel = 4
n552 is replaced by one with estimated error 0.02656
error = 0.02656
area = 2130
delay = 12.7
#gates = 852
output circuit appNtk/alu4_155_0.02656_2130_12.7.blif
time = 1780687894 us
--------------- round 156 ---------------
seed = 131298303
maxLevel = 4
n1002 is replaced by one with estimated error 0.02614
error = 0.02614
area = 2128
delay = 12.7
#gates = 851
output circuit appNtk/alu4_156_0.02614_2128_12.7.blif
time = 1787646588 us
--------------- round 157 ---------------
seed = 1457567260
maxLevel = 4
n554 is replaced by one with estimated error 0.02596
error = 0.02596
area = 2126
delay = 12.7
#gates = 850
output circuit appNtk/alu4_157_0.02596_2126_12.7.blif
time = 1794591812 us
--------------- round 158 ---------------
seed = 1529558333
maxLevel = 4
n358 is replaced by n149 with estimated error 0.02615
error = 0.02615
area = 2123
delay = 12.7
#gates = 849
output circuit appNtk/alu4_158_0.02615_2123_12.7.blif
time = 1801493749 us
--------------- round 159 ---------------
seed = 381192133
maxLevel = 4
n1036 is replaced by n890 with inverter with estimated error 0.02691
error = 0.02691
area = 2118
delay = 12.7
#gates = 847
output circuit appNtk/alu4_159_0.02691_2118_12.7.blif
time = 1808373126 us
--------------- round 160 ---------------
seed = 1055956552
maxLevel = 4
n592 is replaced by n741 with estimated error 0.02513
error = 0.02513
area = 2114
delay = 12.7
#gates = 846
output circuit appNtk/alu4_160_0.02513_2114_12.7.blif
time = 1815249911 us
--------------- round 161 ---------------
seed = 3434031386
maxLevel = 4
n379 is replaced by one with estimated error 0.02691
error = 0.02691
area = 2112
delay = 12.7
#gates = 845
output circuit appNtk/alu4_161_0.02691_2112_12.7.blif
time = 1822112759 us
--------------- round 162 ---------------
seed = 505469663
maxLevel = 4
n263 is replaced by n276 with estimated error 0.0266
error = 0.0266
area = 2110
delay = 12.7
#gates = 844
output circuit appNtk/alu4_162_0.0266_2110_12.7.blif
time = 1828966577 us
--------------- round 163 ---------------
seed = 3696964257
maxLevel = 4
n675 is replaced by n159 with inverter with estimated error 0.02747
error = 0.02747
area = 2109
delay = 12.7
#gates = 844
output circuit appNtk/alu4_163_0.02747_2109_12.7.blif
time = 1835809969 us
--------------- round 164 ---------------
seed = 957405155
maxLevel = 4
n763 is replaced by one with estimated error 0.02758
error = 0.02758
area = 2107
delay = 12.7
#gates = 843
output circuit appNtk/alu4_164_0.02758_2107_12.7.blif
time = 1842651277 us
--------------- round 165 ---------------
seed = 1149099147
maxLevel = 4
n986 is replaced by zero with estimated error 0.02713
error = 0.02713
area = 2105
delay = 12.7
#gates = 842
output circuit appNtk/alu4_165_0.02713_2105_12.7.blif
time = 1849480460 us
--------------- round 166 ---------------
seed = 3676887377
maxLevel = 4
n789 is replaced by zero with estimated error 0.02761
error = 0.02761
area = 2104
delay = 12.7
#gates = 841
output circuit appNtk/alu4_166_0.02761_2104_12.7.blif
time = 1856291822 us
--------------- round 167 ---------------
seed = 3077731563
maxLevel = 4
n155 is replaced by zero with estimated error 0.02795
error = 0.02795
area = 2103
delay = 12.7
#gates = 840
output circuit appNtk/alu4_167_0.02795_2103_12.7.blif
time = 1863090195 us
--------------- round 168 ---------------
seed = 271972353
maxLevel = 4
n434 is replaced by n78 with estimated error 0.02716
error = 0.02716
area = 2100
delay = 12.7
#gates = 839
output circuit appNtk/alu4_168_0.02716_2100_12.7.blif
time = 1869887087 us
--------------- round 169 ---------------
seed = 1902427383
maxLevel = 4
n632 is replaced by n636 with estimated error 0.0281
error = 0.0281
area = 2090
delay = 12.7
#gates = 834
output circuit appNtk/alu4_169_0.0281_2090_12.7.blif
time = 1876662012 us
--------------- round 170 ---------------
seed = 3094282295
maxLevel = 4
n438 is replaced by one with estimated error 0.02798
error = 0.02798
area = 2085
delay = 12.7
#gates = 832
output circuit appNtk/alu4_170_0.02798_2085_12.7.blif
time = 1883362920 us
--------------- round 171 ---------------
seed = 2066876837
maxLevel = 4
n894 is replaced by n1144 with estimated error 0.0281
error = 0.0281
area = 2075
delay = 12.7
#gates = 827
output circuit appNtk/alu4_171_0.0281_2075_12.7.blif
time = 1890032350 us
--------------- round 172 ---------------
seed = 2340033045
maxLevel = 4
n428 is replaced by one with estimated error 0.02744
error = 0.02767
area = 2072
delay = 12.7
#gates = 826
output circuit appNtk/alu4_172_0.02767_2072_12.7.blif
time = 1896627664 us
--------------- round 173 ---------------
seed = 3582626608
maxLevel = 4
n941 is replaced by one with estimated error 0.02803
error = 0.02803
area = 2064
delay = 12.7
#gates = 823
output circuit appNtk/alu4_173_0.02803_2064_12.7.blif
time = 1903193001 us
--------------- round 174 ---------------
seed = 866706430
maxLevel = 4
n842 is replaced by one with estimated error 0.0287
error = 0.0287
area = 2061
delay = 12.7
#gates = 821
output circuit appNtk/alu4_174_0.0287_2061_12.7.blif
time = 1909720137 us
--------------- round 175 ---------------
seed = 1640412659
maxLevel = 4
n841 is replaced by zero with estimated error 0.02832
error = 0.02832
area = 2059
delay = 12.7
#gates = 820
output circuit appNtk/alu4_175_0.02832_2059_12.7.blif
time = 1916219953 us
--------------- round 176 ---------------
seed = 4021050
maxLevel = 4
n937 is replaced by n241 with estimated error 0.02737
error = 0.02737
area = 2056
delay = 12.7
#gates = 819
output circuit appNtk/alu4_176_0.02737_2056_12.7.blif
time = 1922715712 us
--------------- round 177 ---------------
seed = 3029791350
maxLevel = 4
n957 is replaced by one with estimated error 0.02822
error = 0.02822
area = 2045
delay = 12.7
#gates = 815
output circuit appNtk/alu4_177_0.02822_2045_12.7.blif
time = 1929171428 us
--------------- round 178 ---------------
seed = 397820415
maxLevel = 4
n337 is replaced by n215 with estimated error 0.0277
error = 0.0277
area = 2043
delay = 12.7
#gates = 814
output circuit appNtk/alu4_178_0.0277_2043_12.7.blif
time = 1935580008 us
--------------- round 179 ---------------
seed = 1531977838
maxLevel = 4
n543 is replaced by one with estimated error 0.02883
error = 0.02883
area = 2037
delay = 12.7
#gates = 812
output circuit appNtk/alu4_179_0.02883_2037_12.7.blif
time = 1941976799 us
--------------- round 180 ---------------
seed = 2370269368
maxLevel = 4
n988 is replaced by one with estimated error 0.02922
error = 0.02922
area = 2028
delay = 12.7
#gates = 809
output circuit appNtk/alu4_180_0.02922_2028_12.7.blif
time = 1948335185 us
--------------- round 181 ---------------
seed = 1550957291
maxLevel = 4
n903 is replaced by one with estimated error 0.02892
error = 0.02892
area = 2025
delay = 12.7
#gates = 808
output circuit appNtk/alu4_181_0.02892_2025_12.7.blif
time = 1954652864 us
--------------- round 182 ---------------
seed = 484225449
maxLevel = 4
n606 is replaced by zero with estimated error 0.02804
error = 0.02804
area = 2024
delay = 12.7
#gates = 807
output circuit appNtk/alu4_182_0.02804_2024_12.7.blif
time = 1960962544 us
--------------- round 183 ---------------
seed = 3732031186
maxLevel = 4
n586 is replaced by n322 with inverter with estimated error 0.02836
error = 0.02836
area = 2020
delay = 12.7
#gates = 806
output circuit appNtk/alu4_183_0.02836_2020_12.7.blif
time = 1967253415 us
--------------- round 184 ---------------
seed = 3433816812
maxLevel = 4
n976 is replaced by n1116 with estimated error 0.02936
error = 0.02936
area = 2014
delay = 12.7
#gates = 804
output circuit appNtk/alu4_184_0.02936_2014_12.7.blif
time = 1973530358 us
--------------- round 185 ---------------
seed = 1431751819
maxLevel = 4
n978 is replaced by n246 with estimated error 0.02922
error = 0.02922
area = 2009
delay = 12.7
#gates = 802
output circuit appNtk/alu4_185_0.02922_2009_12.7.blif
time = 1979773755 us
--------------- round 186 ---------------
seed = 4053566309
maxLevel = 4
n362 is replaced by n422 with estimated error 0.02861
error = 0.02861
area = 2006
delay = 12.7
#gates = 801
output circuit appNtk/alu4_186_0.02861_2006_12.7.blif
time = 1985993234 us
--------------- round 187 ---------------
seed = 2966309862
maxLevel = 4
n361 is replaced by n336 with estimated error 0.02909
error = 0.02909
area = 2005
delay = 12.7
#gates = 800
output circuit appNtk/alu4_187_0.02909_2005_12.7.blif
time = 1992191038 us
--------------- round 188 ---------------
seed = 1406320703
maxLevel = 4
n916 is replaced by n836 with estimated error 0.02921
error = 0.02921
area = 2003
delay = 12.7
#gates = 799
output circuit appNtk/alu4_188_0.02921_2003_12.7.blif
time = 1998376863 us
--------------- round 189 ---------------
seed = 1291324867
maxLevel = 4
n343 is replaced by n97 with estimated error 0.02942
error = 0.02942
area = 2001
delay = 12.7
#gates = 798
output circuit appNtk/alu4_189_0.02942_2001_12.7.blif
time = 2004550238 us
--------------- round 190 ---------------
seed = 1919142642
maxLevel = 4
n140 is replaced by one with estimated error 0.02899
error = 0.02899
area = 1999
delay = 12.7
#gates = 797
output circuit appNtk/alu4_190_0.02899_1999_12.7.blif
time = 2010715438 us
--------------- round 191 ---------------
seed = 270035906
maxLevel = 4
n473 is replaced by one with estimated error 0.02895
error = 0.02895
area = 1995
delay = 12.7
#gates = 796
output circuit appNtk/alu4_191_0.02895_1995_12.7.blif
time = 2016868184 us
--------------- round 192 ---------------
seed = 2193878528
maxLevel = 4
n450 is replaced by one with estimated error 0.0292
error = 0.0292
area = 1988
delay = 12.7
#gates = 794
output circuit appNtk/alu4_192_0.0292_1988_12.7.blif
time = 2023004558 us
--------------- round 193 ---------------
seed = 1222647516
maxLevel = 4
n442 is replaced by one with estimated error 0.029
error = 0.029
area = 1986
delay = 12.7
#gates = 793
output circuit appNtk/alu4_193_0.029_1986_12.7.blif
time = 2029099873 us
--------------- round 194 ---------------
seed = 4079217049
maxLevel = 4
n451 is replaced by zero with estimated error 0.02925
error = 0.02925
area = 1968
delay = 12.7
#gates = 786
output circuit appNtk/alu4_194_0.02925_1968_12.7.blif
time = 2035189770 us
--------------- round 195 ---------------
seed = 4134866783
maxLevel = 4
exceed error bound
