0.6
2018.3
Dec  7 2018
00:33:28
G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.autotb.v,1592211964,systemVerilog,,,,apatb_demo_test_top,D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.v,1592211252,systemVerilog,,,,demo_test,D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test_fadd_32bkb.v,1592211252,systemVerilog,,,,demo_test_fadd_32bkb,D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test_mux_42_cud.v,1592211252,systemVerilog,,,,demo_test_mux_42_cud,D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/ip/xil_defaultlib/demo_test_ap_fadd_2_full_dsp_32.vhd,1592211973,vhdl,,,,demo_test_ap_fadd_2_full_dsp_32,D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
