#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Feb 23 12:36:24 2017
# Process ID: 2824
# Current directory: W:/ECE532/collision_detection/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1980 W:\ECE532\collision_detection\managed_ip_project\managed_ip_project.xpr
# Log file: W:/ECE532/collision_detection/managed_ip_project/vivado.log
# Journal file: W:/ECE532/collision_detection/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/ECE532/collision_detection/managed_ip_project/managed_ip_project.xpr
create_project testbench_demo W:/ECE532/testbench_demo/testbench_demo -part xc7a200tsbg484-1
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
set_property simulator_language Verilog [current_project]
set_property  ip_repo_paths  W:/ECE532/collision_detection/ip_repo [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:Collision_Detection_Slave:1.0 Collision_Detection_Slave_0
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]] CONFIG.HAS_TSTRB [get_property CONFIG.HAS_TSTRB [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]]] [get_bd_intf_ports S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS] [get_bd_intf_ports S00_AXIS]
endgroup
startgroup
create_bd_port -dir I -type clk s00_axis_aclk
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/s00_axis_aclk] [get_bd_ports s00_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s00_axis_aresetn
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/s00_axis_aresetn] [get_bd_ports s00_axis_aresetn]
endgroup
startgroup
create_bd_port -dir O red_player_hit
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/red_player_hit] [get_bd_ports red_player_hit]
endgroup
startgroup
create_bd_port -dir O blue_player_hit
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/blue_player_hit] [get_bd_ports blue_player_hit]
endgroup
startgroup
create_bd_port -dir I s00_axis_tlast_1
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/s00_axis_tlast] [get_bd_ports s00_axis_tlast_1]
endgroup
undo
save_bd_design
validate_bd_design
make_wrapper -files [get_files W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
source design_1_wrapper.tcl
close_sim
open_bd_design {W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets S00_AXIS_1] [get_bd_nets Collision_Detection_Slave_0_red_player_hit] [get_bd_nets Collision_Detection_Slave_0_blue_player_hit] [get_bd_nets s00_axis_aclk_1] [get_bd_nets s00_axis_aresetn_1] [get_bd_cells Collision_Detection_Slave_0]
startgroup
delete_bd_objs [get_bd_intf_ports S00_AXIS]
delete_bd_objs [get_bd_ports s00_axis_aresetn] [get_bd_ports s00_axis_aclk] [get_bd_ports red_player_hit] [get_bd_ports blue_player_hit]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:Collision_Detection_Slave:1.0 Collision_Detection_Slave_0
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS
set_property -dict [list CONFIG.TDATA_NUM_BYTES [get_property CONFIG.TDATA_NUM_BYTES [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]] CONFIG.HAS_TSTRB [get_property CONFIG.HAS_TSTRB [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]] CONFIG.HAS_TLAST [get_property CONFIG.HAS_TLAST [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS]]] [get_bd_intf_ports S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins Collision_Detection_Slave_0/S00_AXIS] [get_bd_intf_ports S00_AXIS]
endgroup
startgroup
create_bd_port -dir I -type clk s00_axis_aclk
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/s00_axis_aclk] [get_bd_ports s00_axis_aclk]
endgroup
startgroup
create_bd_port -dir I -type rst s00_axis_aresetn
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/s00_axis_aresetn] [get_bd_ports s00_axis_aresetn]
endgroup
startgroup
create_bd_port -dir O red_player_hit
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/red_player_hit] [get_bd_ports red_player_hit]
endgroup
startgroup
create_bd_port -dir O blue_player_hit
connect_bd_net [get_bd_pins /Collision_Detection_Slave_0/blue_player_hit] [get_bd_ports blue_player_hit]
endgroup
validate_bd_design
make_wrapper -files [get_files W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse W:/ECE532/collision_detection/ip_repo/edit_Collision_Detection_Slave_v1_0.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
open_bd_design {W:/ECE532/testbench_demo/testbench_demo/testbench_demo.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets S00_AXIS_1] [get_bd_nets Collision_Detection_Slave_0_red_player_hit] [get_bd_nets Collision_Detection_Slave_0_blue_player_hit] [get_bd_nets s00_axis_aclk_1] [get_bd_nets s00_axis_aresetn_1] [get_bd_cells Collision_Detection_Slave_0]
startgroup
delete_bd_objs [get_bd_intf_ports S00_AXIS]
delete_bd_objs [get_bd_ports s00_axis_aresetn] [get_bd_ports s00_axis_aclk] [get_bd_ports red_player_hit] [get_bd_ports blue_player_hit]
endgroup
close_project
create_project testbench_demo W:/ECE532/testbench_demo/testbench_demo -part xc7a200tsbg484-1
