$date
	Thu Dec 12 01:31:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module encoder_tb $end
$var wire 32 ! msg_out [31:0] $end
$var reg 14 " msg_in [13:0] $end
$scope module uut $end
$var wire 14 # msg_in [13:0] $end
$var parameter 32 $ MSG_SIZE $end
$var parameter 32 % STEP $end
$var reg 16 & msg [15:0] $end
$var reg 32 ' msg_out [31:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 %
b1110 $
$end
#0
$dumpvars
b10000 (
b110110111000110101101110001110 '
b110100111010010 &
b11010011101001 #
b11010011101001 "
b110110111000110101101110001110 !
$end
#500
