STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:11 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:56 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*    Collapsed Transition Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       3912 *}
      Ann {*   detected_by_simulation         DS      (1883) *}
      Ann {*   detected_by_implication        DI      (1240) *}
      Ann {*   transition-partially_detected   TP       (789) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         20 *}
      Ann {*   undetectable-tied              UT        (18) *}
      Ann {*   undetectable-redundant         UR         (2) *}
      Ann {* ATPG untestable                  AU        999 *}
      Ann {*   atpg_untestable-not_detected   AN       (999) *}
      Ann {* Not detected                     ND         61 *}
      Ann {*   not-observed                   NO        (61) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              4992 *}
      Ann {* test coverage                            78.68% *}
      Ann {* fault coverage                           78.37% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                         283 *}
      Ann {*     #basic_scan patterns                     1 *}
      Ann {*     #fast_sequential patterns              282 *}
      Ann {*          # 2-cycle patterns                282 *}
      Ann {*          # 1-load patterns                 282 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V6    warning        1  unused item *}
      Ann {* R10   warning       36  two chains always have the same unload signature *}
      Ann {* R11   warning      136  X on chain affects observability of other chains *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1    *}
      Ann {* rrst_n             1    *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wrst_n              1 *}
      Ann {* rrst_n              1 *}
      Ann {* test_se             0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "fifo_mem/U256/Z" Pseudo { ScanIn; } "fifo_mem/U202/Z" Pseudo { ScanIn; } 
   "sync_rst_r/dff2_reg/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_15__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U277/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_6__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U418/Z" Pseudo { ScanIn; } "fifo_mem/U229/Z" Pseudo { ScanIn;
   } "occ_wclk/U2/Z" Pseudo; "fifo_mem/mem_reg_12__7_/Q" Pseudo { ScanOut; } 
   "fifo_mem/U276/Z" Pseudo { ScanIn; } "sync_w2r/U5/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_3__7_/Q" Pseudo { ScanOut; } "fifo_mem/U265/Z" Pseudo { ScanIn;
   } "fifo_mem/U417/Z" Pseudo { ScanIn; } "fifo_mem/U211/Z" Pseudo { ScanIn; } 
   "fifo_mem/U275/Z" Pseudo { ScanIn; } "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo; 
   "fifo_mem/mem_reg_7__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_0__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U238/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_13__7_/Q" Pseudo
   { ScanOut; } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "fifo_mem/U274/Z" Pseudo {
   ScanIn; } "sync_w2r/U3/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_4__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U220/Z" Pseudo { ScanIn; } "U203/Z" Pseudo { ScanIn; } 
   "sync_r2w/U5/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_10__7_/Q" Pseudo { ScanOut;
   } "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } 
   "fifo_mem/mem_reg_8__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_1__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } "R_2/Q" Pseudo
   { ScanOut; } "fifo_mem/U247/Z" Pseudo { ScanIn; } "wptr_full_wbin_reg_0_/Q" Pseudo
   { ScanOut; } "U199/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_14__7_/Q" Pseudo { ScanOut;
   } "occ_rclk/U2/Z" Pseudo; "fifo_mem/mem_reg_5__7_/Q" Pseudo { ScanOut; } 
   "sync_w2r/sync_out_reg_3_/Q" Pseudo { ScanOut; } "rptr_empty_rbin_reg_3_/Q" Pseudo
   { ScanOut; } "U201/Z" Pseudo { ScanIn; } "U198/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_11__7_/Q" Pseudo { ScanOut; } "wptr_full_wptr_reg_3_/Q" Pseudo
   { ScanOut; } "sync_r2w/U3/Z" Pseudo { ScanIn; } "fifo_mem/U193/Z" Pseudo { ScanIn;
   } "fifo_mem/U419/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_9__7_/Q" Pseudo { ScanOut;
   } "fifo_mem/mem_reg_2__7_/Q" Pseudo { ScanOut; }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "U199/Z";
      ScanOut "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "U198/Z";
      ScanOut "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 9;
      ScanIn "sync_r2w/U3/Z";
      ScanOut "R_2/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 8;
      ScanIn "fifo_mem/U193/Z";
      ScanOut "fifo_mem/mem_reg_0__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "5" {
      ScanLength 8;
      ScanIn "fifo_mem/U202/Z";
      ScanOut "fifo_mem/mem_reg_1__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "6" {
      ScanLength 8;
      ScanIn "fifo_mem/U211/Z";
      ScanOut "fifo_mem/mem_reg_2__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "7" {
      ScanLength 8;
      ScanIn "fifo_mem/U220/Z";
      ScanOut "fifo_mem/mem_reg_3__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "8" {
      ScanLength 8;
      ScanIn "fifo_mem/U229/Z";
      ScanOut "fifo_mem/mem_reg_4__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "9" {
      ScanLength 8;
      ScanIn "fifo_mem/U238/Z";
      ScanOut "fifo_mem/mem_reg_5__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "10" {
      ScanLength 8;
      ScanIn "fifo_mem/U247/Z";
      ScanOut "fifo_mem/mem_reg_6__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "11" {
      ScanLength 8;
      ScanIn "fifo_mem/U256/Z";
      ScanOut "fifo_mem/mem_reg_7__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "12" {
      ScanLength 8;
      ScanIn "fifo_mem/U265/Z";
      ScanOut "fifo_mem/mem_reg_8__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "13" {
      ScanLength 8;
      ScanIn "fifo_mem/U274/Z";
      ScanOut "fifo_mem/mem_reg_9__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "14" {
      ScanLength 8;
      ScanIn "fifo_mem/U275/Z";
      ScanOut "fifo_mem/mem_reg_10__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "15" {
      ScanLength 8;
      ScanIn "fifo_mem/U276/Z";
      ScanOut "fifo_mem/mem_reg_11__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "16" {
      ScanLength 8;
      ScanIn "fifo_mem/U277/Z";
      ScanOut "fifo_mem/mem_reg_12__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "17" {
      ScanLength 8;
      ScanIn "fifo_mem/U417/Z";
      ScanOut "fifo_mem/mem_reg_13__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "18" {
      ScanLength 8;
      ScanIn "fifo_mem/U418/Z";
      ScanOut "fifo_mem/mem_reg_14__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "19" {
      ScanLength 8;
      ScanIn "fifo_mem/U419/Z";
      ScanOut "fifo_mem/mem_reg_15__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "20" {
      ScanLength 8;
      ScanIn "sync_r2w/U5/Z";
      ScanOut "wptr_full_wbin_reg_0_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "21" {
      ScanLength 8;
      ScanIn "U201/Z";
      ScanOut "wptr_full_wptr_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "22" {
      ScanLength 8;
      ScanIn "sync_w2r/U3/Z";
      ScanOut "sync_w2r/sync_out_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "23" {
      ScanLength 8;
      ScanIn "sync_w2r/U5/Z";
      ScanOut "rptr_empty_rbin_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "24" {
      ScanLength 8;
      ScanIn "U203/Z";
      ScanOut "sync_rst_r/dff2_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "sccompin0" {
      ScanLength 10; // compressor length
      ScanIn "test_si";
   }
   ScanChain "sccompin1" {
      ScanLength 10; // compressor length
      ScanIn "test_si_1";
   }
   ScanChain "sccompout0" {
      ScanLength 10; // compressor length
      ScanOut "test_so";
   }
   ScanChain "sccompout1" {
      ScanLength 10; // compressor length
      ScanOut "test_so_1";
   }
   ScanChain "sccompout2" {
      ScanLength 10; // compressor length
      ScanOut "test_so_2";
   }
   ScanChain "sccompout3" {
      ScanLength 10; // compressor length
      ScanOut "test_so_3";
   }
   ScanChain "sccompin2" {
      ScanLength 10; // compressor length
      ScanIn "test_si_2";
   }
   ScanChain "sccompin3" {
      ScanLength 10; // compressor length
      ScanIn "test_si_3";
   }
   ScanChainGroups {
      "core_group" { "1"; "2"; "3"; "4"; "5"; "6"; "7"; "8"; "9"; "10"; "11"; "12"; "13"; "14"; 
         "15"; "16"; "17"; "18"; "19"; "20"; "21"; "22"; "23"; "24"; }
      "load_group" { "sccompin0"; "sccompin1"; }
      "unload_group" { "sccompout0"; "sccompout1"; "sccompout2"; "sccompout3"; }
      "mode_group" { "sccompin2"; "sccompin3"; }
   }
}
PatternBurst "TM4_occ_bypass" {
   MacroDefs "TM4_occ_bypass";
   Procedures "TM4_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM4_occ_bypass" {
   PatternBurst "TM4_occ_bypass";
}
UserKeywords CompressorStructures;
CompressorStructures {
   Compressor "async_fifo_U_decompressor_TM4" {
      ModeGroup "mode_group";
      LoadGroup "load_group";
      CoreGroup "core_group";
      Modes 4;
      Mode 0 {
         ModeControls { "test_si_2"=0; "test_si_3"=0; }
         Connection 0 "2" "4" "6" "8" "10" ! "11" "13" "15" "18" "19" "21" !
         "24";
         Connection 1 "1" "3" "5" "7" "9" ! "12" "14" "16" "17" "20" "22" ! "23";
      }
      Mode 1 {
         ModeControls { "test_si_2"=0; "test_si_3"=1; }
         Connection 0 "2" "4" "5" "7" "10" "12" "14" ! "15" "18" "19" ! "22" "24";
         Connection 1 "1" "3" "6" "8" "9" "11" "13" ! "16" "17" "20" ! "21" "23";
      }
      Mode 2 {
         ModeControls { "test_si_2"=1; "test_si_3"=0; }
         Connection 0 "2" "3" "5" "8" "10" "12" ! "13" "16" ! "18" ! "20" "22" "24";
         Connection 1 "1" "4" "6" "7" "9" "11" ! "14" "15" ! "17" ! "19" "21" "23";
      }
      Mode 3 {
         ModeControls { "test_si_2"=1; "test_si_3"=1; }
         Connection 0 "2" "3" ! "5" "7" ! "9" "11" "13" "15" ! "18" "19" "21" "23";
         Connection 1 "1" "4" ! "6" "8" ! "10" "12" "14" "16" ! "17" "20" "22" "24";
      }
   }
   Compressor "async_fifo_U_compressor_TM4" {
      UnloadGroup "unload_group";
      CoreGroup "core_group";
      Mode {
         Connection "1" 0 1;
         Connection "2" 2;
         Connection "3" 3;
         Connection "4" 0;
         Connection "5" 1;
         Connection "6" 2;
         Connection "7" 3;
         Connection "8" 0;
         Connection "9" 1;
         Connection "10" 2;
         Connection "11" 3;
         Connection "12" 0;
         Connection "13" 1;
         Connection "14" 2;
         Connection "15" 3;
         Connection "16" 0;
         Connection "17" 1;
         Connection "18" 2 3;
         Connection "19" 0 1;
         Connection "20" 2 3;
         Connection "21" 0 1;
         Connection "22" 2 3;
         Connection "23" 0 1;
         Connection "24" 2 3;
      }
   }
}
Procedures "TM4_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM4_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift { ActiveScanChains "mode_group" "unload_group" "load_group" "core_group";
         W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM4_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si_2"=1010001001; "test_si_3"=1100000001; "test_si"=0011001100; 
      "test_si_1"=0011001100; }
   Call "multiclock_capture" { 
      "_pi"=110000110110101100000101101011000111111; "_po"=LLHLHLLHHLLHHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so"=HLLLHLLLLL; "test_so_1"=HHHHHHHHHL; "test_so_2"=HHHHHHHHHL; 
      "test_so_3"=HLHLHLHHHL; "test_si_2"=0011100001; "test_si_3"=1010010000; 
      "test_si"=1011010000; "test_si_1"=1101100100; }
   Call "allclock_launch" { 
      "_pi"=111110001010101100011011100001PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100001101100101101001011011101PP0111011; "_po"=LHLLLHLLLHLLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so"=HHLLHLXXHL; "test_so_1"=HHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110001011; "test_si_3"=0000000001; 
      "test_si"=0001100100; "test_si_1"=0110000000; }
   Call "allclock_launch" { 
      "_pi"=110011111110111100010000000111P00111101; }
   Call "allclock_capture" { 
      "_pi"=110011000010101100010011011001P00111010; "_po"=HLLLLLHHHLHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so"=HHHLHHHLLH; "test_so_1"=HLLHLLLLHH; "test_so_2"=LLHHHHLLHH; 
      "test_so_3"=HLLLLHHLHH; "test_si_2"=1011111010; "test_si_3"=1101001010; 
      "test_si"=0111011111; "test_si_1"=0001101111; }
   Call "allclock_launch" { 
      "_pi"=101001100110101100001011011111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110111101110101101010100100101PP0111110; "_po"=LLHLLLHLHLHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so"=HHLHLHXXHL; "test_so_1"=LHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110000100; "test_si_3"=1011100111; 
      "test_si"=0111011111; "test_si_1"=1011011100; }
   Call "allclock_launch" { 
      "_pi"=1101000010000111010111011110010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1001001010001011010000110111010P0111000; "_po"=LHLLHHHHHHLHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so"=HHLHHHLLLH; "test_so_1"=LLHLLLLLHH; "test_so_2"=HLLLHLLHHH; 
      "test_so_3"=HHLLLLHHHH; "test_si_2"=0000100100; "test_si_3"=1110010100; 
      "test_si"=1000100010; "test_si_1"=1101111100; }
   Call "allclock_launch" { 
      "_pi"=1110000100001111010110111100010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1111100100001011010001101101110P0111100; "_po"=LHLLHLHHLLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so"=LLLHLHHHLH; "test_so_1"=HLLHLHHLHH; "test_so_2"=LLHLHLHLHH; 
      "test_so_3"=LHLLHLHHLL; "test_si_2"=1100110010; "test_si_3"=0001011111; 
      "test_si"=1110101010; "test_si_1"=0100001000; }
   Call "allclock_launch" { 
      "_pi"=111111110100101100001110101101P00111001; }
   Call "allclock_capture" { 
      "_pi"=101110000010101101010001010101P00111001; "_po"=LLHHLLLLHLHLHLHLHH; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so"=HLHHLHHLLH; "test_so_1"=HHLLHLHHHH; "test_so_2"=LHLHHHLHHH; 
      "test_so_3"=LLHLLLLLHH; "test_si_2"=1101011100; "test_si_3"=1110001100; 
      "test_si"=0100110001; "test_si_1"=0010001100; }
   Call "allclock_launch" { 
      "_pi"=111111100000111101011111100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111100101010011100000000011101P00111100; "_po"=LLLHLLLHHHLHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so"=HHHLLLHLLH; "test_so_1"=HLLLHHLHHH; "test_so_2"=HLHHHHHHHH; 
      "test_so_3"=HHHLLLLHLL; "test_si_2"=0011110011; "test_si_3"=1101110000; 
      "test_si"=1100000101; "test_si_1"=1010110000; }
   Call "allclock_launch" { 
      "_pi"=110001001110101100000100110011P00111010; }
   Call "allclock_capture" { 
      "_pi"=101001101100001101000101101001P00111101; "_po"=HLHLLHLHHHHLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so"=HLHHLHHLHL; "test_so_1"=LHHHHHHHHH; "test_so_2"=LHLLLHHLHH; 
      "test_so_3"=HLHLLHLHLH; "test_si_2"=1001101110; "test_si_3"=0001110111; 
      "test_si"=0100010010; "test_si_1"=0111011101; }
   Call "allclock_launch" { 
      "_pi"=1111101111001011010010011010010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1111100010000011000010110100010P0111110; "_po"=LHHLHHHLHHHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so"=LHHHHHHHHL; "test_so_1"=LHLLLHHHHH; "test_so_2"=HLHLHLLLHH; 
      "test_so_3"=HLHLLHLLHL; "test_si_2"=1010100011; "test_si_3"=1001101110; 
      "test_si"=0011110110; "test_si_1"=1001011010; }
   Call "allclock_launch" { 
      "_pi"=1001011110101011000100110101010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1111110100001011010101101001010P0111011; "_po"=LHHLHLHLHLHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLHHHHHH; "test_so_1"=LLLHHHLHHH; "test_so_2"=LHHHLHLLHH; 
      "test_so_3"=HLLLLLHLHL; "test_si_2"=1111100000; "test_si_3"=1010000010; 
      "test_si"=1110010110; "test_si_1"=0110010000; }
   Call "allclock_launch" { 
      "_pi"=100100000100111101011101111101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111100100100001100000010000101P00111010; "_po"=HLHHHHHHHLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so"=LHHLLLHHLH; "test_so_1"=HLLLLLHLHH; "test_so_2"=LLHLLHLHHH; 
      "test_so_3"=HLHHLHLHHH; "test_si_2"=0110000101; "test_si_3"=1100110101; 
      "test_si"=0110100000; "test_si_1"=0000010100; }
   Call "allclock_launch" { 
      "_pi"=100110100110101101010100100011PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101000011010101101011011011101PP0111110; "_po"=LLHLLHLLLLHLHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so"=HHLHLLXXHL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000010000; "test_si_3"=0101010111; 
      "test_si"=0000111000; "test_si_1"=0010101111; }
   Call "allclock_launch" { 
      "_pi"=101101001100001100011111100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110000110100101100000000011111PP0111111; "_po"=LLHHLHHHHHHLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so"=LHLHHLXXHH; "test_so_1"=HLHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101101000; "test_si_3"=1010000000; 
      "test_si"=0011000000; "test_si_1"=1011000000; }
   Call "allclock_launch" { 
      "_pi"=110101000110101101000000011101P00111100; }
   Call "allclock_capture" { 
      "_pi"=110001011100111101011111100101P00111100; "_po"=HLLLLLLLHLHLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so"=LLLLHLLHHL; "test_so_1"=HLLHHHHLHH; "test_so_2"=LLLLLHHHHH; 
      "test_so_3"=LLLLLLLLHL; "test_si_2"=1111110000; "test_si_3"=1101110000; 
      "test_si"=0111110010; "test_si_1"=1101001111; }
   Call "allclock_launch" { 
      "_pi"=101010111000011101011111100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=100010111010111101000000011011P00111110; "_po"=LHLLLHLHHHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so"=HLHHHHHHHH; "test_so_1"=HLLLLLLLHH; "test_so_2"=HLHHLLHHHH; 
      "test_so_3"=LLLLLLLLLH; "test_si_2"=1011011000; "test_si_3"=1111101000; 
      "test_si"=0100000010; "test_si_1"=1011100111; }
   Call "allclock_launch" { 
      "_pi"=111010110110101101011110111001PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110101000000001100000001000101PP0111000; "_po"=LLLHLHHHLLLLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so"=HLHHLLXXLL; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001010001; "test_si_3"=1011011011; 
      "test_si"=1100010001; "test_si_1"=1101100000; }
   Call "allclock_launch" { 
      "_pi"=111010001010011100011111100111P00111010; }
   Call "allclock_capture" { 
      "_pi"=111010111010011101000000011001P00111111; "_po"=HLLLLLLLLLHHLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 18": Call "load_unload" { 
      "test_so"=HHLLHLHLHH; "test_so_1"=LHLLLHLLHH; "test_so_2"=HLHHHHLHHH; 
      "test_so_3"=LHHHHLHHHH; "test_si_2"=0101010110; "test_si_3"=1001010100; 
      "test_si"=1111010001; "test_si_1"=0100101110; }
   Call "allclock_launch" { 
      "_pi"=110101010110111101001111111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110101101010001101010000000101PP0111111; "_po"=LLLHLHHHLLLLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 19": Call "load_unload" { 
      "test_so"=HLLHLLXXLH; "test_so_1"=HLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000000000; "test_si_3"=0110001011; 
      "test_si"=0100001110; "test_si_1"=0010000111; }
   Call "allclock_launch" { 
      "_pi"=101010101100101101011011111111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101011010100101101000000001111PP0111111; "_po"=HLLLLLHHHLLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 20": Call "load_unload" { 
      "test_so"=HHHHLLXXHL; "test_so_1"=LHHHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010101010; "test_si_3"=1000111101; 
      "test_si"=1001010111; "test_si_1"=0100101000; }
   Call "allclock_launch" { 
      "_pi"=101010000100111101011111100101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101101100000011101000000011101P00111011; "_po"=LLLHLLHLHLHHLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=HLHLLLLHLL; "test_so_1"=LHLHHHLLHH; "test_so_2"=HLLHHLLLHH; 
      "test_so_3"=HLLHLLHLHH; "test_si_2"=1010111100; "test_si_3"=1010111100; 
      "test_si"=1001111101; "test_si_1"=1011000000; }
   Call "allclock_launch" { 
      "_pi"=111010101110001101000000001101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101010110000001100011111110101P00111010; "_po"=HLHLLLLHHHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=LHLLLLLLLL; "test_so_1"=HLHHHHLHHH; "test_so_2"=HLLHLLHLHH; 
      "test_so_3"=HHHLHHLLHH; "test_si_2"=0100000011; "test_si_3"=1000111100; 
      "test_si"=0011111100; "test_si_1"=0111100010; }
   Call "allclock_launch" { 
      "_pi"=111010011000101100011111110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100100000110101100000000001111PP0111110; "_po"=LLLLLLHHHHHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 23": Call "load_unload" { 
      "test_so"=HLHLLLXXLH; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101110001; "test_si_3"=0110010111; 
      "test_si"=0110110001; "test_si_1"=1000100001; }
   Call "allclock_launch" { 
      "_pi"=111011110110101100010001010101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111000111010111100001110101111PP0111100; "_po"=LLHLLHLLLLHLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 24": Call "load_unload" { 
      "test_so"=LLLLLLXXHH; "test_so_1"=LLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110011001; "test_si_3"=1101111100; 
      "test_si"=1011011001; "test_si_1"=0110000001; }
   Call "allclock_launch" { 
      "_pi"=110111101100101101011111110111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110001110100111101000000011101PP0111010; "_po"=LLHLLHHHHHHHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 25": Call "load_unload" { 
      "test_so"=HLHLHHXXLL; "test_so_1"=HLLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111011100; "test_si_3"=0100011110; 
      "test_si"=1010000010; "test_si_1"=0000100111; }
   Call "allclock_launch" { 
      "_pi"=100000000110001100010111101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110011110110011101001000010101P00111010; "_po"=LLLLLHLHHHHLHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 26": Call "load_unload" { 
      "test_so"=HHLLHHHLLL; "test_so_1"=LLLHLLHLHH; "test_so_2"=HLHHLHHHHH; 
      "test_so_3"=LLHHLHLHHH; "test_si_2"=0110001101; "test_si_3"=0110000001; 
      "test_si"=0001111111; "test_si_1"=0010100010; }
   Call "allclock_launch" { 
      "_pi"=100000111100101100010000000001PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100110111010101101001111111101PP0111101; "_po"=LLLHLHHHHHHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 27": Call "load_unload" { 
      "test_so"=LLLHLHXXHH; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000010000; "test_si_3"=0101011111; 
      "test_si"=1100010100; "test_si_1"=1000011010; }
   Call "allclock_launch" { 
      "_pi"=101110111100101101000001000001PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111101000010011100011110111111PP0111001; "_po"=LLLHLHLHLHLHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 28": Call "load_unload" { 
      "test_so"=HHHLLLXXLL; "test_so_1"=LLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111010000; "test_si_3"=1010010000; 
      "test_si"=1000010001; "test_si_1"=1100101110; }
   Call "allclock_launch" { 
      "_pi"=111101111000101100001111100101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111010000110101101010000011101PP0111000; "_po"=LLHHLLHHHHHLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 29": Call "load_unload" { 
      "test_so"=LLLLLLXXLL; "test_so_1"=HLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001010111; "test_si_3"=0110110000; 
      "test_si"=1111010010; "test_si_1"=1101100000; }
   Call "allclock_launch" { 
      "_pi"=111011110000101101001001010101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110100001100101101010111101101PP0111100; "_po"=LLLHLLHLHLLHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 30": Call "load_unload" { 
      "test_so"=LHHLHHXXLL; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000000011; "test_si_3"=0000000010; 
      "test_si"=1111110001; "test_si_1"=0111001011; }
   Call "allclock_launch" { 
      "_pi"=110111100010101101001001111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101000011010101101000110000111PP0111110; "_po"=LLHLLLHLLHHHHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 31": Call "load_unload" { 
      "test_so"=LHHHHLXXHH; "test_so_1"=LHLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001001001; "test_si_3"=1101000000; 
      "test_si"=1010111001; "test_si_1"=0111000110; }
   Call "allclock_launch" { 
      "_pi"=110011100010111100011111101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100001011100001100000000110001P00111011; "_po"=LHLLLLHHLLLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 32": Call "load_unload" { 
      "test_so"=HHLLLLLHHL; "test_so_1"=LLHHHLLLHL; "test_so_2"=LLHLLLLHHL; 
      "test_so_3"=LLLHLLLHLH; "test_si_2"=1000100000; "test_si_3"=0011000011; 
      "test_si"=1101010010; "test_si_1"=1010111110; }
   Call "allclock_launch" { 
      "_pi"=100111000110111101001111111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100010000100101100010000000101PP0111001; "_po"=LLLLHLHLLHHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 33": Call "load_unload" { 
      "test_so"=LHHLHLXXLH; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100101100; "test_si_3"=1011011101; 
      "test_si"=0111100011; "test_si_1"=0101110000; }
   Call "allclock_launch" { 
      "_pi"=1110011011001111000000011010110P0111111; }
   Call "allclock_capture" { 
      "_pi"=1111001001100011000000100111110P0111011; "_po"=LHLLHHHLLLHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 34": Call "load_unload" { 
      "test_so"=HHLLHLHHLH; "test_so_1"=HLLLLHHHHH; "test_so_2"=LLHLLLLLHH; 
      "test_so_3"=HLLLHLLLLH; "test_si_2"=1010000101; "test_si_3"=0100001100; 
      "test_si"=1000011010; "test_si_1"=0110001111; }
   Call "allclock_launch" { 
      "_pi"=101000111010111101001101001111P00111000; }
   Call "allclock_capture" { 
      "_pi"=101000000010001100000000010001P00111010; "_po"=LLHLLLHLHHLLLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 35": Call "load_unload" { 
      "test_so"=HLLHLHHHHL; "test_so_1"=LHHHHHLLHH; "test_so_2"=LHHHHHLLHH; 
      "test_so_3"=LHHHHLLHHL; "test_si_2"=0110100011; "test_si_3"=1001110110; 
      "test_si"=1101110111; "test_si_1"=0011011101; }
   Call "allclock_launch" { 
      "_pi"=1111110101000111000001100101010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1110111110101011000010000011010P0111010; "_po"=LHLLHHLHLHLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 36": Call "load_unload" { 
      "test_so"=HHLLLHLLHH; "test_so_1"=LLLHLLLLHH; "test_so_2"=HLHLHHLHHH; 
      "test_so_3"=LLLHHLHLLL; "test_si_2"=1110000110; "test_si_3"=0110000000; 
      "test_si"=1111010001; "test_si_1"=1011100110; }
   Call "allclock_launch" { 
      "_pi"=100100101100001100001110100111P00111011; }
   Call "allclock_capture" { 
      "_pi"=100011011100001101010001011001P00111001; "_po"=HLHLLHHHLHLHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 37": Call "load_unload" { 
      "test_so"=LLHLHLLLHL; "test_so_1"=HHHLLHHLHH; "test_so_2"=LLHLLHLLHH; 
      "test_so_3"=HLLHLHLLLH; "test_si_2"=1011110010; "test_si_3"=1110110100; 
      "test_si"=0110010110; "test_si_1"=1101100100; }
   Call "allclock_launch" { 
      "_pi"=111010111100111100010011001101P00111010; }
   Call "allclock_capture" { 
      "_pi"=100110010010101100001100110101P00111111; "_po"=HHHLLLHHLHLLHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 38": Call "load_unload" { 
      "test_so"=HLLLHHLHHL; "test_so_1"=LLHHHHHHHH; "test_so_2"=LHLHLHLHHH; 
      "test_so_3"=LLLLLLLHHL; "test_si_2"=0110001010; "test_si_3"=1001011001; 
      "test_si"=0000010011; "test_si_1"=1110101100; }
   Call "allclock_launch" { 
      "_pi"=110101011110011101000010000101P00111001; }
   Call "allclock_capture" { 
      "_pi"=101101101100011100011101111101P00111011; "_po"=LLLHLHHLHHLLLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 39": Call "load_unload" { 
      "test_so"=LHLLLHHHLH; "test_so_1"=LHHHHLLLLH; "test_so_2"=HHHHHLLLLH; 
      "test_so_3"=HHHHLHLLHL; "test_si_2"=0110101001; "test_si_3"=0100010000; 
      "test_si"=1010011111; "test_si_1"=0110101111; }
   Call "allclock_launch" { 
      "_pi"=111000000000111101000011010101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111010111000001100000000111001P00111010; "_po"=LLHLLLLLHHLHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 40": Call "load_unload" { 
      "test_so"=LLHLHLLHLH; "test_so_1"=LHLLHHHHHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=HLHLLLLLHL; "test_si_2"=0010011000; "test_si_3"=0111100100; 
      "test_si"=1111000111; "test_si_1"=1010110001; }
   Call "allclock_launch" { 
      "_pi"=1100010110101111010010101010110P0111111; }
   Call "allclock_capture" { 
      "_pi"=1101000010001011010000011101010P0111001; "_po"=LHLHLHHHLHLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 41": Call "load_unload" { 
      "test_so"=HHLLHLHLLL; "test_so_1"=LHLHHLHHHH; "test_so_2"=HLHLHLLHHH; 
      "test_so_3"=LHLHLLLHLL; "test_si_2"=0011111100; "test_si_3"=0010011000; 
      "test_si"=1111011011; "test_si_1"=1101100011; }
   Call "allclock_launch" { 
      "_pi"=1000101101101111010101010110010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1101100100001011010000111000110P0111100; "_po"=LLLHLHHLLLHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 42": Call "load_unload" { 
      "test_so"=LLHHHHHHLH; "test_so_1"=LLLHHHLLHH; "test_so_2"=HHLLLLLHHH; 
      "test_so_3"=LLHLHLLLLL; "test_si_2"=0100010010; "test_si_3"=0011101100; 
      "test_si"=1100001111; "test_si_1"=1110001010; }
   Call "allclock_launch" { 
      "_pi"=110110001110011100010101010001P00111100; }
   Call "allclock_capture" { 
      "_pi"=110001111100001100001000111101P00111101; "_po"=LLHHLHHHHLLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 43": Call "load_unload" { 
      "test_so"=HLLLLHHLLL; "test_so_1"=HHHLHHHLHH; "test_so_2"=LHHHHLHLHH; 
      "test_so_3"=HLLHLHLHHL; "test_si_2"=1000111010; "test_si_3"=0100010011; 
      "test_si"=1101001011; "test_si_1"=0111010111; }
   Call "allclock_launch" { 
      "_pi"=111111000000011101011101000011P00111001; }
   Call "allclock_capture" { 
      "_pi"=100010101000001101000110100101P00111001; "_po"=LLLLLHHLLHLHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 44": Call "load_unload" { 
      "test_so"=LLLHHHLHHL; "test_so_1"=LLHLHLLHHL; "test_so_2"=LLHLLLHHHL; 
      "test_so_3"=LHLLLLHLLH; "test_si_2"=1011100110; "test_si_3"=1010110010; 
      "test_si"=1111001100; "test_si_1"=0000101011; }
   Call "allclock_launch" { 
      "_pi"=111111111010101101001100010101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100101000100101100000001001101PP0111100; "_po"=LLHLLLLLHLLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 45": Call "load_unload" { 
      "test_so"=HHLLLHXXHH; "test_so_1"=LLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111000001; "test_si_3"=1011111100; 
      "test_si"=1000000001; "test_si_1"=0011011101; }
   Call "allclock_launch" { 
      "_pi"=101100010110101101010000000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101011000110101100001111111101P00111001; "_po"=HLHLHHLLLLLHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 46": Call "load_unload" { 
      "test_so"=HLLHHHHLLH; "test_so_1"=HLHHHHLLLH; "test_so_2"=LLLLHHLHLH; 
      "test_so_3"=LHHLHHLHLL; "test_si_2"=0101011100; "test_si_3"=0100001001; 
      "test_si"=0110110110; "test_si_1"=1001011001; }
   Call "allclock_launch" { 
      "_pi"=111000101100101100000011011101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110110101100101100011100100101PP0111000; "_po"=LLLHLLHLHHHHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 47": Call "load_unload" { 
      "test_so"=LLHHLHXXLH; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100101010; "test_si_3"=0111000000; 
      "test_si"=1000111010; "test_si_1"=1100000111; }
   Call "allclock_launch" { 
      "_pi"=100010111000011101011000100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101100001100111101000011111111P00111011; "_po"=LLLLLHHHHLHLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 48": Call "load_unload" { 
      "test_so"=HHLLHLLHLL; "test_so_1"=HHLLLHHHHH; "test_so_2"=HHHLLLLHHH; 
      "test_so_3"=LHHHLLHHHL; "test_si_2"=0110000101; "test_si_3"=0100000101; 
      "test_si"=0101010010; "test_si_1"=0110100100; }
   Call "allclock_launch" { 
      "_pi"=110110010000011100011011010101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111001010100111100000100101101P00111110; "_po"=LLHHLHLLLLHLLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 49": Call "load_unload" { 
      "test_so"=HLLHLHLHLL; "test_so_1"=HHHLLLHLLH; "test_so_2"=LHHHLLHLLH; 
      "test_so_3"=HLHHLHHHHH; "test_si_2"=0011111001; "test_si_3"=0100001000; 
      "test_si"=0000110011; "test_si_1"=1010011111; }
   Call "allclock_launch" { 
      "_pi"=101100100010101101011011111101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110010001000111101000100010101P00111011; "_po"=LLLLLLHLLLLHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 50": Call "load_unload" { 
      "test_so"=LHHLLLHHLL; "test_so_1"=HLHHHHLLHH; "test_so_2"=HLLHHLHLHH; 
      "test_so_3"=LHLLLHHLHL; "test_si_2"=0100100011; "test_si_3"=0000110011; 
      "test_si"=1001000011; "test_si_1"=1110000000; }
   Call "allclock_launch" { 
      "_pi"=111001001000111100000110010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100101010100011101011001101101P00111101; "_po"=HLHHLLLLLLLHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 51": Call "load_unload" { 
      "test_so"=LHHHHLHHLL; "test_so_1"=HLHHHLLLLH; "test_so_2"=LLLHLLHHLH; 
      "test_so_3"=LHLHLLHLHL; "test_si_2"=0000011000; "test_si_3"=0100000111; 
      "test_si"=0100010100; "test_si_1"=1100000011; }
   Call "allclock_launch" { 
      "_pi"=110010001010101101011010000101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101010101110101100000101111111PP0111110; "_po"=LLLLLLLHHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 52": Call "load_unload" { 
      "test_so"=LLLHHHXXLL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101001; "test_si_3"=0000110000; 
      "test_si"=0000010101; "test_si_1"=0111100000; }
   Call "allclock_launch" { 
      "_pi"=100100100110011101010011111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110101111000011100001100000101P00111011; "_po"=HLLHLHHHLHHLLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 53": Call "load_unload" { 
      "test_so"=LHLLHLLHLH; "test_so_1"=HLHHHHHHHH; "test_so_2"=HLLLLLHHHH; 
      "test_so_3"=LHLHLHHLHH; "test_si_2"=1001010011; "test_si_3"=0110110100; 
      "test_si"=1010010111; "test_si_1"=0111010001; }
   Call "allclock_launch" { 
      "_pi"=111011001100111100011011111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101011100100001101000100000101P00111010; "_po"=LLHHHLHLLLLLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 54": Call "load_unload" { 
      "test_so"=HHLHLHHLHL; "test_so_1"=LLHLHHLLHH; "test_so_2"=LLHLLLLLHH; 
      "test_so_3"=HLHHLLLLLL; "test_si_2"=0101110000; "test_si_3"=1001010100; 
      "test_si"=1111101110; "test_si_1"=0010101000; }
   Call "allclock_launch" { 
      "_pi"=100101111000101101011000101111P00111001; }
   Call "allclock_capture" { 
      "_pi"=110110000100001100000111010101P00111110; "_po"=LLLLLLHHHHHHHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 55": Call "load_unload" { 
      "test_so"=LHHLHLLLLL; "test_so_1"=LHHHHLLLHH; "test_so_2"=HHHHHLHHHH; 
      "test_so_3"=HLLHHHLLLH; "test_si_2"=0000001000; "test_si_3"=0101001011; 
      "test_si"=0100110111; "test_si_1"=0110000101; }
   Call "allclock_launch" { 
      "_pi"=111000010010101100011011101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101101110010101101000100010101PP0111000; "_po"=LLLHLHLHLHHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 56": Call "load_unload" { 
      "test_so"=HLLHLLXXLH; "test_so_1"=HHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111010000; "test_si_3"=0010010000; 
      "test_si"=0011100111; "test_si_1"=1010001111; }
   Call "allclock_launch" { 
      "_pi"=110000100100001101000001010111P00111011; }
   Call "allclock_capture" { 
      "_pi"=111011001000001100011111010101P00111100; "_po"=LLLLLHHHHLLHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 57": Call "load_unload" { 
      "test_so"=HHHHHLLLHL; "test_so_1"=HHLHLHHHHH; "test_so_2"=HHHHLHLLHH; 
      "test_so_3"=LLHLLHLLLL; "test_si_2"=1110000010; "test_si_3"=1110101100; 
      "test_si"=0111100001; "test_si_1"=1100001011; }
   Call "allclock_launch" { 
      "_pi"=110010101010101101000101000101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110110010110101101011111001101PP0111001; "_po"=LLLHLLLHLHLLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 58": Call "load_unload" { 
      "test_so"=HLLHLLXXHH; "test_so_1"=HLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0011101000; "test_si_3"=1111000000; 
      "test_si"=1010010100; "test_si_1"=0110000010; }
   Call "allclock_launch" { 
      "_pi"=100101010110101101011000001111P00111111; }
   Call "allclock_capture" { 
      "_pi"=101100101100111101011100010101P00111100; "_po"=HLLLLHHLLLLLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 59": Call "load_unload" { 
      "test_so"=LHHHHHHHHL; "test_so_1"=LHLHLLHLHL; "test_so_2"=HHLLHHLHHL; 
      "test_so_3"=LLLLLHHHLH; "test_si_2"=1000000001; "test_si_3"=0011011000; 
      "test_si"=1110010000; "test_si_1"=1000100010; }
   Call "allclock_launch" { 
      "_pi"=111001001110011100001110111101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111000000100111100010110010111PP0111101; "_po"=LLLLLLHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 60": Call "load_unload" { 
      "test_so"=LLHHLLXXHH; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101000; "test_si_3"=1000010000; 
      "test_si"=1101111001; "test_si_1"=0100000111; }
   Call "allclock_launch" { 
      "_pi"=1100100111001011010111111110110P0111010; }
   Call "allclock_capture" { 
      "_pi"=1101010010100011010100000000110P0111010; "_po"=HLLLLHHHLLLLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 61": Call "load_unload" { 
      "test_so"=HLLLLLLLLH; "test_so_1"=HLHLHLLHHH; "test_so_2"=LHLHLHLHHH; 
      "test_so_3"=LHHLHHLLHL; "test_si_2"=1100001001; "test_si_3"=0110111000; 
      "test_si"=1110000010; "test_si_1"=0000100111; }
   Call "allclock_launch" { 
      "_pi"=100100111000001101010101110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100000100110101101001010001101PP0111101; "_po"=HLLLLHLHLHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 62": Call "load_unload" { 
      "test_so"=HHHHLHXXLH; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010010100; "test_si_3"=1101001011; 
      "test_si"=0110101111; "test_si_1"=0011101010; }
   Call "allclock_launch" { 
      "_pi"=1110111100001011000111111100010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1011101011100011000000000101110P0111110; "_po"=LHHHHLHHHHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 63": Call "load_unload" { 
      "test_so"=HHLLHLHHLH; "test_so_1"=HHHLLHLHHH; "test_so_2"=HLLHHHHHHH; 
      "test_so_3"=HLHHHHLLLH; "test_si_2"=1111011010; "test_si_3"=1100110001; 
      "test_si"=1000000010; "test_si_1"=1100000010; }
   Call "allclock_launch" { 
      "_pi"=101100101010111100010101100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111011000100111100010010010101P00111000; "_po"=HLLLLLHLLLLLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 64": Call "load_unload" { 
      "test_so"=LHHHLLHLLL; "test_so_1"=LLLLHLLLHH; "test_so_2"=HLLHHLHHHH; 
      "test_so_3"=LHLLLLHLHL; "test_si_2"=0110111101; "test_si_3"=1111010010; 
      "test_si"=0101011000; "test_si_1"=0101101010; }
   Call "allclock_launch" { 
      "_pi"=1110010010101111000001011000010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1101101000100011010100000000010P0111000; "_po"=LLLHHLLLHLHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 65": Call "load_unload" { 
      "test_so"=LHHLLLHLLH; "test_so_1"=HLLLLLHLHH; "test_so_2"=LHHHLLHLHH; 
      "test_so_3"=HHLHHLLLLL; "test_si_2"=0101110111; "test_si_3"=0110111100; 
      "test_si"=0010101000; "test_si_1"=0101001010; }
   Call "allclock_launch" { 
      "_pi"=1111101100101011010110011101010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1111010101101011010110000001010P0111100; "_po"=LLLLHLHLHLHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 66": Call "load_unload" { 
      "test_so"=LHLLHLHHHH; "test_so_1"=LLLHLHLHHH; "test_so_2"=LHLHLLHHHH; 
      "test_so_3"=LHLLLHHLLL; "test_si_2"=1111111000; "test_si_3"=0101110110; 
      "test_si"=0001110110; "test_si_1"=0100110010; }
   Call "allclock_launch" { 
      "_pi"=1100010000001011010000010101110P0111001; }
   Call "allclock_capture" { 
      "_pi"=1101111111001011010010000000110P0111110; "_po"=HHLHLHHHLHHLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 67": Call "load_unload" { 
      "test_so"=LLHHHLHHLH; "test_so_1"=LLLLHLLLHH; "test_so_2"=LLHLHHHLHH; 
      "test_so_3"=HLHLHHHLLH; "test_si_2"=1111100010; "test_si_3"=1111111100; 
      "test_si"=1010001010; "test_si_1"=1101110110; }
   Call "allclock_launch" { 
      "_pi"=1011101001000011010100000111110P0111010; }
   Call "allclock_capture" { 
      "_pi"=1110111010101011010010000010010P0111111; "_po"=HHLHHLLHLHLLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 68": Call "load_unload" { 
      "test_so"=HHHHLLHLLH; "test_so_1"=HHHHLLHHHH; "test_so_2"=HHLLHLLHHH; 
      "test_so_3"=HHHHLHHHHL; "test_si_2"=0010100111; "test_si_3"=1101100001; 
      "test_si"=1101100000; "test_si_1"=1010001111; }
   Call "allclock_launch" { 
      "_pi"=111101001010111100000000011111P00111101; }
   Call "allclock_capture" { 
      "_pi"=101001000010011101010000010001P00111111; "_po"=HLLLLLHHLLHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 69": Call "load_unload" { 
      "test_so"=HLLLLHHHHL; "test_so_1"=HHHHHLLHHL; "test_so_2"=LHHLLHHHHL; 
      "test_so_3"=HLHLLHHLLL; "test_si_2"=1011100001; "test_si_3"=0000101100; 
      "test_si"=0101100101; "test_si_1"=0011001000; }
   Call "allclock_launch" { 
      "_pi"=110110111010101101001101000101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101001101000011100010011111101P00111111; "_po"=LLHHLHLHLLHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 70": Call "load_unload" { 
      "test_so"=LHHLHHLHLL; "test_so_1"=LHLLLLLLHH; "test_so_2"=LLLLLHLLHH; 
      "test_so_3"=LLHLLHLLHH; "test_si_2"=1001001111; "test_si_3"=1011101101; 
      "test_si"=1010010010; "test_si_1"=1011100000; }
   Call "allclock_launch" { 
      "_pi"=101101100100111101010101100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110011111000101100001010011101P00111011; "_po"=LLLHLLLLLHHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 71": Call "load_unload" { 
      "test_so"=LHLHLLLHLL; "test_so_1"=LLHLLHLLHH; "test_so_2"=HHHHLHLLHH; 
      "test_so_3"=HHHLLLLLHH; "test_si_2"=1100111010; "test_si_3"=1001000000; 
      "test_si"=1111000100; "test_si_1"=1001100010; }
   Call "allclock_launch" { 
      "_pi"=110111011110101100011110011011P00111001; }
   Call "allclock_capture" { 
      "_pi"=111100111100001101011010000101P00111001; "_po"=HLLLLLHHHHHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 72": Call "load_unload" { 
      "test_so"=LHLLLLHHHL; "test_so_1"=HHLLHHLHHH; "test_so_2"=HLHLHHHHHH; 
      "test_so_3"=HHLHLHHLHL; "test_si_2"=0100000100; "test_si_3"=1101111000; 
      "test_si"=1111111111; "test_si_1"=0110000001; }
   Call "allclock_launch" { 
      "_pi"=1011110111001011010111001110110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1110010110001011010101000011110P0111100; "_po"=LLHLLHLHHHHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 73": Call "load_unload" { 
      "test_so"=LHLHHHLHHL; "test_so_1"=HHLHHLLLHH; "test_so_2"=LLHHHHLHHH; 
      "test_so_3"=HHHHHLHHLH; "test_si_2"=1100111000; "test_si_3"=0100001000; 
      "test_si"=1111010001; "test_si_1"=1100100000; }
   Call "allclock_launch" { 
      "_pi"=101110100000111101001101000111P00111000; }
   Call "allclock_capture" { 
      "_pi"=100110011010101101010010111101P00111111; "_po"=HLLLLHLLHLHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 74": Call "load_unload" { 
      "test_so"=HHHHHLLHHL; "test_so_1"=HHLLHHHHHH; "test_so_2"=LHLLHHLLHH; 
      "test_so_3"=LLLLLLHLLH; "test_si_2"=0001010101; "test_si_3"=1100101000; 
      "test_si"=1111010101; "test_si_1"=0110011011; }
   Call "allclock_launch" { 
      "_pi"=111100000010111100000001110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101101000100011100010011100001P00111111; "_po"=LLHHLHHHLHLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 75": Call "load_unload" { 
      "test_so"=HHLLHLHLLL; "test_so_1"=LLHLHHHLLL; "test_so_2"=LHLHHLLLLL; 
      "test_so_3"=LLLHLLHLLH; "test_si_2"=0010000111; "test_si_3"=0000000000; 
      "test_si"=0101110100; "test_si_1"=1011010010; }
   Call "allclock_launch" { 
      "_pi"=110100100010101101010001111001PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100000000010101100010110100111PP0111011; "_po"=LLLLLLHLLHHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 76": Call "load_unload" { 
      "test_so"=HLLHHLXXLL; "test_so_1"=HLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010010111; "test_si_3"=0010100111; 
      "test_si"=0010110010; "test_si_1"=1011011011; }
   Call "allclock_launch" { 
      "_pi"=101001000100111101000100101101P00111110; }
   Call "allclock_capture" { 
      "_pi"=100000000110101100011011010101P00111001; "_po"=LLLHLLHLLLLLHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 77": Call "load_unload" { 
      "test_so"=HHLLLLLLLH; "test_so_1"=HLHHHHHHHH; "test_so_2"=HLLLHHLLHH; 
      "test_so_3"=HHHHLLLHLH; "test_si_2"=0110010110; "test_si_3"=1010011101; 
      "test_si"=1011110010; "test_si_1"=1011111110; }
   Call "allclock_launch" { 
      "_pi"=111110101110101100001011001001PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111011011100101100010100110101PP0111000; "_po"=LLHLLLLHLHHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 78": Call "load_unload" { 
      "test_so"=LLLHLLXXLH; "test_so_1"=HHHLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100110000; "test_si_3"=0111010101; 
      "test_si"=1110011001; "test_si_1"=0000100011; }
   Call "allclock_launch" { 
      "_pi"=110001111000001101001101111111P00111110; }
   Call "allclock_capture" { 
      "_pi"=101101101000111101010101000101P00111000; "_po"=LLHLLHHLLHHLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 79": Call "load_unload" { 
      "test_so"=HLHHHHHHLH; "test_so_1"=LLLHHLLHHH; "test_so_2"=LHHHHLLLHH; 
      "test_so_3"=LHLHHHHHLH; "test_si_2"=1011100111; "test_si_3"=0100101000; 
      "test_si"=0111110000; "test_si_1"=1000001101; }
   Call "allclock_launch" { 
      "_pi"=100011110000101101000111100111P00111111; }
   Call "allclock_capture" { 
      "_pi"=111011000000111100011000011101P00111100; "_po"=HLHLLHLHLLHLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 80": Call "load_unload" { 
      "test_so"=HHLHHLLHHL; "test_so_1"=HHLLHLHLHL; "test_so_2"=HLHHLLHLHL; 
      "test_so_3"=HLLLLHHLLH; "test_si_2"=1000011000; "test_si_3"=1001000010; 
      "test_si"=0011110101; "test_si_1"=1101100011; }
   Call "allclock_launch" { 
      "_pi"=100111100000111100001100000101P00111111; }
   Call "allclock_capture" { 
      "_pi"=110110100110011101010011011101P00111010; "_po"=HLLLLHLLLHHLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 81": Call "load_unload" { 
      "test_so"=LLLLHLLHLL; "test_so_1"=LHHHHLLLHL; "test_so_2"=LHHLLLHLHL; 
      "test_so_3"=HHLHHLLHHL; "test_si_2"=0011100011; "test_si_3"=1000010101; 
      "test_si"=1011111110; "test_si_1"=1111000011; }
   Call "allclock_launch" { 
      "_pi"=101111000010011100000010000101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101101100000101101011101111001P00111101; "_po"=LLHHLLLLHLLLLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 82": Call "load_unload" { 
      "test_so"=HHLLHLLLLL; "test_so_1"=LLLHLHHHHH; "test_so_2"=LHHHHLLHHH; 
      "test_so_3"=HLLHHHHHLH; "test_si_2"=1000100100; "test_si_3"=0011010100; 
      "test_si"=0100111110; "test_si_1"=1101101010; }
   Call "allclock_launch" { 
      "_pi"=111110100110001100001110010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111010001100011100010001101101P00111110; "_po"=HLLLLLHHHHHLLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 83": Call "load_unload" { 
      "test_so"=LLHLLLLHHL; "test_so_1"=HLHLLLLHHH; "test_so_2"=HLHHHLHLHH; 
      "test_so_3"=HLHHHLHHHL; "test_si_2"=0011001011; "test_si_3"=1000000000; 
      "test_si"=1010000111; "test_si_1"=0011001111; }
   Call "allclock_launch" { 
      "_pi"=110000101000111101010101011111P00111110; }
   Call "allclock_capture" { 
      "_pi"=101111010010011101011001011101P00111011; "_po"=LLHLLLLHLLLLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 84": Call "load_unload" { 
      "test_so"=LHLLLLLLLL; "test_so_1"=LLHLLLLLLH; "test_so_2"=HLLLLHLHLH; 
      "test_so_3"=LHHHLHLLHH; "test_si_2"=0000101110; "test_si_3"=0001001011; 
      "test_si"=1110011101; "test_si_1"=0100000011; }
   Call "allclock_launch" { 
      "_pi"=101101110110111101001000000111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100100000110011100001010111011PP0111101; "_po"=LLLLLLHLLLLLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 85": Call "load_unload" { 
      "test_so"=HHHHHLXXLL; "test_so_1"=LLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000110100; "test_si_3"=0001101111; 
      "test_si"=0100001000; "test_si_1"=1101011011; }
   Call "allclock_launch" { 
      "_pi"=1101110010001111000000101111010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1111100111101011000011011111110P0111010; "_po"=LHLLHLLLHHLLLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 86": Call "load_unload" { 
      "test_so"=HLLLHLLLLL; "test_so_1"=LLHHLHLLHH; "test_so_2"=HHHHLHLHHH; 
      "test_so_3"=HLLHLLHHHL; "test_si_2"=1100001000; "test_si_3"=1000110111; 
      "test_si"=1010101010; "test_si_1"=1100000111; }
   Call "allclock_launch" { 
      "_pi"=101110010000011101000101110101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100110111110101101011011111111PP0111001; "_po"=LLLHLLLHLHHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 87": Call "load_unload" { 
      "test_so"=HLLHLHXXHH; "test_so_1"=HHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000001000; "test_si_3"=1100001110; 
      "test_si"=0110100011; "test_si_1"=1011001110; }
   Call "allclock_launch" { 
      "_pi"=110000000100111100011101001101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110110001000011100000001011101P00111100; "_po"=HLLLLHHHLHLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 88": Call "load_unload" { 
      "test_so"=HLHLLLLLHL; "test_so_1"=LHLLHHLHHH; "test_so_2"=HHLHHHLHHH; 
      "test_so_3"=LHHLHHLHLH; "test_si_2"=0100010101; "test_si_3"=1010010010; 
      "test_si"=1011010001; "test_si_1"=0110101100; }
   Call "allclock_launch" { 
      "_pi"=100000001010101101000101010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101101011110101101011010101101PP0111010; "_po"=LLLLLLLHLHLHLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 89": Call "load_unload" { 
      "test_so"=HHHHHHXXHL; "test_so_1"=HLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000100000; "test_si_3"=0101010100; 
      "test_si"=0110111101; "test_si_1"=0101000011; }
   Call "allclock_launch" { 
      "_pi"=1011001100101011000101110011010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1000011011001111000001111000010P0111101; "_po"=LLLLHHHLLLHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 90": Call "load_unload" { 
      "test_so"=HLLHHHHHLH; "test_so_1"=HLHHHHHLHH; "test_so_2"=LLHLLLHHHH; 
      "test_so_3"=HHHHLLLLLL; "test_si_2"=1110011010; "test_si_3"=1001000001; 
      "test_si"=0010110110; "test_si_1"=0010100100; }
   Call "allclock_launch" { 
      "_pi"=111001100100101100011010010111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100011011010101100001111000001PP0111010; "_po"=HLLLLLLHHLHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 91": Call "load_unload" { 
      "test_so"=LHHHLHXXHL; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101111011; "test_si_3"=1111111100; 
      "test_si"=1000101011; "test_si_1"=0000101101; }
   Call "allclock_launch" { 
      "_pi"=110011001000011101011000101111P00111000; }
   Call "allclock_capture" { 
      "_pi"=100110110010001100011110000101P00111001; "_po"=HLHLLHHLLLHLHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 92": Call "load_unload" { 
      "test_so"=HLLHHLHLHL; "test_so_1"=LHLLLHHLHH; "test_so_2"=HLLLHLHHHH; 
      "test_so_3"=HLHLHLHLHH; "test_si_2"=1010100000; "test_si_3"=1100100010; 
      "test_si"=0101111011; "test_si_1"=1100100000; }
   Call "allclock_launch" { 
      "_pi"=100110010010101101011001011101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101101101000111100011100000111PP0111000; "_po"=HHLLLHHLLHLHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 93": Call "load_unload" { 
      "test_so"=HLLLLHXXHL; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100011010; "test_si_3"=1110011101; 
      "test_si"=1100000001; "test_si_1"=0110111000; }
   Call "allclock_launch" { 
      "_pi"=1100111001101011000011100110010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1011000001000011010010101110110P0111101; "_po"=LHHHLLHLLLHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 94": Call "load_unload" { 
      "test_so"=HLLLHLHHLH; "test_so_1"=HHLLHHHHHH; "test_so_2"=HHLHHHLHHH; 
      "test_so_3"=HHHHLLHHHL; "test_si_2"=0111010001; "test_si_3"=1100111010; 
      "test_si"=1101010010; "test_si_1"=1011110100; }
   Call "allclock_launch" { 
      "_pi"=1001110011100111010111001101010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1100100010101011010101011110010P0111110; "_po"=LHLHLLHLLHLHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 95": Call "load_unload" { 
      "test_so"=HLLLLLLLLL; "test_so_1"=LLLHHLLLHH; "test_so_2"=HHHLLLLLHH; 
      "test_so_3"=LHHLLHHHLL; "test_si_2"=1101111101; "test_si_3"=0111010001; 
      "test_si"=1011101100; "test_si_1"=0001011010; }
   Call "allclock_launch" { 
      "_pi"=1111011110101011000101111111110P0111011; }
   Call "allclock_capture" { 
      "_pi"=1011000100100011010000010010110P0111010; "_po"=HHLLHHHLHHLLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 96": Call "load_unload" { 
      "test_so"=HLLLHLHHLH; "test_so_1"=HHHLHHHLHH; "test_so_2"=LHLLLLHHHH; 
      "test_so_3"=LLLLLLHLHH; "test_si_2"=0001110100; "test_si_3"=1111111101; 
      "test_si"=1010101010; "test_si_1"=1101010000; }
   Call "allclock_launch" { 
      "_pi"=1010000100001011010000011000110P0111111; }
   Call "allclock_capture" { 
      "_pi"=1111001000101011000010001000110P0111000; "_po"=LHLLHLLLHLHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 97": Call "load_unload" { 
      "test_so"=HLLHLLLHLH; "test_so_1"=HLLHLHLLHH; "test_so_2"=LHHHLHLLHH; 
      "test_so_3"=HLHHLHLHHH; "test_si_2"=0111010101; "test_si_3"=0001110100; 
      "test_si"=1001100000; "test_si_1"=1000100110; }
   Call "allclock_launch" { 
      "_pi"=100011000110001100011010010111P00111001; }
   Call "allclock_capture" { 
      "_pi"=100110000010101100011011110001P00111101; "_po"=LLHLLLLLLHHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 98": Call "load_unload" { 
      "test_so"=HLLLLHLHHL; "test_so_1"=HHLLLLLLHH; "test_so_2"=LHLLLHHLHH; 
      "test_so_3"=HHLHLHHLHH; "test_si_2"=1000110010; "test_si_3"=0101000001; 
      "test_si"=0101110000; "test_si_1"=0100000000; }
   Call "allclock_launch" { 
      "_pi"=100110000100001100011010110111P00111000; }
   Call "allclock_capture" { 
      "_pi"=101100010100111100010111101101P00111010; "_po"=HLHLLLLHHHHHHLHHHL; }
   Ann {* fast_sequential *}
   "pattern 99": Call "load_unload" { 
      "test_so"=HHHLHHHLLL; "test_so_1"=HLHLHHHLHH; "test_so_2"=LLHHHLHHHH; 
      "test_so_3"=LHLHLLLHLH; "test_si_2"=0011011011; "test_si_3"=1000100000; 
      "test_si"=0101000100; "test_si_1"=0101100011; }
   Call "allclock_launch" { 
      "_pi"=111111111110111100011011010001P00111110; }
   Call "allclock_capture" { 
      "_pi"=101001100100001101001001110101P00111100; "_po"=HLLLLLLHLLLHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 100": Call "load_unload" { 
      "test_so"=HHLHHLLHLH; "test_so_1"=HHLHHLHLHH; "test_so_2"=LHLLHHLLHH; 
      "test_so_3"=HHHHLHLLLL; "test_si_2"=0110010111; "test_si_3"=0011000100; 
      "test_si"=0011110000; "test_si_1"=0000000011; }
   Call "allclock_launch" { 
      "_pi"=111111111110111101010010001111P00111011; }
   Call "allclock_capture" { 
      "_pi"=110010101000001100001011011001P00111110; "_po"=LLHLLLLLLHLHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 101": Call "load_unload" { 
      "test_so"=LLHLLLHHLL; "test_so_1"=LLHHHHLLHH; "test_so_2"=HLHLHHLLHH; 
      "test_so_3"=LHHHLLLHLH; "test_si_2"=1100111011; "test_si_3"=0110100000; 
      "test_si"=1111110010; "test_si_1"=0100101000; }
   Call "allclock_launch" { 
      "_pi"=1011000110001011010000110010010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1101111111001011000111001000110P0111110; "_po"=HLLHLLHLLHLHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 102": Call "load_unload" { 
      "test_so"=HLLLLHHLHH; "test_so_1"=HLHHHLLLHH; "test_so_2"=LLHLHHLHHH; 
      "test_so_3"=HLLLLLHHLL; "test_si_2"=0000101001; "test_si_3"=1100111000; 
      "test_si"=0111100001; "test_si_1"=1000001000; }
   Call "allclock_launch" { 
      "_pi"=111000110000011100000110010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101011101100111101011001101101P00111011; "_po"=HLLHLLLLHLLHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 103": Call "load_unload" { 
      "test_so"=LHHLHHLHLL; "test_so_1"=LHLLLHLLLH; "test_so_2"=LLHHHLLHLH; 
      "test_so_3"=LHLHHLLHHL; "test_si_2"=0001000000; "test_si_3"=0000100001; 
      "test_si"=1011110001; "test_si_1"=0011111110; }
   Call "allclock_launch" { 
      "_pi"=110001100010101101001100100101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110111110110101100010000000101PP0111101; "_po"=LLLLHLHHHLHHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 104": Call "load_unload" { 
      "test_so"=LLLHHLXXLL; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101100011; "test_si_3"=0001011100; 
      "test_si"=1011001011; "test_si_1"=0101101110; }
   Call "allclock_launch" { 
      "_pi"=110000100010011101000111010101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111110100100001100010001011101P00111111; "_po"=HLHLLLLLHLHLHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 105": Call "load_unload" { 
      "test_so"=LLHHLHLLLH; "test_so_1"=LLHLLLLHHH; "test_so_2"=LLLHHHLHHH; 
      "test_so_3"=LLHHLLLHLL; "test_si_2"=1101011111; "test_si_3"=1101001000; 
      "test_si"=0010110010; "test_si_1"=0111010010; }
   Call "allclock_launch" { 
      "_pi"=110010100000111101010100110101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101100100010111100010100000101P00111110; "_po"=LLLHLLHLLHLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 106": Call "load_unload" { 
      "test_so"=HLHLLHHLLL; "test_so_1"=HLLHLLLHHH; "test_so_2"=LLLLHLLLHH; 
      "test_so_3"=LHLHLLHHHH; "test_si_2"=0100101001; "test_si_3"=1101010001; 
      "test_si"=0000111011; "test_si_1"=0001100100; }
   Call "allclock_launch" { 
      "_pi"=100101000010101101000000111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111000100010101100001011000101PP0111011; "_po"=LLHHLHHLHHLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 107": Call "load_unload" { 
      "test_so"=LHHLHHXXHL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100110010; "test_si_3"=0110100000; 
      "test_si"=0110111110; "test_si_1"=0101010001; }
   Call "allclock_launch" { 
      "_pi"=111001100000011100010101001111P00111000; }
   Call "allclock_capture" { 
      "_pi"=100000100000101100010010111101P00111100; "_po"=HLHLLHLLLHHHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 108": Call "load_unload" { 
      "test_so"=LHHLLLHLLL; "test_so_1"=LLLHHHHLHH; "test_so_2"=LHLHHHLLHH; 
      "test_so_3"=HHLHHHHLHL; "test_si_2"=0000100011; "test_si_3"=1100000011; 
      "test_si"=0011010100; "test_si_1"=0001001000; }
   Call "allclock_launch" { 
      "_pi"=110011000010001101000101111101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100000000100101100011010000101PP0111010; "_po"=LLLHLLLHLHHHHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 109": Call "load_unload" { 
      "test_so"=LHLHLHXXLH; "test_so_1"=HLLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101000001; "test_si_3"=0000101001; 
      "test_si"=1110100101; "test_si_1"=0110111001; }
   Call "allclock_launch" { 
      "_pi"=110101100010111101010010000001P00111010; }
   Call "allclock_capture" { 
      "_pi"=110001000100101101001001110101P00111100; "_po"=HLHLLLLHHLHLHLHHHL; }
   Ann {* fast_sequential *}
   "pattern 110": Call "load_unload" { 
      "test_so"=LHHLHLHHLH; "test_so_1"=HHLLHLLLHH; "test_so_2"=LLLHHHLHHH; 
      "test_so_3"=LHHHHLLLLH; "test_si_2"=0101111110; "test_si_3"=0101010011; 
      "test_si"=1001101110; "test_si_1"=1101101111; }
   Call "allclock_launch" { 
      "_pi"=111000100000101101010001001101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110011111000101100001110110101P00111011; "_po"=HLHHLLLLLHLLLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 111": Call "load_unload" { 
      "test_so"=HLHLLLHHLL; "test_so_1"=HHHHLLLHHH; "test_so_2"=HLLHLLLLHH; 
      "test_so_3"=LHLLHHLLHL; "test_si_2"=1000001011; "test_si_3"=0101100010; 
      "test_si"=1111101111; "test_si_1"=0101111101; }
   Call "allclock_launch" { 
      "_pi"=110001000000101101010110111001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100110110000101101011011000101PP0111001; "_po"=LLLHLLHHLLHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 112": Call "load_unload" { 
      "test_so"=LHHLLLXXHL; "test_so_1"=LLLLLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000001001; "test_si_3"=1010100101; 
      "test_si"=1110010011; "test_si_1"=0010100011; }
   Call "allclock_launch" { 
      "_pi"=100010000010111101001001111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101101100010101100000110010001P00111100; "_po"=LLLHLLHLLHHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 113": Call "load_unload" { 
      "test_so"=HHLHHHHLLL; "test_so_1"=LLLHHLLHHL; "test_so_2"=LHHLHLHLHL; 
      "test_so_3"=LHHLLHHHHL; "test_si_2"=1001001010; "test_si_3"=0010011000; 
      "test_si"=0101001100; "test_si_1"=1010100100; }
   Call "allclock_launch" { 
      "_pi"=100100000110101100011011110101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111011000100111100010100100111PP0111010; "_po"=LLLHLHHLHHHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 114": Call "load_unload" { 
      "test_so"=LLLHHHXXHH; "test_so_1"=HLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110011010; "test_si_3"=1001001110; 
      "test_si"=0111110111; "test_si_1"=1111000000; }
   Call "allclock_launch" { 
      "_pi"=101000001110101100011111101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110110001010001101000001001101P00111001; "_po"=LLLLLHHHHHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 115": Call "load_unload" { 
      "test_so"=LHLLHHHLLH; "test_so_1"=LLLHLHHLHH; "test_so_2"=LHLLLLLHHH; 
      "test_so_3"=HHHHLHHHLH; "test_si_2"=0010010101; "test_si_3"=1110001011; 
      "test_si"=0110110001; "test_si_1"=0011010110; }
   Call "allclock_launch" { 
      "_pi"=100011111010101100010001101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111101010000111100001110010111PP0111001; "_po"=LLHHLHLLLHHLHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 116": Call "load_unload" { 
      "test_so"=HLLLHHXXLL; "test_so_1"=HLLHLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000110011; "test_si_3"=0011001001; 
      "test_si"=1101010111; "test_si_1"=0110111100; }
   Call "allclock_launch" { 
      "_pi"=110100010010001100001100011101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101011000100001100011011100101P00111101; "_po"=LLHLLLHHLLLHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 117": Call "load_unload" { 
      "test_so"=LHHHLHHHLL; "test_so_1"=LLHHHHLLHH; "test_so_2"=HHHHHHHLHH; 
      "test_so_3"=HLHLHHHLHL; "test_si_2"=1110000000; "test_si_3"=0000010111; 
      "test_si"=1011110101; "test_si_1"=0111001010; }
   Call "allclock_launch" { 
      "_pi"=111011000010001101010110101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100110001000011101010111001111PP0111111; "_po"=LLHHLHLHHLHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 118": Call "load_unload" { 
      "test_so"=HHLLLLXXLH; "test_so_1"=HLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000011; "test_si_3"=1110010000; 
      "test_si"=1100111000; "test_si_1"=1001100000; }
   Call "allclock_launch" { 
      "_pi"=110110000110101101001101011101P00111110; }
   Call "allclock_capture" { 
      "_pi"=101100101100101100011010111101P00111111; "_po"=HLHLLLHHLHLHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 119": Call "load_unload" { 
      "test_so"=LHHHHHLLHL; "test_so_1"=LLHLHHLHHH; "test_so_2"=HHLHHLLHHH; 
      "test_so_3"=LLHHHLLLHL; "test_si_2"=0110010001; "test_si_3"=1001000000; 
      "test_si"=1110010001; "test_si_1"=0000001001; }
   Call "allclock_launch" { 
      "_pi"=111111101010001101010100111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101001100000001101011111010111PP0111110; "_po"=LHHLLHLHLLHHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 120": Call "load_unload" { 
      "test_so"=LHLLHHXXLH; "test_so_1"=HLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110110011; "test_si_3"=0110010001; 
      "test_si"=0100001000; "test_si_1"=1000000011; }
   Call "allclock_launch" { 
      "_pi"=111111010100101101001001010111P00111100; }
   Call "allclock_capture" { 
      "_pi"=110011000000101100011110001001P00111111; "_po"=HLHLLLHLLHLHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 121": Call "load_unload" { 
      "test_so"=LHHHLLLLLH; "test_so_1"=HHHHHHLHHH; "test_so_2"=HHLLHLHLHH; 
      "test_so_3"=HHLLHLLHLH; "test_si_2"=0110011101; "test_si_3"=1100010011; 
      "test_si"=0100000100; "test_si_1"=0001101010; }
   Call "allclock_launch" { 
      "_pi"=101101001110101101001110111101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110111000100001100010100101101PP0111110; "_po"=LLLLLLHHHLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 122": Call "load_unload" { 
      "test_so"=LLHHLLXXLL; "test_so_1"=HLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111110011; "test_si_3"=0100000010; 
      "test_si"=0010110100; "test_si_1"=1001111111; }
   Call "allclock_launch" { 
      "_pi"=111010011100101100011001110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101110001000101101001101000101P00111011; "_po"=LHLLLHLLHHHHLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 123": Call "load_unload" { 
      "test_so"=HLHLLLHLLH; "test_so_1"=LHHLLHHHHH; "test_so_2"=HLHLHLLLHH; 
      "test_so_3"=LHHLLHHLLH; "test_si_2"=0110110100; "test_si_3"=1101101011; 
      "test_si"=1011000101; "test_si_1"=1100111111; }
   Call "allclock_launch" { 
      "_pi"=110100111000111101010011100101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111100010000011100011010101111P00111101; "_po"=HLHHHHLHLLHHHHHLHH; }
   Ann {* fast_sequential *}
   "pattern 124": Call "load_unload" { 
      "test_so"=LHHHLHLLHL; "test_so_1"=HLHLHLHHHH; "test_so_2"=HHLLHLHLHH; 
      "test_so_3"=LLLLLHHLHH; "test_si_2"=1100111011; "test_si_3"=0111110100; 
      "test_si"=1110001000; "test_si_1"=1101111000; }
   Call "allclock_launch" { 
      "_pi"=1010011100101011010001110010110P0111101; }
   Call "allclock_capture" { 
      "_pi"=1011001000100011010101010111110P0111010; "_po"=LHLHHLLLHHHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 125": Call "load_unload" { 
      "test_so"=HHHLHLLLLH; "test_so_1"=HHHLHHLLHH; "test_so_2"=LLHHLHLHHH; 
      "test_so_3"=HHHLLHHLLH; "test_si_2"=1101001101; "test_si_3"=0101010110; 
      "test_si"=1011110010; "test_si_1"=0101010100; }
   Call "allclock_launch" { 
      "_pi"=1011110110101111000010001000110P0111010; }
   Call "allclock_capture" { 
      "_pi"=1010100111001011000101111110110P0111010; "_po"=LHLLHLHHLHHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 126": Call "load_unload" { 
      "test_so"=HHHLHHHHHH; "test_so_1"=HLHHHHHHHH; "test_so_2"=LHHHLLHHHH; 
      "test_so_3"=LLLHLHHLHL; "test_si_2"=1101100101; "test_si_3"=1101001111; 
      "test_si"=1101011010; "test_si_1"=0010011100; }
   Call "allclock_launch" { 
      "_pi"=1111101101000011000100010011010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011111110001011010011111110010P0111001; "_po"=LHHHLLLHHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 127": Call "load_unload" { 
      "test_so"=LHHHHHHLLL; "test_so_1"=LHHLLHHHHH; "test_so_2"=HLLHHLLLHH; 
      "test_so_3"=HHLHLLLLLL; "test_si_2"=1010101100; "test_si_3"=1101100101; 
      "test_si"=1101010001; "test_si_1"=1100101111; }
   Call "allclock_launch" { 
      "_pi"=110010110010101101001010110111P00111010; }
   Call "allclock_capture" { 
      "_pi"=111011000100011100001000001001P00111110; "_po"=LLHLLLHLHLHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 128": Call "load_unload" { 
      "test_so"=HLHHHHLLLL; "test_so_1"=HLHHHLLLHH; "test_so_2"=LHHLHHLLHH; 
      "test_so_3"=HLHLHHLHHH; "test_si_2"=1101010000; "test_si_3"=1010100100; 
      "test_si"=1100010011; "test_si_1"=1000000000; }
   Call "allclock_launch" { 
      "_pi"=101010111110011101011101000101P00111111; }
   Call "allclock_capture" { 
      "_pi"=100101000100001101000111100001P00111001; "_po"=LLHLLHHLLLLLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 129": Call "load_unload" { 
      "test_so"=LHHLLLLLHH; "test_so_1"=HHLHHHLLHH; "test_so_2"=LHLLLHLHHH; 
      "test_so_3"=LLLLLLLHLL; "test_si_2"=0011010111; "test_si_3"=1101000010; 
      "test_si"=0100000001; "test_si_1"=1001100101; }
   Call "allclock_launch" { 
      "_pi"=111010100100101100010010100001P00111101; }
   Call "allclock_capture" { 
      "_pi"=111000110000001100001001111101P00111110; "_po"=HLHLLHLHLLLHLLHLHL; }
   Ann {* fast_sequential *}
   "pattern 130": Call "load_unload" { 
      "test_so"=LHHHLLHLHL; "test_so_1"=LHHHHHLLHL; "test_so_2"=LLHLLHLHHL; 
      "test_so_3"=LHLHLLHLLH; "test_si_2"=1010110001; "test_si_3"=0011010111; 
      "test_si"=0011100010; "test_si_1"=0110111001; }
   Call "allclock_launch" { 
      "_pi"=1101010010001111010001010001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1110001000001011010100011101010P0111011; "_po"=LHLLLHHLLHHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 131": Call "load_unload" { 
      "test_so"=HHLLLLHHHL; "test_so_1"=LHLLLHHHHH; "test_so_2"=HLLLHHHHHH; 
      "test_so_3"=HHLLLHHLLL; "test_si_2"=0100100010; "test_si_3"=1010111000; 
      "test_si"=0010110000; "test_si_1"=1110101101; }
   Call "allclock_launch" { 
      "_pi"=100101001000011101000010100101P00111111; }
   Call "allclock_capture" { 
      "_pi"=110011111110111101010100011101P00111111; "_po"=LLHHLLHLLHLLHLHLLH; }
   Ann {* fast_sequential *}
   "pattern 132": Call "load_unload" { 
      "test_so"=LLLLHLHHLH; "test_so_1"=LHLHLHHLHH; "test_so_2"=HLHHLHHHHH; 
      "test_so_3"=LHLHLLHHLL; "test_si_2"=0101010000; "test_si_3"=0100001011; 
      "test_si"=0001111001; "test_si_1"=0110000110; }
   Call "allclock_launch" { 
      "_pi"=101010010010101100000101000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100110111010101101010110000101PP0111111; "_po"=LLLLLLLHLHLLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 133": Call "load_unload" { 
      "test_so"=HHLLLHXXLH; "test_so_1"=HHHLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010001001; "test_si_3"=0101010000; 
      "test_si"=0011101011; "test_si_1"=1111000001; }
   Call "allclock_launch" { 
      "_pi"=111011111110001100000010101101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111111101010011100001011101101P00111101; "_po"=HLLLLLHLLLHHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 134": Call "load_unload" { 
      "test_so"=HHHHLHHLLL; "test_so_1"=HLHLHLHLHL; "test_so_2"=HHLHLLLLHL; 
      "test_so_3"=HLLLHHHLHL; "test_si_2"=0000010001; "test_si_3"=0000011010; 
      "test_si"=1010010101; "test_si_1"=1101001110; }
   Call "allclock_launch" { 
      "_pi"=110111111100001101000101010101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111111010110001101010000110101P00111010; "_po"=LLHHLLHHHHLLHHHLHH; }
   Ann {* fast_sequential *}
   "pattern 135": Call "load_unload" { 
      "test_so"=HLLLHHHLLH; "test_so_1"=HLHLLLLHLH; "test_so_2"=LHHLHHHHLH; 
      "test_so_3"=LHHLLHLLHL; "test_si_2"=0110111100; "test_si_3"=0010011001; 
      "test_si"=0101000000; "test_si_1"=1101100111; }
   Call "allclock_launch" { 
      "_pi"=101111111000001101001010101101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111110101100001101001011000111P00111101; "_po"=HLLHLHLHHHHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 136": Call "load_unload" { 
      "test_so"=HHLLHHHHLL; "test_so_1"=HHHLLHHLHH; "test_so_2"=HLLHLHHLHH; 
      "test_so_3"=HLLHLHLLHL; "test_si_2"=1111111011; "test_si_3"=0110111000; 
      "test_si"=1001101101; "test_si_1"=0001001010; }
   Call "allclock_launch" { 
      "_pi"=110000101010001100011101111111P00111100; }
   Call "allclock_capture" { 
      "_pi"=101111001100101101000100110101P00111100; "_po"=HLHLLHLHLHHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 137": Call "load_unload" { 
      "test_so"=HLLLHLHLHL; "test_so_1"=HLLLLHLHHH; "test_so_2"=LHHHHHHHHH; 
      "test_so_3"=LLLLHHHLLH; "test_si_2"=0101110001; "test_si_3"=1111101000; 
      "test_si"=0111010111; "test_si_1"=1110101010; }
   Call "allclock_launch" { 
      "_pi"=111100011100111100000110101101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111000101010101100010011000101P00111010; "_po"=HLHHLHHLLHHLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 138": Call "load_unload" { 
      "test_so"=HLHLHLLHLL; "test_so_1"=LHLLHHLHHH; "test_so_2"=LHHLLLLHHH; 
      "test_so_3"=HLLHHLLLLH; "test_si_2"=1000111111; "test_si_3"=0101110100; 
      "test_si"=1000000100; "test_si_1"=0011100111; }
   Call "allclock_launch" { 
      "_pi"=110111100000011101010101110111P00111000; }
   Call "allclock_capture" { 
      "_pi"=100011001000111101001110111001P00111011; "_po"=HLLLLLLHLLHHLLHLHH; }
   Ann {* fast_sequential *}
   "pattern 139": Call "load_unload" { 
      "test_so"=LLLHLHHLLL; "test_so_1"=LLLLLLLHHH; "test_so_2"=HLHHHHLLHH; 
      "test_so_3"=LHLHLHHLLL; "test_si_2"=0101100010; "test_si_3"=1000101110; 
      "test_si"=0100001010; "test_si_1"=0011100111; }
   Call "allclock_launch" { 
      "_pi"=101111000010001101001011101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100110010010011100011101111111PP0111101; "_po"=LLHHLLHLHHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 140": Call "load_unload" { 
      "test_so"=LLHHLLXXHL; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101011101; "test_si_3"=0101000001; 
      "test_si"=0101110010; "test_si_1"=0111110011; }
   Call "allclock_launch" { 
      "_pi"=110001011110001100010111110101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111110111010101100001100010101P00111000; "_po"=LHLLLHLHHHHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 141": Call "load_unload" { 
      "test_so"=LLHHHHLLHH; "test_so_1"=HLLHLLLLHH; "test_so_2"=HHLHHHHHHH; 
      "test_so_3"=HHLHLLHLHH; "test_si_2"=1010000101; "test_si_3"=1111111111; 
      "test_si"=1001010010; "test_si_1"=0110000111; }
   Call "allclock_launch" { 
      "_pi"=101101100110101101010110000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101111101000011101001111111101PP0111010; "_po"=LLHLLHLHHLLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 142": Call "load_unload" { 
      "test_so"=LLLLLHXXLL; "test_so_1"=HHHHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011000000; "test_si_3"=1010000101; 
      "test_si"=1111111001; "test_si_1"=1000100010; }
   Call "allclock_launch" { 
      "_pi"=111011001100101100001110000101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111111010010001100011100110111PP0111101; "_po"=LLHLLLHHHLLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 143": Call "load_unload" { 
      "test_so"=LLLLHHXXLL; "test_so_1"=LHHLHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000001001; "test_si_3"=1011010010; 
      "test_si"=1100110000; "test_si_1"=1000000111; }
   Call "allclock_launch" { 
      "_pi"=110110011010011101010100001101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111110100100101101011111111101P00111010; "_po"=LLLLLHLHLLLLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 144": Call "load_unload" { 
      "test_so"=HLLLHLLHLL; "test_so_1"=LHLLHLLLHL; "test_so_2"=LHLHHHHHHL; 
      "test_so_3"=LHHHHLHHHL; "test_si_2"=1011010011; "test_si_3"=0010010010; 
      "test_si"=0111000111; "test_si_1"=1010000000; }
   Call "allclock_launch" { 
      "_pi"=101100110110101101011000011101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111101001000111101011111010101P00111101; "_po"=HHHLLHLLLLLHHLHLLH; }
   Ann {* fast_sequential *}
   "pattern 145": Call "load_unload" { 
      "test_so"=LLLHLLHHLL; "test_so_1"=LHHHHLHLHH; "test_so_2"=LLLHLHLHHH; 
      "test_so_3"=HLLLLHLLLH; "test_si_2"=0111100100; "test_si_3"=1011000011; 
      "test_si"=0011001101; "test_si_1"=0100011001; }
   Call "allclock_launch" { 
      "_pi"=111001101100111100010000111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111010010010111101001111110101P00111110; "_po"=LLLHHLHHHHLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 146": Call "load_unload" { 
      "test_so"=HLHLLLHHLH; "test_so_1"=HHLHHHHHLH; "test_so_2"=LHLHHLLHLH; 
      "test_so_3"=HLHLHLLHHH; "test_si_2"=0110001011; "test_si_3"=0111100100; 
      "test_si"=0010011100; "test_si_1"=1110001101; }
   Call "allclock_launch" { 
      "_pi"=1111000000001011010010010110010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011001110101011010010101110010P0111101; "_po"=LLHLLHHHLHLLHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 147": Call "load_unload" { 
      "test_so"=LLHHHHLLLL; "test_so_1"=HHLHHLLHLH; "test_so_2"=HLHLHLHLLH; 
      "test_so_3"=LLLLHHHLLH; "test_si_2"=0110011101; "test_si_3"=0110101011; 
      "test_si"=1010011110; "test_si_1"=0001111100; }
   Call "allclock_launch" { 
      "_pi"=1101110110000011010110100101110P0111110; }
   Call "allclock_capture" { 
      "_pi"=1011111010101011000000100010110P0111100; "_po"=LLHHHLLHHHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 148": Call "load_unload" { 
      "test_so"=HHLLHLLHLL; "test_so_1"=HHLLLLLLHH; "test_so_2"=HLLLHLHLHH; 
      "test_so_3"=HLLHHHLLLH; "test_si_2"=1110000010; "test_si_3"=0110011101; 
      "test_si"=1110100001; "test_si_1"=0101011000; }
   Call "allclock_launch" { 
      "_pi"=1000011010001111010111000010010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1010100010101011010100111000110P0111000; "_po"=LHLLHHLLLLHLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 149": Call "load_unload" { 
      "test_so"=LLHHHLHHHH; "test_so_1"=LLHHHHHHHH; "test_so_2"=HLLLHHLLHH; 
      "test_so_3"=LLHHHHHLLL; "test_si_2"=0100111011; "test_si_3"=1110000110; 
      "test_si"=0111001101; "test_si_1"=1000111010; }
   Call "allclock_launch" { 
      "_pi"=1000110100001111000110000101010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1110100101001011000001110011010P0111100; "_po"=LHLHLLHHHHHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 150": Call "load_unload" { 
      "test_so"=HHHLLLLHLH; "test_so_1"=HHLHLLLLLH; "test_so_2"=LLLLLHHLLH; 
      "test_so_3"=HLLLLLLHHH; "test_si_2"=0110110100; "test_si_3"=0100110001; 
      "test_si"=1110000000; "test_si_1"=0001100001; }
   Call "allclock_launch" { 
      "_pi"=101001111000111100011000000001P00111001; }
   Call "allclock_capture" { 
      "_pi"=100110110100011101011001101101P00111000; "_po"=LHHLLLLLLLHLLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 151": Call "load_unload" { 
      "test_so"=LLHLLHLHHH; "test_so_1"=HLHHHHHHHH; "test_so_2"=HLHHLHHLHH; 
      "test_so_3"=LHLLLLLLHH; "test_si_2"=1111110010; "test_si_3"=0110110100; 
      "test_si"=0101010011; "test_si_1"=0000111001; }
   Call "allclock_launch" { 
      "_pi"=1100111100101111000100000001010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1010101010101011000100110100010P0111100; "_po"=LHLHLHLLLHHLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 152": Call "load_unload" { 
      "test_so"=LLHLHLLLLH; "test_so_1"=HHHHHHHHHH; "test_so_2"=LLHHLLHHHH; 
      "test_so_3"=HHHLLLLLLH; "test_si_2"=0000101100; "test_si_3"=1111110010; 
      "test_si"=1001100100; "test_si_1"=1100011000; }
   Call "allclock_launch" { 
      "_pi"=1010001111001011010010001001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1011000010001011000100010111110P0111000; "_po"=LHLLLLLHLHLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 153": Call "load_unload" { 
      "test_so"=LLLHLLHLLL; "test_so_1"=HLLHHHLHHH; "test_so_2"=LLLLHHHHHH; 
      "test_so_3"=LLLLLLHLLL; "test_si_2"=1000111010; "test_si_3"=0011101100; 
      "test_si"=1110010010; "test_si_1"=0101000000; }
   Call "allclock_launch" { 
      "_pi"=1100011110101011000100010000110P0111101; }
   Call "allclock_capture" { 
      "_pi"=1011110100100011000000101111110P0111000; "_po"=LLHLHLLLHLHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 154": Call "load_unload" { 
      "test_so"=HHLHLLLHHL; "test_so_1"=HHHLHHHLHL; "test_so_2"=LLHLLHLHHL; 
      "test_so_3"=HHLHHLHHHL; "test_si_2"=0001000110; "test_si_3"=1010111011; 
      "test_si"=1100011101; "test_si_1"=0011001010; }
   Call "allclock_launch" { 
      "_pi"=1000111101101011010000100010010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1011001001100011010001011111110P0111000; "_po"=LLHLHLLHHLLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 155": Call "load_unload" { 
      "test_so"=HLLLLLHHLL; "test_so_1"=HHHLHHHHHL; "test_so_2"=HLHHHHHLHL; 
      "test_so_3"=LHLHHHHLHL; "test_si_2"=1010101100; "test_si_3"=0001000111; 
      "test_si"=0111100001; "test_si_1"=1001110000; }
   Call "allclock_launch" { 
      "_pi"=1001111011001011000001000101010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1011100011100011000010111111110P0111100; "_po"=LHHLHLLLLHHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 156": Call "load_unload" { 
      "test_so"=LLHHHLLHLH; "test_so_1"=HHHHHHHHHH; "test_so_2"=LHHHHLLHHH; 
      "test_so_3"=HLLHHLHHHH; "test_si_2"=1110111000; "test_si_3"=0101010111; 
      "test_si"=0111111011; "test_si_1"=1011011100; }
   Call "allclock_launch" { 
      "_pi"=1000101101100011010001111010010P0111110; }
   Call "allclock_capture" { 
      "_pi"=1011001010001011010100101101010P0111001; "_po"=LHLLHLLHLLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 157": Call "load_unload" { 
      "test_so"=HLHHHLLLLH; "test_so_1"=HHLLHLLLHH; "test_so_2"=HLHHHLLLHH; 
      "test_so_3"=LHHHLLHLLH; "test_si_2"=1110011001; "test_si_3"=1110111000; 
      "test_si"=1011011110; "test_si_1"=1101011010; }
   Call "allclock_launch" { 
      "_pi"=1001011011000011000011110100010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1111010100000011000001011001110P0111100; "_po"=LHLLHHHHHHLHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 158": Call "load_unload" { 
      "test_so"=HLLLHHHLHH; "test_so_1"=HHHHLHLLHH; "test_so_2"=HLHHHHLLHH; 
      "test_so_3"=HHHLHLLLLL; "test_si_2"=1011100011; "test_si_3"=1110001000; 
      "test_si"=0000001000; "test_si_1"=1110001011; }
   Call "allclock_launch" { 
      "_pi"=101001101110001101011000001111P00111101; }
   Call "allclock_capture" { 
      "_pi"=111100000010111101011001111001P00111011; "_po"=HLHLLLLLHLLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 159": Call "load_unload" { 
      "test_so"=HHHLLLHHHL; "test_so_1"=HHHHHHLLHH; "test_so_2"=LLLLHLLHHH; 
      "test_so_3"=HHLHHHHHLL; "test_si_2"=0011110001; "test_si_3"=1011100000; 
      "test_si"=0110010010; "test_si_1"=1110110011; }
   Call "allclock_launch" { 
      "_pi"=110001101010101101010101111101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111110000100011100000001001101P00111100; "_po"=HLHLLHHLLLLLHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 160": Call "load_unload" { 
      "test_so"=LHLHHLHHLH; "test_so_1"=HLHHHLLLHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=HLLLHLHHHL; "test_si_2"=0111101011; "test_si_3"=0011110000; 
      "test_si"=1100111001; "test_si_1"=1100100000; }
   Call "allclock_launch" { 
      "_pi"=1000011000101111000011000110010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1110110101100011000100001011110P0111011; "_po"=LLLHLLLLLHHLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 161": Call "load_unload" { 
      "test_so"=LLHHHHHLLH; "test_so_1"=HHLHLLHHHH; "test_so_2"=LLHLLHLLHH; 
      "test_so_3"=HLLHHHHHLL; "test_si_2"=0011101000; "test_si_3"=0111101011; 
      "test_si"=1110000000; "test_si_1"=1010000111; }
   Call "allclock_launch" { 
      "_pi"=100011000110011100011000110101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110110101100111101000001011101P00111001; "_po"=LLLLLHHLLLLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 162": Call "load_unload" { 
      "test_so"=HLHLLLHLLL; "test_so_1"=LHLHLHLHHH; "test_so_2"=LHHLHLHLHH; 
      "test_so_3"=HHHLLLLLHL; "test_si_2"=0101001010; "test_si_3"=0011111000; 
      "test_si"=1000010000; "test_si_1"=1111110011; }
   Call "allclock_launch" { 
      "_pi"=100100111000101101010110001001P00111110; }
   Call "allclock_capture" { 
      "_pi"=101011110010111100000000001101P00111101; "_po"=HLLHLLHLLLHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 163": Call "load_unload" { 
      "test_so"=HLHHLLLHHH; "test_so_1"=HHLHLHLLHH; "test_so_2"=LLLHLLHLHH; 
      "test_so_3"=LLHHLLLHHL; "test_si_2"=1011110110; "test_si_3"=0101000000; 
      "test_si"=1110010001; "test_si_1"=1010111010; }
   Call "allclock_launch" { 
      "_pi"=101001110000111100001100011101P00111111; }
   Call "allclock_capture" { 
      "_pi"=110111100110111100000100011101P00111010; "_po"=LLLHLHHLLHHLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 164": Call "load_unload" { 
      "test_so"=HHHLLLHHLL; "test_so_1"=HLLLLLLHHL; "test_so_2"=HHLHLLHLHL; 
      "test_so_3"=LLLLHHHHHH; "test_si_2"=1011100101; "test_si_3"=1011101111; 
      "test_si"=0001011110; "test_si_1"=0101101110; }
   Call "allclock_launch" { 
      "_pi"=110001010100011101011111010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101001100110111100010000101101P00111000; "_po"=HLHHLHHLHLHLHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 165": Call "load_unload" { 
      "test_so"=HLHLLLLLLL; "test_so_1"=HLHHLLLHHH; "test_so_2"=HLLLHHLHHH; 
      "test_so_3"=HHHHLHHLHH; "test_si_2"=1010101100; "test_si_3"=1011100111; 
      "test_si"=1000101101; "test_si_1"=1010100010; }
   Call "allclock_launch" { 
      "_pi"=100010101010101101010110101101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110011001110111100000100000011P00111000; "_po"=HLLLLHLHLLHLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 166": Call "load_unload" { 
      "test_so"=HHHLLLHLHL; "test_so_1"=HLLHHLHLHH; "test_so_2"=LHLHLLHLHH; 
      "test_so_3"=HLHHHLHHLH; "test_si_2"=0111010100; "test_si_3"=1101111011; 
      "test_si"=0101011101; "test_si_1"=1100001101; }
   Call "allclock_launch" { 
      "_pi"=101000011100111101011101001101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101010010110101101001101101101P00111101; "_po"=HLHHLHLHHLLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 167": Call "load_unload" { 
      "test_so"=LLHLLHLHLL; "test_so_1"=LHLLLLLLHH; "test_so_2"=HHLLLHHHHH; 
      "test_so_3"=LLLHHLHHHH; "test_si_2"=0111000000; "test_si_3"=0101000100; 
      "test_si"=1101110110; "test_si_1"=1100100110; }
   Call "allclock_launch" { 
      "_pi"=110010001100101101011101110111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110010000100111101010101100001PP0111111; "_po"=LLLLLHHHLHHHLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 168": Call "load_unload" { 
      "test_so"=HHHLHHXXHL; "test_so_1"=HLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100110101; "test_si_3"=0101010111; 
      "test_si"=0000000100; "test_si_1"=0000000110; }
   Call "allclock_launch" { 
      "_pi"=101010000000111101010000110111P00111000; }
   Call "allclock_capture" { 
      "_pi"=101110111110111101000100110111P00111110; "_po"=HLHLLHLLLLHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 169": Call "load_unload" { 
      "test_so"=HHHLHLHHLL; "test_so_1"=HLHHHLHHHH; "test_so_2"=HHLHLHLHHH; 
      "test_so_3"=LLHLLHLHHL; "test_si_2"=1000000010; "test_si_3"=1100000001; 
      "test_si"=0000001100; "test_si_1"=0011110110; }
   Call "allclock_launch" { 
      "_pi"=110100000010101100000001101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111101111110011100011001101111PP0111111; "_po"=LLLHHLLHLHHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 170": Call "load_unload" { 
      "test_so"=HLHHHLXXHL; "test_so_1"=HLHHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000001100; "test_si_3"=1010100111; 
      "test_si"=0111001101; "test_si_1"=1011100110; }
   Call "allclock_launch" { 
      "_pi"=101010110000011100000101110111P00111100; }
   Call "allclock_capture" { 
      "_pi"=111101010110101100000001101111P00111010; "_po"=HLLLLLLHLHHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 171": Call "load_unload" { 
      "test_so"=LLLHLLHHHL; "test_so_1"=HLHHHLHLHH; "test_so_2"=LLLHLHHLHH; 
      "test_so_3"=HHHLLHLLHL; "test_si_2"=1011101100; "test_si_3"=1000011100; 
      "test_si"=1110010110; "test_si_1"=0111001010; }
   Call "allclock_launch" { 
      "_pi"=110111010100001101001110100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111100000100111100010001101111PP0111000; "_po"=LLHHLLHHHLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 172": Call "load_unload" { 
      "test_so"=LLLHHLXXHH; "test_so_1"=LHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010000; "test_si_3"=1010001101; 
      "test_si"=0011011001; "test_si_1"=1011111011; }
   Call "allclock_launch" { 
      "_pi"=101110101000001101001100000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111000001010111101000011001101P00111000; "_po"=LHHLLLHHLLLLLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 173": Call "load_unload" { 
      "test_so"=HLHHLLLHHL; "test_so_1"=HLHHLLHHHH; "test_so_2"=LHHHHLLHHH; 
      "test_so_3"=HLLLLHHLHH; "test_si_2"=0110111000; "test_si_3"=1100010000; 
      "test_si"=0111011111; "test_si_1"=1110000110; }
   Call "allclock_launch" { 
      "_pi"=111101010000101100011000001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110000010110011101000110110101PP0111100; "_po"=LLLHLHHLLLLLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 174": Call "load_unload" { 
      "test_so"=LLHLHHXXHH; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111000010; "test_si_3"=0110111100; 
      "test_si"=0010111110; "test_si_1"=0111011101; }
   Call "allclock_launch" { 
      "_pi"=1110101000001011010100000010010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1010001011101011010011011001110P0111110; "_po"=LHLLHHHHHHLLLLHHHL; }
   Ann {* fast_sequential *}
   "pattern 175": Call "load_unload" { 
      "test_so"=LLLHHHLLHL; "test_so_1"=HHLLLLHLHH; "test_so_2"=HHHHHHLHHH; 
      "test_so_3"=LLHHLLLHLH; "test_si_2"=0100011100; "test_si_3"=1111000010; 
      "test_si"=1000100011; "test_si_1"=0011110100; }
   Call "allclock_launch" { 
      "_pi"=110101000010111101000000010101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100001000000001100011011001101P00111111; "_po"=HLLHHLLLHLHHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 176": Call "load_unload" { 
      "test_so"=HHLLLHLHHL; "test_so_1"=HHHHLLLHHH; "test_so_2"=LLLHHHHLHH; 
      "test_so_3"=HHLHLHHHHL; "test_si_2"=1001101110; "test_si_3"=0100011101; 
      "test_si"=0010110101; "test_si_1"=0010100010; }
   Call "allclock_launch" { 
      "_pi"=1010001100000111000001110011110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1001000100000011010001001011110P0111010; "_po"=LLLLHHHLLHHLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 177": Call "load_unload" { 
      "test_so"=LHLHLHHHHL; "test_so_1"=HHLHHHLHHH; "test_so_2"=LHHLLLLHHH; 
      "test_so_3"=LHHHLLHHLH; "test_si_2"=0110110111; "test_si_3"=1001101110; 
      "test_si"=0111110110; "test_si_1"=1000010010; }
   Call "allclock_launch" { 
      "_pi"=1100110101000011010010011101110P0111110; }
   Call "allclock_capture" { 
      "_pi"=1011110010001011010110111010110P0111100; "_po"=LLHLLLHHLHHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 178": Call "load_unload" { 
      "test_so"=LLLLHLLLLL; "test_so_1"=HLLLLLHLHH; "test_so_2"=LHLLLHLLHH; 
      "test_so_3"=LLLHLHLLLL; "test_si_2"=1010001001; "test_si_3"=0111110110; 
      "test_si"=1101100010; "test_si_1"=0110110100; }
   Call "allclock_launch" { 
      "_pi"=1001000111100011000101000000110P0111001; }
   Call "allclock_capture" { 
      "_pi"=1110101110001011010001011011010P0111111; "_po"=LHLHLLHLLLHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 179": Call "load_unload" { 
      "test_so"=HLHLHHHHHH; "test_so_1"=HLLLHHHHHH; "test_so_2"=LHHHLHLHHH; 
      "test_so_3"=LHHHLLHLLL; "test_si_2"=1101101100; "test_si_3"=0010011011; 
      "test_si"=0000001001; "test_si_1"=0011001100; }
   Call "allclock_launch" { 
      "_pi"=1100110011100111010101111110110P0111110; }
   Call "allclock_capture" { 
      "_pi"=1111110011000011000001000111110P0111110; "_po"=LLLHHHLHHLLHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 180": Call "load_unload" { 
      "test_so"=LHHLLHHLHL; "test_so_1"=LLHHHLLLHH; "test_so_2"=HLLHHHHHHH; 
      "test_so_3"=LHHLLLLHLL; "test_si_2"=0111110010; "test_si_3"=1101101100; 
      "test_si"=0001011010; "test_si_1"=1001100110; }
   Call "allclock_launch" { 
      "_pi"=1001100111101011010011111111010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1110100110000011000010001110110P0111011; "_po"=LLHHHLHHLHHHLHHHHL; }
   Ann {* fast_sequential *}
   "pattern 181": Call "load_unload" { 
      "test_so"=HLHLHHHLLL; "test_so_1"=HHHHHHHHLH; "test_so_2"=LLLHHHHHLH; 
      "test_so_3"=HHLLLLLHHH; "test_si_2"=0111100001; "test_si_3"=0111110110; 
      "test_si"=0101101100; "test_si_1"=1111001010; }
   Call "allclock_launch" { 
      "_pi"=1011100010101011010110000111110P0111001; }
   Call "allclock_capture" { 
      "_pi"=1100100110101011000000110011010P0111000; "_po"=LLHLHLHLLLHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 182": Call "load_unload" { 
      "test_so"=LHLLLLHLLH; "test_so_1"=LLLHHLHLLH; "test_so_2"=LLLLLHHLLH; 
      "test_so_3"=LHHLLLLLLL; "test_si_2"=0010000010; "test_si_3"=0111100000; 
      "test_si"=1011101001; "test_si_1"=0101000111; }
   Call "allclock_launch" { 
      "_pi"=111100010110101100010001111111P00111100; }
   Call "allclock_capture" { 
      "_pi"=100100110100011101000110010111P00111000; "_po"=LLHLLHLHLLLHHLHLHL; }
   Ann {* fast_sequential *}
   "pattern 183": Call "load_unload" { 
      "test_so"=LLHLHHLLLL; "test_so_1"=LHLHHLLLHL; "test_so_2"=HLHLLLLHHL; 
      "test_so_3"=LLLLHLHHHH; "test_si_2"=0000111100; "test_si_3"=0010010010; 
      "test_si"=1101010111; "test_si_1"=1001100000; }
   Call "allclock_launch" { 
      "_pi"=111000101100111101000001111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=101001101010001100001100111111P00111100; "_po"=LLLHLLHLLHHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 184": Call "load_unload" { 
      "test_so"=HHHLHLLHLL; "test_so_1"=LLLLHHLHHH; "test_so_2"=LLHHHHLHHH; 
      "test_so_3"=HHLLLHHHHL; "test_si_2"=1010100000; "test_si_3"=0000111100; 
      "test_si"=1100111010; "test_si_1"=0101100001; }
   Call "allclock_launch" { 
      "_pi"=110001011010011101000011110101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110011010100001100011001011101P00111010; "_po"=LLLLLLHLLLLLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 185": Call "load_unload" { 
      "test_so"=HLHLHLLHLL; "test_so_1"=LLHHLHLLHH; "test_so_2"=HLHHHLHHHH; 
      "test_so_3"=HLLLLHHLLL; "test_si_2"=1010110010; "test_si_3"=0000100010; 
      "test_si"=1101000111; "test_si_1"=0111111000; }
   Call "allclock_launch" { 
      "_pi"=111110011100101100001011010101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110110000010101100001110010101P00111100; "_po"=HLLHHHHHLHLHHLHHHH; }
   Ann {* fast_sequential *}
   "pattern 186": Call "load_unload" { 
      "test_so"=LHHHLHLLLL; "test_so_1"=HLHLLHLLHL; "test_so_2"=LLLHLHHLHL; 
      "test_so_3"=LLHLLHHLLL; "test_si_2"=0000001001; "test_si_3"=1001101011; 
      "test_si"=0111100110; "test_si_1"=0010101111; }
   Call "allclock_launch" { 
      "_pi"=1111001110001111010101101011110P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011100111001011010111001000110P0111010; "_po"=LLLHLHHHHLHHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 187": Call "load_unload" { 
      "test_so"=LHHLLLHHLH; "test_so_1"=HHLHLHLHHH; "test_so_2"=LLHHHLHHHH; 
      "test_so_3"=LHHHLLLHHH; "test_si_2"=1110010010; "test_si_3"=0000001001; 
      "test_si"=0110011001; "test_si_1"=1101110100; }
   Call "allclock_launch" { 
      "_pi"=100111101110101101000110001101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101110110100001100010111011101PP0111001; "_po"=LLHHLLLHHLLLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 188": Call "load_unload" { 
      "test_so"=HHLHHLXXLH; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000110; "test_si_3"=1110010010; 
      "test_si"=1110000000; "test_si_1"=1001101100; }
   Call "allclock_launch" { 
      "_pi"=110001000000001100001111000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101011100110001100000000100111PP0111100; "_po"=LLHLLLHHHHLLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 189": Call "load_unload" { 
      "test_so"=LLLLHHXXHH; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111011100; "test_si_3"=1010000110; 
      "test_si"=1010011111; "test_si_1"=0000000111; }
   Call "allclock_launch" { 
      "_pi"=111100011100001101000001010101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100001000010101100001111011011PP0111110; "_po"=LLLHLLLLLHLHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 190": Call "load_unload" { 
      "test_so"=LHLHLLXXLH; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011111011; "test_si_3"=0111011100; 
      "test_si"=0111010111; "test_si_1"=0001000011; }
   Call "allclock_launch" { 
      "_pi"=111000111010101101001010100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100010000100011100011110111101PP0111011; "_po"=HLLLLLHLHLHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 191": Call "load_unload" { 
      "test_so"=LLHLLLXXHH; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101010001; "test_si_3"=0011111011; 
      "test_si"=1111111100; "test_si_1"=1111000101; }
   Call "allclock_launch" { 
      "_pi"=101111101010001101011110010101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110010000100001100010011100111PP0111101; "_po"=LLHHLHHHHLLHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 192": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111010101; "test_si_3"=1101000001; 
      "test_si"=1111110100; "test_si_1"=1111000010; }
   Call "allclock_launch" { 
      "_pi"=111111010100111100011100000101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100100001000101101000111001011PP0111010; "_po"=LHLLLHHHLLLLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 193": Call "load_unload" { 
      "test_so"=LHHHHHXXLL; "test_so_1"=HHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101010010; "test_si_3"=0111010001; 
      "test_si"=0011100001; "test_si_1"=0000001010; }
   Call "allclock_launch" { 
      "_pi"=100000110110001101010010000111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111110011110111100000000001101PP0111001; "_po"=LLLLLHLLHLLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 194": Call "load_unload" { 
      "test_so"=LHHHLHXXLL; "test_so_1"=LHLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001001010; "test_si_3"=0111010110; 
      "test_si"=0001011010; "test_si_1"=1000100110; }
   Call "allclock_launch" { 
      "_pi"=100001101110001100000100101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111100111110011101000000010111PP0111000; "_po"=LLHHLLLHLLHLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 195": Call "load_unload" { 
      "test_so"=LHHLHLXXLL; "test_so_1"=LLHLHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010101010; "test_si_3"=1001001010; 
      "test_si"=0010101110; "test_si_1"=0100010011; }
   Call "allclock_launch" { 
      "_pi"=100011011100011100001001010101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111001111110001101000000101111P00111100; "_po"=HLHHHLHHLLLLLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 196": Call "load_unload" { 
      "test_so"=LLLHLHLHLH; "test_so_1"=HLHLLHLLHH; "test_so_2"=HHHHLHHLHH; 
      "test_so_3"=HHLLLHLLLH; "test_si_2"=1110001000; "test_si_3"=1110000001; 
      "test_si"=0101110000; "test_si_1"=0000000101; }
   Call "allclock_launch" { 
      "_pi"=111110100010101100010001000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011010110111101000000001011PP0111000; "_po"=LLLLLLHLLHHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 197": Call "load_unload" { 
      "test_so"=LHHLHLXXHL; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110010001; "test_si_3"=1110001000; 
      "test_si"=0100100100; "test_si_1"=1101101101; }
   Call "allclock_launch" { 
      "_pi"=100011011000101101001001010101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100000100000111101001110001101PP0111000; "_po"=LLLHHLLHLLHHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 198": Call "load_unload" { 
      "test_so"=HHLHLLXXHH; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101111110; "test_si_3"=0110010101; 
      "test_si"=0011001010; "test_si_1"=0110110111; }
   Call "allclock_launch" { 
      "_pi"=1001101100100111000100101011110P0111100; }
   Call "allclock_capture" { 
      "_pi"=1000010000100111000111000101010P0111100; "_po"=LHLHLLHHLHHLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 199": Call "load_unload" { 
      "test_so"=HLHHLHLLHL; "test_so_1"=LHLHHHLLHH; "test_so_2"=HLHHLLHLHH; 
      "test_so_3"=HLLLHLHLHH; "test_si_2"=1010111110; "test_si_3"=1101111111; 
      "test_si"=0110100001; "test_si_1"=1100000110; }
   Call "allclock_launch" { 
      "_pi"=110011111000001100011110001101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110100001000001100010110110111PP0111110; "_po"=LLLHLHHHHLLLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 200": Call "load_unload" { 
      "test_so"=LHLLLHXXHL; "test_so_1"=HLLHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001100000; "test_si_3"=1000111110; 
      "test_si"=0111011110; "test_si_1"=1000101010; }
   Call "allclock_launch" { 
      "_pi"=111001101100101101010111000111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111110011110001101000011111011PP0111111; "_po"=LLLLLLHLHLLLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 201": Call "load_unload" { 
      "test_so"=LHLHHLXXLL; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010111001; "test_si_3"=1000100000; 
      "test_si"=1010110101; "test_si_1"=1000110110; }
   Call "allclock_launch" { 
      "_pi"=110011011000101101001110001101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111100111100001101000111111101PP0111111; "_po"=LHHLLLHHHLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 202": Call "load_unload" { 
      "test_so"=LHHHLHXXHL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001101110; "test_si_3"=0010111001; 
      "test_si"=1101110110; "test_si_1"=1110011011; }
   Call "allclock_launch" { 
      "_pi"=1001101100101011010111000111110P0111110; }
   Call "allclock_capture" { 
      "_pi"=1110011110000011010011111101010P0111111; "_po"=LHHLLLHHHLLHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 203": Call "load_unload" { 
      "test_so"=HHLHLLLLHL; "test_so_1"=HLLLLHLLHH; "test_so_2"=HLHHLHHLHH; 
      "test_so_3"=HLLLLLLLHH; "test_si_2"=1001011110; "test_si_3"=1001101110; 
      "test_si"=0110100001; "test_si_1"=1101101111; }
   Call "allclock_launch" { 
      "_pi"=101101100110101100011000111001PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110011110000001101011111110111PP0111111; "_po"=LLLHLHLLLLLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 204": Call "load_unload" { 
      "test_so"=HHLLLHXXHL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110100000; "test_si_3"=1001001111; 
      "test_si"=0001011101; "test_si_1"=1110100010; }
   Call "allclock_launch" { 
      "_pi"=111011001100111100010001111111P00111011; }
   Call "allclock_capture" { 
      "_pi"=100111100000101101011111001001P00111111; "_po"=LLLLLHLLLHHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 205": Call "load_unload" { 
      "test_so"=HLHHLLHLLH; "test_so_1"=LLLHLLHLLH; "test_so_2"=LHLLLLHHLH; 
      "test_so_3"=LHHHHHLLHL; "test_si_2"=0101000000; "test_si_3"=0100100001; 
      "test_si"=0100100000; "test_si_1"=1000001111; }
   Call "allclock_launch" { 
      "_pi"=101000000110101101001000101101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111001001110011100010000000001PP0111011; "_po"=LLLHLLHHHLHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 206": Call "load_unload" { 
      "test_so"=LHLLLLXXHH; "test_so_1"=LHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110011011; "test_si_3"=0101100001; 
      "test_si"=0101001010; "test_si_1"=0011101100; }
   Call "allclock_launch" { 
      "_pi"=101110010010101100011010000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100100010000001101001110000101PP0111101; "_po"=LLLLHLHLLHLHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 207": Call "load_unload" { 
      "test_so"=LLLHLLXXHL; "test_so_1"=HLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011011100; "test_si_3"=1110011011; 
      "test_si"=1110100000; "test_si_1"=0101000100; }
   Call "allclock_launch" { 
      "_pi"=100010111000011100011111010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111110101110101100010010110111P00111010; "_po"=HLLHLHHHHHLHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 208": Call "load_unload" { 
      "test_so"=HLHLHHHLLL; "test_so_1"=HHHHLLLHHL; "test_so_2"=HLHHLHLLHL; 
      "test_so_3"=HLHHLHHHHH; "test_si_2"=0011001011; "test_si_3"=1011001100; 
      "test_si"=1110010000; "test_si_1"=1001000010; }
   Call "allclock_launch" { 
      "_pi"=100101110010101100011110100111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111101011100111101000101101011PP0111001; "_po"=LLHLLHHHHLHLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 209": Call "load_unload" { 
      "test_so"=HLLLHHXXLH; "test_so_1"=HHLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100010000; "test_si_3"=0011001011; 
      "test_si"=1010110110; "test_si_1"=0011001100; }
   Call "allclock_launch" { 
      "_pi"=110101111000101100010110011111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101100110100111101000101001101PP0111000; "_po"=LLHLLHLHHLLHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 210": Call "load_unload" { 
      "test_so"=HHLHHHXXHH; "test_so_1"=LHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011000000; "test_si_3"=1100010110; 
      "test_si"=0000100110; "test_si_1"=1100011011; }
   Call "allclock_launch" { 
      "_pi"=101001111000111100010010101001PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100101011000101101011010101101PP0111110; "_po"=LLLLLLHHLLHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 211": Call "load_unload" { 
      "test_so"=LLHLHHXXHL; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010101; "test_si_3"=0011000000; 
      "test_si"=1001110011; "test_si_1"=1101001001; }
   Call "allclock_launch" { 
      "_pi"=110011110010111100000101011101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101010110000111100010101110101P00111111; "_po"=LLLLLLLHLHLHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 212": Call "load_unload" { 
      "test_so"=LHHLLLHLHL; "test_so_1"=HLHHLLHLHH; "test_so_2"=LLHHLLLHHH; 
      "test_so_3"=HHHLHHHLLH; "test_si_2"=1010011111; "test_si_3"=1100010101; 
      "test_si"=0110111000; "test_si_1"=1101000110; }
   Call "allclock_launch" { 
      "_pi"=100111100110101101011010110111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110101100010111100001011100011PP0111011; "_po"=LLHLLHHLHLHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 213": Call "load_unload" { 
      "test_so"=HHLHLLXXLL; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101110111; "test_si_3"=1010011111; 
      "test_si"=1010001001; "test_si_1"=1101111011; }
   Call "allclock_launch" { 
      "_pi"=101111001110101100010101101001PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101011000110011101010111001001PP0111001; "_po"=LLHHLHLLHLHHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 214": Call "load_unload" { 
      "test_so"=LLHLHLXXLL; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111010001; "test_si_3"=0010000010; 
      "test_si"=1001111000; "test_si_1"=1111001101; }
   Call "allclock_launch" { 
      "_pi"=100000110100101101001000011101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101111101010001101011000110101PP0111110; "_po"=LLLHLLHLLLLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 215": Call "load_unload" { 
      "test_so"=LHHHHHXXLL; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111101001; "test_si_3"=0111000100; 
      "test_si"=0110000001; "test_si_1"=1111000000; }
   Call "allclock_launch" { 
      "_pi"=110001110000101100000100111101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101000100000111101011101111111PP0111011; "_po"=LLLHLHLLHLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 216": Call "load_unload" { 
      "test_so"=LHHHHHXXHH; "test_so_1"=HLHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111100010; "test_si_3"=1111101101; 
      "test_si"=1001111010; "test_si_1"=0110001110; }
   Call "allclock_launch" { 
      "_pi"=110011111000001101011101111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100110110110101101010111100111PP0111001; "_po"=LLHLLHHHLHHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 217": Call "load_unload" { 
      "test_so"=HHLLHHXXLH; "test_so_1"=LHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010100110; "test_si_3"=0111110010; 
      "test_si"=1101010100; "test_si_1"=1010101011; }
   Call "allclock_launch" { 
      "_pi"=110111101000101101001111010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111010011000101101000011010011PP0111000; "_po"=LLHHLLHHHHLHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 218": Call "load_unload" { 
      "test_so"=HLLLLLXXLL; "test_so_1"=LLHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011001000; "test_si_3"=0010100110; 
      "test_si"=0101111011; "test_si_1"=0111101101; }
   Call "allclock_launch" { 
      "_pi"=101111010010001101011111100111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110100110000011101000110101101PP0111100; "_po"=LLHLLHHHHHHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 219": Call "load_unload" { 
      "test_so"=HLHLHHXXHL; "test_so_1"=HHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001010110; "test_si_3"=0011001000; 
      "test_si"=1001010100; "test_si_1"=1001010000; }
   Call "allclock_launch" { 
      "_pi"=101110111110101100001011000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111110010110011100000001001011PP0111010; "_po"=LLLLLHLHLHHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 220": Call "load_unload" { 
      "test_so"=HHHHLLXXHL; "test_so_1"=LHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010010011; "test_si_3"=1100001101; 
      "test_si"=0011111010; "test_si_1"=1000011000; }
   Call "allclock_launch" { 
      "_pi"=101011100010101101010000000111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101110101000011100001000101101PP0111000; "_po"=LLHLLHLLLLLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 221": Call "load_unload" { 
      "test_so"=LLHLHHXXLL; "test_so_1"=HLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100111101; "test_si_3"=0010010011; 
      "test_si"=1000111100; "test_si_1"=0111010011; }
   Call "allclock_launch" { 
      "_pi"=110111000100101100010000001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111101010010001100010001010111PP0111000; "_po"=LLHLHHLHHHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 222": Call "load_unload" { 
      "test_so"=HLHLHLXXHH; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111100010; "test_si_3"=1100111101; 
      "test_si"=1100011100; "test_si_1"=0010100001; }
   Call "allclock_launch" { 
      "_pi"=101110001000101101000000010111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111010100100101101000010101011PP0111000; "_po"=LLLLLLLLLLLHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 223": Call "load_unload" { 
      "test_so"=HHLLLLXXLH; "test_so_1"=HHLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011111001; "test_si_3"=0111100010; 
      "test_si"=0111110100; "test_si_1"=1010110001; }
   Call "allclock_launch" { 
      "_pi"=101100001000101100011100100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100010111100001100001001000001PP0111000; "_po"=LLLHLHHHLLHLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 224": Call "load_unload" { 
      "test_so"=HHHLHLXXLL; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100111001; "test_si_3"=1001111001; 
      "test_si"=1001010111; "test_si_1"=1101101110; }
   Call "allclock_launch" { 
      "_pi"=101000001000101100010101001111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110010001100011101011110011101PP0111100; "_po"=LLLLLHLHLHLLHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 225": Call "load_unload" { 
      "test_so"=LHLLHHXXLL; "test_so_1"=LLHLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000011100; "test_si_3"=0110111101; 
      "test_si"=1100110111; "test_si_1"=0110000111; }
   Call "allclock_launch" { 
      "_pi"=110000010010001100010010011101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100100011010101101011100110111PP0111110; "_po"=LLLLLHLLHLLHHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 226": Call "load_unload" { 
      "test_so"=HLHHLLXXHL; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110010100; "test_si_3"=0000011100; 
      "test_si"=0101101001; "test_si_1"=0001000011; }
   Call "allclock_launch" { 
      "_pi"=110000111110101101000000111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111111000000101101010101110011PP0111011; "_po"=LLLLLLLLLLHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 227": Call "load_unload" { 
      "test_so"=HLLLHLXXLL; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111101101; "test_si_3"=1110010110; 
      "test_si"=1010110010; "test_si_1"=1001100010; }
   Call "allclock_launch" { 
      "_pi"=100001111110011101000001111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111110000000111101001011101001PP0111101; "_po"=LLLLLLLLLHHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 228": Call "load_unload" { 
      "test_so"=LLHLHLXXLL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110110110; "test_si_3"=0100100101; 
      "test_si"=1111110001; "test_si_1"=1100000010; }
   Call "allclock_launch" { 
      "_pi"=110011100110001100011111110101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101011110110001100011011011101PP0111010; "_po"=LHLLLHHHHHHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 229": Call "load_unload" { 
      "test_so"=LLLLLLXXHL; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110000010; "test_si_3"=0101100100; 
      "test_si"=0100101001; "test_si_1"=0101100110; }
   Call "allclock_launch" { 
      "_pi"=110111010110011101010011100111P00111110; }
   Call "allclock_capture" { 
      "_pi"=100000011000111101011010001111P00111101; "_po"=HLHLLHLLHHHLLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 230": Call "load_unload" { 
      "test_so"=LHHLHHHHHL; "test_so_1"=HHHHHHLHHH; "test_so_2"=LLLHHHLHHH; 
      "test_so_3"=LLHLLHHLHL; "test_si_2"=0001110011; "test_si_3"=1110000000; 
      "test_si"=1010000100; "test_si_1"=0001111101; }
   Call "allclock_launch" { 
      "_pi"=101110101110101101010111001011PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100000110010111100010100011111PP0111110; "_po"=LLLLLLLLLLLLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 231": Call "load_unload" { 
      "test_so"=LLHHLHXXLL; "test_so_1"=LHHHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001110010; "test_si_3"=1010011100; 
      "test_si"=0110110000; "test_si_1"=0001101000; }
   Call "allclock_launch" { 
      "_pi"=111010111010101101011100110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100011001110011100010001111111PP0111001; "_po"=LLLLLHHHLLHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 232": Call "load_unload" { 
      "test_so"=HHHHLLXXLL; "test_so_1"=HHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010111110; "test_si_3"=1001110110; 
      "test_si"=1001000000; "test_si_1"=1000001101; }
   Call "allclock_launch" { 
      "_pi"=110101110110101101011001100101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100110011110101100000011111011PP0111000; "_po"=LLHLLHHLLHHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 233": Call "load_unload" { 
      "test_so"=HLHLLHXXHL; "test_so_1"=HHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010000001; "test_si_3"=1010101110; 
      "test_si"=0110010100; "test_si_1"=1101100110; }
   Call "allclock_launch" { 
      "_pi"=111011110110011101000011001101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111011001000001101001011100101PP0111100; "_po"=LLLHLLLLHHLLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 234": Call "load_unload" { 
      "test_so"=HLHHLLXXLL; "test_so_1"=LHLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100011011; "test_si_3"=1000000001; 
      "test_si"=1000110100; "test_si_1"=1101010111; }
   Call "allclock_launch" { 
      "_pi"=100111110100101101011010011101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100001100100011100011011011111PP0111010; "_po"=LLHHLHHLHLLHHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 235": Call "load_unload" { 
      "test_so"=LLLLLLXXLL; "test_so_1"=HLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101101011; "test_si_3"=0100011111; 
      "test_si"=0111100011; "test_si_1"=0100101011; }
   Call "allclock_launch" { 
      "_pi"=111111110010101100000000111111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110100111110111101011010100011PP0111101; "_po"=LLHLLHHHLHHLHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 236": Call "load_unload" { 
      "test_so"=LLHHHHXXHL; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000111010; "test_si_3"=0111101111; 
      "test_si"=1011110100; "test_si_1"=1010001000; }
   Call "allclock_launch" { 
      "_pi"=111111100110101101000101111111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101001111110111101010101001001PP0111110; "_po"=LLHLLLLHLHHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 237": Call "load_unload" { 
      "test_so"=HLHLHLXXHH; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110111110; "test_si_3"=1000111110; 
      "test_si"=0110100001; "test_si_1"=1110011101; }
   Call "allclock_launch" { 
      "_pi"=101111010110101101010111110111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100100001010101101000110001101PP0111011; "_po"=LLHLLHLLLLHLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 238": Call "load_unload" { 
      "test_so"=HHHHHHXXLH; "test_so_1"=HLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111101010; "test_si_3"=0110111110; 
      "test_si"=1011100111; "test_si_1"=1111001010; }
   Call "allclock_launch" { 
      "_pi"=111110101100101100001011101111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101000010100011100001100010011PP0111101; "_po"=LLHLLLHLHHHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 239": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000001000; "test_si_3"=0111101110; 
      "test_si"=1110011001; "test_si_1"=1111101000; }
   Call "allclock_launch" { 
      "_pi"=101101000000001101001111010101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100111011110011101010100110001PP0111110; "_po"=LLHLLLHHHHLHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 240": Call "load_unload" { 
      "test_so"=LHLLLLXXHH; "test_so_1"=HHLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101010001; "test_si_3"=0010001000; 
      "test_si"=1111011110; "test_si_1"=1111101110; }
   Call "allclock_launch" { 
      "_pi"=111010000010101100010010100101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101110111110101100001001100101PP0111111; "_po"=LLLHLHLLHLHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 241": Call "load_unload" { 
      "test_so"=HLHLHLXXHL; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110001000; "test_si_3"=1101010001; 
      "test_si"=1101100000; "test_si_1"=0100001110; }
   Call "allclock_launch" { 
      "_pi"=110100000110101101001001000101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111101111100011100010011000111PP0111011; "_po"=LLLLLLHLLHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 242": Call "load_unload" { 
      "test_so"=HLHLHLXXHH; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001011111; "test_si_3"=0110001100; 
      "test_si"=0111110011; "test_si_1"=0001110011; }
   Call "allclock_launch" { 
      "_pi"=101000001100101101011010000111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011111010101101000110001011PP0111001; "_po"=LLLLLHHLHLLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 243": Call "load_unload" { 
      "test_so"=LLLLLLXXLL; "test_so_1"=LLHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001010111; "test_si_3"=0110000100; 
      "test_si"=1000111011; "test_si_1"=0000010010; }
   Call "allclock_launch" { 
      "_pi"=111010111000101101001110101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001110000011101000010100011PP0111111; "_po"=LLLHLLHHHLHLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 244": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=LHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110001010; "test_si_3"=0001100111; 
      "test_si"=0101000011; "test_si_1"=1001001111; }
   Call "allclock_launch" { 
      "_pi"=101000101110101100000000100111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100111011010101101000100011101PP0111000; "_po"=LLLLLLLLLLHLLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 245": Call "load_unload" { 
      "test_so"=LLLLLHXXHH; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111111000; "test_si_3"=1110001010; 
      "test_si"=0000110010; "test_si_1"=1110011011; }
   Call "allclock_launch" { 
      "_pi"=101100000010101101010101011111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111010001100111101001001100011PP0111011; "_po"=LLHLLHLHLHLHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 246": Call "load_unload" { 
      "test_so"=HHLHHHXXLH; "test_so_1"=HLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101011101; "test_si_3"=0101111000; 
      "test_si"=0001111111; "test_si_1"=1110100001; }
   Call "allclock_launch" { 
      "_pi"=100101011010001101011111101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100000100010111100010010011101PP0111010; "_po"=LLLHLHHHHHHLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 247": Call "load_unload" { 
      "test_so"=HHLLHLXXHH; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011011010; "test_si_3"=1101011001; 
      "test_si"=0001000110; "test_si_1"=1100010010; }
   Call "allclock_launch" { 
      "_pi"=101010110110111100011111010101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100001000110111100000100110111PP0111001; "_po"=LLLLHLHHLHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 248": Call "load_unload" { 
      "test_so"=LHLHLLXXHH; "test_so_1"=LHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100011010; "test_si_3"=1100010001; 
      "test_si"=0100101110; "test_si_1"=1001011101; }
   Call "allclock_launch" { 
      "_pi"=110001100010101100010111100011PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101101101110011101010001111111PP0111111; "_po"=LLLLLHLHHLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 249": Call "load_unload" { 
      "test_so"=LHLHLLXXHH; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110000011; "test_si_3"=0100011010; 
      "test_si"=0001001101; "test_si_1"=0111001101; }
   Call "allclock_launch" { 
      "_pi"=111110011000101100011010011111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101111100110001101000010101111PP0111000; "_po"=LLHLLHHLHLLHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 250": Call "load_unload" { 
      "test_so"=HLHLLLXXHL; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110001000; "test_si_3"=1110010011; 
      "test_si"=0011101100; "test_si_1"=1011100111; }
   Call "allclock_launch" { 
      "_pi"=111100110000101101010110111101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111111001100001100000101011011PP0111100; "_po"=LHLLLHLHHLHHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 251": Call "load_unload" { 
      "test_so"=HHHLHHXXHH; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001011010; "test_si_3"=1100001000; 
      "test_si"=1000110100; "test_si_1"=0100011110; }
   Call "allclock_launch" { 
      "_pi"=111001100000101101001001110111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111110011000001101001010111101PP0111010; "_po"=HLLLLLHLLHHHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 252": Call "load_unload" { 
      "test_so"=HLHHLHXXLL; "test_so_1"=HLLLHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011101010; "test_si_3"=1001011010; 
      "test_si"=0100000001; "test_si_1"=0001100111; }
   Call "allclock_launch" { 
      "_pi"=101110011110101100000110111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101000001000101100010100100011PP0111010; "_po"=LLLLLLLHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 253": Call "load_unload" { 
      "test_so"=HLLHLLXXHL; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000100101; "test_si_3"=1111000100; 
      "test_si"=0001110010; "test_si_1"=1000100100; }
   Call "allclock_launch" { 
      "_pi"=100011000110101100010011000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001010010001100010000110001PP0111111; "_po"=LLHHLHLLHHLLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 254": Call "load_unload" { 
      "test_so"=HLHHLLXXLL; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001101111; "test_si_3"=1110100000; 
      "test_si"=0110000000; "test_si_1"=0100101001; }
   Call "allclock_launch" { 
      "_pi"=111101111110101100000101110101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101110101000111101000101100001PP0111001; "_po"=LLHHLLLHLHHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 255": Call "load_unload" { 
      "test_so"=HHLHHHXXLH; "test_so_1"=HHLLLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100001001; "test_si_3"=0001101011; 
      "test_si"=1011011101; "test_si_1"=0001000100; }
   Call "allclock_launch" { 
      "_pi"=111011111110101101001010100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111101010010011100001011000101PP0111100; "_po"=LLHHLLHLHLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 256": Call "load_unload" { 
      "test_so"=HLHLHLXXHH; "test_so_1"=HHLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111111100; "test_si_3"=0100011101; 
      "test_si"=0111101110; "test_si_1"=0011001011; }
   Call "allclock_launch" { 
      "_pi"=110111111110001101010111000111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111010100110001101010110000011PP0111010; "_po"=LLLLLHLHHHLLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 257": Call "load_unload" { 
      "test_so"=HHHHHLXXHL; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111001000; "test_si_3"=1111111000; 
      "test_si"=1011110110; "test_si_1"=0010000101; }
   Call "allclock_launch" { 
      "_pi"=101111111100101101001111001111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110101001100101101001100001101PP0111101; "_po"=LLHLLLHHHHLLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 258": Call "load_unload" { 
      "test_so"=HLLLHHXXHH; "test_so_1"=HHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001100111; "test_si_3"=1101011100; 
      "test_si"=1100011011; "test_si_1"=0010101001; }
   Call "allclock_launch" { 
      "_pi"=111111111000101100011100011111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101010011000011101011000010011PP0111110; "_po"=LLHLLHHHLLLHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 259": Call "load_unload" { 
      "test_so"=LLLLHLXXHL; "test_so_1"=LHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100011000; "test_si_3"=1011100011; 
      "test_si"=0111111011; "test_si_1"=1000111101; }
   Call "allclock_launch" { 
      "_pi"=100010101110101100001100101111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100000001010001101010001111101PP0111000; "_po"=LLLLLLHHLLHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 260": Call "load_unload" { 
      "test_so"=HHHHHHXXHH; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110111001; "test_si_3"=1100011000; 
      "test_si"=0000111011; "test_si_1"=1100100001; }
   Call "allclock_launch" { 
      "_pi"=111000000000101101001110001111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110100101100001101000010100011PP0111011; "_po"=LLHLLLHHHLLLHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 261": Call "load_unload" { 
      "test_so"=HLLLHHXXLH; "test_so_1"=HHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010111010; "test_si_3"=1110101001; 
      "test_si"=1000010011; "test_si_1"=1110111011; }
   Call "allclock_launch" { 
      "_pi"=101101011100101100001000001111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=111101100000101100000100011001PP0111010; "_po"=HLLLLLHLLLLLHHHHHH; }
   Ann {* fast_sequential *}
   "pattern 262": Call "load_unload" { 
      "test_so"=HLHLLHXXLL; "test_so_1"=HHLHHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100010001; "test_si_3"=0011000000; 
      "test_si"=1001011101; "test_si_1"=0110010001; }
   Call "allclock_launch" { 
      "_pi"=110001010100101100000011100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100101110100111100000001101101PP0111001; "_po"=LLLHLLLLHHHLLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 263": Call "load_unload" { 
      "test_so"=HHHLHHXXHL; "test_so_1"=LLHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111010000; "test_si_3"=0010110010; 
      "test_si"=1010100100; "test_si_1"=1111000100; }
   Call "allclock_launch" { 
      "_pi"=111111101010101101000110101101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111110100110011101000100001101PP0111111; "_po"=LLHHLLLHHLHLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 264": Call "load_unload" { 
      "test_so"=HLLLHLXXLL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110100101; "test_si_3"=1011011110; 
      "test_si"=0000001000; "test_si_1"=0110000110; }
   Call "allclock_launch" { 
      "_pi"=111110101110101101011010101101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111010011100001101010000101001PP0111111; "_po"=LLLLLHHLHLHLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 265": Call "load_unload" { 
      "test_so"=LHLHLHXXLL; "test_so_1"=LLHLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010001010; "test_si_3"=0101000011; 
      "test_si"=0001100011; "test_si_1"=1001000010; }
   Call "allclock_launch" { 
      "_pi"=111111100000001101010010100111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110001001000101100001010101001PP0111110; "_po"=LLHLLHLLHLHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 266": Call "load_unload" { 
      "test_so"=LHLHLHXXLH; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001011001; "test_si_3"=0101111111; 
      "test_si"=0110011001; "test_si_1"=1000000010; }
   Call "allclock_launch" { 
      "_pi"=111100101100101101000011011101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111010011100101101001010110001PP0111111; "_po"=LLLHLLLLHHLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 267": Call "load_unload" { 
      "test_so"=HHHLLLXXHL; "test_so_1"=HLLLLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010111000; "test_si_3"=1000011001; 
      "test_si"=0011110111; "test_si_1"=1111101111; }
   Call "allclock_launch" { 
      "_pi"=100110111000101100010100100111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100101110000111101011111001001PP0111001; "_po"=LLLLLHLHLLHLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 268": Call "load_unload" { 
      "test_so"=LLHHLHXXHL; "test_so_1"=HLHHHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0010111010; "test_si_3"=1011111000; 
      "test_si"=0010110101; "test_si_1"=1110000001; }
   Call "allclock_launch" { 
      "_pi"=101101110010101100001001101101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101011100010111100011110010101PP0111100; "_po"=LLHLLLHLLHHLHLHHHH; }
   Ann {* fast_sequential *}
   "pattern 269": Call "load_unload" { 
      "test_so"=LHLLHLXXHL; "test_so_1"=LLLLHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000000011; "test_si_3"=0000101010; 
      "test_si"=0011101101; "test_si_1"=0101000101; }
   Call "allclock_launch" { 
      "_pi"=100100000110101101000001100111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100110001110011100010110001111PP0111100; "_po"=LLLLLLLLLHHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 270": Call "load_unload" { 
      "test_so"=LLHHLHXXLH; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101100001; "test_si_3"=1000010111; 
      "test_si"=1001110111; "test_si_1"=1001101000; }
   Call "allclock_launch" { 
      "_pi"=101000001100101100000011111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101100011110101100001100011011PP0111010; "_po"=LLLHLHHHLHLLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 271": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=LHHLLHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110011110; "test_si_3"=0101100001; 
      "test_si"=1111011100; "test_si_1"=0111010011; }
   Call "allclock_launch" { 
      "_pi"=101111111010101101010101110011PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001110100111100010010010101PP0111111; "_po"=LLHLLLHLLLLHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 272": Call "load_unload" { 
      "test_so"=LHHHHLXXLH; "test_so_1"=HLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111011000; "test_si_3"=0110011110; 
      "test_si"=0101101110; "test_si_1"=0001101101; }
   Call "allclock_launch" { 
      "_pi"=111111110110001100001011101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110011101010111100000100100111PP0111011; "_po"=LLHLLLHLHHHLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 273": Call "load_unload" { 
      "test_so"=HLHHLLXXLL; "test_so_1"=LLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010010110; "test_si_3"=0101011000; 
      "test_si"=1001110110; "test_si_1"=0001101011; }
   Call "allclock_launch" { 
      "_pi"=111111101110001101010111011111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100111010110011101001001001011PP0111001; "_po"=LLHLLHLHHHLHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 274": Call "load_unload" { 
      "test_so"=HHHHLLXXHL; "test_so_1"=LLHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000110011; "test_si_3"=1011000110; 
      "test_si"=0100111001; "test_si_1"=1001111000; }
   Call "allclock_launch" { 
      "_pi"=111110011110101101001010111101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101110000100011101011011001011PP0111111; "_po"=LLLLLLHLHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 275": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=LLHHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001100010; "test_si_3"=0000110011; 
      "test_si"=1000110100; "test_si_1"=1100100100; }
   Call "allclock_launch" { 
      "_pi"=111100111110101101010101111111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111100001010101100010110011001PP0111111; "_po"=LLLLLHLHLLHLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 276": Call "load_unload" { 
      "test_so"=LLLLHHXXLH; "test_so_1"=HLHLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101100010; "test_si_3"=0011110010; 
      "test_si"=0101101111; "test_si_1"=1111001101; }
   Call "allclock_launch" { 
      "_pi"=100110011100101100011001001111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=101001011100011101000110011001PP0111101; "_po"=LLHLLHHLLHLLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 277": Call "load_unload" { 
      "test_so"=HHLLLLXXHH; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100101010; "test_si_3"=0101100110; 
      "test_si"=1001110111; "test_si_1"=1111100100; }
   Call "allclock_launch" { 
      "_pi"=101100111010101100010010010111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110010111010001100001100110101PP0111110; "_po"=LLLLLHLLHLLHLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 278": Call "load_unload" { 
      "test_so"=LLHHHHXXLL; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000011101; "test_si_3"=1100101010; 
      "test_si"=1110011100; "test_si_1"=1110000000; }
   Call "allclock_launch" { 
      "_pi"=100110010100101101010110011111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110100111100101101010011001111PP0111101; "_po"=LLHLLHLHHLLHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 279": Call "load_unload" { 
      "test_so"=HLLHLLXXHL; "test_so_1"=LLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000110; "test_si_3"=0000010101; 
      "test_si"=1110100011; "test_si_1"=1110101011; }
   Call "allclock_launch" { 
      "_pi"=110011001000011101011110011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111000110000011101001100110111P00111000; "_po"=LHLLLLHLHHHLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 280": Call "load_unload" { 
      "test_so"=LHLHHHLLLH; "test_so_1"=LHLLLHLHHH; "test_so_2"=HHLHLLLLHH; 
      "test_so_3"=HHHHLLLHHH; "test_si_2"=1110110110; "test_si_3"=0001011111; 
      "test_si"=1001110000; "test_si_1"=0001111001; }
   Call "allclock_launch" { 
      "_pi"=110010010100111101000111110001P00111001; }
   Call "allclock_capture" { 
      "_pi"=101100010010011100001101111101P00111011; "_po"=LLHHLHLLHHHHLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 281": Call "load_unload" { 
      "test_so"=HLHLHLLLLL; "test_so_1"=LHHLHHHLLH; "test_so_2"=LLHLHLHHLH; 
      "test_so_3"=LLLHLLHLHH; "test_si_2"=0101000010; "test_si_3"=0111110001; 
      "test_si"=0111101000; "test_si_1"=1101111110; }
   Call "allclock_launch" { 
      "_pi"=1010111111000011000010001010110P0111100; }
   Call "allclock_capture" { 
      "_pi"=1000100101000111000010000100010P0111101; "_po"=LHHHHLHHLHHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 282": Call "load_unload" { 
      "test_so"=HHHLLLLHLL; "test_so_1"=HLLLHLHLLH; "test_so_2"=LHHHLLHLLH; 
      "test_so_3"=HLLHHLLHHH; "test_si_2"=0101000010; "test_si_3"=0111110001; 
      "test_si"=0111101000; "test_si_1"=1101111110; }
   Call "allclock_launch" { 
      "_pi"=1010111111000011000010001010110P0111100; }
   Ann {* Xs_are_explicit *}
   Call "allclock_capture" { 
      "_pi"=1000100101000111000010000100010P0111101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Ann {* fast_sequential *}
   "end 282 unload": Call "load_unload" { 
      "test_so"=XXXXXXXXXX; "test_so_1"=XXXXXXXXXX; "test_so_2"=XXXXXXXXXX; 
      "test_so_3"=XXXXXXXXXX; }
}

// Patterns reference 1135 V statements, generating 3691 test cycles
