// Seed: 2629467036
module module_0 (
    output tri0 id_0
);
  wire id_2, id_3;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output wor id_2[-1 : 1],
    output uwire id_3,
    input tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    output logic id_10
);
  initial if (1'b0) id_10 <= "" || id_0;
  module_0 modCall_1 (id_2);
  assign id_1 = id_0;
  assign id_1 = -1;
  assign id_6 = -1;
endmodule
