-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Sun Apr 16 16:50:44 2017
-- Host        : SchoolComputer running 64-bit Ubuntu 16.10
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_vdma_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i-es2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 68 downto 0 );
    sig_calc_error_reg0 : out STD_LOGIC;
    sig_sm_halt_reg : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_calc_error_pushed : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc is
  signal \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \I_STRT_STRB_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \I_STRT_STRB_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal lsig_acntr_msh_eq_max : STD_LOGIC;
  signal lsig_acntr_msh_eq_max_reg : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max : STD_LOGIC;
  signal lsig_acntr_seg3_eq_max_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in14_in : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_cntr_incr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_im00_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im00_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr_im00_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr_im0[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_calc_error_pushed\ : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg0\ : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_pcc_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_pcc_sm_state : signal is "yes";
  signal sig_pop_xfer_reg0_out : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg\ : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns0_out : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg_ns : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal NLW_sig_btt_cntr_im00_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_pcc_sm_state[0]_i_2\ : label is "soft_lutpair115";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_sig_pcc_sm_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][4]_srl4_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[14]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[15]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_zero_ireg1_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[11]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[12]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[13]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[14]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[15]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[7]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[8]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_btt_cntr_im0[9]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_8 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[3]_i_3\ : label is "soft_lutpair114";
begin
  \in\(68 downto 0) <= \^in\(68 downto 0);
  sig_calc_error_pushed <= \^sig_calc_error_pushed\;
  sig_calc_error_reg0 <= \^sig_calc_error_reg0\;
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_sm_halt_reg <= \^sig_sm_halt_reg\;
\FSM_sequential_sig_pcc_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD3F00FFDD3F33FF"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_sm_ld_calc1_reg_ns0_out,
      I3 => sig_pcc_sm_state(0),
      I4 => sig_pcc_sm_state(2),
      I5 => \^sig_calc_error_reg0\,
      O => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_parent_done,
      I1 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns0_out
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A8A00AA000A0"
    )
        port map (
      I0 => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_pcc_sm_state(1),
      I3 => sig_pcc_sm_state(0),
      I4 => \^sig_calc_error_reg0\,
      I5 => sig_pcc_sm_state(2),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_parent_done,
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(0),
      O => \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_sig_pcc_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F30000F2F2F2F2"
    )
        port map (
      I0 => sig_cmd2dre_valid_reg_n_0,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => sig_wr_fifo_0,
      I3 => FIFO_Full_reg_0,
      I4 => sig_inhibit_rdy_n,
      I5 => \^sig_mstr2data_cmd_valid\,
      O => sig_pop_xfer_reg0_out
    );
\FSM_sequential_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECAA"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => \^sig_calc_error_pushed\,
      I3 => sig_pcc_sm_state(1),
      O => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_sequential_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0\,
      Q => sig_pcc_sm_state(0),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => sig_pcc_sm_state(1),
      R => \^sig_init_reg\
    );
\FSM_sequential_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_pcc_sm_state(2),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(15),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(13),
      I2 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(12),
      I5 => \sig_addr_cntr_im0_msh_reg__0\(14),
      O => lsig_acntr_msh_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(10),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(9),
      I2 => \sig_addr_cntr_im0_msh_reg__0\(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(6),
      I5 => \sig_addr_cntr_im0_msh_reg__0\(8),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => lsig_acntr_msh_eq_max,
      Q => lsig_acntr_msh_eq_max_reg,
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(15),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(14),
      O => lsig_acntr_seg3_eq_max
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(9),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => lsig_acntr_seg3_eq_max,
      Q => lsig_acntr_seg3_eq_max_reg,
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \out\(50),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => \out\(60),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(9),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(10),
      O => \p_0_in__0\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(61),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      O => \p_0_in__0\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(62),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      O => \p_0_in__0\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(63),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      O => \p_0_in__0\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(64),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\,
      O => \p_0_in__0\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^sig_calc_error_reg0\,
      I1 => p_1_in14_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => sig_pop_xfer_reg0_out,
      I4 => lsig_acntr_msh_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(65),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\,
      O => \p_0_in__0\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(51),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(52),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      O => \p_0_in__0\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(53),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(54),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__0\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(55),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(56),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__0\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(57),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      O => \p_0_in__0\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \out\(58),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      O => \p_0_in__0\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(5),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => \out\(59),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_2_n_0\,
      O => \p_0_in__0\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(10),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(14),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(15),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(3),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(4),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(5),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(9),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \out\(66),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(76),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(10),
      O => \p_0_in__1\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(77),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      O => \p_0_in__1\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(78),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(12),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      O => \p_0_in__1\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(79),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(13),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(12),
      O => \p_0_in__1\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(9),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(80),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(14),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      O => \p_0_in__1\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sig_calc_error_reg0\,
      I1 => lsig_acntr_msh_eq_max_reg,
      I2 => sig_pop_xfer_reg0_out,
      I3 => sig_predict_addr_lsh_ireg3(15),
      I4 => p_1_in14_in,
      I5 => lsig_acntr_seg3_eq_max_reg,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(81),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(15),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(14),
      O => \p_0_in__1\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(67),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(68),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(69),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(70),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(4),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(71),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\,
      O => \p_0_in__1\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(72),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      O => \p_0_in__1\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(73),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \out\(74),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      O => \p_0_in__1\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(75),
      I1 => \^sig_calc_error_reg0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(9),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\,
      O => \p_0_in__1\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(10),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(12),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(13),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(14),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(15),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(4),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(5),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(9),
      R => \^sig_init_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => FIFO_Full_reg
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(0)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(1)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(2)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(3)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(5)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(6)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(1),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => sig_next_cmd_cmplt_reg_reg(7)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(2),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(8)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(3),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(9)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(4),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(10)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(5),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(11)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(6),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(12)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(7),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(13)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(8),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(14)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(9),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_len_eq_0_ireg3,
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(15)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(10),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(16)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(12),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF57575757"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1,
      I1 => sig_btt_eq_b2mbaa_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => sig_brst_cnt_eq_one_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_no_btt_residue_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(13),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(68),
      I1 => \^sig_mstr2data_sequential\,
      O => sig_next_cmd_cmplt_reg_reg(17)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(14),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(15),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(0),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(1),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(2),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(3),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(4),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(5),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(6),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(7),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(8),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \^in\(40)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(9),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \^in\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(10),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \^in\(42)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(11),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \^in\(43)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(12),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \^in\(44)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(13),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \^in\(45)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(14),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \^in\(46)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg__0\(15),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \^in\(47)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(0),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \^in\(48)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(1),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \^in\(49)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(2),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \^in\(50)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(3),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \^in\(51)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(4),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \^in\(52)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(5),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \^in\(53)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(6),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \^in\(54)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(7),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \^in\(55)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(8),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \^in\(56)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(9),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \^in\(57)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(10),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \^in\(58)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(11),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \^in\(59)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(12),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \^in\(60)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(13),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \^in\(61)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(14),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \^in\(62)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg__0\(15),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \^in\(63)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(64)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(65)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(66)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(67),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \out\(34),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(0),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBB88B88888"
    )
        port map (
      I0 => \out\(44),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(8),
      I3 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(9),
      I5 => \sig_addr_cntr_im0_msh_reg__0\(10),
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(7),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(45),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(46),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(12),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(11),
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(47),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(13),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I5 => \sig_addr_cntr_im0_msh_reg__0\(12),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(48),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(14),
      I3 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(13),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I3 => \sig_addr_cntr_im0_msh_reg__0\(12),
      O => \sig_addr_cntr_im0_msh[14]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \^sig_calc_error_reg0\,
      I1 => sig_pop_xfer_reg0_out,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in14_in,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(49),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(15),
      I3 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(14),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(12),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I3 => \sig_addr_cntr_im0_msh_reg__0\(11),
      I4 => \sig_addr_cntr_im0_msh_reg__0\(13),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \out\(35),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(1),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => \out\(36),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(2),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I4 => \sig_addr_cntr_im0_msh_reg__0\(1),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => \out\(37),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(3),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(1),
      I4 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I5 => \sig_addr_cntr_im0_msh_reg__0\(2),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(38),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(4),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(39),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(5),
      I3 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(4),
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(2),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I2 => \sig_addr_cntr_im0_msh_reg__0\(1),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(3),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \out\(40),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(6),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \out\(41),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(7),
      I3 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I4 => \sig_addr_cntr_im0_msh_reg__0\(6),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => \out\(42),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(8),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(7),
      I4 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I5 => \sig_addr_cntr_im0_msh_reg__0\(6),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh_reg__0\(4),
      I1 => \sig_addr_cntr_im0_msh_reg__0\(2),
      I2 => \sig_addr_cntr_im0_msh_reg__0\(0),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(1),
      I4 => \sig_addr_cntr_im0_msh_reg__0\(3),
      I5 => \sig_addr_cntr_im0_msh_reg__0\(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B88BB8"
    )
        port map (
      I0 => \out\(43),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_addr_cntr_im0_msh_reg__0\(9),
      I3 => \sig_addr_cntr_im0_msh_reg__0\(8),
      I4 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => \sig_addr_cntr_im0_msh_reg__0\(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => \sig_addr_cntr_im0_msh_reg__0\(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => \sig_addr_cntr_im0_msh_reg__0\(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => \sig_addr_cntr_im0_msh_reg__0\(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => \sig_addr_cntr_im0_msh_reg__0\(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => \sig_addr_cntr_im0_msh_reg__0\(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => \sig_addr_cntr_im0_msh_reg__0\(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => \sig_addr_cntr_im0_msh_reg__0\(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => \sig_addr_cntr_im0_msh_reg__0\(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => \sig_addr_cntr_im0_msh_reg__0\(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => \sig_addr_cntr_im0_msh_reg__0\(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => \sig_addr_cntr_im0_msh_reg__0\(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => \sig_addr_cntr_im0_msh_reg__0\(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => \sig_addr_cntr_im0_msh_reg__0\(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => \sig_addr_cntr_im0_msh_reg__0\(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => \sig_addr_cntr_im0_msh_reg__0\(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_first_xfer_im0,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => sig_addr_cntr_incr_ireg2(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(18),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(28),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(29),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(30),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(31),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(32),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFBFBAAFBFA"
    )
        port map (
      I0 => \^sig_calc_error_reg0\,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => sig_wr_fifo,
      I3 => sig_wr_fifo_0,
      I4 => \^sig_mstr2addr_cmd_valid\,
      I5 => sig_cmd2dre_valid_reg_n_0,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(33),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(19),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(20),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(21),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(22),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(23),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(24),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(25),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(26),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(27),
      I1 => \^sig_calc_error_reg0\,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(15),
      Q => p_1_in14_in,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(18),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(28),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(29),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(30),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(31),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(32),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(33),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(34),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(35),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(36),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(37),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(19),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(38),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(39),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(40),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(41),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(42),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(43),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(44),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(45),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(46),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(47),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(20),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(48),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(49),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(50),
      Q => sig_addr_cntr_lsh_kh(32),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(51),
      Q => sig_addr_cntr_lsh_kh(33),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(52),
      Q => sig_addr_cntr_lsh_kh(34),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(53),
      Q => sig_addr_cntr_lsh_kh(35),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(54),
      Q => sig_addr_cntr_lsh_kh(36),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(55),
      Q => sig_addr_cntr_lsh_kh(37),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(56),
      Q => sig_addr_cntr_lsh_kh(38),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(57),
      Q => sig_addr_cntr_lsh_kh(39),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(21),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(58),
      Q => sig_addr_cntr_lsh_kh(40),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(59),
      Q => sig_addr_cntr_lsh_kh(41),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(60),
      Q => sig_addr_cntr_lsh_kh(42),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(61),
      Q => sig_addr_cntr_lsh_kh(43),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(62),
      Q => sig_addr_cntr_lsh_kh(44),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(63),
      Q => sig_addr_cntr_lsh_kh(45),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(64),
      Q => sig_addr_cntr_lsh_kh(46),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(65),
      Q => sig_addr_cntr_lsh_kh(47),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(66),
      Q => sig_addr_cntr_lsh_kh(48),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(67),
      Q => sig_addr_cntr_lsh_kh(49),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(22),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(68),
      Q => sig_addr_cntr_lsh_kh(50),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(69),
      Q => sig_addr_cntr_lsh_kh(51),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(70),
      Q => sig_addr_cntr_lsh_kh(52),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(71),
      Q => sig_addr_cntr_lsh_kh(53),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(72),
      Q => sig_addr_cntr_lsh_kh(54),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(73),
      Q => sig_addr_cntr_lsh_kh(55),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(74),
      Q => sig_addr_cntr_lsh_kh(56),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(75),
      Q => sig_addr_cntr_lsh_kh(57),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(76),
      Q => sig_addr_cntr_lsh_kh(58),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(77),
      Q => sig_addr_cntr_lsh_kh(59),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(23),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(78),
      Q => sig_addr_cntr_lsh_kh(60),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(79),
      Q => sig_addr_cntr_lsh_kh(61),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(80),
      Q => sig_addr_cntr_lsh_kh(62),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(81),
      Q => sig_addr_cntr_lsh_kh(63),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(24),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(25),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(26),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(27),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556AAA6A"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8884777"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07F7F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(4),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F7F808F808F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(3),
      I1 => sig_first_xfer_im0,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sel0(0),
      I2 => sel0(9),
      I3 => sel0(8),
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => sel0(9),
      I2 => sel0(8),
      I3 => sel0(0),
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => sel0(1),
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(4),
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_cntr_im00_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr_im00_carry_n_0,
      CO(6) => sig_btt_cntr_im00_carry_n_1,
      CO(5) => sig_btt_cntr_im00_carry_n_2,
      CO(4) => sig_btt_cntr_im00_carry_n_3,
      CO(3) => NLW_sig_btt_cntr_im00_carry_CO_UNCONNECTED(3),
      CO(2) => sig_btt_cntr_im00_carry_n_5,
      CO(1) => sig_btt_cntr_im00_carry_n_6,
      CO(0) => sig_btt_cntr_im00_carry_n_7,
      DI(7 downto 6) => sel0(1 downto 0),
      DI(5) => \sig_btt_cntr_im0_reg_n_0_[5]\,
      DI(4) => \sig_btt_cntr_im0_reg_n_0_[4]\,
      DI(3) => \sig_btt_cntr_im0_reg_n_0_[3]\,
      DI(2) => \sig_btt_cntr_im0_reg_n_0_[2]\,
      DI(1) => \sig_btt_cntr_im0_reg_n_0_[1]\,
      DI(0) => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O(7 downto 0) => sig_btt_cntr_im00(7 downto 0),
      S(7) => sig_btt_cntr_im00_carry_i_1_n_0,
      S(6) => sig_btt_cntr_im00_carry_i_2_n_0,
      S(5) => sig_btt_cntr_im00_carry_i_3_n_0,
      S(4) => sig_btt_cntr_im00_carry_i_4_n_0,
      S(3) => sig_btt_cntr_im00_carry_i_5_n_0,
      S(2) => sig_btt_cntr_im00_carry_i_6_n_0,
      S(1) => sig_btt_cntr_im00_carry_i_7_n_0,
      S(0) => sig_btt_cntr_im00_carry_i_8_n_0
    );
\sig_btt_cntr_im00_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr_im00_carry_n_0,
      CI_TOP => '0',
      CO(7) => \NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_btt_cntr_im00_carry__0_n_1\,
      CO(5) => \sig_btt_cntr_im00_carry__0_n_2\,
      CO(4) => \sig_btt_cntr_im00_carry__0_n_3\,
      CO(3) => \NLW_sig_btt_cntr_im00_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_im00_carry__0_n_5\,
      CO(1) => \sig_btt_cntr_im00_carry__0_n_6\,
      CO(0) => \sig_btt_cntr_im00_carry__0_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => sel0(8 downto 2),
      O(7 downto 0) => sig_btt_cntr_im00(15 downto 8),
      S(7) => \sig_btt_cntr_im00_carry__0_i_1_n_0\,
      S(6) => \sig_btt_cntr_im00_carry__0_i_2_n_0\,
      S(5) => \sig_btt_cntr_im00_carry__0_i_3_n_0\,
      S(4) => \sig_btt_cntr_im00_carry__0_i_4_n_0\,
      S(3) => \sig_btt_cntr_im00_carry__0_i_5_n_0\,
      S(2) => \sig_btt_cntr_im00_carry__0_i_6_n_0\,
      S(1) => \sig_btt_cntr_im00_carry__0_i_7_n_0\,
      S(0) => \sig_btt_cntr_im00_carry__0_i_8_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(9),
      O => \sig_btt_cntr_im00_carry__0_i_1_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(8),
      O => \sig_btt_cntr_im00_carry__0_i_2_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(7),
      O => \sig_btt_cntr_im00_carry__0_i_3_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(6),
      O => \sig_btt_cntr_im00_carry__0_i_4_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(5),
      O => \sig_btt_cntr_im00_carry__0_i_5_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      O => \sig_btt_cntr_im00_carry__0_i_6_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      O => \sig_btt_cntr_im00_carry__0_i_7_n_0\
    );
\sig_btt_cntr_im00_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      O => \sig_btt_cntr_im00_carry__0_i_8_n_0\
    );
sig_btt_cntr_im00_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(1),
      O => sig_btt_cntr_im00_carry_i_1_n_0
    );
sig_btt_cntr_im00_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sel0(0),
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => sig_btt_cntr_im00_carry_i_2_n_0
    );
sig_btt_cntr_im00_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => sig_btt_cntr_im00_carry_i_3_n_0
    );
sig_btt_cntr_im00_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => sig_btt_cntr_im00_carry_i_4_n_0
    );
sig_btt_cntr_im00_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => sig_btt_cntr_im00_carry_i_5_n_0
    );
sig_btt_cntr_im00_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => sig_btt_cntr_im00_carry_i_6_n_0
    );
sig_btt_cntr_im00_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => sig_btt_cntr_im00_carry_i_7_n_0
    );
sig_btt_cntr_im00_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => sig_btt_cntr_im00_carry_i_8_n_0
    );
\sig_btt_cntr_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(0),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(0),
      O => \sig_btt_cntr_im0[0]_i_1_n_0\
    );
\sig_btt_cntr_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(10),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(10),
      O => \sig_btt_cntr_im0[10]_i_1_n_0\
    );
\sig_btt_cntr_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(11),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(11),
      O => \sig_btt_cntr_im0[11]_i_1_n_0\
    );
\sig_btt_cntr_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(12),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(12),
      O => \sig_btt_cntr_im0[12]_i_1_n_0\
    );
\sig_btt_cntr_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(13),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(13),
      O => \sig_btt_cntr_im0[13]_i_1_n_0\
    );
\sig_btt_cntr_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(14),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(14),
      O => \sig_btt_cntr_im0[14]_i_1_n_0\
    );
\sig_btt_cntr_im0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(15),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(15),
      O => \sig_btt_cntr_im0[15]_i_1_n_0\
    );
\sig_btt_cntr_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(1),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(1),
      O => \sig_btt_cntr_im0[1]_i_1_n_0\
    );
\sig_btt_cntr_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(2),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(2),
      O => \sig_btt_cntr_im0[2]_i_1_n_0\
    );
\sig_btt_cntr_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(3),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(3),
      O => \sig_btt_cntr_im0[3]_i_1_n_0\
    );
\sig_btt_cntr_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(4),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(4),
      O => \sig_btt_cntr_im0[4]_i_1_n_0\
    );
\sig_btt_cntr_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(5),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(5),
      O => \sig_btt_cntr_im0[5]_i_1_n_0\
    );
\sig_btt_cntr_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(6),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(6),
      O => \sig_btt_cntr_im0[6]_i_1_n_0\
    );
\sig_btt_cntr_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(7),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(7),
      O => \sig_btt_cntr_im0[7]_i_1_n_0\
    );
\sig_btt_cntr_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(8),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(8),
      O => \sig_btt_cntr_im0[8]_i_1_n_0\
    );
\sig_btt_cntr_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\(9),
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_btt_cntr_im00(9),
      O => \sig_btt_cntr_im0[9]_i_1_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[0]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[10]_i_1_n_0\,
      Q => sel0(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[11]_i_1_n_0\,
      Q => sel0(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[12]_i_1_n_0\,
      Q => sel0(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[13]_i_1_n_0\,
      Q => sel0(7),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[14]_i_1_n_0\,
      Q => sel0(8),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[15]_i_1_n_0\,
      Q => sel0(9),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[1]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[2]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[3]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[4]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[5]_i_1_n_0\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[6]_i_1_n_0\,
      Q => sel0(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[7]_i_1_n_0\,
      Q => sel0(1),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[8]_i_1_n_0\,
      Q => sel0(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_btt_cntr_im0[9]_i_1_n_0\,
      Q => sel0(3),
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I2 => sig_addr_aligned_im0,
      I3 => sig_brst_cnt_eq_zero_im0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_DI_UNCONNECTED(7 downto 4),
      DI(3) => sig_addr_aligned_im0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_S_UNCONNECTED(7 downto 4),
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"045145D3"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00015554015557FC"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"145C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60060960"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(68),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_calc_error_pushed\,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => \^sig_calc_error_pushed\,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_0,
      Q => \^in\(68),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo_0,
      I5 => \^sig_init_reg\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_wr_fifo,
      I5 => \^sig_init_reg\,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_pcc_sm_state(1),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(2),
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => \^sig_init_reg\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => \^sig_calc_error_reg0\,
      I2 => sig_pop_xfer_reg0_out,
      I3 => \^sig_init_reg\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sig_calc_error_pushed\,
      I1 => sig_sm_pop_input_reg,
      I2 => \^sig_init_reg\,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^in\(68),
      I1 => \^sig_sm_halt_reg\,
      I2 => \^sig_input_reg_empty\,
      I3 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      O => \^sig_calc_error_reg0\
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(16),
      Q => \^in\(67),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => \out\(17),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^sig_calc_error_reg0\,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_last_addr_offset_im2__0\(2)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF0202"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => sig_xfer_reg_empty,
      I4 => sig_ld_xfer_reg,
      I5 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAAE"
    )
        port map (
      I0 => sig_ld_xfer_reg_tmp,
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_pop_xfer_reg0_out,
      I5 => \^sig_init_reg\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002E"
    )
        port map (
      I0 => sig_parent_done,
      I1 => sig_ld_xfer_reg_tmp,
      I2 => \^sig_mstr2data_sequential\,
      I3 => \^sig_calc_error_reg0\,
      I4 => \^sig_init_reg\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in14_in,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => sig_addr_cntr_incr_ireg2(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_addr_cntr_incr_ireg2(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_addr_cntr_incr_ireg2(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_addr_cntr_incr_ireg2(3),
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_addr_cntr_incr_ireg2(2),
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_addr_cntr_incr_ireg2(1),
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_addr_cntr_incr_ireg2(0),
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[15]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[15]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[15]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[15]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[15]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[15]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \NLW_sig_predict_addr_lsh_ireg3_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A181"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      I3 => \^sig_calc_error_pushed\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800083008"
    )
        port map (
      I0 => \^sig_calc_error_reg0\,
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(2),
      I3 => sig_pcc_sm_state(1),
      I4 => sig_parent_done,
      I5 => \^sig_calc_error_pushed\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_pcc_sm_state(1),
      I1 => sig_pcc_sm_state(2),
      I2 => sig_pcc_sm_state(0),
      O => sig_sm_ld_calc2_reg_ns
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_pcc_sm_state(1),
      O => sig_sm_ld_calc3_reg_ns
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc3_reg_ns,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => sig_pcc_sm_state(2),
      I1 => sig_pcc_sm_state(0),
      I2 => sig_parent_done,
      I3 => \^sig_calc_error_pushed\,
      I4 => sig_pcc_sm_state(1),
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_strbgen_bytes_ireg2(3),
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8888AA8A"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_strbgen_bytes_ireg2[2]_i_3_n_0\,
      I2 => sig_first_xfer_im0,
      I3 => sig_addr_aligned_ireg1,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_strbgen_bytes_ireg2(3)
    );
\sig_strbgen_bytes_ireg2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFA00CCCCFA00"
    )
        port map (
      I0 => sig_bytes_to_mbaa_ireg1(5),
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[2]_i_3_n_0\
    );
\sig_strbgen_bytes_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(3),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[3]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(2),
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001FE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => sig_xfer_len_eq_0_ireg3_i_1_n_0
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_ireg3_i_1_n_0,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF3A"
    )
        port map (
      I0 => sig_pop_xfer_reg0_out,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \^sig_init_reg\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => sig_strbgen_addr_ireg2(2),
      O => \I_STRT_STRB_GEN/lsig_start_vect\(0)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333332"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(1)
    );
\sig_xfer_strt_strb_ireg3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0FA8"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBC"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      O => sig_xfer_strt_strb_im2(3)
    );
\sig_xfer_strt_strb_ireg3[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[3]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA88"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[3]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757575746420202"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111555555757575E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777762222020"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => sig_strbgen_addr_ireg2(1),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I4 => sig_strbgen_addr_ireg2(0),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151515557776767E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5777FFFF76220000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"173717765676566E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFEA880000"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I3 => sig_strbgen_addr_ireg2(0),
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      O => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"377636663666766E"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(2),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => sig_strbgen_addr_ireg2(1),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(0),
      O => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[2]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[2]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(2),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[4]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[4]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(4),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[5]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[5]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(5),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[6]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[6]_i_3_n_0\,
      O => sig_xfer_strt_strb_im2(6),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_xfer_strt_strb_ireg3[7]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[7]_i_3_n_0\,
      O => \I_STRT_STRB_GEN/lsig_end_vect\(7),
      S => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  port (
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_reg_full0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_coelsc_reg_full_reg : in STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl is
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_coelsc_reg_full_reg,
      Q => sig_rsc2data_ready,
      S => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_reg_full0,
      Q => sig_rsc2stat_status_valid,
      R => sig_inhibit_rdy_n_reg
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3A0"
    )
        port map (
      I0 => \^mm2s_halt_cmplt\,
      I1 => p_71_out(0),
      I2 => mm2s_halt,
      I3 => datamover_idle,
      O => datamover_idle_reg
    );
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sr\(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44444445"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_2_n_0,
      Q => \^mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_reg,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  port (
    \cmnds_queued_reg[0]\ : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : out STD_LOGIC;
    stop_reg : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[63]\ : out STD_LOGIC_VECTOR ( 80 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : in STD_LOGIC;
    p_77_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 80 downto 0 );
    zero_hsize_err : in STD_LOGIC;
    zero_vsize_err : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if is
  signal \^cmnds_queued_reg[0]\ : STD_LOGIC;
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal \^stop_reg\ : STD_LOGIC;
begin
  \cmnds_queued_reg[0]\ <= \^cmnds_queued_reg[0]\;
  err_i_reg_0 <= \^err_i_reg_0\;
  stop_reg <= \^stop_reg\;
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => p_77_out,
      I1 => \^stop_reg\,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      I3 => frame_sync_reg,
      I4 => mm2s_halt,
      I5 => p_71_out(0),
      O => \FSM_sequential_dmacntrl_cs_reg[0]\
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cmnds_queued_reg[0]\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O => \INFERRED_GEN.cnt_i_reg[1]\
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_58_out,
      I1 => dma_decerr_reg_0,
      O => dma_decerr_reg
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_57_out,
      I1 => dma_slverr_reg_0,
      O => dma_slverr_reg
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]\,
      Q => p_58_out,
      R => SR(0)
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_57_out,
      I1 => zero_hsize_err,
      I2 => zero_vsize_err,
      I3 => \^err_i_reg_0\,
      I4 => p_58_out,
      I5 => \^stop_reg\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^stop_reg\,
      R => SR(0)
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q => \^err_i_reg_0\,
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(0),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(0),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(10),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(10),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(11),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(11),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(12),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(12),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(13),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(13),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(14),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(14),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(15),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(15),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(1),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(1),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(16),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(16),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(2),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(2),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(17),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(17),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(18),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(18),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(19),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(19),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(20),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(20),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(21),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(21),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(22),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(22),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(23),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(23),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(24),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(24),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(3),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(3),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(25),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(25),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(26),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(26),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(27),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(27),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(28),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(28),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(29),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(29),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(30),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(30),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(31),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(31),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(32),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(32),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(33),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(33),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(34),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(34),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(4),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(4),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(35),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(35),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(36),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(36),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(37),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(37),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(38),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(38),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(39),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(39),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(40),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(40),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(41),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(41),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(42),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(42),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(43),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(43),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(44),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(44),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(5),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(5),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(45),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(45),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(46),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(46),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(47),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(47),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(48),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(48),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(49),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(49),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(50),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(50),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(51),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(51),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(52),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(52),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(53),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(53),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(54),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(54),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(6),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(6),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(55),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(55),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(56),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(56),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(57),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(57),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(58),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(58),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(59),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(59),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(60),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(60),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(61),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(61),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(62),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(62),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(63),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(63),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(64),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(64),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(7),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(7),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(65),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(65),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(66),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(66),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(67),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(67),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(68),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(68),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(69),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(69),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(70),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(70),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(71),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(71),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(72),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(72),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(73),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(73),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(74),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(74),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(8),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(8),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(75),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(75),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(76),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(76),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(77),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(77),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(78),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(78),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(79),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(79),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(80),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(80),
      R => p_1_out
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => D(9),
      Q => \sig_addr_cntr_lsh_kh_reg[63]\(9),
      R => p_1_out
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\,
      R => p_1_out
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q => p_57_out,
      R => SR(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stop_reg\,
      I1 => p_77_out,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_prmry_resetn,
      Q => \^cmnds_queued_reg[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  port (
    p_27_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_40_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_50_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen is
  signal \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal all_idle_d1 : STD_LOGIC;
  signal all_idle_d2 : STD_LOGIC;
  signal \^p_27_out\ : STD_LOGIC;
  signal \p_8_out__0\ : STD_LOGIC;
begin
  p_27_out <= \^p_27_out\;
\GEN_FREE_RUN_MODE.all_idle_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_40_out,
      Q => all_idle_d1,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.all_idle_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => all_idle_d1,
      Q => all_idle_d2,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.frame_sync_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \p_8_out__0\,
      Q => \^p_27_out\,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_26_out,
      R => SR(0)
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\,
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(7),
      O => p_4_out
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => Q(0),
      I1 => p_71_out(1),
      I2 => p_50_out,
      I3 => \^p_27_out\,
      I4 => Q(1),
      I5 => Q(2),
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmry_resetn_i_reg,
      Q => mask_fsync_out_i,
      R => '0'
    );
initial_frame_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_27_out\,
      I1 => initial_frame,
      O => initial_frame_reg
    );
p_8_out: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => all_idle_d2,
      I1 => all_idle_d1,
      I2 => p_71_out(0),
      O => \p_8_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux is
  port (
    data2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux is
  signal \frame_ptr_out_reg_n_0_[2]\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1\ : label is "soft_lutpair56";
begin
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_3_out(1),
      I1 => p_3_out(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_out(1),
      O => D(1)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \frame_ptr_out_reg_n_0_[2]\,
      O => data2
    );
\frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(0),
      Q => p_3_out(0),
      R => SR(0)
    );
\frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(1),
      Q => p_3_out(1),
      R => SR(0)
    );
\frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mm2s_frame_ptr_in(2),
      Q => \frame_ptr_out_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0\ : entity is "axi_vdma_greycoder";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\ : label is "soft_lutpair57";
begin
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => D(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  port (
    ch1_delay_cnt_en : out STD_LOGIC;
    ch1_dly_irq_set : out STD_LOGIC;
    mm2s_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch1_delay_zero : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt is
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch1_delay_cnt_en\ : STD_LOGIC;
  signal ch1_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch1_dly_fast_incr : STD_LOGIC;
  signal ch1_ioc_irq_set_i : STD_LOGIC;
  signal \^mm2s_ioc_irq_set\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\ : label is "soft_lutpair79";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch1_delay_cnt_en <= \^ch1_delay_cnt_en\;
  mm2s_ioc_irq_set <= \^mm2s_ioc_irq_set\;
\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out,
      I1 => \out\,
      I2 => mask_fsync_out_i,
      I3 => \^mm2s_ioc_irq_set\,
      O => \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\,
      O => ch1_dly_fast_cnt(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch1_dly_fast_cnt(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch1_dly_fast_cnt(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch1_dly_fast_cnt(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch1_dly_fast_cnt(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch1_dly_fast_cnt(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0\,
      O => ch1_dly_fast_incr
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ch1_dly_fast_incr,
      Q => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\,
      Q => \^ch1_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\,
      I1 => p_73_out,
      I2 => prmry_resetn_i_reg,
      I3 => \^ch1_delay_cnt_en\,
      I4 => p_18_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_71_out(15),
      I2 => \^q\(6),
      I3 => p_71_out(14),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ch1_delay_zero,
      I1 => p_18_out,
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0\,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\,
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\,
      O => p_10_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_71_out(15),
      I2 => \^q\(6),
      I3 => p_71_out(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => p_71_out(9),
      I3 => \^q\(0),
      I4 => p_71_out(8),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_71_out(12),
      I2 => \^q\(3),
      I3 => p_71_out(11),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_71_out(13),
      I2 => \^q\(2),
      I3 => p_71_out(10),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_10_out,
      Q => ch1_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ch1_ioc_irq_set_i,
      I1 => p_53_out,
      I2 => \out\,
      I3 => p_6_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      O => ch1_ioc_irq_set_i
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0\,
      Q => \^mm2s_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_71_out(0),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => p_71_out(1),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => p_71_out(2),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(2)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I4 => p_71_out(3),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(3)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => p_71_out(4),
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(4)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I3 => p_71_out(5),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(5)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => p_71_out(6),
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(6)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\,
      I3 => p_71_out(7),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\,
      O => p_2_in(7)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\,
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      I5 => p_6_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(0),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(0),
      S => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(1),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(1),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(2),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(2),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(3),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(3),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(4),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(4),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(5),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(5),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(6),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(6),
      R => prmry_resetn_i_reg_0(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_2_in(7),
      Q => \^gen_include_mm2s.gen_ch1_frm_cntr.ch1_thresh_count_reg[7]_0\(7),
      R => prmry_resetn_i_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ : out STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    \reg_module_hsize_reg[0]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_70_out : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\ : in STD_LOGIC;
    \reg_module_hsize_reg[4]\ : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\ : in STD_LOGIC;
    \reg_module_hsize_reg[5]\ : in STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\ : in STD_LOGIC;
    \reg_module_hsize_reg[6]\ : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\ : in STD_LOGIC;
    \reg_module_hsize_reg[7]\ : in STD_LOGIC;
    \reg_module_hsize_reg[12]\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\ : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\ : in STD_LOGIC;
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC;
    p_77_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\ : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if is
  signal \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\ : STD_LOGIC;
  signal \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addr_region_mm2s_rden_cmb__4\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_34_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_36_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_47_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_53_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_73_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_75_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_77_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_85_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_88_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^mm2s_axi2ip_wrce\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \p_0_out__3\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce0_out : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal \ptr_ref_i[4]_i_2_n_0\ : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wrce_gen0 : STD_LOGIC;
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.prepare_wrce_d1_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_SYNC.wready_out_i_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_6.reg_module_start_address1_i[31]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_6.reg_module_start_address3_i[31]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_6.reg_module_start_address4_i[31]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_NUM_FSTORES_6.reg_module_start_address5_i[31]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of dma_interr_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_51 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_60 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_62 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair10";
begin
  \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ <= \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\(1 downto 0) <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1 downto 0);
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\;
  \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ <= \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  mm2s_axi2ip_wrce(10 downto 0) <= \^mm2s_axi2ip_wrce\(10 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(4)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(17),
      I2 => \^q\(16),
      I3 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      I4 => mm2s_prmry_resetn,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(20),
      I2 => \^q\(21),
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\GEN_LITE_IS_SYNC.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \ptr_ref_i_reg[4]\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(0),
      O => ip2axi_rddata_captured(0)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(10),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(11),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(12),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(13),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(14),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(15),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(16),
      O => ip2axi_rddata_captured(16)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(1),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(17),
      O => ip2axi_rddata_captured(17)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(18),
      O => ip2axi_rddata_captured(18)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(3),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(19),
      O => ip2axi_rddata_captured(19)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \ptr_ref_i_reg[4]\(1),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(1),
      O => ip2axi_rddata_captured(1)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(20),
      O => ip2axi_rddata_captured(20)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(21),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(22),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(23),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(24),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I1 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \p_0_out__3\,
      I3 => \addr_region_mm2s_rden_cmb__4\,
      I4 => \out\(25),
      O => ip2axi_rddata_captured(25)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(26),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(27),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(28),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I1 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \p_0_out__3\,
      I3 => \addr_region_mm2s_rden_cmb__4\,
      I4 => \out\(29),
      O => ip2axi_rddata_captured(29)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \ptr_ref_i_reg[4]\(2),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(2),
      O => ip2axi_rddata_captured(2)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I1 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \p_0_out__3\,
      I3 => \addr_region_mm2s_rden_cmb__4\,
      I4 => \out\(30),
      O => ip2axi_rddata_captured(30)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(7),
      I1 => mm2s_axi2ip_rdaddr(5),
      I2 => mm2s_axi2ip_rdaddr(4),
      I3 => mm2s_axi2ip_rdaddr(6),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E33"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(4),
      I1 => mm2s_axi2ip_rdaddr(5),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(6),
      O => \addr_region_mm2s_rden_cmb__4\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8010"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(4),
      I1 => mm2s_axi2ip_rdaddr(7),
      I2 => mm2s_axi2ip_rdaddr(5),
      I3 => mm2s_axi2ip_rdaddr(6),
      O => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(31),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040004000400"
    )
        port map (
      I0 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I1 => \ptr_ref_i_reg[4]\(3),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(3),
      O => ip2axi_rddata_captured(3)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E000E000E00"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I1 => \ptr_ref_i_reg[4]\(4),
      I2 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \p_0_out__3\,
      I4 => \addr_region_mm2s_rden_cmb__4\,
      I5 => \out\(4),
      O => ip2axi_rddata_captured(4)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(5),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F202020"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I1 => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \p_0_out__3\,
      I3 => \addr_region_mm2s_rden_cmb__4\,
      I4 => \out\(6),
      O => ip2axi_rddata_captured(6)
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(7),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(8),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"082A0822"
    )
        port map (
      I0 => \out\(9),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(0),
      Q => s_axi_lite_rdata(0),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[10]_i_1_n_0\,
      Q => s_axi_lite_rdata(10),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[11]_i_1_n_0\,
      Q => s_axi_lite_rdata(11),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[12]_i_1_n_0\,
      Q => s_axi_lite_rdata(12),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[13]_i_1_n_0\,
      Q => s_axi_lite_rdata(13),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[14]_i_1_n_0\,
      Q => s_axi_lite_rdata(14),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[15]_i_1_n_0\,
      Q => s_axi_lite_rdata(15),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(16),
      Q => s_axi_lite_rdata(16),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(17),
      Q => s_axi_lite_rdata(17),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(18),
      Q => s_axi_lite_rdata(18),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(19),
      Q => s_axi_lite_rdata(19),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(1),
      Q => s_axi_lite_rdata(1),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(20),
      Q => s_axi_lite_rdata(20),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[21]_i_1_n_0\,
      Q => s_axi_lite_rdata(21),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[22]_i_1_n_0\,
      Q => s_axi_lite_rdata(22),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[23]_i_1_n_0\,
      Q => s_axi_lite_rdata(23),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[24]_i_1_n_0\,
      Q => s_axi_lite_rdata(24),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => s_axi_lite_rdata(25),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[26]_i_1_n_0\,
      Q => s_axi_lite_rdata(26),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[27]_i_1_n_0\,
      Q => s_axi_lite_rdata(27),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[28]_i_1_n_0\,
      Q => s_axi_lite_rdata(28),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => s_axi_lite_rdata(29),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(2),
      Q => s_axi_lite_rdata(2),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => s_axi_lite_rdata(30),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[31]_i_2_n_0\,
      Q => s_axi_lite_rdata(31),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(3),
      Q => s_axi_lite_rdata(3),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => s_axi_lite_rdata(4),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[5]_i_1_n_0\,
      Q => s_axi_lite_rdata(5),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => s_axi_lite_rdata(6),
      R => '0'
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[7]_i_1_n_0\,
      Q => s_axi_lite_rdata(7),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[8]_i_1_n_0\,
      Q => s_axi_lite_rdata(8),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1[9]_i_1_n_0\,
      Q => s_axi_lite_rdata(9),
      R => \p_0_out__3\
    );
\GEN_LITE_IS_SYNC.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      O => prepare_wrce0_out
    );
\GEN_LITE_IS_SYNC.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce0_out,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_SYNC.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => \^s_axi_lite_rvalid\,
      I3 => s_axi_lite_rready,
      O => \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_SYNC.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_SYNC.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_SYNC.wready_out_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      I2 => prepare_wrce_d1,
      O => wrce_gen0
    );
\GEN_LITE_IS_SYNC.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wrce_gen0,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(5)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(4),
      I3 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(6)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(7),
      I1 => prepare_wrce_d1,
      I2 => wvalid,
      I3 => lite_wr_addr_phase_finished_data_phase_started,
      I4 => axi2ip_wraddr_captured(5),
      I5 => axi2ip_wraddr_captured(6),
      O => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(4),
      I3 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(7)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(4),
      I3 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(8)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(4),
      I3 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(9)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address2_i[31]_i_2_n_0\,
      I2 => axi2ip_wraddr_captured(4),
      I3 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(10)
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => ch1_dly_irq_set,
      I3 => dly_irq_reg_0,
      O => dly_irq_reg
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^mm2s_axi2ip_wrce\(0),
      I2 => mm2s_ioc_irq_set,
      I3 => ioc_irq_reg_0,
      O => ioc_irq_reg
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => p_2_in(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => p_2_in(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => p_2_in(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => p_2_in(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => p_2_in(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => p_2_in(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(0),
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(1),
      Q => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(2),
      Q => mm2s_axi2ip_rdaddr(4),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(3),
      Q => mm2s_axi2ip_rdaddr(5),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(4),
      Q => mm2s_axi2ip_rdaddr(6),
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => p_2_in(5),
      Q => mm2s_axi2ip_rdaddr(7),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => \^s_axi_lite_bvalid\,
      I3 => s_axi_lite_bready,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
dma_interr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\,
      I2 => p_71_out(0),
      I3 => mm2s_prmry_resetn,
      I4 => stop,
      I5 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      O => \dmacr_i_reg[0]\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => axi2ip_wraddr_captured(5),
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => wvalid,
      I3 => prepare_wrce_d1,
      I4 => axi2ip_wraddr_captured(7),
      O => \dmacr_i[1]_i_2_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^enable_dmacr_delay_cntr.dmacr_i_reg[24]\,
      I2 => p_77_out,
      O => \dmacr_i_reg[2]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(21)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(19)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(18)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(17)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(16)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(15)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(14)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(13)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(12)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(11)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(10)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(20)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(9)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(8)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(7)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(6)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(5)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(4)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(3)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(2)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(1)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(19)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(31)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(30)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(29)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(28)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(27)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(26)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(25)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(24)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(23)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(22)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(18)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(21)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(20)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(19)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(18)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(17)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(16)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(15)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(14)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(13)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(17)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(11)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(10)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(9)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(8)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(7)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(6)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(5)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(4)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(3)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(16)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(1)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_axi2ip_wrdata_cdc_tig(0)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(31)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(30)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(29)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(28)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(27)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(26)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(25)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(24)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(23)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(22)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(21)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(20)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(19)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(18)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(17)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(16)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(15)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(14)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(13)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(12)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(11)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(10)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(9)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(8)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(7)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(6)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(5)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(3)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(2)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(1)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_s2mm_cdc_tig(0)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(7)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(6)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(5)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(4)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(3)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_s2mm_cdc_tig(2)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(7)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(6)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(5)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(23)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(3)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(2)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(7)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(6)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(5)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(4)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(3)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_s2mm_cdc_tig(2)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(31)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(30)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(22)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(29)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(28)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(27)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(26)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(25)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(24)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(23)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(22)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(21)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(20)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(18),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(24),
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_44_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(9),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(15),
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_45_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(8),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(14),
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_46_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(7),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(13),
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_47_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(6),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(12),
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_48_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(5),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(11),
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_49_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(4),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(10),
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_50_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(3),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(9),
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCC0CCC0CCC0"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(4),
      I1 => ip2axi_rddata_int_inferred_i_51_n_0,
      I2 => ip2axi_rddata_int_inferred_i_52_n_0,
      I3 => ip2axi_rddata_int_inferred_i_53_n_0,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\,
      I5 => mm2s_axi2ip_rdaddr(5),
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_55_n_0,
      I1 => ip2axi_rddata_int_inferred_i_56_n_0,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I3 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(7),
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_57_n_0,
      I1 => ip2axi_rddata_int_inferred_i_58_n_0,
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I3 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(6),
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_36_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(17),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(23),
      O => in0(23)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_59_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I2 => \reg_module_hsize_reg[12]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(5),
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I1 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(4),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      I3 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\,
      I4 => \reg_module_hsize_reg[7]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_73_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I2 => \reg_module_hsize_reg[6]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(3),
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_75_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I2 => \reg_module_hsize_reg[5]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(2),
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_77_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I2 => \reg_module_hsize_reg[4]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(1),
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_37_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(16),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(22),
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_85_n_0,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I2 => \reg_module_hsize_reg[0]\,
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(0),
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(17),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(7),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(6),
      I1 => mm2s_axi2ip_rdaddr(7),
      I2 => mm2s_axi2ip_rdaddr(4),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      O => ip2axi_rddata_int_inferred_i_34_n_0
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I2 => mm2s_axi2ip_rdaddr(4),
      I3 => mm2s_axi2ip_rdaddr(5),
      I4 => mm2s_axi2ip_rdaddr(6),
      I5 => mm2s_axi2ip_rdaddr(7),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(16),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(6),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_36_n_0
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(15),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(5),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(14),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(4),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(13),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(3),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_38_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(15),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(21),
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(12),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(2),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(11),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(1),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(10),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ch1_irqdelay_status(0),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(9),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(8),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(6),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(7),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(5),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(6),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(4),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(5),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(3),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_47_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(4),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(2),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(3),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(1),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_39_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(14),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(20),
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(2),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(0),
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(6),
      I1 => mm2s_axi2ip_rdaddr(7),
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00008000000080"
    )
        port map (
      I0 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(8),
      I1 => mm2s_axi2ip_rdaddr(4),
      I2 => mm2s_axi2ip_rdaddr(5),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      I5 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(2),
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C080000000800"
    )
        port map (
      I0 => \reg_module_hsize_reg[15]\(2),
      I1 => mm2s_axi2ip_rdaddr(4),
      I2 => mm2s_axi2ip_rdaddr(5),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      I5 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      O => ip2axi_rddata_int_inferred_i_53_n_0
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => err_irq_reg,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      I3 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(1),
      I4 => \reg_module_hsize_reg[15]\(1),
      I5 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => dly_irq_reg_0,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\,
      I1 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I2 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      I3 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(0),
      I4 => \reg_module_hsize_reg[15]\(0),
      I5 => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => ioc_irq_reg_0,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_40_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(13),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(19),
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(5),
      I1 => mm2s_axi2ip_rdaddr(4),
      I2 => mm2s_axi2ip_rdaddr(7),
      I3 => mm2s_axi2ip_rdaddr(6),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(4),
      I1 => mm2s_axi2ip_rdaddr(5),
      I2 => mm2s_axi2ip_rdaddr(6),
      I3 => mm2s_axi2ip_rdaddr(7),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_41_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(12),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(18),
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => dma_decerr_reg,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_73_n_0
    );
ip2axi_rddata_int_inferred_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => dma_slverr_reg,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_75_n_0
    );
ip2axi_rddata_int_inferred_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(1),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => dma_interr_reg,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_77_n_0
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_42_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(11),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(17),
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\,
      I1 => p_71_out(0),
      I2 => ip2axi_rddata_int_inferred_i_88_n_0,
      I3 => p_70_out,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\,
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[7]_0\,
      O => ip2axi_rddata_int_inferred_i_85_n_0
    );
ip2axi_rddata_int_inferred_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(7),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(5),
      I3 => mm2s_axi2ip_rdaddr(4),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      O => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_1\
    );
ip2axi_rddata_int_inferred_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => mm2s_axi2ip_rdaddr(7),
      I1 => mm2s_axi2ip_rdaddr(6),
      I2 => mm2s_axi2ip_rdaddr(5),
      I3 => mm2s_axi2ip_rdaddr(4),
      I4 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(0),
      I5 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[0]_0\(1),
      O => ip2axi_rddata_int_inferred_i_88_n_0
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_43_n_0,
      I1 => ip2axi_rddata_int_inferred_i_34_n_0,
      I2 => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(10),
      I3 => \^gen_lite_is_sync.ip2axi_rddata_captured_d1_reg[31]_0\,
      I4 => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(16),
      O => in0(16)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mm2s_axi2ip_wrce\(2),
      I1 => p_71_out(0),
      I2 => mm2s_prmry_resetn,
      O => prmtr_updt_complete_i_reg
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \ptr_ref_i[4]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(1)
    );
\ptr_ref_i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => axi2ip_wraddr_captured(5),
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => wvalid,
      I3 => prepare_wrce_d1,
      I4 => axi2ip_wraddr_captured(7),
      O => \ptr_ref_i[4]_i_2_n_0\
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => \^s_axi_lite_rvalid\,
      I5 => s_axi_lite_rready,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(3)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => axi2ip_wraddr_captured(3),
      I1 => axi2ip_wraddr_captured(6),
      I2 => \dmacr_i[1]_i_2_n_0\,
      I3 => axi2ip_wraddr_captured(4),
      I4 => axi2ip_wraddr_captured(2),
      O => \^mm2s_axi2ip_wrce\(2)
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arvalid,
      I1 => sig_arvalid_arrived_d1,
      I2 => read_has_started_i,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => awvalid,
      I1 => sig_awvalid_arrived_d1,
      I2 => write_has_started,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => \^q\(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^q\(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^q\(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^q\(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^q\(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^q\(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^q\(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^q\(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^q\(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^q\(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^q\(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => \^q\(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^q\(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^q\(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^q\(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^q\(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^q\(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^q\(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^q\(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^q\(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^q\(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^q\(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^q\(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => \^q\(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => \^q\(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^q\(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^q\(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^q\(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^q\(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^q\(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^q\(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^q\(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => write_has_started,
      I1 => awvalid,
      I2 => sig_awvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => \^s_axi_lite_bvalid\,
      I5 => s_axi_lite_bready,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  port (
    p_67_out : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_71_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi2ip_rdaddr_captured_reg[3]_0\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[5]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[7]\ : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    stop : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect is
  signal \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ip2axi_rddata_int_inferred_i_108_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_109_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_110_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_111_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_115_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_116_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_117_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_64_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_65_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_66_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_67_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_68_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_69_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_70_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_79_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_80_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_81_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_82_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_83_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_84_n_0 : STD_LOGIC;
  signal p_66_out : STD_LOGIC;
  signal \^p_67_out\ : STD_LOGIC;
  signal regdir_idle_i_i_1_n_0 : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal \^stride_vid_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^vsize_vid_reg[12]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0) <= \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(63 downto 0);
  \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0) <= \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(63 downto 0);
  \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0) <= \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(63 downto 0);
  \hsize_vid_reg[15]\(15 downto 0) <= \^hsize_vid_reg[15]\(15 downto 0);
  p_67_out <= \^p_67_out\;
  \stride_vid_reg[15]\(15 downto 0) <= \^stride_vid_reg[15]\(15 downto 0);
  \vsize_vid_reg[12]\(12 downto 0) <= \^vsize_vid_reg[12]\(12 downto 0);
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \^stride_vid_reg[15]\(0),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(10),
      Q => \^stride_vid_reg[15]\(10),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(11),
      Q => \^stride_vid_reg[15]\(11),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(12),
      Q => \^stride_vid_reg[15]\(12),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(13),
      Q => \^stride_vid_reg[15]\(13),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(14),
      Q => \^stride_vid_reg[15]\(14),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(15),
      Q => \^stride_vid_reg[15]\(15),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \^stride_vid_reg[15]\(1),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \^stride_vid_reg[15]\(2),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \^stride_vid_reg[15]\(3),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \^stride_vid_reg[15]\(4),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(5),
      Q => \^stride_vid_reg[15]\(5),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(6),
      Q => \^stride_vid_reg[15]\(6),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(7),
      Q => \^stride_vid_reg[15]\(7),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(8),
      Q => \^stride_vid_reg[15]\(8),
      R => SR(0)
    );
\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(9),
      Q => \^stride_vid_reg[15]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(0),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(10),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(11),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(12),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(13),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(14),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(15),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(16),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(17),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(18),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(19),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(1),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(20),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(21),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(22),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(23),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(24),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(25),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(26),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(27),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(28),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(29),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(2),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(30),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(31),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(3),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(4),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(5),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(6),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(7),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(8),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(3),
      D => D(9),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(0),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(32),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(10),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(42),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(11),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(43),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(12),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(44),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(13),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(45),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(14),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(46),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(15),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(47),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(16),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(48),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(17),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(49),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(18),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(50),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(19),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(51),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(1),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(33),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(20),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(52),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(21),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(53),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(22),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(54),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(23),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(55),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(24),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(56),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(25),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(57),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(26),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(58),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(27),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(59),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(28),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(60),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(29),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(61),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(2),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(34),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(30),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(62),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(31),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(63),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(3),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(35),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(4),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(36),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(5),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(37),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(6),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(38),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(7),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(39),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(8),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(40),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(4),
      D => D(9),
      Q => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(41),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(0),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(10),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(11),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(12),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(13),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(14),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(15),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(16),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(17),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(18),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(19),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(1),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(20),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(21),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(22),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(23),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(24),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(25),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(26),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(27),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(28),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(29),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(2),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(30),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(31),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(3),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(4),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(5),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(6),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(7),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(8),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(5),
      D => D(9),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(0),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(32),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(10),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(42),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(11),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(43),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(12),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(44),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(13),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(45),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(14),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(46),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(15),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(47),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(16),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(48),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(17),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(49),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(18),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(50),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(19),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(51),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(1),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(33),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(20),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(52),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(21),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(53),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(22),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(54),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(23),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(55),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(24),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(56),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(25),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(57),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(26),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(58),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(27),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(59),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(28),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(60),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(29),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(61),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(2),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(34),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(30),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(62),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(31),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(63),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(3),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(35),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(4),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(36),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(5),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(37),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(6),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(38),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(7),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(39),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(8),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(40),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(6),
      D => D(9),
      Q => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(41),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(0),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(10),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(11),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(12),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(13),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(14),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(15),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(16),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(17),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(18),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(19),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(1),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(20),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(21),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(22),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(23),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(24),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(25),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(26),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(27),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(28),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(29),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(2),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(30),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(31),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(3),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(4),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(5),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(6),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(7),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(8),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address5_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(7),
      D => D(9),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(9),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(0),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(32),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(10),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(42),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(11),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(43),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(12),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(44),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(13),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(45),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(14),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(46),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(15),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(47),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(16),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(48),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(17),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(49),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(18),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(50),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(19),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(51),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(1),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(33),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(20),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(52),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(21),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(53),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(22),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(54),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(23),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(55),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(24),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(56),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(25),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(57),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(26),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(58),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(27),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(59),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(28),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(60),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(29),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(61),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(2),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(34),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(30),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(62),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(31),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(63),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(3),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(35),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(4),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(36),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(5),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(37),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(6),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(38),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(7),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(39),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(8),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(40),
      R => SR(0)
    );
\GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(8),
      D => D(9),
      Q => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(41),
      R => SR(0)
    );
\VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00203020"
    )
        port map (
      I0 => p_66_out,
      I1 => halted_reg,
      I2 => prmry_resetn_i_reg,
      I3 => prmtr_update_complete,
      I4 => p_27_out,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\
    );
ip2axi_rddata_int_inferred_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(20),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(20),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(52),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(52),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\
    );
ip2axi_rddata_int_inferred_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(19),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(19),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(51),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(51),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\
    );
ip2axi_rddata_int_inferred_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(18),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(18),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(50),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(50),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\
    );
ip2axi_rddata_int_inferred_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(17),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(17),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(49),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(49),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\
    );
ip2axi_rddata_int_inferred_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(16),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(16),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(48),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(48),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\
    );
ip2axi_rddata_int_inferred_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(14),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(14),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(46),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(46),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\
    );
ip2axi_rddata_int_inferred_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(13),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(13),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(45),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(45),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\
    );
ip2axi_rddata_int_inferred_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(12),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(12),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(44),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(44),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\
    );
ip2axi_rddata_int_inferred_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(11),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(11),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(11),
      I5 => \^stride_vid_reg[15]\(11),
      O => ip2axi_rddata_int_inferred_i_108_n_0
    );
ip2axi_rddata_int_inferred_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(10),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(10),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(10),
      I5 => \^stride_vid_reg[15]\(10),
      O => ip2axi_rddata_int_inferred_i_109_n_0
    );
ip2axi_rddata_int_inferred_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(9),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(9),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(9),
      I5 => \^stride_vid_reg[15]\(9),
      O => ip2axi_rddata_int_inferred_i_110_n_0
    );
ip2axi_rddata_int_inferred_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(8),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(8),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(8),
      I5 => \^stride_vid_reg[15]\(8),
      O => ip2axi_rddata_int_inferred_i_111_n_0
    );
ip2axi_rddata_int_inferred_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(6),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(6),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(38),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(38),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\
    );
ip2axi_rddata_int_inferred_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(5),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(5),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(37),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(37),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\
    );
ip2axi_rddata_int_inferred_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(4),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(4),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(36),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(36),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\
    );
ip2axi_rddata_int_inferred_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(3),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(3),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(3),
      I5 => \^stride_vid_reg[15]\(3),
      O => ip2axi_rddata_int_inferred_i_115_n_0
    );
ip2axi_rddata_int_inferred_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(2),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(2),
      I5 => \^stride_vid_reg[15]\(2),
      O => ip2axi_rddata_int_inferred_i_116_n_0
    );
ip2axi_rddata_int_inferred_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(1),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(1),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(1),
      I5 => \^stride_vid_reg[15]\(1),
      O => ip2axi_rddata_int_inferred_i_117_n_0
    );
ip2axi_rddata_int_inferred_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(0),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(0),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(32),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(32),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(43),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_63_n_0,
      I4 => ip2axi_rddata_int_inferred_i_64_n_0,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(42),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_65_n_0,
      I4 => ip2axi_rddata_int_inferred_i_66_n_0,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(41),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_67_n_0,
      I4 => ip2axi_rddata_int_inferred_i_68_n_0,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(40),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_69_n_0,
      I4 => ip2axi_rddata_int_inferred_i_70_n_0,
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(35),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_79_n_0,
      I4 => ip2axi_rddata_int_inferred_i_80_n_0,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(34),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_81_n_0,
      I4 => ip2axi_rddata_int_inferred_i_82_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg[3]_0\,
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(33),
      I2 => \axi2ip_rdaddr_captured_reg[4]\,
      I3 => ip2axi_rddata_int_inferred_i_83_n_0,
      I4 => ip2axi_rddata_int_inferred_i_84_n_0,
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(15),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(15),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(47),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(47),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(12),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(12),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(12),
      I5 => \^stride_vid_reg[15]\(12),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(11),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(11),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(43),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(43),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_108_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => Q(3),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_64_n_0
    );
ip2axi_rddata_int_inferred_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(10),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(10),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(42),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(42),
      O => ip2axi_rddata_int_inferred_i_65_n_0
    );
ip2axi_rddata_int_inferred_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_109_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => Q(2),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_66_n_0
    );
ip2axi_rddata_int_inferred_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(9),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(9),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(41),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(41),
      O => ip2axi_rddata_int_inferred_i_67_n_0
    );
ip2axi_rddata_int_inferred_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_110_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => Q(1),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_68_n_0
    );
ip2axi_rddata_int_inferred_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(8),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(8),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(40),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(40),
      O => ip2axi_rddata_int_inferred_i_69_n_0
    );
ip2axi_rddata_int_inferred_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_111_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => Q(0),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_70_n_0
    );
ip2axi_rddata_int_inferred_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(7),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(7),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(39),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(39),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\
    );
ip2axi_rddata_int_inferred_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(7),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(7),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(7),
      I5 => \^stride_vid_reg[15]\(7),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\
    );
ip2axi_rddata_int_inferred_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(6),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(6),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(6),
      I5 => \^stride_vid_reg[15]\(6),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\
    );
ip2axi_rddata_int_inferred_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(5),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(5),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(5),
      I5 => \^stride_vid_reg[15]\(5),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\
    );
ip2axi_rddata_int_inferred_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(4),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(4),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(4),
      I5 => \^stride_vid_reg[15]\(4),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\
    );
ip2axi_rddata_int_inferred_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(3),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(3),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(35),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(35),
      O => ip2axi_rddata_int_inferred_i_79_n_0
    );
ip2axi_rddata_int_inferred_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_115_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => p_71_out(2),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_80_n_0
    );
ip2axi_rddata_int_inferred_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(2),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(2),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(34),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(34),
      O => ip2axi_rddata_int_inferred_i_81_n_0
    );
ip2axi_rddata_int_inferred_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_116_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => \dmacr_i_reg[2]\,
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_82_n_0
    );
ip2axi_rddata_int_inferred_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(1),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(1),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(33),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(33),
      O => ip2axi_rddata_int_inferred_i_83_n_0
    );
ip2axi_rddata_int_inferred_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_117_n_0,
      I1 => \axi2ip_rdaddr_captured_reg[5]\,
      I2 => p_71_out(1),
      I3 => \axi2ip_rdaddr_captured_reg[7]\,
      O => ip2axi_rddata_int_inferred_i_84_n_0
    );
ip2axi_rddata_int_inferred_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^hsize_vid_reg[15]\(0),
      I1 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(0),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^vsize_vid_reg[12]\(0),
      I5 => \^stride_vid_reg[15]\(0),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\
    );
ip2axi_rddata_int_inferred_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(31),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(31),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(63),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(63),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\
    );
ip2axi_rddata_int_inferred_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(30),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(30),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(62),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(62),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\
    );
ip2axi_rddata_int_inferred_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(29),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(29),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(61),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(61),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\
    );
ip2axi_rddata_int_inferred_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(28),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(28),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(60),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(60),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\
    );
ip2axi_rddata_int_inferred_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(27),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(27),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(59),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(59),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\
    );
ip2axi_rddata_int_inferred_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(26),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(26),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(58),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(58),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\
    );
ip2axi_rddata_int_inferred_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(25),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(25),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(57),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(57),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\
    );
ip2axi_rddata_int_inferred_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(24),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(24),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(56),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(56),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\
    );
ip2axi_rddata_int_inferred_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(23),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(23),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(55),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(55),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\
    );
ip2axi_rddata_int_inferred_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(22),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(22),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(54),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(54),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\
    );
ip2axi_rddata_int_inferred_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(21),
      I1 => \^gen_start_addr_reg[2].start_address_vid_reg[2][63]\(21),
      I2 => \axi2ip_rdaddr_captured_reg[3]\(0),
      I3 => \axi2ip_rdaddr_captured_reg[3]\(1),
      I4 => \^gen_start_addr_reg[0].start_address_vid_reg[0][63]\(53),
      I5 => \^gen_start_addr_reg[1].start_address_vid_reg[1][63]\(53),
      O => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]\,
      Q => p_66_out,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(0),
      Q => \^hsize_vid_reg[15]\(0),
      R => SR(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(10),
      Q => \^hsize_vid_reg[15]\(10),
      R => SR(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(11),
      Q => \^hsize_vid_reg[15]\(11),
      R => SR(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(12),
      Q => \^hsize_vid_reg[15]\(12),
      R => SR(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(13),
      Q => \^hsize_vid_reg[15]\(13),
      R => SR(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(14),
      Q => \^hsize_vid_reg[15]\(14),
      R => SR(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(15),
      Q => \^hsize_vid_reg[15]\(15),
      R => SR(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(1),
      Q => \^hsize_vid_reg[15]\(1),
      R => SR(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(2),
      Q => \^hsize_vid_reg[15]\(2),
      R => SR(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(3),
      Q => \^hsize_vid_reg[15]\(3),
      R => SR(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(4),
      Q => \^hsize_vid_reg[15]\(4),
      R => SR(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(5),
      Q => \^hsize_vid_reg[15]\(5),
      R => SR(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(6),
      Q => \^hsize_vid_reg[15]\(6),
      R => SR(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(7),
      Q => \^hsize_vid_reg[15]\(7),
      R => SR(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(8),
      Q => \^hsize_vid_reg[15]\(8),
      R => SR(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(1),
      D => D(9),
      Q => \^hsize_vid_reg[15]\(9),
      R => SR(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^vsize_vid_reg[12]\(0),
      R => SR(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^vsize_vid_reg[12]\(10),
      R => SR(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^vsize_vid_reg[12]\(11),
      R => SR(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^vsize_vid_reg[12]\(12),
      R => SR(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^vsize_vid_reg[12]\(1),
      R => SR(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^vsize_vid_reg[12]\(2),
      R => SR(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^vsize_vid_reg[12]\(3),
      R => SR(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^vsize_vid_reg[12]\(4),
      R => SR(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^vsize_vid_reg[12]\(5),
      R => SR(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^vsize_vid_reg[12]\(6),
      R => SR(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^vsize_vid_reg[12]\(7),
      R => SR(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^vsize_vid_reg[12]\(8),
      R => SR(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^vsize_vid_reg[12]\(9),
      R => SR(0)
    );
regdir_idle_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCF8AFFFFFFFF"
    )
        port map (
      I0 => \^p_67_out\,
      I1 => run_stop_d1,
      I2 => p_71_out(0),
      I3 => p_66_out,
      I4 => stop,
      I5 => prmry_resetn_i_reg,
      O => regdir_idle_i_i_1_n_0
    );
regdir_idle_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => regdir_idle_i_i_1_n_0,
      Q => \^p_67_out\,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_71_out(0),
      Q => run_stop_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  port (
    p_71_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC;
    err_d1_reg_2 : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    soft_reset_d1_reg : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wdata_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    halted_clr_reg : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    mm2s_soft_reset_clr : in STD_LOGIC;
    \wdata_reg[2]\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \cmnds_queued_reg[5]\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    \wdata_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ch1_delay_zero\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal \^err_d1_reg_0\ : STD_LOGIC;
  signal \^err_d1_reg_1\ : STD_LOGIC;
  signal \^err_d1_reg_2\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal introut01_out : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_out_0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_71_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal reset_counts : STD_LOGIC;
  signal reset_counts_i_2_n_0 : STD_LOGIC;
  signal \^soft_reset_d1_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dmacr_i[0]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of reset_counts_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[95]_i_1\ : label is "soft_lutpair72";
begin
  \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ <= \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\;
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  ch1_delay_zero <= \^ch1_delay_zero\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  err_d1_reg_0 <= \^err_d1_reg_0\;
  err_d1_reg_1 <= \^err_d1_reg_1\;
  err_d1_reg_2 <= \^err_d1_reg_2\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  p_71_out(19 downto 0) <= \^p_71_out\(19 downto 0);
  soft_reset_d1_reg <= \^soft_reset_d1_reg\;
\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(1),
      Q => \^p_71_out\(2),
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_71_out\(2),
      I1 => \^p_71_out\(1),
      I2 => valid_frame_sync_d2,
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFDD"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I2 => initial_frame,
      I3 => \^p_71_out\(1),
      I4 => \^p_71_out\(2),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(20),
      Q => \^p_71_out\(12),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(21),
      Q => \^p_71_out\(13),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(22),
      Q => \^p_71_out\(14),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(23),
      Q => \^p_71_out\(15),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(24),
      Q => \^p_71_out\(16),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(25),
      Q => \^p_71_out\(17),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(26),
      Q => \^p_71_out\(18),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(27),
      Q => \^p_71_out\(19),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      O => p_2_out
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(20),
      I1 => \^p_71_out\(12),
      I2 => D(21),
      I3 => \^p_71_out\(13),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(24),
      I1 => \^p_71_out\(16),
      I2 => D(25),
      I3 => \^p_71_out\(17),
      I4 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_71_out\(19),
      I1 => D(27),
      I2 => \^p_71_out\(18),
      I3 => D(26),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_71_out\(15),
      I1 => D(23),
      I2 => \^p_71_out\(14),
      I3 => D(22),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_2_out,
      Q => irqdelay_wren_i,
      R => SR(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(12),
      Q => \^p_71_out\(4),
      S => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(13),
      Q => \^p_71_out\(5),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(14),
      Q => \^p_71_out\(6),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(15),
      Q => \^p_71_out\(7),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(16),
      Q => \^p_71_out\(8),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(17),
      Q => \^p_71_out\(9),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(18),
      Q => \^p_71_out\(10),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(19),
      Q => \^p_71_out\(11),
      R => \wdata_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mm2s_axi2ip_wrce(0),
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      I2 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      O => p_1_out_0
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(12),
      I1 => \^p_71_out\(4),
      I2 => D(13),
      I3 => \^p_71_out\(5),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => D(16),
      I1 => \^p_71_out\(8),
      I2 => D(17),
      I3 => \^p_71_out\(9),
      I4 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_71_out\(11),
      I1 => D(19),
      I2 => \^p_71_out\(10),
      I3 => D(18),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^p_71_out\(7),
      I1 => D(15),
      I2 => \^p_71_out\(6),
      I3 => D(14),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_1_out_0,
      Q => irqthresh_wren_i,
      R => SR(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ch1_delay_cnt_en,
      I1 => p_27_out,
      I2 => irqdelay_wren_i,
      I3 => reset_counts,
      I4 => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\,
      I5 => p_18_out,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\(0)
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\,
      I1 => prmry_resetn_i_reg,
      I2 => \^ch1_delay_zero\,
      O => \^gen_include_mm2s.gen_ch1_delay_interrupt.gen_ch1_fast_counter.ch1_dly_fast_cnt_reg[6]_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => ch1_dly_irq_set,
      I1 => mask_fsync_out_i,
      I2 => p_50_out,
      I3 => \^dly_irq_reg_0\,
      I4 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^p_71_out\(16),
      I1 => \^p_71_out\(17),
      I2 => \^p_71_out\(18),
      I3 => \^p_71_out\(19),
      I4 => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\,
      O => \^ch1_delay_zero\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^p_71_out\(13),
      I1 => \^p_71_out\(12),
      I2 => \^p_71_out\(15),
      I3 => \^p_71_out\(14),
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(7),
      I1 => ch1_dly_irq_set,
      I2 => p_53_out,
      I3 => p_48_out,
      I4 => irqthresh_wren_i,
      I5 => reset_counts,
      O => p_6_out
    );
\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => reset_counts,
      I1 => irqthresh_wren_i,
      I2 => ch1_dly_irq_set,
      I3 => \^q\(7),
      I4 => p_53_out,
      O => E(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(4),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(5),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(6),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(10),
      Q => \^q\(7),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(11),
      Q => \^q\(8),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(2),
      Q => \^p_71_out\(3),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(3),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(4),
      Q => \^q\(1),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(5),
      Q => \^q\(2),
      R => SR(0)
    );
\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(6),
      Q => \^q\(3),
      R => SR(0)
    );
\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \^soft_reset_d1_reg\,
      I1 => \cmnds_queued_reg[5]\,
      I2 => mm2s_halt_cmplt,
      I3 => halt_reset,
      O => s_soft_reset_i0
    );
\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^err_d1_reg_1\,
      I1 => \^err_d1_reg_2\,
      I2 => \^err_d1_reg_0\,
      O => p_1_in
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(0),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(1),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(2),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(3),
      R => SR(0)
    );
\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_1_in,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      Q => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(4),
      R => SR(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \wdata_reg[13]\,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => decerr_i_reg,
      Q => \^err_d1_reg_2\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \wdata_reg[4]\,
      Q => \^err_d1_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slverr_i_reg,
      Q => \^err_d1_reg_1\,
      R => SR(0)
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => mm2s_ioc_irq_set,
      I1 => \^p_71_out\(3),
      I2 => \^soft_reset_d1_reg\,
      O => \dmacr_i_reg[0]_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \wdata_reg[0]\,
      Q => \^p_71_out\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(0),
      D => D(0),
      Q => \^p_71_out\(1),
      S => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \wdata_reg[2]\,
      Q => \^soft_reset_d1_reg\,
      R => mm2s_soft_reset_clr
    );
err_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^err_d1_reg_0\,
      I1 => \^err_d1_reg_2\,
      I2 => \^err_d1_reg_1\,
      O => err
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => D(11),
      I1 => err,
      I2 => err_d1,
      I3 => mm2s_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_clr_reg,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => introut01_out,
      I1 => prmry_resetn_i_reg,
      I2 => \^soft_reset_d1_reg\,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^err_irq_reg_0\,
      I1 => \^q\(8),
      I2 => \^ioc_irq_reg_0\,
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^dly_irq_reg_0\,
      O => introut01_out
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => mm2s_introut,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \wdata_reg[12]\,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
irqdelay_wren: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_27_out,
      I1 => irqdelay_wren_i,
      I2 => reset_counts,
      O => p_73_out
    );
reset_counts_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => prmry_resetn_i_reg,
      I1 => \^soft_reset_d1_reg\,
      I2 => reset_counts,
      O => reset_counts_i_2_n_0
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => reset_counts_i_2_n_0,
      Q => reset_counts,
      R => mm2s_soft_reset_clr
    );
\s_axis_cmd_tdata[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg\,
      I1 => prmry_resetn_i_reg,
      O => p_1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  port (
    in0 : out STD_LOGIC;
    \cmnds_queued_reg[7]\ : out STD_LOGIC;
    mm2s_soft_reset_clr : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    rst_d1_reg : out STD_LOGIC;
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_mm2s_dm_prmry_resetn : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    p_77_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_42_out : in STD_LOGIC;
    hrd_resetn_i_reg : in STD_LOGIC;
    stop : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset is
  signal \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal \^cmnds_queued_reg[7]\ : STD_LOGIC;
  signal halt_i0 : STD_LOGIC;
  signal halt_i_i_1_n_0 : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_fifo_ainit_nosync\ : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal \resetn_i__0\ : STD_LOGIC;
  signal run_stop_d1 : STD_LOGIC;
  signal run_stop_d1_i_1_n_0 : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly10 : STD_LOGIC;
  signal sft_rst_dly11 : STD_LOGIC;
  signal sft_rst_dly12 : STD_LOGIC;
  signal sft_rst_dly13 : STD_LOGIC;
  signal sft_rst_dly14 : STD_LOGIC;
  signal sft_rst_dly15 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal sft_rst_dly8 : STD_LOGIC;
  signal sft_rst_dly9 : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : STD_LOGIC;
  signal soft_reset_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of resetn_i : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of sig_mm2s_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of sig_reset_reg_i_1 : label is "soft_lutpair180";
begin
  \cmnds_queued_reg[7]\ <= \^cmnds_queued_reg[7]\;
  m_axis_fifo_ainit_nosync <= \^m_axis_fifo_ainit_nosync\;
  \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\;
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_fifo_ainit_nosync\,
      I1 => p_26_out,
      O => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\(0)
    );
\GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly15,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_SYNC.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly9,
      Q => sft_rst_dly10,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly10,
      Q => sft_rst_dly11,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly11,
      Q => sft_rst_dly12,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly12,
      Q => sft_rst_dly13,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly13,
      Q => sft_rst_dly14,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly14,
      Q => sft_rst_dly15,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => '0',
      Q => sft_rst_dly1,
      S => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly7,
      Q => sft_rst_dly8,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => p_42_out,
      D => sft_rst_dly8,
      Q => sft_rst_dly9,
      R => \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_1_n_0\
    );
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => sig_rst2all_stop_request,
      O => sig_s_h_halt_reg_reg
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => dma_err,
      I1 => p_77_out,
      I2 => \^cmnds_queued_reg[7]\,
      I3 => \out\,
      O => \cmnds_queued_reg[7]_0\(0)
    );
\halt_i0_inferred__0/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEFFAE"
    )
        port map (
      I0 => stop,
      I1 => run_stop_d1,
      I2 => p_71_out(0),
      I3 => p_77_out,
      I4 => soft_reset_d1,
      O => halt_i0
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \resetn_i__0\,
      I1 => \^cmnds_queued_reg[7]\,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      I3 => p_71_out(0),
      I4 => halt_i0,
      O => halt_i_i_1_n_0
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_i_i_1_n_0,
      Q => \^cmnds_queued_reg[7]\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222F222"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      I1 => p_71_out(0),
      I2 => \^cmnds_queued_reg[7]\,
      I3 => mm2s_halt_cmplt,
      I4 => p_77_out,
      I5 => stop,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      R => '0'
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \out\,
      I1 => \^cmnds_queued_reg[7]\,
      I2 => p_3_out,
      O => srst_full_ff_i
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \resetn_i__0\,
      Q => in0,
      R => '0'
    );
reset_counts_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => hrd_resetn_i_reg,
      I1 => assert_sftrst_d1,
      I2 => min_assert_sftrst,
      O => mm2s_soft_reset_clr
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => hrd_resetn_i_reg,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i,
      O => \resetn_i__0\
    );
rst_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => \out\,
      O => rst_d1_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => p_71_out(0),
      I1 => stop,
      I2 => p_77_out,
      I3 => hrd_resetn_i_reg,
      I4 => min_assert_sftrst,
      I5 => s_soft_reset_i,
      O => run_stop_d1_i_1_n_0
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => run_stop_d1_i_1_n_0,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
sig_mm2s_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => min_assert_sftrst,
      I2 => hrd_resetn_i_reg,
      I3 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      O => sig_mm2s_dm_prmry_resetn
    );
sig_reset_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cmnds_queued_reg[7]\,
      I1 => prmry_resetn_i_reg_0,
      O => \^m_axis_fifo_ainit_nosync\
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_77_out,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \r0_keep_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    p_12_out : in STD_LOGIC_VECTOR ( 73 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    p_84_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf is
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ <= sig_s_ready_out;
  \out\ <= sig_m_valid_dup;
  \state_reg[2]\ <= sig_m_valid_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => Q(10),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => Q(11),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => Q(12),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => Q(13),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => Q(14),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => Q(15),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => Q(16),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => Q(17),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => Q(18),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => Q(19),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => Q(20),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => Q(21),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => Q(22),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => Q(23),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => Q(24),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => Q(25),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => Q(26),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => Q(27),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => Q(28),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => Q(29),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => Q(30),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => Q(31),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(32),
      Q => Q(32),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(33),
      Q => Q(33),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(34),
      Q => Q(34),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(35),
      Q => Q(35),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(36),
      Q => Q(36),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(37),
      Q => Q(37),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(38),
      Q => Q(38),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(39),
      Q => Q(39),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(40),
      Q => Q(40),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(41),
      Q => Q(41),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(42),
      Q => Q(42),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(43),
      Q => Q(43),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(44),
      Q => Q(44),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(45),
      Q => Q(45),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(46),
      Q => Q(46),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(47),
      Q => Q(47),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(48),
      Q => Q(48),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(49),
      Q => Q(49),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(50),
      Q => Q(50),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(51),
      Q => Q(51),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(52),
      Q => Q(52),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(53),
      Q => Q(53),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(54),
      Q => Q(54),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(55),
      Q => Q(55),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(56),
      Q => Q(56),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(57),
      Q => Q(57),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(58),
      Q => Q(58),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(59),
      Q => Q(59),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(60),
      Q => Q(60),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(61),
      Q => Q(61),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(62),
      Q => Q(62),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(63),
      Q => Q(63),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => Q(8),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => Q(9),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(0),
      Q => sig_data_skid_reg(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(10),
      Q => sig_data_skid_reg(10),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(11),
      Q => sig_data_skid_reg(11),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(12),
      Q => sig_data_skid_reg(12),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(13),
      Q => sig_data_skid_reg(13),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(14),
      Q => sig_data_skid_reg(14),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(15),
      Q => sig_data_skid_reg(15),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(16),
      Q => sig_data_skid_reg(16),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(17),
      Q => sig_data_skid_reg(17),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(18),
      Q => sig_data_skid_reg(18),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(19),
      Q => sig_data_skid_reg(19),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(1),
      Q => sig_data_skid_reg(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(20),
      Q => sig_data_skid_reg(20),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(21),
      Q => sig_data_skid_reg(21),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(22),
      Q => sig_data_skid_reg(22),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(23),
      Q => sig_data_skid_reg(23),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(24),
      Q => sig_data_skid_reg(24),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(25),
      Q => sig_data_skid_reg(25),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(26),
      Q => sig_data_skid_reg(26),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(27),
      Q => sig_data_skid_reg(27),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(28),
      Q => sig_data_skid_reg(28),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(29),
      Q => sig_data_skid_reg(29),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(2),
      Q => sig_data_skid_reg(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(30),
      Q => sig_data_skid_reg(30),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(31),
      Q => sig_data_skid_reg(31),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(32),
      Q => sig_data_skid_reg(32),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(33),
      Q => sig_data_skid_reg(33),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(34),
      Q => sig_data_skid_reg(34),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(35),
      Q => sig_data_skid_reg(35),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(36),
      Q => sig_data_skid_reg(36),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(37),
      Q => sig_data_skid_reg(37),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(38),
      Q => sig_data_skid_reg(38),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(39),
      Q => sig_data_skid_reg(39),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(3),
      Q => sig_data_skid_reg(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(40),
      Q => sig_data_skid_reg(40),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(41),
      Q => sig_data_skid_reg(41),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(42),
      Q => sig_data_skid_reg(42),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(43),
      Q => sig_data_skid_reg(43),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(44),
      Q => sig_data_skid_reg(44),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(45),
      Q => sig_data_skid_reg(45),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(46),
      Q => sig_data_skid_reg(46),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(47),
      Q => sig_data_skid_reg(47),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(48),
      Q => sig_data_skid_reg(48),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(49),
      Q => sig_data_skid_reg(49),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(4),
      Q => sig_data_skid_reg(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(50),
      Q => sig_data_skid_reg(50),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(51),
      Q => sig_data_skid_reg(51),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(52),
      Q => sig_data_skid_reg(52),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(53),
      Q => sig_data_skid_reg(53),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(54),
      Q => sig_data_skid_reg(54),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(55),
      Q => sig_data_skid_reg(55),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(56),
      Q => sig_data_skid_reg(56),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(57),
      Q => sig_data_skid_reg(57),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(58),
      Q => sig_data_skid_reg(58),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(59),
      Q => sig_data_skid_reg(59),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(5),
      Q => sig_data_skid_reg(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(60),
      Q => sig_data_skid_reg(60),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(61),
      Q => sig_data_skid_reg(61),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(62),
      Q => sig_data_skid_reg(62),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(63),
      Q => sig_data_skid_reg(63),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(6),
      Q => sig_data_skid_reg(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(7),
      Q => sig_data_skid_reg(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(8),
      Q => sig_data_skid_reg(8),
      R => m_axis_fifo_ainit_nosync
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(9),
      Q => sig_data_skid_reg(9),
      R => m_axis_fifo_ainit_nosync
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(72),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => m_axis_tlast,
      R => m_axis_fifo_ainit_nosync
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(72),
      Q => sig_last_skid_reg,
      R => m_axis_fifo_ainit_nosync
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111101010101"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => m_axis_fifo_ainit_nosync,
      I2 => empty_fwft_i_reg,
      I3 => p_84_out,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_dup,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFFEEEE"
    )
        port map (
      I0 => p_84_out,
      I1 => sig_reset_reg,
      I2 => empty_fwft_i_reg,
      I3 => sig_m_valid_dup,
      I4 => sig_s_ready_dup,
      I5 => m_axis_fifo_ainit_nosync,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(64),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(65),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(66),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(67),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(68),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(69),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(70),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(71),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \r0_keep_reg[7]\(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \r0_keep_reg[7]\(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \r0_keep_reg[7]\(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \r0_keep_reg[7]\(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(4),
      Q => \r0_keep_reg[7]\(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(5),
      Q => \r0_keep_reg[7]\(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(6),
      Q => \r0_keep_reg[7]\(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(7),
      Q => \r0_keep_reg[7]\(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(64),
      Q => sig_strb_skid_reg(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(65),
      Q => sig_strb_skid_reg(1),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(66),
      Q => sig_strb_skid_reg(2),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(67),
      Q => sig_strb_skid_reg(3),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(68),
      Q => sig_strb_skid_reg(4),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(69),
      Q => sig_strb_skid_reg(5),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(70),
      Q => sig_strb_skid_reg(6),
      R => m_axis_fifo_ainit_nosync
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(71),
      Q => sig_strb_skid_reg(7),
      R => m_axis_fifo_ainit_nosync
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_12_out(73),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => m_axis_tuser(0),
      R => m_axis_fifo_ainit_nosync
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => p_12_out(73),
      Q => sig_user_skid_reg,
      R => m_axis_fifo_ainit_nosync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  port (
    tstvect_fsync_d2 : out STD_LOGIC;
    tstvect_fsync_d1 : out STD_LOGIC;
    frame_sync_reg : out STD_LOGIC;
    s_axis_cmd_tvalid_reg : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    halted_set_i0 : out STD_LOGIC;
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ : out STD_LOGIC;
    all_idle_reg : out STD_LOGIC;
    load_new_addr : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 80 downto 0 );
    dma_interr_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_27_out : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62]\ : in STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    p_77_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_61_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    interr_i_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    \hsize_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_min_for_sync.sft_rst_dly15_reg\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_data_reg[47]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\ : STD_LOGIC;
  signal axis_data_available : STD_LOGIC;
  signal cmnd_idle : STD_LOGIC;
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_10_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_11_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_7_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_8_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_9_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_13\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_14\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_15\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \dm_address[0]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[16]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[24]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[32]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[40]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[48]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[56]_i_9_n_0\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \dm_address_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_11\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_12\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \dm_address_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dmacntrl_cs : signal is "yes";
  signal dmacntrl_ns1 : STD_LOGIC;
  signal dmacntrl_ns14_out : STD_LOGIC;
  signal frame_sync_d3 : STD_LOGIC;
  signal \^frame_sync_reg\ : STD_LOGIC;
  signal \^load_new_addr\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^s_axis_cmd_tvalid_reg\ : STD_LOGIC;
  signal s_soft_reset_i0_i_3_n_0 : STD_LOGIC;
  signal \^tstvect_fsync_d1\ : STD_LOGIC;
  signal \^tstvect_fsync_d2\ : STD_LOGIC;
  signal \vert_count[10]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[11]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \vert_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \vert_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \vert_count_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[48]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_SYNC.sft_rst_dly1_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of all_idle_i_1 : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[32]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[40]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[48]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[56]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[64]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[65]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[66]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[67]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[68]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[69]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[70]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[71]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[72]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[73]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[74]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[75]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[76]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[77]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[78]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[79]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[80]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[81]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[82]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[83]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[84]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[85]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[86]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[87]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[88]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[89]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[90]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[91]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[92]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[93]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[94]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[95]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vert_count[10]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[12]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair14";
begin
  \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ <= \^gen_min_for_sync.sft_rst_dly15_reg\;
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15 downto 0);
  frame_sync_reg <= \^frame_sync_reg\;
  load_new_addr <= \^load_new_addr\;
  s_axis_cmd_tvalid_reg <= \^s_axis_cmd_tvalid_reg\;
  tstvect_fsync_d1 <= \^tstvect_fsync_d1\;
  tstvect_fsync_d2 <= \^tstvect_fsync_d2\;
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0D0F00FFFF"
    )
        port map (
      I0 => \vert_count[12]_i_3_n_0\,
      I1 => \vert_count_reg__0\(12),
      I2 => dmacntrl_ns14_out,
      I3 => p_71_out(0),
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006626"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => axis_data_available,
      I3 => s_axis_cmd_tvalid_reg_0,
      I4 => dmacntrl_ns14_out,
      O => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015F010A0"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_ns1,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => p_71_out(0),
      I5 => dmacntrl_ns14_out,
      O => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5E5F"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => \dmacr_i_reg[2]\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000F00"
    )
        port map (
      I0 => dmacntrl_ns14_out,
      I1 => dmacntrl_ns1,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      I5 => dmacntrl_cs(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^frame_sync_reg\,
      I1 => dma_err,
      I2 => p_77_out,
      I3 => mm2s_halt,
      O => dmacntrl_ns14_out
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axis_data_available,
      I1 => s_axis_cmd_tvalid_reg_0,
      O => dmacntrl_ns1
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => mm2s_halt,
      I1 => p_77_out,
      I2 => dma_err,
      I3 => \^frame_sync_reg\,
      I4 => \vert_count_reg__0\(12),
      I5 => \vert_count[12]_i_3_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0\,
      Q => dmacntrl_cs(0),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[0]_i_3_n_0\,
      O => \FSM_sequential_dmacntrl_cs_reg[0]_i_1_n_0\,
      S => dmacntrl_cs(0)
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs[1]_i_1_n_0\,
      Q => dmacntrl_cs(1),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \FSM_sequential_dmacntrl_cs[2]_i_1_n_0\,
      D => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      Q => dmacntrl_cs(2),
      R => SR(0)
    );
\GEN_MIN_FOR_SYNC.sft_rst_dly1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_min_for_sync.sft_rst_dly15_reg\,
      O => p_42_out
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      I1 => mm2s_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080000FFFFFFFF"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => dmacntrl_cs(0),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_ns14_out,
      I4 => dmacntrl_ns1,
      I5 => mm2s_prmry_resetn,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(32),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(33),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(34),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(35),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(36),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(37),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(38),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(39),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(40),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(41),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(42),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(43),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(44),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(45),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(46),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(47),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(48),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(49),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(50),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(51),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(52),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(53),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(54),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(55),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(56),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(57),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(58),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(59),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(60),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(61),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(62),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => dm_address_reg(63),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_2_n_0\,
      D => \hsize_vid_reg[15]\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_NORMAL_DM_COMMAND.cmnd_data[95]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg_0,
      I1 => axis_data_available,
      I2 => dmacntrl_ns14_out,
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_cs(0),
      I5 => dmacntrl_cs(1),
      O => write_cmnd_cmb
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^s_axis_cmd_tvalid_reg\,
      R => SR(0)
    );
\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => mm2s_prmry_resetn,
      I1 => p_71_out(0),
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => \dmacr_i_reg[2]\,
      I5 => dmacntrl_cs(1),
      O => \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\
    );
\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0\,
      Q => axis_data_available,
      R => '0'
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \wdata_reg[4]\(0),
      I1 => mm2s_axi2ip_wrce(0),
      I2 => interr_i_reg,
      I3 => \^zero_vsize_err\,
      I4 => \^zero_hsize_err\,
      I5 => dma_interr_reg_0,
      O => dma_interr_reg
    );
all_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \^gen_min_for_sync.sft_rst_dly15_reg\,
      I1 => \state_reg[1]\,
      I2 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\,
      I3 => mm2s_halt,
      I4 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => all_idle_reg
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(2),
      O => \cmnds_queued[7]_i_10_n_0\
    );
\cmnds_queued[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A655"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => p_61_out,
      I2 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I3 => \^s_axis_cmd_tvalid_reg\,
      O => \cmnds_queued[7]_i_11_n_0\
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\(0),
      I2 => p_61_out,
      O => \cmnds_queued[7]_i_2_n_0\
    );
\cmnds_queued[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      O => \cmnds_queued[7]_i_4_n_0\
    );
\cmnds_queued[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued[7]_i_5_n_0\
    );
\cmnds_queued[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued[7]_i_6_n_0\
    );
\cmnds_queued[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      O => \cmnds_queued[7]_i_7_n_0\
    );
\cmnds_queued[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(4),
      O => \cmnds_queued[7]_i_8_n_0\
    );
\cmnds_queued[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      O => \cmnds_queued[7]_i_9_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \cmnds_queued_reg__0\(0),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_15\,
      Q => \cmnds_queued_reg__0\(1),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_14\,
      Q => \cmnds_queued_reg__0\(2),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_13\,
      Q => \cmnds_queued_reg__0\(3),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_12\,
      Q => \cmnds_queued_reg__0\(4),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_11\,
      Q => \cmnds_queued_reg__0\(5),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_10\,
      Q => \cmnds_queued_reg__0\(6),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \cmnds_queued[7]_i_2_n_0\,
      D => \cmnds_queued_reg[7]_i_3_n_9\,
      Q => \cmnds_queued_reg__0\(7),
      R => err_i_reg(0)
    );
\cmnds_queued_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \cmnds_queued_reg__0\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \cmnds_queued_reg[7]_i_3_n_2\,
      CO(4) => \cmnds_queued_reg[7]_i_3_n_3\,
      CO(3) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \cmnds_queued_reg[7]_i_3_n_5\,
      CO(1) => \cmnds_queued_reg[7]_i_3_n_6\,
      CO(0) => \cmnds_queued_reg[7]_i_3_n_7\,
      DI(7) => \NLW_cmnds_queued_reg[7]_i_3_DI_UNCONNECTED\(7),
      DI(6) => '0',
      DI(5 downto 1) => \cmnds_queued_reg__0\(5 downto 1),
      DI(0) => \cmnds_queued[7]_i_4_n_0\,
      O(7) => \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\(7),
      O(6) => \cmnds_queued_reg[7]_i_3_n_9\,
      O(5) => \cmnds_queued_reg[7]_i_3_n_10\,
      O(4) => \cmnds_queued_reg[7]_i_3_n_11\,
      O(3) => \cmnds_queued_reg[7]_i_3_n_12\,
      O(2) => \cmnds_queued_reg[7]_i_3_n_13\,
      O(1) => \cmnds_queued_reg[7]_i_3_n_14\,
      O(0) => \cmnds_queued_reg[7]_i_3_n_15\,
      S(7) => \NLW_cmnds_queued_reg[7]_i_3_S_UNCONNECTED\(7),
      S(6) => \cmnds_queued[7]_i_5_n_0\,
      S(5) => \cmnds_queued[7]_i_6_n_0\,
      S(4) => \cmnds_queued[7]_i_7_n_0\,
      S(3) => \cmnds_queued[7]_i_8_n_0\,
      S(2) => \cmnds_queued[7]_i_9_n_0\,
      S(1) => \cmnds_queued[7]_i_10_n_0\,
      S(0) => \cmnds_queued[7]_i_11_n_0\
    );
\dm_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00300200"
    )
        port map (
      I0 => p_71_out(0),
      I1 => dmacntrl_ns14_out,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => \dm_address[0]_i_1_n_0\
    );
\dm_address[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(23),
      O => \dm_address[16]_i_2_n_0\
    );
\dm_address[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(22),
      O => \dm_address[16]_i_3_n_0\
    );
\dm_address[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(21),
      O => \dm_address[16]_i_4_n_0\
    );
\dm_address[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(20),
      O => \dm_address[16]_i_5_n_0\
    );
\dm_address[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(19),
      O => \dm_address[16]_i_6_n_0\
    );
\dm_address[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(18),
      O => \dm_address[16]_i_7_n_0\
    );
\dm_address[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(17),
      O => \dm_address[16]_i_8_n_0\
    );
\dm_address[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(16),
      O => \dm_address[16]_i_9_n_0\
    );
\dm_address[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(31),
      O => \dm_address[24]_i_2_n_0\
    );
\dm_address[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(30),
      O => \dm_address[24]_i_3_n_0\
    );
\dm_address[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(29),
      O => \dm_address[24]_i_4_n_0\
    );
\dm_address[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(28),
      O => \dm_address[24]_i_5_n_0\
    );
\dm_address[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(27),
      O => \dm_address[24]_i_6_n_0\
    );
\dm_address[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(26),
      O => \dm_address[24]_i_7_n_0\
    );
\dm_address[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(25),
      O => \dm_address[24]_i_8_n_0\
    );
\dm_address[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(24),
      O => \dm_address[24]_i_9_n_0\
    );
\dm_address[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(39),
      O => \dm_address[32]_i_2_n_0\
    );
\dm_address[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(38),
      O => \dm_address[32]_i_3_n_0\
    );
\dm_address[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(37),
      O => \dm_address[32]_i_4_n_0\
    );
\dm_address[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(36),
      O => \dm_address[32]_i_5_n_0\
    );
\dm_address[32]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(35),
      O => \dm_address[32]_i_6_n_0\
    );
\dm_address[32]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(34),
      O => \dm_address[32]_i_7_n_0\
    );
\dm_address[32]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(33),
      O => \dm_address[32]_i_8_n_0\
    );
\dm_address[32]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(32),
      O => \dm_address[32]_i_9_n_0\
    );
\dm_address[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(47),
      O => \dm_address[40]_i_2_n_0\
    );
\dm_address[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(46),
      O => \dm_address[40]_i_3_n_0\
    );
\dm_address[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(45),
      O => \dm_address[40]_i_4_n_0\
    );
\dm_address[40]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(44),
      O => \dm_address[40]_i_5_n_0\
    );
\dm_address[40]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(43),
      O => \dm_address[40]_i_6_n_0\
    );
\dm_address[40]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(42),
      O => \dm_address[40]_i_7_n_0\
    );
\dm_address[40]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(41),
      O => \dm_address[40]_i_8_n_0\
    );
\dm_address[40]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(40),
      O => \dm_address[40]_i_9_n_0\
    );
\dm_address[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(55),
      O => \dm_address[48]_i_2_n_0\
    );
\dm_address[48]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(54),
      O => \dm_address[48]_i_3_n_0\
    );
\dm_address[48]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(53),
      O => \dm_address[48]_i_4_n_0\
    );
\dm_address[48]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(52),
      O => \dm_address[48]_i_5_n_0\
    );
\dm_address[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(51),
      O => \dm_address[48]_i_6_n_0\
    );
\dm_address[48]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(50),
      O => \dm_address[48]_i_7_n_0\
    );
\dm_address[48]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(49),
      O => \dm_address[48]_i_8_n_0\
    );
\dm_address[48]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(48),
      O => \dm_address[48]_i_9_n_0\
    );
\dm_address[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(63),
      O => \dm_address[56]_i_2_n_0\
    );
\dm_address[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(62),
      O => \dm_address[56]_i_3_n_0\
    );
\dm_address[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(61),
      O => \dm_address[56]_i_4_n_0\
    );
\dm_address[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(60),
      O => \dm_address[56]_i_5_n_0\
    );
\dm_address[56]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(59),
      O => \dm_address[56]_i_6_n_0\
    );
\dm_address[56]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(58),
      O => \dm_address[56]_i_7_n_0\
    );
\dm_address[56]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(57),
      O => \dm_address[56]_i_8_n_0\
    );
\dm_address[56]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56]\,
      I1 => \^load_new_addr\,
      I2 => dm_address_reg(56),
      O => \dm_address[56]_i_9_n_0\
    );
\dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(0),
      R => SR(0)
    );
\dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(10),
      R => SR(0)
    );
\dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(11),
      R => SR(0)
    );
\dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(12),
      R => SR(0)
    );
\dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(13),
      R => SR(0)
    );
\dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(14),
      R => SR(0)
    );
\dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(15),
      R => SR(0)
    );
\dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_15\,
      Q => dm_address_reg(16),
      R => SR(0)
    );
\dm_address_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \dm_address_reg[16]_i_1_n_0\,
      CO(6) => \dm_address_reg[16]_i_1_n_1\,
      CO(5) => \dm_address_reg[16]_i_1_n_2\,
      CO(4) => \dm_address_reg[16]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[16]_i_1_n_5\,
      CO(1) => \dm_address_reg[16]_i_1_n_6\,
      CO(0) => \dm_address_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[16]_i_1_n_8\,
      O(6) => \dm_address_reg[16]_i_1_n_9\,
      O(5) => \dm_address_reg[16]_i_1_n_10\,
      O(4) => \dm_address_reg[16]_i_1_n_11\,
      O(3) => \dm_address_reg[16]_i_1_n_12\,
      O(2) => \dm_address_reg[16]_i_1_n_13\,
      O(1) => \dm_address_reg[16]_i_1_n_14\,
      O(0) => \dm_address_reg[16]_i_1_n_15\,
      S(7) => \dm_address[16]_i_2_n_0\,
      S(6) => \dm_address[16]_i_3_n_0\,
      S(5) => \dm_address[16]_i_4_n_0\,
      S(4) => \dm_address[16]_i_5_n_0\,
      S(3) => \dm_address[16]_i_6_n_0\,
      S(2) => \dm_address[16]_i_7_n_0\,
      S(1) => \dm_address[16]_i_8_n_0\,
      S(0) => \dm_address[16]_i_9_n_0\
    );
\dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_14\,
      Q => dm_address_reg(17),
      R => SR(0)
    );
\dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_13\,
      Q => dm_address_reg(18),
      R => SR(0)
    );
\dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_12\,
      Q => dm_address_reg(19),
      R => SR(0)
    );
\dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(1),
      R => SR(0)
    );
\dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_11\,
      Q => dm_address_reg(20),
      R => SR(0)
    );
\dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_10\,
      Q => dm_address_reg(21),
      R => SR(0)
    );
\dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_9\,
      Q => dm_address_reg(22),
      R => SR(0)
    );
\dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[16]_i_1_n_8\,
      Q => dm_address_reg(23),
      R => SR(0)
    );
\dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_15\,
      Q => dm_address_reg(24),
      R => SR(0)
    );
\dm_address_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \dm_address_reg[24]_i_1_n_0\,
      CO(6) => \dm_address_reg[24]_i_1_n_1\,
      CO(5) => \dm_address_reg[24]_i_1_n_2\,
      CO(4) => \dm_address_reg[24]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[24]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[24]_i_1_n_5\,
      CO(1) => \dm_address_reg[24]_i_1_n_6\,
      CO(0) => \dm_address_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[24]_i_1_n_8\,
      O(6) => \dm_address_reg[24]_i_1_n_9\,
      O(5) => \dm_address_reg[24]_i_1_n_10\,
      O(4) => \dm_address_reg[24]_i_1_n_11\,
      O(3) => \dm_address_reg[24]_i_1_n_12\,
      O(2) => \dm_address_reg[24]_i_1_n_13\,
      O(1) => \dm_address_reg[24]_i_1_n_14\,
      O(0) => \dm_address_reg[24]_i_1_n_15\,
      S(7) => \dm_address[24]_i_2_n_0\,
      S(6) => \dm_address[24]_i_3_n_0\,
      S(5) => \dm_address[24]_i_4_n_0\,
      S(4) => \dm_address[24]_i_5_n_0\,
      S(3) => \dm_address[24]_i_6_n_0\,
      S(2) => \dm_address[24]_i_7_n_0\,
      S(1) => \dm_address[24]_i_8_n_0\,
      S(0) => \dm_address[24]_i_9_n_0\
    );
\dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_14\,
      Q => dm_address_reg(25),
      R => SR(0)
    );
\dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_13\,
      Q => dm_address_reg(26),
      R => SR(0)
    );
\dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_12\,
      Q => dm_address_reg(27),
      R => SR(0)
    );
\dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_11\,
      Q => dm_address_reg(28),
      R => SR(0)
    );
\dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_10\,
      Q => dm_address_reg(29),
      R => SR(0)
    );
\dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(2),
      R => SR(0)
    );
\dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_9\,
      Q => dm_address_reg(30),
      R => SR(0)
    );
\dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[24]_i_1_n_8\,
      Q => dm_address_reg(31),
      R => SR(0)
    );
\dm_address_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_15\,
      Q => dm_address_reg(32),
      R => SR(0)
    );
\dm_address_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[24]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \dm_address_reg[32]_i_1_n_0\,
      CO(6) => \dm_address_reg[32]_i_1_n_1\,
      CO(5) => \dm_address_reg[32]_i_1_n_2\,
      CO(4) => \dm_address_reg[32]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[32]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[32]_i_1_n_5\,
      CO(1) => \dm_address_reg[32]_i_1_n_6\,
      CO(0) => \dm_address_reg[32]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[32]_i_1_n_8\,
      O(6) => \dm_address_reg[32]_i_1_n_9\,
      O(5) => \dm_address_reg[32]_i_1_n_10\,
      O(4) => \dm_address_reg[32]_i_1_n_11\,
      O(3) => \dm_address_reg[32]_i_1_n_12\,
      O(2) => \dm_address_reg[32]_i_1_n_13\,
      O(1) => \dm_address_reg[32]_i_1_n_14\,
      O(0) => \dm_address_reg[32]_i_1_n_15\,
      S(7) => \dm_address[32]_i_2_n_0\,
      S(6) => \dm_address[32]_i_3_n_0\,
      S(5) => \dm_address[32]_i_4_n_0\,
      S(4) => \dm_address[32]_i_5_n_0\,
      S(3) => \dm_address[32]_i_6_n_0\,
      S(2) => \dm_address[32]_i_7_n_0\,
      S(1) => \dm_address[32]_i_8_n_0\,
      S(0) => \dm_address[32]_i_9_n_0\
    );
\dm_address_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_14\,
      Q => dm_address_reg(33),
      R => SR(0)
    );
\dm_address_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_13\,
      Q => dm_address_reg(34),
      R => SR(0)
    );
\dm_address_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_12\,
      Q => dm_address_reg(35),
      R => SR(0)
    );
\dm_address_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_11\,
      Q => dm_address_reg(36),
      R => SR(0)
    );
\dm_address_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_10\,
      Q => dm_address_reg(37),
      R => SR(0)
    );
\dm_address_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_9\,
      Q => dm_address_reg(38),
      R => SR(0)
    );
\dm_address_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[32]_i_1_n_8\,
      Q => dm_address_reg(39),
      R => SR(0)
    );
\dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(3),
      R => SR(0)
    );
\dm_address_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_15\,
      Q => dm_address_reg(40),
      R => SR(0)
    );
\dm_address_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[32]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \dm_address_reg[40]_i_1_n_0\,
      CO(6) => \dm_address_reg[40]_i_1_n_1\,
      CO(5) => \dm_address_reg[40]_i_1_n_2\,
      CO(4) => \dm_address_reg[40]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[40]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[40]_i_1_n_5\,
      CO(1) => \dm_address_reg[40]_i_1_n_6\,
      CO(0) => \dm_address_reg[40]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[40]_i_1_n_8\,
      O(6) => \dm_address_reg[40]_i_1_n_9\,
      O(5) => \dm_address_reg[40]_i_1_n_10\,
      O(4) => \dm_address_reg[40]_i_1_n_11\,
      O(3) => \dm_address_reg[40]_i_1_n_12\,
      O(2) => \dm_address_reg[40]_i_1_n_13\,
      O(1) => \dm_address_reg[40]_i_1_n_14\,
      O(0) => \dm_address_reg[40]_i_1_n_15\,
      S(7) => \dm_address[40]_i_2_n_0\,
      S(6) => \dm_address[40]_i_3_n_0\,
      S(5) => \dm_address[40]_i_4_n_0\,
      S(4) => \dm_address[40]_i_5_n_0\,
      S(3) => \dm_address[40]_i_6_n_0\,
      S(2) => \dm_address[40]_i_7_n_0\,
      S(1) => \dm_address[40]_i_8_n_0\,
      S(0) => \dm_address[40]_i_9_n_0\
    );
\dm_address_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_14\,
      Q => dm_address_reg(41),
      R => SR(0)
    );
\dm_address_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_13\,
      Q => dm_address_reg(42),
      R => SR(0)
    );
\dm_address_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_12\,
      Q => dm_address_reg(43),
      R => SR(0)
    );
\dm_address_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_11\,
      Q => dm_address_reg(44),
      R => SR(0)
    );
\dm_address_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_10\,
      Q => dm_address_reg(45),
      R => SR(0)
    );
\dm_address_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_9\,
      Q => dm_address_reg(46),
      R => SR(0)
    );
\dm_address_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[40]_i_1_n_8\,
      Q => dm_address_reg(47),
      R => SR(0)
    );
\dm_address_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_15\,
      Q => dm_address_reg(48),
      R => SR(0)
    );
\dm_address_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[40]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \dm_address_reg[48]_i_1_n_0\,
      CO(6) => \dm_address_reg[48]_i_1_n_1\,
      CO(5) => \dm_address_reg[48]_i_1_n_2\,
      CO(4) => \dm_address_reg[48]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[48]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[48]_i_1_n_5\,
      CO(1) => \dm_address_reg[48]_i_1_n_6\,
      CO(0) => \dm_address_reg[48]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[48]_i_1_n_8\,
      O(6) => \dm_address_reg[48]_i_1_n_9\,
      O(5) => \dm_address_reg[48]_i_1_n_10\,
      O(4) => \dm_address_reg[48]_i_1_n_11\,
      O(3) => \dm_address_reg[48]_i_1_n_12\,
      O(2) => \dm_address_reg[48]_i_1_n_13\,
      O(1) => \dm_address_reg[48]_i_1_n_14\,
      O(0) => \dm_address_reg[48]_i_1_n_15\,
      S(7) => \dm_address[48]_i_2_n_0\,
      S(6) => \dm_address[48]_i_3_n_0\,
      S(5) => \dm_address[48]_i_4_n_0\,
      S(4) => \dm_address[48]_i_5_n_0\,
      S(3) => \dm_address[48]_i_6_n_0\,
      S(2) => \dm_address[48]_i_7_n_0\,
      S(1) => \dm_address[48]_i_8_n_0\,
      S(0) => \dm_address[48]_i_9_n_0\
    );
\dm_address_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_14\,
      Q => dm_address_reg(49),
      R => SR(0)
    );
\dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(4),
      R => SR(0)
    );
\dm_address_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_13\,
      Q => dm_address_reg(50),
      R => SR(0)
    );
\dm_address_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_12\,
      Q => dm_address_reg(51),
      R => SR(0)
    );
\dm_address_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_11\,
      Q => dm_address_reg(52),
      R => SR(0)
    );
\dm_address_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_10\,
      Q => dm_address_reg(53),
      R => SR(0)
    );
\dm_address_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_9\,
      Q => dm_address_reg(54),
      R => SR(0)
    );
\dm_address_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[48]_i_1_n_8\,
      Q => dm_address_reg(55),
      R => SR(0)
    );
\dm_address_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_15\,
      Q => dm_address_reg(56),
      R => SR(0)
    );
\dm_address_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[48]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \dm_address_reg[56]_i_1_n_1\,
      CO(5) => \dm_address_reg[56]_i_1_n_2\,
      CO(4) => \dm_address_reg[56]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[56]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[56]_i_1_n_5\,
      CO(1) => \dm_address_reg[56]_i_1_n_6\,
      CO(0) => \dm_address_reg[56]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \dm_address_reg[56]_i_1_n_8\,
      O(6) => \dm_address_reg[56]_i_1_n_9\,
      O(5) => \dm_address_reg[56]_i_1_n_10\,
      O(4) => \dm_address_reg[56]_i_1_n_11\,
      O(3) => \dm_address_reg[56]_i_1_n_12\,
      O(2) => \dm_address_reg[56]_i_1_n_13\,
      O(1) => \dm_address_reg[56]_i_1_n_14\,
      O(0) => \dm_address_reg[56]_i_1_n_15\,
      S(7) => \dm_address[56]_i_2_n_0\,
      S(6) => \dm_address[56]_i_3_n_0\,
      S(5) => \dm_address[56]_i_4_n_0\,
      S(4) => \dm_address[56]_i_5_n_0\,
      S(3) => \dm_address[56]_i_6_n_0\,
      S(2) => \dm_address[56]_i_7_n_0\,
      S(1) => \dm_address[56]_i_8_n_0\,
      S(0) => \dm_address[56]_i_9_n_0\
    );
\dm_address_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_14\,
      Q => dm_address_reg(57),
      R => SR(0)
    );
\dm_address_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_13\,
      Q => dm_address_reg(58),
      R => SR(0)
    );
\dm_address_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_12\,
      Q => dm_address_reg(59),
      R => SR(0)
    );
\dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(5),
      R => SR(0)
    );
\dm_address_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_11\,
      Q => dm_address_reg(60),
      R => SR(0)
    );
\dm_address_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_10\,
      Q => dm_address_reg(61),
      R => SR(0)
    );
\dm_address_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_9\,
      Q => dm_address_reg(62),
      R => SR(0)
    );
\dm_address_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \dm_address_reg[56]_i_1_n_8\,
      Q => dm_address_reg(63),
      R => SR(0)
    );
\dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(6),
      R => SR(0)
    );
\dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => O(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(7),
      R => SR(0)
    );
\dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(8),
      R => SR(0)
    );
\dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \dm_address[0]_i_1_n_0\,
      D => \stride_vid_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[47]_0\(9),
      R => SR(0)
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_27_out,
      Q => \^tstvect_fsync_d1\,
      R => SR(0)
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d1\,
      Q => \^tstvect_fsync_d2\,
      R => SR(0)
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^tstvect_fsync_d2\,
      Q => frame_sync_d3,
      R => SR(0)
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => \^frame_sync_reg\,
      R => SR(0)
    );
halted_set_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055100000"
    )
        port map (
      I0 => \^gen_min_for_sync.sft_rst_dly15_reg\,
      I1 => \state_reg[1]\,
      I2 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\,
      I3 => mm2s_halt,
      I4 => datamover_idle,
      I5 => p_71_out(0),
      O => halted_set_i0
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => D(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => D(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => D(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => D(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => D(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => D(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => D(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => D(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => D(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => D(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => D(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => D(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => D(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => D(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => D(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => D(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => D(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => D(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => D(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => D(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => D(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => D(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => D(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => D(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => D(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => D(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => D(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => D(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => D(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => D(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => D(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => D(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => D(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => D(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => D(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => D(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => D(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => D(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => D(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => D(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => D(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => D(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => D(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => D(47)
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => D(48)
    );
\s_axis_cmd_tdata[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[64]\,
      O => D(49)
    );
\s_axis_cmd_tdata[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[65]\,
      O => D(50)
    );
\s_axis_cmd_tdata[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[66]\,
      O => D(51)
    );
\s_axis_cmd_tdata[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[67]\,
      O => D(52)
    );
\s_axis_cmd_tdata[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[68]\,
      O => D(53)
    );
\s_axis_cmd_tdata[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[69]\,
      O => D(54)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => D(6)
    );
\s_axis_cmd_tdata[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[70]\,
      O => D(55)
    );
\s_axis_cmd_tdata[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[71]\,
      O => D(56)
    );
\s_axis_cmd_tdata[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[72]\,
      O => D(57)
    );
\s_axis_cmd_tdata[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[73]\,
      O => D(58)
    );
\s_axis_cmd_tdata[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[74]\,
      O => D(59)
    );
\s_axis_cmd_tdata[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[75]\,
      O => D(60)
    );
\s_axis_cmd_tdata[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[76]\,
      O => D(61)
    );
\s_axis_cmd_tdata[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[77]\,
      O => D(62)
    );
\s_axis_cmd_tdata[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[78]\,
      O => D(63)
    );
\s_axis_cmd_tdata[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[79]\,
      O => D(64)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => D(7)
    );
\s_axis_cmd_tdata[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[80]\,
      O => D(65)
    );
\s_axis_cmd_tdata[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[81]\,
      O => D(66)
    );
\s_axis_cmd_tdata[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[82]\,
      O => D(67)
    );
\s_axis_cmd_tdata[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[83]\,
      O => D(68)
    );
\s_axis_cmd_tdata[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[84]\,
      O => D(69)
    );
\s_axis_cmd_tdata[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[85]\,
      O => D(70)
    );
\s_axis_cmd_tdata[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[86]\,
      O => D(71)
    );
\s_axis_cmd_tdata[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[87]\,
      O => D(72)
    );
\s_axis_cmd_tdata[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[88]\,
      O => D(73)
    );
\s_axis_cmd_tdata[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[89]\,
      O => D(74)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => D(8)
    );
\s_axis_cmd_tdata[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[90]\,
      O => D(75)
    );
\s_axis_cmd_tdata[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[91]\,
      O => D(76)
    );
\s_axis_cmd_tdata[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[92]\,
      O => D(77)
    );
\s_axis_cmd_tdata[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[93]\,
      O => D(78)
    );
\s_axis_cmd_tdata[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[94]\,
      O => D(79)
    );
\s_axis_cmd_tdata[95]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[95]\,
      O => D(80)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_cmd_tvalid_reg\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => D(9)
    );
s_soft_reset_i0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => cmnd_idle,
      I2 => \cmnds_queued_reg__0\(4),
      I3 => s_soft_reset_i0_i_3_n_0,
      O => \^gen_min_for_sync.sft_rst_dly15_reg\
    );
s_soft_reset_i0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => \dmacr_i_reg[2]\,
      I3 => dmacntrl_cs(1),
      O => cmnd_idle
    );
s_soft_reset_i0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(7),
      I1 => \cmnds_queued_reg__0\(6),
      I2 => \cmnds_queued_reg__0\(1),
      I3 => \cmnds_queued_reg__0\(0),
      I4 => \cmnds_queued_reg__0\(2),
      I5 => \cmnds_queued_reg__0\(3),
      O => s_soft_reset_i0_i_3_n_0
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      O => p_0_in(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(10),
      I3 => \vert_count_reg__0\(8),
      I4 => \vert_count_reg__0\(9),
      I5 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\vert_count[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \vert_count[6]_i_2_n_0\,
      I1 => \vert_count_reg__0\(6),
      I2 => \vert_count_reg__0\(7),
      I3 => \vert_count_reg__0\(4),
      I4 => \vert_count_reg__0\(5),
      O => \vert_count[10]_i_2_n_0\
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(11),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(11),
      I3 => \vert_count[11]_i_2_n_0\,
      O => p_0_in(11)
    );
\vert_count[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \vert_count_reg__0\(8),
      I1 => \vert_count_reg__0\(9),
      I2 => \vert_count[6]_i_2_n_0\,
      I3 => \vert_count[12]_i_4_n_0\,
      I4 => \vert_count_reg__0\(10),
      O => \vert_count[11]_i_2_n_0\
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220000003000"
    )
        port map (
      I0 => dmacntrl_ns1,
      I1 => dmacntrl_ns14_out,
      I2 => p_71_out(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      I5 => dmacntrl_cs(0),
      O => \vert_count[12]_i_1_n_0\
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(12),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(12),
      I3 => \vert_count[12]_i_3_n_0\,
      O => p_0_in(12)
    );
\vert_count[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \vert_count_reg__0\(10),
      I1 => \vert_count[12]_i_4_n_0\,
      I2 => \vert_count[6]_i_2_n_0\,
      I3 => \vert_count_reg__0\(9),
      I4 => \vert_count_reg__0\(8),
      I5 => \vert_count_reg__0\(11),
      O => \vert_count[12]_i_3_n_0\
    );
\vert_count[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \vert_count_reg__0\(5),
      I1 => \vert_count_reg__0\(4),
      I2 => \vert_count_reg__0\(7),
      I3 => \vert_count_reg__0\(6),
      O => \vert_count[12]_i_4_n_0\
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Q(1),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(1),
      O => p_0_in(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Q(2),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(1),
      I4 => \vert_count_reg__0\(2),
      O => p_0_in(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => Q(3),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(3),
      I3 => \vert_count_reg__0\(0),
      I4 => \vert_count_reg__0\(1),
      I5 => \vert_count_reg__0\(2),
      O => p_0_in(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(4),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(4),
      I3 => \vert_count[6]_i_2_n_0\,
      O => p_0_in(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(5),
      I3 => \vert_count_reg__0\(4),
      I4 => \vert_count[6]_i_2_n_0\,
      O => p_0_in(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(6),
      I3 => \vert_count_reg__0\(5),
      I4 => \vert_count[6]_i_2_n_0\,
      I5 => \vert_count_reg__0\(4),
      O => p_0_in(6)
    );
\vert_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \vert_count_reg__0\(1),
      I1 => \vert_count_reg__0\(0),
      I2 => \vert_count_reg__0\(3),
      I3 => \vert_count_reg__0\(2),
      O => \vert_count[6]_i_2_n_0\
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(7),
      I3 => \vert_count_reg__0\(6),
      I4 => \vert_count[7]_i_2_n_0\,
      O => p_0_in(7)
    );
\vert_count[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \vert_count_reg__0\(4),
      I1 => \vert_count_reg__0\(1),
      I2 => \vert_count_reg__0\(0),
      I3 => \vert_count_reg__0\(3),
      I4 => \vert_count_reg__0\(2),
      I5 => \vert_count_reg__0\(5),
      O => \vert_count[7]_i_2_n_0\
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Q(8),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(8),
      I3 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^load_new_addr\,
      I2 => \vert_count_reg__0\(9),
      I3 => \vert_count_reg__0\(8),
      I4 => \vert_count[10]_i_2_n_0\,
      O => p_0_in(9)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(0),
      Q => \vert_count_reg__0\(0),
      R => SR(0)
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(10),
      Q => \vert_count_reg__0\(10),
      R => SR(0)
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(11),
      Q => \vert_count_reg__0\(11),
      R => SR(0)
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(12),
      Q => \vert_count_reg__0\(12),
      R => SR(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(1),
      Q => \vert_count_reg__0\(1),
      R => SR(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(2),
      Q => \vert_count_reg__0\(2),
      R => SR(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(3),
      Q => \vert_count_reg__0\(3),
      R => SR(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(4),
      Q => \vert_count_reg__0\(4),
      R => SR(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(5),
      Q => \vert_count_reg__0\(5),
      R => SR(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(6),
      Q => \vert_count_reg__0\(6),
      R => SR(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(7),
      Q => \vert_count_reg__0\(7),
      R => SR(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(8),
      Q => \vert_count_reg__0\(8),
      R => SR(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \vert_count[12]_i_1_n_0\,
      D => p_0_in(9),
      Q => \vert_count_reg__0\(9),
      R => SR(0)
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => p_71_out(0),
      I4 => dmacntrl_ns14_out,
      O => \^load_new_addr\
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => SR(0)
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  port (
    p_18_out : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ : out STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    prmry_resetn_i_reg_0 : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_26_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of hold_sof_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of packet_sof_i : label is "soft_lutpair76";
begin
\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454544454545454"
    )
        port map (
      I0 => prmry_resetn_i_reg_0,
      I1 => p_53_out,
      I2 => ch1_delay_cnt_en,
      I3 => hold_sof,
      I4 => s_valid_d1,
      I5 => s_valid,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => p_26_out,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
packet_sof_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_valid,
      I1 => s_valid_d1,
      I2 => hold_sof,
      O => p_18_out
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => prmry_resetn_i_reg
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => prmry_resetn_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  port (
    p_40_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_set_i0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_70_out : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr is
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
begin
\I_DMA_REGISTER/halted_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => p_30_out,
      I1 => p_70_out,
      I2 => mm2s_prmry_resetn,
      I3 => p_31_out,
      O => halted_reg
    );
all_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \state_reg[1]\,
      Q => p_40_out,
      S => SR(0)
    );
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg,
      Q => datamover_idle,
      R => SR(0)
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_71_out(0),
      Q => p_30_out,
      R => SR(0)
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_31_out,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    d2_ready : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    d2_last : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    d2_user : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \acc_data_reg[191]\ : in STD_LOGIC_VECTOR ( 191 downto 0 );
    \acc_keep_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal \^d2_ready\ : STD_LOGIC;
  signal m_axis_mm2s_tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal \r0_data_reg_n_0_[144]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[145]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[146]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[147]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[148]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[149]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[150]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[151]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[152]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[153]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[154]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[155]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[156]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[157]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[158]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[159]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[160]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[161]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[162]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[163]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[164]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[165]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[166]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[167]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[168]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[169]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[170]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[171]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[172]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[173]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[174]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[175]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[176]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[177]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[178]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[179]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[180]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[181]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[182]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[183]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[184]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[185]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[186]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[187]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[188]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[189]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[190]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[191]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 2 to 2 );
  signal r0_is_null_r : STD_LOGIC;
  signal \r0_is_null_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_is_null_r_reg_n_0_[2]\ : STD_LOGIC;
  signal r0_keep : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal r0_out_sel_next_r : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_5_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_next_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal r1_keep : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[4]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[5]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal r1_load : STD_LOGIC;
  signal r1_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \r1_user[0]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_mm2s_tlast_INST_0_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of s_valid_i_2 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair62";
begin
  d2_ready <= \^d2_ready\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
\m_axis_mm2s_tdata[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(144),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(96),
      I4 => p_0_in1_in(48),
      I5 => p_0_in1_in(0),
      O => m_axis_mm2s_tdata(0)
    );
\m_axis_mm2s_tdata[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(154),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(106),
      I4 => p_0_in1_in(58),
      I5 => p_0_in1_in(10),
      O => m_axis_mm2s_tdata(10)
    );
\m_axis_mm2s_tdata[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(155),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(107),
      I4 => p_0_in1_in(59),
      I5 => p_0_in1_in(11),
      O => m_axis_mm2s_tdata(11)
    );
\m_axis_mm2s_tdata[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(156),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(108),
      I4 => p_0_in1_in(60),
      I5 => p_0_in1_in(12),
      O => m_axis_mm2s_tdata(12)
    );
\m_axis_mm2s_tdata[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(157),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(109),
      I4 => p_0_in1_in(61),
      I5 => p_0_in1_in(13),
      O => m_axis_mm2s_tdata(13)
    );
\m_axis_mm2s_tdata[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(158),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(110),
      I4 => p_0_in1_in(62),
      I5 => p_0_in1_in(14),
      O => m_axis_mm2s_tdata(14)
    );
\m_axis_mm2s_tdata[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(159),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(111),
      I4 => p_0_in1_in(63),
      I5 => p_0_in1_in(15),
      O => m_axis_mm2s_tdata(15)
    );
\m_axis_mm2s_tdata[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(160),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(112),
      I4 => p_0_in1_in(64),
      I5 => p_0_in1_in(16),
      O => m_axis_mm2s_tdata(16)
    );
\m_axis_mm2s_tdata[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(161),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(113),
      I4 => p_0_in1_in(65),
      I5 => p_0_in1_in(17),
      O => m_axis_mm2s_tdata(17)
    );
\m_axis_mm2s_tdata[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(162),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(114),
      I4 => p_0_in1_in(66),
      I5 => p_0_in1_in(18),
      O => m_axis_mm2s_tdata(18)
    );
\m_axis_mm2s_tdata[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(163),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(115),
      I4 => p_0_in1_in(67),
      I5 => p_0_in1_in(19),
      O => m_axis_mm2s_tdata(19)
    );
\m_axis_mm2s_tdata[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(145),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(97),
      I4 => p_0_in1_in(49),
      I5 => p_0_in1_in(1),
      O => m_axis_mm2s_tdata(1)
    );
\m_axis_mm2s_tdata[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(164),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(116),
      I4 => p_0_in1_in(68),
      I5 => p_0_in1_in(20),
      O => m_axis_mm2s_tdata(20)
    );
\m_axis_mm2s_tdata[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(165),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(117),
      I4 => p_0_in1_in(69),
      I5 => p_0_in1_in(21),
      O => m_axis_mm2s_tdata(21)
    );
\m_axis_mm2s_tdata[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(166),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(118),
      I4 => p_0_in1_in(70),
      I5 => p_0_in1_in(22),
      O => m_axis_mm2s_tdata(22)
    );
\m_axis_mm2s_tdata[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(167),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(119),
      I4 => p_0_in1_in(71),
      I5 => p_0_in1_in(23),
      O => m_axis_mm2s_tdata(23)
    );
\m_axis_mm2s_tdata[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(168),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(120),
      I4 => p_0_in1_in(72),
      I5 => p_0_in1_in(24),
      O => m_axis_mm2s_tdata(24)
    );
\m_axis_mm2s_tdata[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(169),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(121),
      I4 => p_0_in1_in(73),
      I5 => p_0_in1_in(25),
      O => m_axis_mm2s_tdata(25)
    );
\m_axis_mm2s_tdata[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(170),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(122),
      I4 => p_0_in1_in(74),
      I5 => p_0_in1_in(26),
      O => m_axis_mm2s_tdata(26)
    );
\m_axis_mm2s_tdata[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(171),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(123),
      I4 => p_0_in1_in(75),
      I5 => p_0_in1_in(27),
      O => m_axis_mm2s_tdata(27)
    );
\m_axis_mm2s_tdata[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(172),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(124),
      I4 => p_0_in1_in(76),
      I5 => p_0_in1_in(28),
      O => m_axis_mm2s_tdata(28)
    );
\m_axis_mm2s_tdata[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(173),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(125),
      I4 => p_0_in1_in(77),
      I5 => p_0_in1_in(29),
      O => m_axis_mm2s_tdata(29)
    );
\m_axis_mm2s_tdata[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(146),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(98),
      I4 => p_0_in1_in(50),
      I5 => p_0_in1_in(2),
      O => m_axis_mm2s_tdata(2)
    );
\m_axis_mm2s_tdata[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(174),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(126),
      I4 => p_0_in1_in(78),
      I5 => p_0_in1_in(30),
      O => m_axis_mm2s_tdata(30)
    );
\m_axis_mm2s_tdata[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(175),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(127),
      I4 => p_0_in1_in(79),
      I5 => p_0_in1_in(31),
      O => m_axis_mm2s_tdata(31)
    );
\m_axis_mm2s_tdata[32]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(176),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(128),
      I4 => p_0_in1_in(80),
      I5 => p_0_in1_in(32),
      O => m_axis_mm2s_tdata(32)
    );
\m_axis_mm2s_tdata[33]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(177),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(129),
      I4 => p_0_in1_in(81),
      I5 => p_0_in1_in(33),
      O => m_axis_mm2s_tdata(33)
    );
\m_axis_mm2s_tdata[34]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(178),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(130),
      I4 => p_0_in1_in(82),
      I5 => p_0_in1_in(34),
      O => m_axis_mm2s_tdata(34)
    );
\m_axis_mm2s_tdata[35]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(179),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(131),
      I4 => p_0_in1_in(83),
      I5 => p_0_in1_in(35),
      O => m_axis_mm2s_tdata(35)
    );
\m_axis_mm2s_tdata[36]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(180),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(132),
      I4 => p_0_in1_in(84),
      I5 => p_0_in1_in(36),
      O => m_axis_mm2s_tdata(36)
    );
\m_axis_mm2s_tdata[37]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(181),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(133),
      I4 => p_0_in1_in(85),
      I5 => p_0_in1_in(37),
      O => m_axis_mm2s_tdata(37)
    );
\m_axis_mm2s_tdata[38]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(182),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(134),
      I4 => p_0_in1_in(86),
      I5 => p_0_in1_in(38),
      O => m_axis_mm2s_tdata(38)
    );
\m_axis_mm2s_tdata[39]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(183),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(135),
      I4 => p_0_in1_in(87),
      I5 => p_0_in1_in(39),
      O => m_axis_mm2s_tdata(39)
    );
\m_axis_mm2s_tdata[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(147),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(99),
      I4 => p_0_in1_in(51),
      I5 => p_0_in1_in(3),
      O => m_axis_mm2s_tdata(3)
    );
\m_axis_mm2s_tdata[40]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(184),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(136),
      I4 => p_0_in1_in(88),
      I5 => p_0_in1_in(40),
      O => m_axis_mm2s_tdata(40)
    );
\m_axis_mm2s_tdata[41]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(185),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(137),
      I4 => p_0_in1_in(89),
      I5 => p_0_in1_in(41),
      O => m_axis_mm2s_tdata(41)
    );
\m_axis_mm2s_tdata[42]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(186),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(138),
      I4 => p_0_in1_in(90),
      I5 => p_0_in1_in(42),
      O => m_axis_mm2s_tdata(42)
    );
\m_axis_mm2s_tdata[43]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(187),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(139),
      I4 => p_0_in1_in(91),
      I5 => p_0_in1_in(43),
      O => m_axis_mm2s_tdata(43)
    );
\m_axis_mm2s_tdata[44]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(188),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(140),
      I4 => p_0_in1_in(92),
      I5 => p_0_in1_in(44),
      O => m_axis_mm2s_tdata(44)
    );
\m_axis_mm2s_tdata[45]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(189),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(141),
      I4 => p_0_in1_in(93),
      I5 => p_0_in1_in(45),
      O => m_axis_mm2s_tdata(45)
    );
\m_axis_mm2s_tdata[46]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(190),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(142),
      I4 => p_0_in1_in(94),
      I5 => p_0_in1_in(46),
      O => m_axis_mm2s_tdata(46)
    );
\m_axis_mm2s_tdata[47]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(191),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(143),
      I4 => p_0_in1_in(95),
      I5 => p_0_in1_in(47),
      O => m_axis_mm2s_tdata(47)
    );
\m_axis_mm2s_tdata[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(148),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(100),
      I4 => p_0_in1_in(52),
      I5 => p_0_in1_in(4),
      O => m_axis_mm2s_tdata(4)
    );
\m_axis_mm2s_tdata[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(149),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(101),
      I4 => p_0_in1_in(53),
      I5 => p_0_in1_in(5),
      O => m_axis_mm2s_tdata(5)
    );
\m_axis_mm2s_tdata[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(150),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(102),
      I4 => p_0_in1_in(54),
      I5 => p_0_in1_in(6),
      O => m_axis_mm2s_tdata(6)
    );
\m_axis_mm2s_tdata[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(151),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(103),
      I4 => p_0_in1_in(55),
      I5 => p_0_in1_in(7),
      O => m_axis_mm2s_tdata(7)
    );
\m_axis_mm2s_tdata[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(152),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(104),
      I4 => p_0_in1_in(56),
      I5 => p_0_in1_in(8),
      O => m_axis_mm2s_tdata(8)
    );
\m_axis_mm2s_tdata[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => p_0_in1_in(153),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => p_0_in1_in(105),
      I4 => p_0_in1_in(57),
      I5 => p_0_in1_in(9),
      O => m_axis_mm2s_tdata(9)
    );
\m_axis_mm2s_tkeep[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(0),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(12),
      I4 => r0_keep(6),
      I5 => r0_keep(0),
      O => m_axis_mm2s_tkeep(0)
    );
\m_axis_mm2s_tkeep[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(1),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(13),
      I4 => r0_keep(7),
      I5 => r0_keep(1),
      O => m_axis_mm2s_tkeep(1)
    );
\m_axis_mm2s_tkeep[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(2),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(14),
      I4 => r0_keep(8),
      I5 => r0_keep(2),
      O => m_axis_mm2s_tkeep(2)
    );
\m_axis_mm2s_tkeep[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(3),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(15),
      I4 => r0_keep(9),
      I5 => r0_keep(3),
      O => m_axis_mm2s_tkeep(3)
    );
\m_axis_mm2s_tkeep[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(4),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(16),
      I4 => r0_keep(10),
      I5 => r0_keep(4),
      O => m_axis_mm2s_tkeep(4)
    );
\m_axis_mm2s_tkeep[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => r1_keep(5),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => \r0_out_sel_r_reg_n_0_[1]\,
      I3 => r0_keep(17),
      I4 => r0_keep(11),
      I5 => r0_keep(5),
      O => m_axis_mm2s_tkeep(5)
    );
m_axis_mm2s_tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202222F2022222"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => \state_reg_n_0_[2]\,
      I3 => r1_last_reg_n_0,
      I4 => \^m_axis_mm2s_tvalid\,
      I5 => \^d2_ready\,
      O => m_axis_mm2s_tlast
    );
m_axis_mm2s_tlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => \r0_is_null_r_reg_n_0_[2]\,
      I2 => \r0_is_null_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tlast_INST_0_i_1_n_0
    );
\m_axis_mm2s_tuser[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A00C"
    )
        port map (
      I0 => r1_user(0),
      I1 => r0_user(0),
      I2 => \r0_out_sel_r_reg_n_0_[0]\,
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      O => m_axis_mm2s_tuser(0)
    );
\r0_data[191]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(100),
      Q => p_0_in1_in(100),
      R => '0'
    );
\r0_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(101),
      Q => p_0_in1_in(101),
      R => '0'
    );
\r0_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(102),
      Q => p_0_in1_in(102),
      R => '0'
    );
\r0_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(103),
      Q => p_0_in1_in(103),
      R => '0'
    );
\r0_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(104),
      Q => p_0_in1_in(104),
      R => '0'
    );
\r0_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(105),
      Q => p_0_in1_in(105),
      R => '0'
    );
\r0_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(106),
      Q => p_0_in1_in(106),
      R => '0'
    );
\r0_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(107),
      Q => p_0_in1_in(107),
      R => '0'
    );
\r0_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(108),
      Q => p_0_in1_in(108),
      R => '0'
    );
\r0_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(109),
      Q => p_0_in1_in(109),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(110),
      Q => p_0_in1_in(110),
      R => '0'
    );
\r0_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(111),
      Q => p_0_in1_in(111),
      R => '0'
    );
\r0_data_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(112),
      Q => p_0_in1_in(112),
      R => '0'
    );
\r0_data_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(113),
      Q => p_0_in1_in(113),
      R => '0'
    );
\r0_data_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(114),
      Q => p_0_in1_in(114),
      R => '0'
    );
\r0_data_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(115),
      Q => p_0_in1_in(115),
      R => '0'
    );
\r0_data_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(116),
      Q => p_0_in1_in(116),
      R => '0'
    );
\r0_data_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(117),
      Q => p_0_in1_in(117),
      R => '0'
    );
\r0_data_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(118),
      Q => p_0_in1_in(118),
      R => '0'
    );
\r0_data_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(119),
      Q => p_0_in1_in(119),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(120),
      Q => p_0_in1_in(120),
      R => '0'
    );
\r0_data_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(121),
      Q => p_0_in1_in(121),
      R => '0'
    );
\r0_data_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(122),
      Q => p_0_in1_in(122),
      R => '0'
    );
\r0_data_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(123),
      Q => p_0_in1_in(123),
      R => '0'
    );
\r0_data_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(124),
      Q => p_0_in1_in(124),
      R => '0'
    );
\r0_data_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(125),
      Q => p_0_in1_in(125),
      R => '0'
    );
\r0_data_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(126),
      Q => p_0_in1_in(126),
      R => '0'
    );
\r0_data_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(127),
      Q => p_0_in1_in(127),
      R => '0'
    );
\r0_data_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(128),
      Q => p_0_in1_in(128),
      R => '0'
    );
\r0_data_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(129),
      Q => p_0_in1_in(129),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(130),
      Q => p_0_in1_in(130),
      R => '0'
    );
\r0_data_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(131),
      Q => p_0_in1_in(131),
      R => '0'
    );
\r0_data_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(132),
      Q => p_0_in1_in(132),
      R => '0'
    );
\r0_data_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(133),
      Q => p_0_in1_in(133),
      R => '0'
    );
\r0_data_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(134),
      Q => p_0_in1_in(134),
      R => '0'
    );
\r0_data_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(135),
      Q => p_0_in1_in(135),
      R => '0'
    );
\r0_data_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(136),
      Q => p_0_in1_in(136),
      R => '0'
    );
\r0_data_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(137),
      Q => p_0_in1_in(137),
      R => '0'
    );
\r0_data_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(138),
      Q => p_0_in1_in(138),
      R => '0'
    );
\r0_data_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(139),
      Q => p_0_in1_in(139),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(140),
      Q => p_0_in1_in(140),
      R => '0'
    );
\r0_data_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(141),
      Q => p_0_in1_in(141),
      R => '0'
    );
\r0_data_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(142),
      Q => p_0_in1_in(142),
      R => '0'
    );
\r0_data_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(143),
      Q => p_0_in1_in(143),
      R => '0'
    );
\r0_data_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(144),
      Q => \r0_data_reg_n_0_[144]\,
      R => '0'
    );
\r0_data_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(145),
      Q => \r0_data_reg_n_0_[145]\,
      R => '0'
    );
\r0_data_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(146),
      Q => \r0_data_reg_n_0_[146]\,
      R => '0'
    );
\r0_data_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(147),
      Q => \r0_data_reg_n_0_[147]\,
      R => '0'
    );
\r0_data_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(148),
      Q => \r0_data_reg_n_0_[148]\,
      R => '0'
    );
\r0_data_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(149),
      Q => \r0_data_reg_n_0_[149]\,
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(150),
      Q => \r0_data_reg_n_0_[150]\,
      R => '0'
    );
\r0_data_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(151),
      Q => \r0_data_reg_n_0_[151]\,
      R => '0'
    );
\r0_data_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(152),
      Q => \r0_data_reg_n_0_[152]\,
      R => '0'
    );
\r0_data_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(153),
      Q => \r0_data_reg_n_0_[153]\,
      R => '0'
    );
\r0_data_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(154),
      Q => \r0_data_reg_n_0_[154]\,
      R => '0'
    );
\r0_data_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(155),
      Q => \r0_data_reg_n_0_[155]\,
      R => '0'
    );
\r0_data_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(156),
      Q => \r0_data_reg_n_0_[156]\,
      R => '0'
    );
\r0_data_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(157),
      Q => \r0_data_reg_n_0_[157]\,
      R => '0'
    );
\r0_data_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(158),
      Q => \r0_data_reg_n_0_[158]\,
      R => '0'
    );
\r0_data_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(159),
      Q => \r0_data_reg_n_0_[159]\,
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(160),
      Q => \r0_data_reg_n_0_[160]\,
      R => '0'
    );
\r0_data_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(161),
      Q => \r0_data_reg_n_0_[161]\,
      R => '0'
    );
\r0_data_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(162),
      Q => \r0_data_reg_n_0_[162]\,
      R => '0'
    );
\r0_data_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(163),
      Q => \r0_data_reg_n_0_[163]\,
      R => '0'
    );
\r0_data_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(164),
      Q => \r0_data_reg_n_0_[164]\,
      R => '0'
    );
\r0_data_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(165),
      Q => \r0_data_reg_n_0_[165]\,
      R => '0'
    );
\r0_data_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(166),
      Q => \r0_data_reg_n_0_[166]\,
      R => '0'
    );
\r0_data_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(167),
      Q => \r0_data_reg_n_0_[167]\,
      R => '0'
    );
\r0_data_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(168),
      Q => \r0_data_reg_n_0_[168]\,
      R => '0'
    );
\r0_data_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(169),
      Q => \r0_data_reg_n_0_[169]\,
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(170),
      Q => \r0_data_reg_n_0_[170]\,
      R => '0'
    );
\r0_data_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(171),
      Q => \r0_data_reg_n_0_[171]\,
      R => '0'
    );
\r0_data_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(172),
      Q => \r0_data_reg_n_0_[172]\,
      R => '0'
    );
\r0_data_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(173),
      Q => \r0_data_reg_n_0_[173]\,
      R => '0'
    );
\r0_data_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(174),
      Q => \r0_data_reg_n_0_[174]\,
      R => '0'
    );
\r0_data_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(175),
      Q => \r0_data_reg_n_0_[175]\,
      R => '0'
    );
\r0_data_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(176),
      Q => \r0_data_reg_n_0_[176]\,
      R => '0'
    );
\r0_data_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(177),
      Q => \r0_data_reg_n_0_[177]\,
      R => '0'
    );
\r0_data_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(178),
      Q => \r0_data_reg_n_0_[178]\,
      R => '0'
    );
\r0_data_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(179),
      Q => \r0_data_reg_n_0_[179]\,
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(180),
      Q => \r0_data_reg_n_0_[180]\,
      R => '0'
    );
\r0_data_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(181),
      Q => \r0_data_reg_n_0_[181]\,
      R => '0'
    );
\r0_data_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(182),
      Q => \r0_data_reg_n_0_[182]\,
      R => '0'
    );
\r0_data_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(183),
      Q => \r0_data_reg_n_0_[183]\,
      R => '0'
    );
\r0_data_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(184),
      Q => \r0_data_reg_n_0_[184]\,
      R => '0'
    );
\r0_data_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(185),
      Q => \r0_data_reg_n_0_[185]\,
      R => '0'
    );
\r0_data_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(186),
      Q => \r0_data_reg_n_0_[186]\,
      R => '0'
    );
\r0_data_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(187),
      Q => \r0_data_reg_n_0_[187]\,
      R => '0'
    );
\r0_data_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(188),
      Q => \r0_data_reg_n_0_[188]\,
      R => '0'
    );
\r0_data_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(189),
      Q => \r0_data_reg_n_0_[189]\,
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(190),
      Q => \r0_data_reg_n_0_[190]\,
      R => '0'
    );
\r0_data_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(191),
      Q => \r0_data_reg_n_0_[191]\,
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(64),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(65),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(66),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(67),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(68),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(69),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(70),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(71),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(72),
      Q => p_0_in1_in(72),
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(73),
      Q => p_0_in1_in(73),
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(74),
      Q => p_0_in1_in(74),
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(75),
      Q => p_0_in1_in(75),
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(76),
      Q => p_0_in1_in(76),
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(77),
      Q => p_0_in1_in(77),
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(78),
      Q => p_0_in1_in(78),
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(79),
      Q => p_0_in1_in(79),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(80),
      Q => p_0_in1_in(80),
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(81),
      Q => p_0_in1_in(81),
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(82),
      Q => p_0_in1_in(82),
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(83),
      Q => p_0_in1_in(83),
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(84),
      Q => p_0_in1_in(84),
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(85),
      Q => p_0_in1_in(85),
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(86),
      Q => p_0_in1_in(86),
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(87),
      Q => p_0_in1_in(87),
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(88),
      Q => p_0_in1_in(88),
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(89),
      Q => p_0_in1_in(89),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(90),
      Q => p_0_in1_in(90),
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(91),
      Q => p_0_in1_in(91),
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(92),
      Q => p_0_in1_in(92),
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(93),
      Q => p_0_in1_in(93),
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(94),
      Q => p_0_in1_in(94),
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(95),
      Q => p_0_in1_in(95),
      R => '0'
    );
\r0_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(96),
      Q => p_0_in1_in(96),
      R => '0'
    );
\r0_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(97),
      Q => p_0_in1_in(97),
      R => '0'
    );
\r0_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(98),
      Q => p_0_in1_in(98),
      R => '0'
    );
\r0_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(99),
      Q => p_0_in1_in(99),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_data_reg[191]\(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => d2_valid,
      I2 => \state_reg_n_0_[2]\,
      O => r0_is_null_r
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_is_null_r,
      D => D(0),
      Q => \r0_is_null_r_reg_n_0_[1]\,
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_is_null_r,
      D => D(1),
      Q => \r0_is_null_r_reg_n_0_[2]\,
      R => areset_r
    );
\r0_is_null_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_is_null_r,
      D => D(2),
      Q => r0_is_end(2),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(10),
      Q => r0_keep(10),
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(11),
      Q => r0_keep(11),
      R => '0'
    );
\r0_keep_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(12),
      Q => r0_keep(12),
      R => '0'
    );
\r0_keep_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(13),
      Q => r0_keep(13),
      R => '0'
    );
\r0_keep_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(14),
      Q => r0_keep(14),
      R => '0'
    );
\r0_keep_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(15),
      Q => r0_keep(15),
      R => '0'
    );
\r0_keep_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(16),
      Q => r0_keep(16),
      R => '0'
    );
\r0_keep_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(17),
      Q => r0_keep(17),
      R => '0'
    );
\r0_keep_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(18),
      Q => r0_keep(18),
      R => '0'
    );
\r0_keep_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(19),
      Q => r0_keep(19),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(20),
      Q => r0_keep(20),
      R => '0'
    );
\r0_keep_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(21),
      Q => r0_keep(21),
      R => '0'
    );
\r0_keep_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(22),
      Q => r0_keep(22),
      R => '0'
    );
\r0_keep_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(23),
      Q => r0_keep(23),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(3),
      Q => r0_keep(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(4),
      Q => r0_keep(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(5),
      Q => r0_keep(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(6),
      Q => r0_keep(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(7),
      Q => r0_keep(7),
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(8),
      Q => r0_keep(8),
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => \acc_keep_reg[23]\(9),
      Q => r0_keep(9),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => d2_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFABABABA"
    )
        port map (
      I0 => \r0_out_sel_next_r[1]_i_4_n_0\,
      I1 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => \r0_out_sel_r_reg_n_0_[1]\,
      I5 => \r0_out_sel_next_r[1]_i_5_n_0\,
      O => r0_out_sel_next_r
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050007000F0F0F0"
    )
        port map (
      I0 => \r0_is_null_r_reg_n_0_[2]\,
      I1 => \r0_is_null_r_reg_n_0_[1]\,
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I5 => r0_is_end(2),
      O => \r0_out_sel_next_r[1]_i_2_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \r0_is_null_r_reg_n_0_[2]\,
      I1 => r0_is_end(2),
      I2 => m_axis_mm2s_tready,
      I3 => \r0_out_sel_r_reg_n_0_[0]\,
      I4 => areset_r,
      O => \r0_out_sel_next_r[1]_i_4_n_0\
    );
\r0_out_sel_next_r[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808080FF80"
    )
        port map (
      I0 => r0_is_end(2),
      I1 => \r0_out_sel_r_reg_n_0_[1]\,
      I2 => m_axis_mm2s_tready,
      I3 => \^d2_ready\,
      I4 => \^m_axis_mm2s_tvalid\,
      I5 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_5_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r0_out_sel_next_r[1]_i_2_n_0\,
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[0]\,
      S => r0_out_sel_next_r
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \r0_out_sel_next_r[1]_i_2_n_0\,
      D => \r0_out_sel_next_r[1]_i_3_n_0\,
      Q => \r0_out_sel_next_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA080FFFFA000"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => \r0_is_null_r_reg_n_0_[1]\,
      I2 => r0_is_end(2),
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I5 => \r0_is_null_r_reg_n_0_[2]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FF80FF00FF00"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => \r0_is_null_r_reg_n_0_[1]\,
      I2 => r0_is_end(2),
      I3 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I4 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I5 => \r0_is_null_r_reg_n_0_[2]\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_tready,
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => r0_out_sel_next_r
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => m_axis_mm2s_tready,
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => r0_out_sel_next_r
    );
\r0_reg_sel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => d2_valid,
      I2 => areset_r,
      O => SS(0)
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r0_load,
      D => d2_user(0),
      Q => r0_user(0),
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(48),
      I4 => p_0_in1_in(96),
      I5 => \r0_data_reg_n_0_[144]\,
      O => p_0_in(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(10),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(58),
      I4 => p_0_in1_in(106),
      I5 => \r0_data_reg_n_0_[154]\,
      O => p_0_in(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(11),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(59),
      I4 => p_0_in1_in(107),
      I5 => \r0_data_reg_n_0_[155]\,
      O => p_0_in(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(12),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(60),
      I4 => p_0_in1_in(108),
      I5 => \r0_data_reg_n_0_[156]\,
      O => p_0_in(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(13),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(61),
      I4 => p_0_in1_in(109),
      I5 => \r0_data_reg_n_0_[157]\,
      O => p_0_in(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(14),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(62),
      I4 => p_0_in1_in(110),
      I5 => \r0_data_reg_n_0_[158]\,
      O => p_0_in(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(15),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(63),
      I4 => p_0_in1_in(111),
      I5 => \r0_data_reg_n_0_[159]\,
      O => p_0_in(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(64),
      I4 => p_0_in1_in(112),
      I5 => \r0_data_reg_n_0_[160]\,
      O => p_0_in(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(17),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(65),
      I4 => p_0_in1_in(113),
      I5 => \r0_data_reg_n_0_[161]\,
      O => p_0_in(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(66),
      I4 => p_0_in1_in(114),
      I5 => \r0_data_reg_n_0_[162]\,
      O => p_0_in(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(19),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(67),
      I4 => p_0_in1_in(115),
      I5 => \r0_data_reg_n_0_[163]\,
      O => p_0_in(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(49),
      I4 => p_0_in1_in(97),
      I5 => \r0_data_reg_n_0_[145]\,
      O => p_0_in(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(68),
      I4 => p_0_in1_in(116),
      I5 => \r0_data_reg_n_0_[164]\,
      O => p_0_in(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(21),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(69),
      I4 => p_0_in1_in(117),
      I5 => \r0_data_reg_n_0_[165]\,
      O => p_0_in(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(22),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(70),
      I4 => p_0_in1_in(118),
      I5 => \r0_data_reg_n_0_[166]\,
      O => p_0_in(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(23),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(71),
      I4 => p_0_in1_in(119),
      I5 => \r0_data_reg_n_0_[167]\,
      O => p_0_in(23)
    );
\r1_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(24),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(72),
      I4 => p_0_in1_in(120),
      I5 => \r0_data_reg_n_0_[168]\,
      O => p_0_in(24)
    );
\r1_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(25),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(73),
      I4 => p_0_in1_in(121),
      I5 => \r0_data_reg_n_0_[169]\,
      O => p_0_in(25)
    );
\r1_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(26),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(74),
      I4 => p_0_in1_in(122),
      I5 => \r0_data_reg_n_0_[170]\,
      O => p_0_in(26)
    );
\r1_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(27),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(75),
      I4 => p_0_in1_in(123),
      I5 => \r0_data_reg_n_0_[171]\,
      O => p_0_in(27)
    );
\r1_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(28),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(76),
      I4 => p_0_in1_in(124),
      I5 => \r0_data_reg_n_0_[172]\,
      O => p_0_in(28)
    );
\r1_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(29),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(77),
      I4 => p_0_in1_in(125),
      I5 => \r0_data_reg_n_0_[173]\,
      O => p_0_in(29)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(50),
      I4 => p_0_in1_in(98),
      I5 => \r0_data_reg_n_0_[146]\,
      O => p_0_in(2)
    );
\r1_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(30),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(78),
      I4 => p_0_in1_in(126),
      I5 => \r0_data_reg_n_0_[174]\,
      O => p_0_in(30)
    );
\r1_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(31),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(79),
      I4 => p_0_in1_in(127),
      I5 => \r0_data_reg_n_0_[175]\,
      O => p_0_in(31)
    );
\r1_data[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(80),
      I4 => p_0_in1_in(128),
      I5 => \r0_data_reg_n_0_[176]\,
      O => p_0_in(32)
    );
\r1_data[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(81),
      I4 => p_0_in1_in(129),
      I5 => \r0_data_reg_n_0_[177]\,
      O => p_0_in(33)
    );
\r1_data[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(82),
      I4 => p_0_in1_in(130),
      I5 => \r0_data_reg_n_0_[178]\,
      O => p_0_in(34)
    );
\r1_data[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(83),
      I4 => p_0_in1_in(131),
      I5 => \r0_data_reg_n_0_[179]\,
      O => p_0_in(35)
    );
\r1_data[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(84),
      I4 => p_0_in1_in(132),
      I5 => \r0_data_reg_n_0_[180]\,
      O => p_0_in(36)
    );
\r1_data[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(85),
      I4 => p_0_in1_in(133),
      I5 => \r0_data_reg_n_0_[181]\,
      O => p_0_in(37)
    );
\r1_data[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(86),
      I4 => p_0_in1_in(134),
      I5 => \r0_data_reg_n_0_[182]\,
      O => p_0_in(38)
    );
\r1_data[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(87),
      I4 => p_0_in1_in(135),
      I5 => \r0_data_reg_n_0_[183]\,
      O => p_0_in(39)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(51),
      I4 => p_0_in1_in(99),
      I5 => \r0_data_reg_n_0_[147]\,
      O => p_0_in(3)
    );
\r1_data[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(88),
      I4 => p_0_in1_in(136),
      I5 => \r0_data_reg_n_0_[184]\,
      O => p_0_in(40)
    );
\r1_data[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(89),
      I4 => p_0_in1_in(137),
      I5 => \r0_data_reg_n_0_[185]\,
      O => p_0_in(41)
    );
\r1_data[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(90),
      I4 => p_0_in1_in(138),
      I5 => \r0_data_reg_n_0_[186]\,
      O => p_0_in(42)
    );
\r1_data[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(91),
      I4 => p_0_in1_in(139),
      I5 => \r0_data_reg_n_0_[187]\,
      O => p_0_in(43)
    );
\r1_data[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(92),
      I4 => p_0_in1_in(140),
      I5 => \r0_data_reg_n_0_[188]\,
      O => p_0_in(44)
    );
\r1_data[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(93),
      I4 => p_0_in1_in(141),
      I5 => \r0_data_reg_n_0_[189]\,
      O => p_0_in(45)
    );
\r1_data[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(94),
      I4 => p_0_in1_in(142),
      I5 => \r0_data_reg_n_0_[190]\,
      O => p_0_in(46)
    );
\r1_data[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^m_axis_mm2s_tvalid\,
      I2 => \state_reg_n_0_[2]\,
      O => r1_load
    );
\r1_data[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(95),
      I4 => p_0_in1_in(143),
      I5 => \r0_data_reg_n_0_[191]\,
      O => p_0_in(47)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(52),
      I4 => p_0_in1_in(100),
      I5 => \r0_data_reg_n_0_[148]\,
      O => p_0_in(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(53),
      I4 => p_0_in1_in(101),
      I5 => \r0_data_reg_n_0_[149]\,
      O => p_0_in(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(54),
      I4 => p_0_in1_in(102),
      I5 => \r0_data_reg_n_0_[150]\,
      O => p_0_in(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(55),
      I4 => p_0_in1_in(103),
      I5 => \r0_data_reg_n_0_[151]\,
      O => p_0_in(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(8),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(56),
      I4 => p_0_in1_in(104),
      I5 => \r0_data_reg_n_0_[152]\,
      O => p_0_in(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => p_0_in1_in(9),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => p_0_in1_in(57),
      I4 => p_0_in1_in(105),
      I5 => \r0_data_reg_n_0_[153]\,
      O => p_0_in(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(0),
      Q => p_0_in1_in(144),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(10),
      Q => p_0_in1_in(154),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(11),
      Q => p_0_in1_in(155),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(12),
      Q => p_0_in1_in(156),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(13),
      Q => p_0_in1_in(157),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(14),
      Q => p_0_in1_in(158),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(15),
      Q => p_0_in1_in(159),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(16),
      Q => p_0_in1_in(160),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(17),
      Q => p_0_in1_in(161),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(18),
      Q => p_0_in1_in(162),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(19),
      Q => p_0_in1_in(163),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(1),
      Q => p_0_in1_in(145),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(20),
      Q => p_0_in1_in(164),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(21),
      Q => p_0_in1_in(165),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(22),
      Q => p_0_in1_in(166),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(23),
      Q => p_0_in1_in(167),
      R => '0'
    );
\r1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(24),
      Q => p_0_in1_in(168),
      R => '0'
    );
\r1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(25),
      Q => p_0_in1_in(169),
      R => '0'
    );
\r1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(26),
      Q => p_0_in1_in(170),
      R => '0'
    );
\r1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(27),
      Q => p_0_in1_in(171),
      R => '0'
    );
\r1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(28),
      Q => p_0_in1_in(172),
      R => '0'
    );
\r1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(29),
      Q => p_0_in1_in(173),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(2),
      Q => p_0_in1_in(146),
      R => '0'
    );
\r1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(30),
      Q => p_0_in1_in(174),
      R => '0'
    );
\r1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(31),
      Q => p_0_in1_in(175),
      R => '0'
    );
\r1_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(32),
      Q => p_0_in1_in(176),
      R => '0'
    );
\r1_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(33),
      Q => p_0_in1_in(177),
      R => '0'
    );
\r1_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(34),
      Q => p_0_in1_in(178),
      R => '0'
    );
\r1_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(35),
      Q => p_0_in1_in(179),
      R => '0'
    );
\r1_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(36),
      Q => p_0_in1_in(180),
      R => '0'
    );
\r1_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(37),
      Q => p_0_in1_in(181),
      R => '0'
    );
\r1_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(38),
      Q => p_0_in1_in(182),
      R => '0'
    );
\r1_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(39),
      Q => p_0_in1_in(183),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(3),
      Q => p_0_in1_in(147),
      R => '0'
    );
\r1_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(40),
      Q => p_0_in1_in(184),
      R => '0'
    );
\r1_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(41),
      Q => p_0_in1_in(185),
      R => '0'
    );
\r1_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(42),
      Q => p_0_in1_in(186),
      R => '0'
    );
\r1_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(43),
      Q => p_0_in1_in(187),
      R => '0'
    );
\r1_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(44),
      Q => p_0_in1_in(188),
      R => '0'
    );
\r1_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(45),
      Q => p_0_in1_in(189),
      R => '0'
    );
\r1_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(46),
      Q => p_0_in1_in(190),
      R => '0'
    );
\r1_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(47),
      Q => p_0_in1_in(191),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(4),
      Q => p_0_in1_in(148),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(5),
      Q => p_0_in1_in(149),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(6),
      Q => p_0_in1_in(150),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(7),
      Q => p_0_in1_in(151),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(8),
      Q => p_0_in1_in(152),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => p_0_in(9),
      Q => p_0_in1_in(153),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(0),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(6),
      I4 => r0_keep(12),
      I5 => r0_keep(18),
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(1),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(7),
      I4 => r0_keep(13),
      I5 => r0_keep(19),
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(2),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(8),
      I4 => r0_keep(14),
      I5 => r0_keep(20),
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(3),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(9),
      I4 => r0_keep(15),
      I5 => r0_keep(21),
      O => \r1_keep[3]_i_1_n_0\
    );
\r1_keep[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(4),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(10),
      I4 => r0_keep(16),
      I5 => r0_keep(22),
      O => \r1_keep[4]_i_1_n_0\
    );
\r1_keep[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECEF2C23E0E3202"
    )
        port map (
      I0 => r0_keep(5),
      I1 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I3 => r0_keep(11),
      I4 => r0_keep(17),
      I5 => r0_keep(23),
      O => \r1_keep[5]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
\r1_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[3]_i_1_n_0\,
      Q => r1_keep(3),
      R => '0'
    );
\r1_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[4]_i_1_n_0\,
      Q => r1_keep(4),
      R => '0'
    );
\r1_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_keep[5]_i_1_n_0\,
      Q => r1_keep(5),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
\r1_user[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I1 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I2 => r0_user(0),
      O => \r1_user[0]_i_1_n_0\
    );
\r1_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => r1_load,
      D => \r1_user[0]_i_1_n_0\,
      Q => r1_user(0),
      R => '0'
    );
s_valid_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => m_axis_mm2s_tready,
      O => s_valid0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F53F35F5F53535"
    )
        port map (
      I0 => \^m_axis_mm2s_tvalid\,
      I1 => d2_valid,
      I2 => \^d2_ready\,
      I3 => m_axis_mm2s_tready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[0]_i_2_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCC8F0C0"
    )
        port map (
      I0 => \r0_is_null_r_reg_n_0_[1]\,
      I1 => r0_is_end(2),
      I2 => \r0_out_sel_next_r_reg_n_0_[1]\,
      I3 => \r0_out_sel_next_r_reg_n_0_[0]\,
      I4 => \r0_is_null_r_reg_n_0_[2]\,
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF0B00030F0B0"
    )
        port map (
      I0 => m_axis_mm2s_tlast_INST_0_i_1_n_0,
      I1 => m_axis_mm2s_tready,
      I2 => \^m_axis_mm2s_tvalid\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \^d2_ready\,
      I5 => d2_valid,
      O => state(1)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^m_axis_mm2s_tvalid\,
      I4 => m_axis_mm2s_tready,
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^m_axis_mm2s_tvalid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    r0_last_reg_0 : out STD_LOGIC;
    d2_user : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r0_keep_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    d2_valid : out STD_LOGIC;
    \r0_data_reg[191]\ : out STD_LOGIC_VECTOR ( 191 downto 0 );
    d2_last : out STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC;
    d2_ready : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_r : in STD_LOGIC;
    \sig_data_reg_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal acc_data0 : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal acc_strb : STD_LOGIC;
  signal \^d2_last\ : STD_LOGIC;
  signal \^d2_valid\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  attribute RTL_KEEP of p_0_in1_in : signal is "yes";
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^r0_keep_reg[23]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^r0_last_reg_0\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal r0_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
begin
  d2_last <= \^d2_last\;
  d2_valid <= \^d2_valid\;
  \r0_keep_reg[23]\(23 downto 0) <= \^r0_keep_reg[23]\(23 downto 0);
  r0_last_reg_0 <= \^r0_last_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => m_axis_tvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[0]_i_2_n_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515040404370437"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => p_0_in1_in,
      I2 => r0_last_reg_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => d2_ready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000032222222"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      I3 => r0_last_reg_n_0,
      I4 => m_axis_tvalid,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E04"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[2]\,
      I2 => d2_ready,
      I3 => m_axis_tvalid,
      I4 => p_0_in1_in,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A8FF00"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => p_1_in2_in,
      I2 => acc_reg_en(1),
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020C0C0CFC0"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_3_n_0\,
      I1 => r0_last_reg_n_0,
      I2 => p_0_in1_in,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => d2_ready,
      I5 => m_axis_tvalid,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000202FF00"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => p_1_in2_in,
      I2 => acc_reg_en(1),
      I3 => \FSM_onehot_state[4]_i_2_n_0\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF32001000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => d2_ready,
      I4 => m_axis_tvalid,
      I5 => \FSM_onehot_state[4]_i_3_n_0\,
      O => \FSM_onehot_state[4]_i_2_n_0\
    );
\FSM_onehot_state[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => r0_last_reg_n_0,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => p_0_in1_in,
      I4 => p_1_in2_in,
      O => \FSM_onehot_state[4]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\acc_data[191]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in1_in,
      O => acc_data0
    );
\acc_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => \r0_data_reg[191]\(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => \r0_data_reg[191]\(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => \r0_data_reg[191]\(11),
      R => '0'
    );
\acc_data_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(0),
      Q => \r0_data_reg[191]\(128),
      R => '0'
    );
\acc_data_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(1),
      Q => \r0_data_reg[191]\(129),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => \r0_data_reg[191]\(12),
      R => '0'
    );
\acc_data_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(2),
      Q => \r0_data_reg[191]\(130),
      R => '0'
    );
\acc_data_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(3),
      Q => \r0_data_reg[191]\(131),
      R => '0'
    );
\acc_data_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(4),
      Q => \r0_data_reg[191]\(132),
      R => '0'
    );
\acc_data_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(5),
      Q => \r0_data_reg[191]\(133),
      R => '0'
    );
\acc_data_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(6),
      Q => \r0_data_reg[191]\(134),
      R => '0'
    );
\acc_data_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(7),
      Q => \r0_data_reg[191]\(135),
      R => '0'
    );
\acc_data_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(8),
      Q => \r0_data_reg[191]\(136),
      R => '0'
    );
\acc_data_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(9),
      Q => \r0_data_reg[191]\(137),
      R => '0'
    );
\acc_data_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(10),
      Q => \r0_data_reg[191]\(138),
      R => '0'
    );
\acc_data_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(11),
      Q => \r0_data_reg[191]\(139),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => \r0_data_reg[191]\(13),
      R => '0'
    );
\acc_data_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(12),
      Q => \r0_data_reg[191]\(140),
      R => '0'
    );
\acc_data_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(13),
      Q => \r0_data_reg[191]\(141),
      R => '0'
    );
\acc_data_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(14),
      Q => \r0_data_reg[191]\(142),
      R => '0'
    );
\acc_data_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(15),
      Q => \r0_data_reg[191]\(143),
      R => '0'
    );
\acc_data_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(16),
      Q => \r0_data_reg[191]\(144),
      R => '0'
    );
\acc_data_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(17),
      Q => \r0_data_reg[191]\(145),
      R => '0'
    );
\acc_data_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(18),
      Q => \r0_data_reg[191]\(146),
      R => '0'
    );
\acc_data_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(19),
      Q => \r0_data_reg[191]\(147),
      R => '0'
    );
\acc_data_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(20),
      Q => \r0_data_reg[191]\(148),
      R => '0'
    );
\acc_data_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(21),
      Q => \r0_data_reg[191]\(149),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => \r0_data_reg[191]\(14),
      R => '0'
    );
\acc_data_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(22),
      Q => \r0_data_reg[191]\(150),
      R => '0'
    );
\acc_data_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(23),
      Q => \r0_data_reg[191]\(151),
      R => '0'
    );
\acc_data_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(24),
      Q => \r0_data_reg[191]\(152),
      R => '0'
    );
\acc_data_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(25),
      Q => \r0_data_reg[191]\(153),
      R => '0'
    );
\acc_data_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(26),
      Q => \r0_data_reg[191]\(154),
      R => '0'
    );
\acc_data_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(27),
      Q => \r0_data_reg[191]\(155),
      R => '0'
    );
\acc_data_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(28),
      Q => \r0_data_reg[191]\(156),
      R => '0'
    );
\acc_data_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(29),
      Q => \r0_data_reg[191]\(157),
      R => '0'
    );
\acc_data_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(30),
      Q => \r0_data_reg[191]\(158),
      R => '0'
    );
\acc_data_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(31),
      Q => \r0_data_reg[191]\(159),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => \r0_data_reg[191]\(15),
      R => '0'
    );
\acc_data_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(32),
      Q => \r0_data_reg[191]\(160),
      R => '0'
    );
\acc_data_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(33),
      Q => \r0_data_reg[191]\(161),
      R => '0'
    );
\acc_data_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(34),
      Q => \r0_data_reg[191]\(162),
      R => '0'
    );
\acc_data_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(35),
      Q => \r0_data_reg[191]\(163),
      R => '0'
    );
\acc_data_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(36),
      Q => \r0_data_reg[191]\(164),
      R => '0'
    );
\acc_data_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(37),
      Q => \r0_data_reg[191]\(165),
      R => '0'
    );
\acc_data_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(38),
      Q => \r0_data_reg[191]\(166),
      R => '0'
    );
\acc_data_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(39),
      Q => \r0_data_reg[191]\(167),
      R => '0'
    );
\acc_data_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(40),
      Q => \r0_data_reg[191]\(168),
      R => '0'
    );
\acc_data_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(41),
      Q => \r0_data_reg[191]\(169),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => \r0_data_reg[191]\(16),
      R => '0'
    );
\acc_data_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(42),
      Q => \r0_data_reg[191]\(170),
      R => '0'
    );
\acc_data_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(43),
      Q => \r0_data_reg[191]\(171),
      R => '0'
    );
\acc_data_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(44),
      Q => \r0_data_reg[191]\(172),
      R => '0'
    );
\acc_data_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(45),
      Q => \r0_data_reg[191]\(173),
      R => '0'
    );
\acc_data_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(46),
      Q => \r0_data_reg[191]\(174),
      R => '0'
    );
\acc_data_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(47),
      Q => \r0_data_reg[191]\(175),
      R => '0'
    );
\acc_data_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(48),
      Q => \r0_data_reg[191]\(176),
      R => '0'
    );
\acc_data_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(49),
      Q => \r0_data_reg[191]\(177),
      R => '0'
    );
\acc_data_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(50),
      Q => \r0_data_reg[191]\(178),
      R => '0'
    );
\acc_data_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(51),
      Q => \r0_data_reg[191]\(179),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => \r0_data_reg[191]\(17),
      R => '0'
    );
\acc_data_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(52),
      Q => \r0_data_reg[191]\(180),
      R => '0'
    );
\acc_data_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(53),
      Q => \r0_data_reg[191]\(181),
      R => '0'
    );
\acc_data_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(54),
      Q => \r0_data_reg[191]\(182),
      R => '0'
    );
\acc_data_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(55),
      Q => \r0_data_reg[191]\(183),
      R => '0'
    );
\acc_data_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(56),
      Q => \r0_data_reg[191]\(184),
      R => '0'
    );
\acc_data_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(57),
      Q => \r0_data_reg[191]\(185),
      R => '0'
    );
\acc_data_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(58),
      Q => \r0_data_reg[191]\(186),
      R => '0'
    );
\acc_data_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(59),
      Q => \r0_data_reg[191]\(187),
      R => '0'
    );
\acc_data_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(60),
      Q => \r0_data_reg[191]\(188),
      R => '0'
    );
\acc_data_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(61),
      Q => \r0_data_reg[191]\(189),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => \r0_data_reg[191]\(18),
      R => '0'
    );
\acc_data_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(62),
      Q => \r0_data_reg[191]\(190),
      R => '0'
    );
\acc_data_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_data_reg_out_reg[63]\(63),
      Q => \r0_data_reg[191]\(191),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => \r0_data_reg[191]\(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => \r0_data_reg[191]\(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => \r0_data_reg[191]\(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => \r0_data_reg[191]\(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => \r0_data_reg[191]\(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => \r0_data_reg[191]\(23),
      R => '0'
    );
\acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(24),
      Q => \r0_data_reg[191]\(24),
      R => '0'
    );
\acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(25),
      Q => \r0_data_reg[191]\(25),
      R => '0'
    );
\acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(26),
      Q => \r0_data_reg[191]\(26),
      R => '0'
    );
\acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(27),
      Q => \r0_data_reg[191]\(27),
      R => '0'
    );
\acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(28),
      Q => \r0_data_reg[191]\(28),
      R => '0'
    );
\acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(29),
      Q => \r0_data_reg[191]\(29),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => \r0_data_reg[191]\(2),
      R => '0'
    );
\acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(30),
      Q => \r0_data_reg[191]\(30),
      R => '0'
    );
\acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(31),
      Q => \r0_data_reg[191]\(31),
      R => '0'
    );
\acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(32),
      Q => \r0_data_reg[191]\(32),
      R => '0'
    );
\acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(33),
      Q => \r0_data_reg[191]\(33),
      R => '0'
    );
\acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(34),
      Q => \r0_data_reg[191]\(34),
      R => '0'
    );
\acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(35),
      Q => \r0_data_reg[191]\(35),
      R => '0'
    );
\acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(36),
      Q => \r0_data_reg[191]\(36),
      R => '0'
    );
\acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(37),
      Q => \r0_data_reg[191]\(37),
      R => '0'
    );
\acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(38),
      Q => \r0_data_reg[191]\(38),
      R => '0'
    );
\acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(39),
      Q => \r0_data_reg[191]\(39),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => \r0_data_reg[191]\(3),
      R => '0'
    );
\acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(40),
      Q => \r0_data_reg[191]\(40),
      R => '0'
    );
\acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(41),
      Q => \r0_data_reg[191]\(41),
      R => '0'
    );
\acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(42),
      Q => \r0_data_reg[191]\(42),
      R => '0'
    );
\acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(43),
      Q => \r0_data_reg[191]\(43),
      R => '0'
    );
\acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(44),
      Q => \r0_data_reg[191]\(44),
      R => '0'
    );
\acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(45),
      Q => \r0_data_reg[191]\(45),
      R => '0'
    );
\acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(46),
      Q => \r0_data_reg[191]\(46),
      R => '0'
    );
\acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(47),
      Q => \r0_data_reg[191]\(47),
      R => '0'
    );
\acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(48),
      Q => \r0_data_reg[191]\(48),
      R => '0'
    );
\acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(49),
      Q => \r0_data_reg[191]\(49),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => \r0_data_reg[191]\(4),
      R => '0'
    );
\acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(50),
      Q => \r0_data_reg[191]\(50),
      R => '0'
    );
\acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(51),
      Q => \r0_data_reg[191]\(51),
      R => '0'
    );
\acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(52),
      Q => \r0_data_reg[191]\(52),
      R => '0'
    );
\acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(53),
      Q => \r0_data_reg[191]\(53),
      R => '0'
    );
\acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(54),
      Q => \r0_data_reg[191]\(54),
      R => '0'
    );
\acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(55),
      Q => \r0_data_reg[191]\(55),
      R => '0'
    );
\acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(56),
      Q => \r0_data_reg[191]\(56),
      R => '0'
    );
\acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(57),
      Q => \r0_data_reg[191]\(57),
      R => '0'
    );
\acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(58),
      Q => \r0_data_reg[191]\(58),
      R => '0'
    );
\acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(59),
      Q => \r0_data_reg[191]\(59),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => \r0_data_reg[191]\(5),
      R => '0'
    );
\acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(60),
      Q => \r0_data_reg[191]\(60),
      R => '0'
    );
\acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(61),
      Q => \r0_data_reg[191]\(61),
      R => '0'
    );
\acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(62),
      Q => \r0_data_reg[191]\(62),
      R => '0'
    );
\acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(63),
      Q => \r0_data_reg[191]\(63),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => \r0_data_reg[191]\(6),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => \r0_data_reg[191]\(7),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => \r0_data_reg[191]\(8),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => \r0_data_reg[191]\(9),
      R => '0'
    );
\acc_keep[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      I2 => p_0_in1_in,
      O => acc_strb
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => \^r0_keep_reg[23]\(0),
      R => '0'
    );
\acc_keep_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(0),
      Q => \^r0_keep_reg[23]\(16),
      R => acc_strb
    );
\acc_keep_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(1),
      Q => \^r0_keep_reg[23]\(17),
      R => acc_strb
    );
\acc_keep_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(2),
      Q => \^r0_keep_reg[23]\(18),
      R => acc_strb
    );
\acc_keep_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(3),
      Q => \^r0_keep_reg[23]\(19),
      R => acc_strb
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => \^r0_keep_reg[23]\(1),
      R => '0'
    );
\acc_keep_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(4),
      Q => \^r0_keep_reg[23]\(20),
      R => acc_strb
    );
\acc_keep_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(5),
      Q => \^r0_keep_reg[23]\(21),
      R => acc_strb
    );
\acc_keep_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(6),
      Q => \^r0_keep_reg[23]\(22),
      R => acc_strb
    );
\acc_keep_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_data0,
      D => \sig_strb_reg_out_reg[7]\(7),
      Q => \^r0_keep_reg[23]\(23),
      R => acc_strb
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => \^r0_keep_reg[23]\(2),
      R => '0'
    );
\acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(3),
      Q => \^r0_keep_reg[23]\(3),
      R => '0'
    );
\acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(4),
      Q => \^r0_keep_reg[23]\(4),
      R => '0'
    );
\acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(5),
      Q => \^r0_keep_reg[23]\(5),
      R => '0'
    );
\acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(6),
      Q => \^r0_keep_reg[23]\(6),
      R => '0'
    );
\acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(7),
      Q => \^r0_keep_reg[23]\(7),
      R => '0'
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFCAACC"
    )
        port map (
      I0 => \^d2_last\,
      I1 => m_axis_tlast,
      I2 => r0_last_reg_n_0,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => p_0_in1_in,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^d2_last\,
      R => '0'
    );
\acc_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(0),
      D => r0_user(0),
      Q => d2_user(0),
      R => '0'
    );
\gen_data_accumulator[1].acc_data[127]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(36),
      Q => \r0_data_reg[191]\(100),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(37),
      Q => \r0_data_reg[191]\(101),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(38),
      Q => \r0_data_reg[191]\(102),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(39),
      Q => \r0_data_reg[191]\(103),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(40),
      Q => \r0_data_reg[191]\(104),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(41),
      Q => \r0_data_reg[191]\(105),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(42),
      Q => \r0_data_reg[191]\(106),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(43),
      Q => \r0_data_reg[191]\(107),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(44),
      Q => \r0_data_reg[191]\(108),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(45),
      Q => \r0_data_reg[191]\(109),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(46),
      Q => \r0_data_reg[191]\(110),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(47),
      Q => \r0_data_reg[191]\(111),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(48),
      Q => \r0_data_reg[191]\(112),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(49),
      Q => \r0_data_reg[191]\(113),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(50),
      Q => \r0_data_reg[191]\(114),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(51),
      Q => \r0_data_reg[191]\(115),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(52),
      Q => \r0_data_reg[191]\(116),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(53),
      Q => \r0_data_reg[191]\(117),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(54),
      Q => \r0_data_reg[191]\(118),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(55),
      Q => \r0_data_reg[191]\(119),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(56),
      Q => \r0_data_reg[191]\(120),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(57),
      Q => \r0_data_reg[191]\(121),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(58),
      Q => \r0_data_reg[191]\(122),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(59),
      Q => \r0_data_reg[191]\(123),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(60),
      Q => \r0_data_reg[191]\(124),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(61),
      Q => \r0_data_reg[191]\(125),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(62),
      Q => \r0_data_reg[191]\(126),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(63),
      Q => \r0_data_reg[191]\(127),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => \r0_data_reg[191]\(64),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => \r0_data_reg[191]\(65),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => \r0_data_reg[191]\(66),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => \r0_data_reg[191]\(67),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => \r0_data_reg[191]\(68),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => \r0_data_reg[191]\(69),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => \r0_data_reg[191]\(70),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => \r0_data_reg[191]\(71),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => \r0_data_reg[191]\(72),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => \r0_data_reg[191]\(73),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => \r0_data_reg[191]\(74),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => \r0_data_reg[191]\(75),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => \r0_data_reg[191]\(76),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => \r0_data_reg[191]\(77),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => \r0_data_reg[191]\(78),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => \r0_data_reg[191]\(79),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => \r0_data_reg[191]\(80),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => \r0_data_reg[191]\(81),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => \r0_data_reg[191]\(82),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => \r0_data_reg[191]\(83),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => \r0_data_reg[191]\(84),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => \r0_data_reg[191]\(85),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => \r0_data_reg[191]\(86),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => \r0_data_reg[191]\(87),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(24),
      Q => \r0_data_reg[191]\(88),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(25),
      Q => \r0_data_reg[191]\(89),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(26),
      Q => \r0_data_reg[191]\(90),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(27),
      Q => \r0_data_reg[191]\(91),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(28),
      Q => \r0_data_reg[191]\(92),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(29),
      Q => \r0_data_reg[191]\(93),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(30),
      Q => \r0_data_reg[191]\(94),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(31),
      Q => \r0_data_reg[191]\(95),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(32),
      Q => \r0_data_reg[191]\(96),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(33),
      Q => \r0_data_reg[191]\(97),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(34),
      Q => \r0_data_reg[191]\(98),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_data(35),
      Q => \r0_data_reg[191]\(99),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(2),
      Q => \^r0_keep_reg[23]\(10),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(3),
      Q => \^r0_keep_reg[23]\(11),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(4),
      Q => \^r0_keep_reg[23]\(12),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(5),
      Q => \^r0_keep_reg[23]\(13),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(6),
      Q => \^r0_keep_reg[23]\(14),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(7),
      Q => \^r0_keep_reg[23]\(15),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(0),
      Q => \^r0_keep_reg[23]\(8),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => acc_reg_en(1),
      D => r0_keep(1),
      Q => \^r0_keep_reg[23]\(9),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(24),
      Q => r0_data(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(25),
      Q => r0_data(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(26),
      Q => r0_data(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(27),
      Q => r0_data(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(28),
      Q => r0_data(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(29),
      Q => r0_data(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(30),
      Q => r0_data(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(31),
      Q => r0_data(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(32),
      Q => r0_data(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(33),
      Q => r0_data(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(34),
      Q => r0_data(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(35),
      Q => r0_data(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(36),
      Q => r0_data(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(37),
      Q => r0_data(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(38),
      Q => r0_data(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(39),
      Q => r0_data(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(40),
      Q => r0_data(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(41),
      Q => r0_data(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(42),
      Q => r0_data(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(43),
      Q => r0_data(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(44),
      Q => r0_data(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(45),
      Q => r0_data(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(46),
      Q => r0_data(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(47),
      Q => r0_data(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(48),
      Q => r0_data(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(49),
      Q => r0_data(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(50),
      Q => r0_data(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(51),
      Q => r0_data(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(52),
      Q => r0_data(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(53),
      Q => r0_data(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(54),
      Q => r0_data(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(55),
      Q => r0_data(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(56),
      Q => r0_data(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(57),
      Q => r0_data(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(58),
      Q => r0_data(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(59),
      Q => r0_data(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(60),
      Q => r0_data(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(61),
      Q => r0_data(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(62),
      Q => r0_data(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(63),
      Q => r0_data(63),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_data_reg_out_reg[63]\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^r0_keep_reg[23]\(8),
      I1 => \^r0_keep_reg[23]\(6),
      I2 => \^r0_keep_reg[23]\(7),
      I3 => \^r0_keep_reg[23]\(10),
      I4 => \^r0_keep_reg[23]\(9),
      I5 => \^r0_keep_reg[23]\(11),
      O => D(0)
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^r0_keep_reg[23]\(14),
      I1 => \^r0_keep_reg[23]\(12),
      I2 => \^r0_keep_reg[23]\(13),
      I3 => \^r0_keep_reg[23]\(16),
      I4 => \^r0_keep_reg[23]\(15),
      I5 => \^r0_keep_reg[23]\(17),
      O => D(1)
    );
\r0_is_null_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^r0_keep_reg[23]\(20),
      I1 => \^r0_keep_reg[23]\(18),
      I2 => \^r0_keep_reg[23]\(19),
      I3 => \^r0_keep_reg[23]\(22),
      I4 => \^r0_keep_reg[23]\(21),
      I5 => \^r0_keep_reg[23]\(23),
      O => D(2)
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(2),
      Q => r0_keep(2),
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(3),
      Q => r0_keep(3),
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(4),
      Q => r0_keep(4),
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(5),
      Q => r0_keep(5),
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(6),
      Q => r0_keep(6),
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => \sig_strb_reg_out_reg[7]\(7),
      Q => r0_keep(7),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => m_axis_tlast,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_mm2s_aclk,
      CE => p_0_in1_in,
      D => '0',
      Q => \r0_reg_sel_reg_n_0_[0]\,
      S => SS(0)
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[0]\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => SS(0)
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[1]\,
      Q => p_1_in2_in,
      R => SS(0)
    );
\r0_user_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => \^r0_last_reg_0\,
      D => m_axis_tuser(0),
      Q => r0_user(0),
      R => '0'
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r0_last_reg_0\,
      I1 => \out\,
      O => sig_last_reg_out_reg(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFBFBFFFFFAFAF"
    )
        port map (
      I0 => d2_ready,
      I1 => m_axis_tvalid,
      I2 => \^d2_valid\,
      I3 => r0_last_reg_n_0,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^r0_last_reg_0\,
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0FFF8F8F0F0"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => \^r0_last_reg_0\,
      I2 => \state[1]_i_2_n_0\,
      I3 => d2_ready,
      I4 => \state_reg_n_0_[2]\,
      I5 => \^d2_valid\,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040000000"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => \^r0_last_reg_0\,
      I2 => m_axis_tvalid,
      I3 => \r0_reg_sel_reg_n_0_[1]\,
      I4 => p_0_in1_in,
      I5 => p_1_in2_in,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axis_tvalid,
      I1 => \^r0_last_reg_0\,
      I2 => d2_ready,
      I3 => \^d2_valid\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_2_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007000000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => r0_last_reg_n_0,
      I2 => \^d2_valid\,
      I3 => m_axis_tvalid,
      I4 => \^r0_last_reg_0\,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(0),
      Q => \^r0_last_reg_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(0)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(4)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(3)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(2)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(1)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d1_cdc_tig(0)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(3)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_out_d2(0)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(2)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d1_cdc_tig(0)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => frame_ptr_in_d2(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_vsize_err0 : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[23]_3\ : out STD_LOGIC;
    \dm_address_reg[23]_4\ : out STD_LOGIC;
    \dm_address_reg[23]_5\ : out STD_LOGIC;
    \dm_address_reg[23]_6\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    \dm_address_reg[31]_3\ : out STD_LOGIC;
    \dm_address_reg[31]_4\ : out STD_LOGIC;
    \dm_address_reg[31]_5\ : out STD_LOGIC;
    \dm_address_reg[31]_6\ : out STD_LOGIC;
    \dm_address_reg[39]\ : out STD_LOGIC;
    \dm_address_reg[39]_0\ : out STD_LOGIC;
    \dm_address_reg[39]_1\ : out STD_LOGIC;
    \dm_address_reg[39]_2\ : out STD_LOGIC;
    \dm_address_reg[39]_3\ : out STD_LOGIC;
    \dm_address_reg[39]_4\ : out STD_LOGIC;
    \dm_address_reg[39]_5\ : out STD_LOGIC;
    \dm_address_reg[39]_6\ : out STD_LOGIC;
    \dm_address_reg[47]\ : out STD_LOGIC;
    \dm_address_reg[47]_0\ : out STD_LOGIC;
    \dm_address_reg[47]_1\ : out STD_LOGIC;
    \dm_address_reg[47]_2\ : out STD_LOGIC;
    \dm_address_reg[47]_3\ : out STD_LOGIC;
    \dm_address_reg[47]_4\ : out STD_LOGIC;
    \dm_address_reg[47]_5\ : out STD_LOGIC;
    \dm_address_reg[47]_6\ : out STD_LOGIC;
    \dm_address_reg[55]\ : out STD_LOGIC;
    \dm_address_reg[55]_0\ : out STD_LOGIC;
    \dm_address_reg[55]_1\ : out STD_LOGIC;
    \dm_address_reg[55]_2\ : out STD_LOGIC;
    \dm_address_reg[55]_3\ : out STD_LOGIC;
    \dm_address_reg[55]_4\ : out STD_LOGIC;
    \dm_address_reg[55]_5\ : out STD_LOGIC;
    \dm_address_reg[55]_6\ : out STD_LOGIC;
    \dm_address_reg[63]\ : out STD_LOGIC;
    \dm_address_reg[63]_0\ : out STD_LOGIC;
    \dm_address_reg[63]_1\ : out STD_LOGIC;
    \dm_address_reg[63]_2\ : out STD_LOGIC;
    \dm_address_reg[63]_3\ : out STD_LOGIC;
    \dm_address_reg[63]_4\ : out STD_LOGIC;
    \dm_address_reg[63]_5\ : out STD_LOGIC;
    \dm_address_reg[63]_6\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_26_out : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ : in STD_LOGIC;
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64 is
  signal \^gen_normal_dm_command.cmnd_data_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \dm_address[0]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_14_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_15_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_16_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_17_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_18_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_19_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_20_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_21_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_22_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_23_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_24_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_25_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_26_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[0]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_10_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_11_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_12_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_13_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_14_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_15_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_16_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_17_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_18_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_19_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_20_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_21_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_22_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_23_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_24_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_25_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_6_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_7_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_8_n_0\ : STD_LOGIC;
  signal \dm_address[8]_i_9_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dm_address_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dm_address_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal stride_vid : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_5_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal \NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dm_address_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) <= \^gen_normal_dm_command.cmnd_data_reg[15]\(15 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_26_out,
      I2 => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0),
      O => D(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(32),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(32),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(33),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(33),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(34),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(34),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(35),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(35),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(36),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(36),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(37),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(37),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(38),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(38),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(39),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(39),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(40),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(40),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(41),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(41),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(42),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(42),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(43),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(43),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(44),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(44),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(45),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(45),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(46),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(46),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(47),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(47),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(48),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(48),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(49),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(49),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(50),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(50),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(51),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(51),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(52),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(52),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(53),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(53),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(54),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(54),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(55),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(55),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(56),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(56),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(57),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(57),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(58),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(58),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(59),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(59),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(60),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(60),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(61),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(61),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(62),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(62),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(63),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(32),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(32),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(33),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(33),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(34),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(34),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(35),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(35),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(36),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(36),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(37),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(37),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(38),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(38),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(39),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(39),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(40),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(40),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(41),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(41),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(42),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(42),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(43),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(43),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(44),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(44),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(45),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(45),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(46),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(46),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(47),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(47),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(48),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(48),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(49),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(49),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(50),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(50),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(51),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(51),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(52),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(52),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(53),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(53),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(54),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(54),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(55),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(55),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(56),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(56),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(57),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(57),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(58),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(58),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(59),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(59),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(60),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(60),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(61),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(61),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(62),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(62),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(63),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[1].start_address_vid_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(0),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(10),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(11),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(12),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(13),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(14),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(15),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(16),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(17),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(18),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(19),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(1),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(20),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(21),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(22),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(23),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(24),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(25),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(26),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(27),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(28),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(29),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(2),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(30),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(31),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(32),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(32),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(33),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(33),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(34),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(34),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(35),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(35),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(36),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(36),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(37),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(37),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(38),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(38),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(39),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(39),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(3),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(40),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(40),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(41),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(41),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(42),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(42),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(43),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(43),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(44),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(44),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(45),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(45),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(46),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(46),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(47),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(47),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(48),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(48),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(49),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(49),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(4),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(50),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(50),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(51),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(51),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(52),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(52),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(53),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(53),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(54),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(54),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(55),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(55),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(56),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(56),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(57),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(57),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(58),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(58),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(59),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(59),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(5),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(60),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(60),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(61),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(61),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(62),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(62),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(63),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(6),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(7),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(8),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[2].start_address_vid_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(9),
      Q => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      R => SR(0)
    );
\dm_address[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(0),
      I1 => load_new_addr,
      O => \dm_address[0]_i_10_n_0\
    );
\dm_address[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(7),
      I1 => \dm_address_reg[15]_0\(7),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_19_n_0\,
      O => \dm_address[0]_i_11_n_0\
    );
\dm_address[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(6),
      I1 => \dm_address_reg[15]_0\(6),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_20_n_0\,
      O => \dm_address[0]_i_12_n_0\
    );
\dm_address[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(5),
      I1 => \dm_address_reg[15]_0\(5),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_21_n_0\,
      O => \dm_address[0]_i_13_n_0\
    );
\dm_address[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(4),
      I1 => \dm_address_reg[15]_0\(4),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_22_n_0\,
      O => \dm_address[0]_i_14_n_0\
    );
\dm_address[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(3),
      I1 => \dm_address_reg[15]_0\(3),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_23_n_0\,
      O => \dm_address[0]_i_15_n_0\
    );
\dm_address[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(2),
      I1 => \dm_address_reg[15]_0\(2),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_24_n_0\,
      O => \dm_address[0]_i_16_n_0\
    );
\dm_address[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(1),
      I1 => \dm_address_reg[15]_0\(1),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_25_n_0\,
      O => \dm_address[0]_i_17_n_0\
    );
\dm_address[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(0),
      I1 => \dm_address_reg[15]_0\(0),
      I2 => load_new_addr,
      I3 => \dm_address[0]_i_26_n_0\,
      O => \dm_address[0]_i_18_n_0\
    );
\dm_address[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(7),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(7),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(7),
      O => \dm_address[0]_i_19_n_0\
    );
\dm_address[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(6),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(6),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(6),
      O => \dm_address[0]_i_20_n_0\
    );
\dm_address[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(5),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(5),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(5),
      O => \dm_address[0]_i_21_n_0\
    );
\dm_address[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(4),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(4),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(4),
      O => \dm_address[0]_i_22_n_0\
    );
\dm_address[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(3),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(3),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(3),
      O => \dm_address[0]_i_23_n_0\
    );
\dm_address[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(2),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(2),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(2),
      O => \dm_address[0]_i_24_n_0\
    );
\dm_address[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(1),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(1),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(1),
      O => \dm_address[0]_i_25_n_0\
    );
\dm_address[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(0),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(0),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(0),
      O => \dm_address[0]_i_26_n_0\
    );
\dm_address[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(7),
      I1 => load_new_addr,
      O => \dm_address[0]_i_3_n_0\
    );
\dm_address[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(6),
      I1 => load_new_addr,
      O => \dm_address[0]_i_4_n_0\
    );
\dm_address[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(5),
      I1 => load_new_addr,
      O => \dm_address[0]_i_5_n_0\
    );
\dm_address[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(4),
      I1 => load_new_addr,
      O => \dm_address[0]_i_6_n_0\
    );
\dm_address[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(3),
      I1 => load_new_addr,
      O => \dm_address[0]_i_7_n_0\
    );
\dm_address[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(2),
      I1 => load_new_addr,
      O => \dm_address[0]_i_8_n_0\
    );
\dm_address[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(1),
      I1 => load_new_addr,
      O => \dm_address[0]_i_9_n_0\
    );
\dm_address[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(23),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(23),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(23),
      O => \dm_address_reg[23]_6\
    );
\dm_address[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(22),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(22),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(22),
      O => \dm_address_reg[23]_5\
    );
\dm_address[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(21),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(21),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(21),
      O => \dm_address_reg[23]_4\
    );
\dm_address[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(20),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(20),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(20),
      O => \dm_address_reg[23]_3\
    );
\dm_address[16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(19),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(19),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(19),
      O => \dm_address_reg[23]_2\
    );
\dm_address[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(18),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(18),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(18),
      O => \dm_address_reg[23]_1\
    );
\dm_address[16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(17),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(17),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(17),
      O => \dm_address_reg[23]_0\
    );
\dm_address[16]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(16),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(16),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(16),
      O => \dm_address_reg[23]\
    );
\dm_address[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(31),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(31),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(31),
      O => \dm_address_reg[31]_6\
    );
\dm_address[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(30),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(30),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(30),
      O => \dm_address_reg[31]_5\
    );
\dm_address[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(29),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(29),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(29),
      O => \dm_address_reg[31]_4\
    );
\dm_address[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(28),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(28),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(28),
      O => \dm_address_reg[31]_3\
    );
\dm_address[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(27),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(27),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(27),
      O => \dm_address_reg[31]_2\
    );
\dm_address[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(26),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(26),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(26),
      O => \dm_address_reg[31]_1\
    );
\dm_address[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(25),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(25),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(25),
      O => \dm_address_reg[31]_0\
    );
\dm_address[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(24),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(24),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(24),
      O => \dm_address_reg[31]\
    );
\dm_address[32]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(39),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(39),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(39),
      O => \dm_address_reg[39]_6\
    );
\dm_address[32]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(38),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(38),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(38),
      O => \dm_address_reg[39]_5\
    );
\dm_address[32]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(37),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(37),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(37),
      O => \dm_address_reg[39]_4\
    );
\dm_address[32]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(36),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(36),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(36),
      O => \dm_address_reg[39]_3\
    );
\dm_address[32]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(35),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(35),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(35),
      O => \dm_address_reg[39]_2\
    );
\dm_address[32]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(34),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(34),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(34),
      O => \dm_address_reg[39]_1\
    );
\dm_address[32]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(33),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(33),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(33),
      O => \dm_address_reg[39]_0\
    );
\dm_address[32]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(32),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(32),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(32),
      O => \dm_address_reg[39]\
    );
\dm_address[40]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(47),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(47),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(47),
      O => \dm_address_reg[47]_6\
    );
\dm_address[40]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(46),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(46),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(46),
      O => \dm_address_reg[47]_5\
    );
\dm_address[40]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(45),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(45),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(45),
      O => \dm_address_reg[47]_4\
    );
\dm_address[40]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(44),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(44),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(44),
      O => \dm_address_reg[47]_3\
    );
\dm_address[40]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(43),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(43),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(43),
      O => \dm_address_reg[47]_2\
    );
\dm_address[40]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(42),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(42),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(42),
      O => \dm_address_reg[47]_1\
    );
\dm_address[40]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(41),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(41),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(41),
      O => \dm_address_reg[47]_0\
    );
\dm_address[40]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(40),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(40),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(40),
      O => \dm_address_reg[47]\
    );
\dm_address[48]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(55),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(55),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(55),
      O => \dm_address_reg[55]_6\
    );
\dm_address[48]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(54),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(54),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(54),
      O => \dm_address_reg[55]_5\
    );
\dm_address[48]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(53),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(53),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(53),
      O => \dm_address_reg[55]_4\
    );
\dm_address[48]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(52),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(52),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(52),
      O => \dm_address_reg[55]_3\
    );
\dm_address[48]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(51),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(51),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(51),
      O => \dm_address_reg[55]_2\
    );
\dm_address[48]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(50),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(50),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(50),
      O => \dm_address_reg[55]_1\
    );
\dm_address[48]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(49),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(49),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(49),
      O => \dm_address_reg[55]_0\
    );
\dm_address[48]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(48),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(48),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(48),
      O => \dm_address_reg[55]\
    );
\dm_address[56]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(63),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(63),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(63),
      O => \dm_address_reg[63]_6\
    );
\dm_address[56]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(62),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(62),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(62),
      O => \dm_address_reg[63]_5\
    );
\dm_address[56]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(61),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(61),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(61),
      O => \dm_address_reg[63]_4\
    );
\dm_address[56]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(60),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(60),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(60),
      O => \dm_address_reg[63]_3\
    );
\dm_address[56]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(59),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(59),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(59),
      O => \dm_address_reg[63]_2\
    );
\dm_address[56]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(58),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(58),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(58),
      O => \dm_address_reg[63]_1\
    );
\dm_address[56]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(57),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(57),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(57),
      O => \dm_address_reg[63]_0\
    );
\dm_address[56]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(56),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(56),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(56),
      O => \dm_address_reg[63]\
    );
\dm_address[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(15),
      I1 => \dm_address_reg[15]_0\(15),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_18_n_0\,
      O => \dm_address[8]_i_10_n_0\
    );
\dm_address[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(14),
      I1 => \dm_address_reg[15]_0\(14),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_19_n_0\,
      O => \dm_address[8]_i_11_n_0\
    );
\dm_address[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(13),
      I1 => \dm_address_reg[15]_0\(13),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_20_n_0\,
      O => \dm_address[8]_i_12_n_0\
    );
\dm_address[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(12),
      I1 => \dm_address_reg[15]_0\(12),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_21_n_0\,
      O => \dm_address[8]_i_13_n_0\
    );
\dm_address[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(11),
      I1 => \dm_address_reg[15]_0\(11),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_22_n_0\,
      O => \dm_address[8]_i_14_n_0\
    );
\dm_address[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(10),
      I1 => \dm_address_reg[15]_0\(10),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_23_n_0\,
      O => \dm_address[8]_i_15_n_0\
    );
\dm_address[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(9),
      I1 => \dm_address_reg[15]_0\(9),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_24_n_0\,
      O => \dm_address[8]_i_16_n_0\
    );
\dm_address[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => stride_vid(8),
      I1 => \dm_address_reg[15]_0\(8),
      I2 => load_new_addr,
      I3 => \dm_address[8]_i_25_n_0\,
      O => \dm_address[8]_i_17_n_0\
    );
\dm_address[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(15),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(15),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(15),
      O => \dm_address[8]_i_18_n_0\
    );
\dm_address[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(14),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(14),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(14),
      O => \dm_address[8]_i_19_n_0\
    );
\dm_address[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(15),
      I1 => load_new_addr,
      O => \dm_address[8]_i_2_n_0\
    );
\dm_address[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(13),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(13),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(13),
      O => \dm_address[8]_i_20_n_0\
    );
\dm_address[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(12),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(12),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(12),
      O => \dm_address[8]_i_21_n_0\
    );
\dm_address[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(11),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(11),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(11),
      O => \dm_address[8]_i_22_n_0\
    );
\dm_address[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(10),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(10),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(10),
      O => \dm_address[8]_i_23_n_0\
    );
\dm_address[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(9),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(9),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(9),
      O => \dm_address[8]_i_24_n_0\
    );
\dm_address[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1\(8),
      I1 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(0),
      I2 => \GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0\(8),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1),
      I4 => \GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2\(8),
      O => \dm_address[8]_i_25_n_0\
    );
\dm_address[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(14),
      I1 => load_new_addr,
      O => \dm_address[8]_i_3_n_0\
    );
\dm_address[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(13),
      I1 => load_new_addr,
      O => \dm_address[8]_i_4_n_0\
    );
\dm_address[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(12),
      I1 => load_new_addr,
      O => \dm_address[8]_i_5_n_0\
    );
\dm_address[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(11),
      I1 => load_new_addr,
      O => \dm_address[8]_i_6_n_0\
    );
\dm_address[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(10),
      I1 => load_new_addr,
      O => \dm_address[8]_i_7_n_0\
    );
\dm_address[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(9),
      I1 => load_new_addr,
      O => \dm_address[8]_i_8_n_0\
    );
\dm_address[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stride_vid(8),
      I1 => load_new_addr,
      O => \dm_address[8]_i_9_n_0\
    );
\dm_address_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dm_address_reg[0]_i_2_n_0\,
      CO(6) => \dm_address_reg[0]_i_2_n_1\,
      CO(5) => \dm_address_reg[0]_i_2_n_2\,
      CO(4) => \dm_address_reg[0]_i_2_n_3\,
      CO(3) => \NLW_dm_address_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[0]_i_2_n_5\,
      CO(1) => \dm_address_reg[0]_i_2_n_6\,
      CO(0) => \dm_address_reg[0]_i_2_n_7\,
      DI(7) => \dm_address[0]_i_3_n_0\,
      DI(6) => \dm_address[0]_i_4_n_0\,
      DI(5) => \dm_address[0]_i_5_n_0\,
      DI(4) => \dm_address[0]_i_6_n_0\,
      DI(3) => \dm_address[0]_i_7_n_0\,
      DI(2) => \dm_address[0]_i_8_n_0\,
      DI(1) => \dm_address[0]_i_9_n_0\,
      DI(0) => \dm_address[0]_i_10_n_0\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \dm_address[0]_i_11_n_0\,
      S(6) => \dm_address[0]_i_12_n_0\,
      S(5) => \dm_address[0]_i_13_n_0\,
      S(4) => \dm_address[0]_i_14_n_0\,
      S(3) => \dm_address[0]_i_15_n_0\,
      S(2) => \dm_address[0]_i_16_n_0\,
      S(1) => \dm_address[0]_i_17_n_0\,
      S(0) => \dm_address[0]_i_18_n_0\
    );
\dm_address_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dm_address_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \dm_address_reg[8]_i_1_n_1\,
      CO(5) => \dm_address_reg[8]_i_1_n_2\,
      CO(4) => \dm_address_reg[8]_i_1_n_3\,
      CO(3) => \NLW_dm_address_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dm_address_reg[8]_i_1_n_5\,
      CO(1) => \dm_address_reg[8]_i_1_n_6\,
      CO(0) => \dm_address_reg[8]_i_1_n_7\,
      DI(7) => \dm_address[8]_i_2_n_0\,
      DI(6) => \dm_address[8]_i_3_n_0\,
      DI(5) => \dm_address[8]_i_4_n_0\,
      DI(4) => \dm_address[8]_i_5_n_0\,
      DI(3) => \dm_address[8]_i_6_n_0\,
      DI(2) => \dm_address[8]_i_7_n_0\,
      DI(1) => \dm_address[8]_i_8_n_0\,
      DI(0) => \dm_address[8]_i_9_n_0\,
      O(7 downto 0) => \dm_address_reg[15]\(7 downto 0),
      S(7) => \dm_address[8]_i_10_n_0\,
      S(6) => \dm_address[8]_i_11_n_0\,
      S(5) => \dm_address[8]_i_12_n_0\,
      S(4) => \dm_address[8]_i_13_n_0\,
      S(3) => \dm_address[8]_i_14_n_0\,
      S(2) => \dm_address[8]_i_15_n_0\,
      S(1) => \dm_address[8]_i_16_n_0\,
      S(0) => \dm_address[8]_i_17_n_0\
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(0),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      R => SR(0)
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(10),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      R => SR(0)
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(11),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      R => SR(0)
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(12),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      R => SR(0)
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(13),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      R => SR(0)
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(14),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      R => SR(0)
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(15),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      R => SR(0)
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(1),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      R => SR(0)
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(2),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      R => SR(0)
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(3),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      R => SR(0)
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(4),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      R => SR(0)
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(5),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      R => SR(0)
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(6),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      R => SR(0)
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(7),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      R => SR(0)
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(8),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      R => SR(0)
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_hsize_reg[15]\(9),
      Q => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      R => SR(0)
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(0),
      Q => stride_vid(0),
      R => SR(0)
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(10),
      Q => stride_vid(10),
      R => SR(0)
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(11),
      Q => stride_vid(11),
      R => SR(0)
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(12),
      Q => stride_vid(12),
      R => SR(0)
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(13),
      Q => stride_vid(13),
      R => SR(0)
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(14),
      Q => stride_vid(14),
      R => SR(0)
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15),
      Q => stride_vid(15),
      R => SR(0)
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(1),
      Q => stride_vid(1),
      R => SR(0)
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2),
      Q => stride_vid(2),
      R => SR(0)
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(3),
      Q => stride_vid(3),
      R => SR(0)
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(4),
      Q => stride_vid(4),
      R => SR(0)
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(5),
      Q => stride_vid(5),
      R => SR(0)
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(6),
      Q => stride_vid(6),
      R => SR(0)
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(7),
      Q => stride_vid(7),
      R => SR(0)
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(8),
      Q => stride_vid(8),
      R => SR(0)
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(9),
      Q => stride_vid(9),
      R => SR(0)
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      I1 => p_27_out,
      I2 => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => video_reg_update,
      D => \reg_module_vsize_reg[12]\(9),
      Q => \^q\(9),
      R => SR(0)
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => zero_hsize_err_i_2_n_0,
      I1 => zero_hsize_err_i_3_n_0,
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(9),
      I3 => load_new_addr,
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(13),
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(4),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(0),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(1),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(14),
      I4 => \^gen_normal_dm_command.cmnd_data_reg[15]\(6),
      I5 => \^gen_normal_dm_command.cmnd_data_reg[15]\(12),
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(8),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(10),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(5),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(11),
      I4 => zero_hsize_err_i_5_n_0,
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_data_reg[15]\(15),
      I1 => \^gen_normal_dm_command.cmnd_data_reg[15]\(3),
      I2 => \^gen_normal_dm_command.cmnd_data_reg[15]\(7),
      I3 => \^gen_normal_dm_command.cmnd_data_reg[15]\(2),
      O => zero_hsize_err_i_5_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => zero_vsize_err_i_3_n_0,
      I2 => \^q\(11),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \^q\(2),
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => load_new_addr,
      I2 => \^q\(1),
      I3 => \^q\(9),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(6),
      I2 => \^q\(10),
      I3 => \^q\(0),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  port (
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_1 : out STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_dbeat_cntr_reg[7]_0\ : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f is
  signal \INFERRED_GEN.cnt_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg_reg_0\ : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg_reg_1\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_2 : label is "soft_lutpair169";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_next_cmd_cmplt_reg_reg_0 <= \^sig_next_cmd_cmplt_reg_reg_0\;
  sig_next_cmd_cmplt_reg_reg_1 <= \^sig_next_cmd_cmplt_reg_reg_1\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08002880"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => sig_inhibit_rdy_n_reg,
      I3 => FIFO_Full_reg_0,
      I4 => \^sig_dqual_reg_empty_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAA9A999999"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n_reg,
      I4 => sig_mstr2data_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60A0A0A3"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_3_n_0\,
      I1 => \^sig_next_cmd_cmplt_reg_reg_0\,
      I2 => sig_last_dbeat_reg,
      I3 => sig_next_sequential_reg,
      I4 => sig_dqual_reg_empty,
      O => \^sig_dqual_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAEE"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_4_n_0\,
      I1 => sig_rsc2stat_status_valid,
      I2 => FIFO_Full_reg_1,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_next_calc_error_reg_reg,
      I5 => sig_rd_empty,
      O => \INFERRED_GEN.cnt_i[2]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]\(2),
      I1 => \sig_addr_posted_cntr_reg[2]\(1),
      I2 => \sig_addr_posted_cntr_reg[2]\(0),
      O => \INFERRED_GEN.cnt_i[2]_i_4_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
m_axi_mm2s_rready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]\(0),
      I1 => \sig_addr_posted_cntr_reg[2]\(2),
      I2 => \sig_addr_posted_cntr_reg[2]\(1),
      I3 => sig_next_calc_error_reg_reg,
      I4 => sig_dqual_reg_full,
      I5 => sig_data2rsc_valid,
      O => \^sig_next_cmd_cmplt_reg_reg_1\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \^sig_dqual_reg_empty_reg\,
      I2 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(2),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \^sig_dqual_reg_empty_reg\,
      I4 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[7]\(2),
      I4 => \sig_dbeat_cntr_reg[7]\(3),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(1),
      I3 => \sig_dbeat_cntr_reg[7]\(3),
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      I5 => \sig_dbeat_cntr_reg[7]\(4),
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \sig_dbeat_cntr_reg[7]\(4),
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0020"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(4),
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => \sig_dbeat_cntr_reg[7]\(5),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]_0\,
      I1 => \^sig_dqual_reg_empty_reg\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000020"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => \sig_dbeat_cntr_reg[7]\(4),
      I4 => \sig_dbeat_cntr_reg[7]\(6),
      I5 => \sig_dbeat_cntr_reg[7]\(7),
      O => D(7)
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \^sig_next_cmd_cmplt_reg_reg_0\,
      I2 => \^sig_dqual_reg_empty_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_next_cmd_cmplt_reg_reg
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      O => sig_push_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => p_27_out,
      I2 => srst_full_ff_i,
      I3 => sig_halt_reg_reg,
      I4 => m_axi_mm2s_rvalid,
      I5 => \^sig_next_cmd_cmplt_reg_reg_1\,
      O => \^sig_next_cmd_cmplt_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair87";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666696666"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_calc_error_pushed,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      I5 => \^q\(2),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_calc_error_pushed_reg,
      I2 => p_59_out,
      I3 => FIFO_Full_reg,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_wr_fifo,
      I2 => \^q\(0),
      I3 => sig_calc_error_pushed_reg,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair85";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08060000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => p_61_out,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDF20DF2020DF20"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rsc2stat_status_valid,
      I3 => p_61_out,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n_reg,
      I2 => FIFO_Full_reg,
      I3 => sig_rsc2stat_status_valid,
      I4 => sts_tready_reg,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52F0F0F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => p_61_out,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 is
  port (
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 : entity is "cntr_incr_decr_addn_f";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[63]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair84";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => sig_addr_reg_empty,
      I3 => sig_data2addr_stop_req,
      I4 => \^q\(0),
      I5 => FIFO_Full_reg,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2addr_cmd_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => FIFO_Full_reg_0,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => FIFO_Full_reg_0,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_mstr2addr_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(0),
      I2 => sig_data2addr_stop_req,
      I3 => sig_addr_reg_empty,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => SR(0)
    );
\sig_next_addr_reg[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => sig_data2addr_stop_req,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_addr_reg_empty,
      I2 => sig_rd_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_posted_to_axi_2_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    sig_calc_error_reg0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_59_out : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f is
  signal \^out\ : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][88]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][89]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][90]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][91]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][92]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][93]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][94]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][95]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(81 downto 0) <= \^out\(81 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_59_out,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(16),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(17),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(18),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(19),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(20),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(21),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(22),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(23),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(24),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(25),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(26),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(27),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(28),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(29),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(30),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(31),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(32),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(33),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(34),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(35),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(36),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(38),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(39),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(40),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(41),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(42),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(43),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(44),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(45),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(46),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(47),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(48),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(49),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(50),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(51),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(52),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(53),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(54),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(55),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(56),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(57),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(58),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(59),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(60),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(61),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(62),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(63),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(64),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(65),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(66),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(67),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(68),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(69),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(70),
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(71),
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][87]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(72),
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][88]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(73),
      Q => \^out\(74)
    );
\INFERRED_GEN.data_reg[3][89]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(74),
      Q => \^out\(75)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][90]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(75),
      Q => \^out\(76)
    );
\INFERRED_GEN.data_reg[3][91]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(76),
      Q => \^out\(77)
    );
\INFERRED_GEN.data_reg[3][92]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(77),
      Q => \^out\(78)
    );
\INFERRED_GEN.data_reg[3][93]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(78),
      Q => \^out\(79)
    );
\INFERRED_GEN.data_reg[3][94]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(79),
      Q => \^out\(80)
    );
\INFERRED_GEN.data_reg[3][95]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(80),
      Q => \^out\(81)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \s_axis_cmd_tdata_reg[95]\(9),
      Q => \^out\(9)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => sig_calc_error_reg_i_4_n_0,
      I3 => sig_calc_error_reg_i_5_n_0,
      I4 => sig_calc_error_reg0,
      I5 => \in\(0),
      O => sig_calc_error_reg_reg
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(4),
      I2 => \^out\(7),
      I3 => \^out\(6),
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(1),
      I2 => \^out\(3),
      I3 => \^out\(0),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(13),
      I2 => \^out\(15),
      I3 => \^out\(12),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^out\(10),
      I1 => \^out\(9),
      I2 => \^out\(11),
      I3 => \^out\(8),
      O => sig_calc_error_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  port (
    decerr_i_reg : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\ is
  signal m_axis_mm2s_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair86";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(0),
      Q => m_axis_mm2s_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n_reg,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(1),
      Q => m_axis_mm2s_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => sig_rd_sts_slverr_reg_reg(2),
      Q => m_axis_mm2s_sts_tdata(6)
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(5),
      I1 => Q(2),
      O => decerr_i_reg
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(4),
      I1 => Q(2),
      O => interr_i_reg
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_mm2s_sts_tdata(6),
      I1 => Q(2),
      O => slverr_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  signal \^sig_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(70 downto 0) <= \^out\(70 downto 0);
  sig_calc_error_reg_reg <= \^sig_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^sig_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(67),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(68),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(70),
      O => sig_addr_valid_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  port (
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(22 downto 0) <= \^out\(22 downto 0);
  sig_next_calc_error_reg_reg <= \^sig_next_calc_error_reg_reg\;
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => sig_inhibit_rdy_n_reg,
      I2 => sig_mstr2data_cmd_valid,
      O => \^sig_next_calc_error_reg_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_next_calc_error_reg_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => sig_first_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_last_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[7]\,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5F50000C5050000"
    )
        port map (
      I0 => sig_last_dbeat_i_2_n_0,
      I1 => \sig_dbeat_cntr_reg[3]\,
      I2 => sig_last_dbeat_reg_0,
      I3 => \sig_dbeat_cntr_reg[7]\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_last_dbeat_reg_1,
      O => sig_last_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(2),
      I2 => \^out\(0),
      O => sig_last_dbeat_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DINADIN(15 downto 8) => m_axi_mm2s_rdata(16 downto 9),
      DINADIN(7 downto 0) => m_axi_mm2s_rdata(7 downto 0),
      DINBDIN(15 downto 8) => m_axi_mm2s_rdata(34 downto 27),
      DINBDIN(7 downto 0) => m_axi_mm2s_rdata(25 downto 18),
      DINPADINP(1) => m_axi_mm2s_rdata(17),
      DINPADINP(0) => m_axi_mm2s_rdata(8),
      DINPBDINP(1) => m_axi_mm2s_rdata(35),
      DINPBDINP(0) => m_axi_mm2s_rdata(26),
      DOUTADOUT(15 downto 8) => p_12_out(16 downto 9),
      DOUTADOUT(7 downto 0) => p_12_out(7 downto 0),
      DOUTBDOUT(15 downto 8) => p_12_out(34 downto 27),
      DOUTBDOUT(7 downto 0) => p_12_out(25 downto 18),
      DOUTPADOUTP(1) => p_12_out(17),
      DOUTPADOUTP(0) => p_12_out(8),
      DOUTPBDOUTP(1) => p_12_out(35),
      DOUTPBDOUTP(0) => p_12_out(26),
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      REGCEAREGCE => tmp_ram_regout_en,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 6) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 6) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"000000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => m_axi_mm2s_aclk,
      CLKBWRCLK => m_axi_mm2s_aclk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 28) => B"0000",
      DINADIN(27 downto 24) => m_axi_mm2s_rdata(18 downto 15),
      DINADIN(23 downto 21) => B"000",
      DINADIN(20 downto 16) => m_axi_mm2s_rdata(14 downto 10),
      DINADIN(15 downto 13) => B"000",
      DINADIN(12 downto 8) => m_axi_mm2s_rdata(9 downto 5),
      DINADIN(7 downto 5) => B"000",
      DINADIN(4 downto 0) => m_axi_mm2s_rdata(4 downto 0),
      DINBDIN(31 downto 28) => B"0000",
      DINBDIN(27 downto 24) => DINBDIN(9 downto 6),
      DINBDIN(23 downto 21) => B"000",
      DINBDIN(20 downto 16) => DINBDIN(5 downto 1),
      DINBDIN(15 downto 13) => B"000",
      DINBDIN(12) => DINBDIN(0),
      DINBDIN(11 downto 8) => m_axi_mm2s_rdata(27 downto 24),
      DINBDIN(7 downto 5) => B"000",
      DINBDIN(4 downto 0) => m_axi_mm2s_rdata(23 downto 19),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68\,
      DOUTADOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69\,
      DOUTADOUT(29) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70\,
      DOUTADOUT(28) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71\,
      DOUTADOUT(27 downto 24) => p_12_out(18 downto 15),
      DOUTADOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_76\,
      DOUTADOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77\,
      DOUTADOUT(21) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78\,
      DOUTADOUT(20 downto 16) => p_12_out(14 downto 10),
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_84\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85\,
      DOUTADOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86\,
      DOUTADOUT(12 downto 8) => p_12_out(9 downto 5),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_93\,
      DOUTADOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_94\,
      DOUTADOUT(4 downto 0) => p_12_out(4 downto 0),
      DOUTBDOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_100\,
      DOUTBDOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_101\,
      DOUTBDOUT(29) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_102\,
      DOUTBDOUT(28) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_103\,
      DOUTBDOUT(27 downto 24) => p_12_out(37 downto 34),
      DOUTBDOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_108\,
      DOUTBDOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_109\,
      DOUTBDOUT(21) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_110\,
      DOUTBDOUT(20 downto 16) => p_12_out(33 downto 29),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_116\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_117\,
      DOUTBDOUT(13) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_118\,
      DOUTBDOUT(12 downto 8) => p_12_out(28 downto 24),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_126\,
      DOUTBDOUT(4 downto 0) => p_12_out(23 downto 19),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => E(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => tmp_ram_regout_en,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => E(0),
      WEBWE(6) => E(0),
      WEBWE(5) => E(0),
      WEBWE(4) => E(0),
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    DINBDIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E000E000000"
    )
        port map (
      I0 => DINBDIN(0),
      I1 => p_27_out,
      I2 => mm2s_halt,
      I3 => mm2s_prmry_resetn,
      I4 => ram_full_i_reg,
      I5 => \^wr_rst_reg_reg_0\,
      O => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => in0,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^wr_rst_reg_reg_0\,
      I1 => in0,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  port (
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[7]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF305500"
    )
        port map (
      I0 => comp0,
      I1 => ram_full_i_reg_0,
      I2 => comp1,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg,
      I5 => srst_full_ff_i,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 is
  port (
    comp1 : out STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_reg[7]\,
      S(2) => \gcc0.gc0.count_reg[4]\,
      S(1) => \gcc0.gc0.count_reg[2]\,
      S(0) => \gcc0.gc0.count_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp0,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gc0.count_d1_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[7]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAABBBBAAAA"
    )
        port map (
      I0 => srst_full_ff_i,
      I1 => comp0,
      I2 => comp1,
      I3 => \gpregsm1.curr_fwft_state_reg[0]\,
      I4 => \out\,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 is
  port (
    comp1 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 5),
      CO(4) => comp1,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 5),
      S(4) => \gc0.count_reg[8]\,
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_2\ : label is "soft_lutpair66";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^q\(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => rd_pntr_plus1(8),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => plusOp(8),
      Q => rd_pntr_plus1(8),
      R => srst_full_ff_i
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  port (
    tmp_ram_regout_en : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_fb_i_i_2_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000075FF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => empty_fwft_i,
      I2 => \out\,
      I3 => curr_fwft_state(1),
      I4 => ram_empty_fb_i_reg,
      I5 => srst_full_ff_i,
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008AA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => \out\,
      I2 => empty_fwft_i,
      I3 => curr_fwft_state(0),
      I4 => srst_full_ff_i,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2B0A0F0"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => aempty_fwft_fb_i_i_2_n_0,
      I2 => aempty_fwft_fb_i,
      I3 => curr_fwft_state(1),
      I4 => curr_fwft_state(0),
      I5 => srst_full_ff_i,
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \out\,
      O => aempty_fwft_fb_i_i_2_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAAFFAEFFAA"
    )
        port map (
      I0 => srst_full_ff_i,
      I1 => \out\,
      I2 => empty_fwft_i,
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABA0000AAAA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => empty_fwft_i,
      I2 => \out\,
      I3 => wr_rst_reg_reg,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000777700007F77"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => empty_fwft_i,
      I3 => \out\,
      I4 => ram_empty_fb_i_reg,
      I5 => wr_rst_reg_reg,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAFAFA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => wr_rst_reg_reg,
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_i,
      I4 => \out\,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F0F0FBF0F0F0F"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => \out\,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => wr_rst_reg_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => empty_fwft_i,
      I2 => \out\,
      I3 => curr_fwft_state(1),
      O => ram_empty_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAEAAAA"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => \out\,
      I3 => empty_fwft_i,
      I4 => curr_fwft_state(0),
      O => ram_full_i_reg
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => wr_rst_reg_reg,
      O => sig_m_valid_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_full_i_reg_1 : out STD_LOGIC;
    ram_full_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_full_i_reg_3 : out STD_LOGIC;
    ram_full_i_reg_4 : out STD_LOGIC;
    ram_full_i_reg_5 : out STD_LOGIC;
    ram_full_i_reg_6 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    ram_empty_i_reg_5 : out STD_LOGIC;
    ram_empty_i_reg_6 : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal p_12_out_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_2\ : label is "soft_lutpair69";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) <= \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8 downto 0);
  Q(0) <= \^q\(0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_12_out_0(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_12_out_0(0),
      I1 => p_12_out_0(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out_0(1),
      I1 => p_12_out_0(0),
      I2 => p_12_out_0(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_12_out_0(2),
      I1 => p_12_out_0(0),
      I2 => p_12_out_0(1),
      I3 => p_12_out_0(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_12_out_0(3),
      I1 => p_12_out_0(1),
      I2 => p_12_out_0(0),
      I3 => p_12_out_0(2),
      I4 => p_12_out_0(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_12_out_0(4),
      I1 => p_12_out_0(2),
      I2 => p_12_out_0(0),
      I3 => p_12_out_0(1),
      I4 => p_12_out_0(3),
      I5 => p_12_out_0(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_12_out_0(5),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => p_12_out_0(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => p_12_out_0(5),
      I2 => p_12_out_0(6),
      I3 => p_12_out_0(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => p_12_out_0(7),
      I2 => p_12_out_0(6),
      I3 => p_12_out_0(5),
      I4 => \^q\(0),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => p_12_out_0(3),
      I1 => p_12_out_0(1),
      I2 => p_12_out_0(0),
      I3 => p_12_out_0(2),
      I4 => p_12_out_0(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(1),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(2),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(3),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(4),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(5),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(6),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => p_12_out_0(7),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(8),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => p_12_out_0(0),
      S => srst_full_ff_i
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => p_12_out_0(1),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => p_12_out_0(2),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => p_12_out_0(3),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => p_12_out_0(4),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => p_12_out_0(5),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => p_12_out_0(6),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => p_12_out_0(7),
      R => srst_full_ff_i
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => ram_full_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_i_reg_2
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out_0(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => p_12_out_0(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => ram_full_i_reg_6
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(1),
      I3 => \gc0.count_d1_reg[7]\(1),
      O => ram_empty_i_reg_3
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => ram_full_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_i_reg_1
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out_0(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => p_12_out_0(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => ram_full_i_reg_5
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(3),
      I3 => \gc0.count_d1_reg[7]\(3),
      O => ram_empty_i_reg_4
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => ram_full_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out_0(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => p_12_out_0(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => ram_full_i_reg_4
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(5),
      I3 => \gc0.count_d1_reg[7]\(5),
      O => ram_empty_i_reg_5
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I3 => \gc0.count_d1_reg[7]\(6),
      O => ram_full_i_reg
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => ram_empty_i_reg
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_12_out_0(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      I2 => p_12_out_0(6),
      I3 => \gc0.count_d1_reg[7]\(6),
      O => ram_full_i_reg_3
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      I2 => \^device_8series.no_bmm_info.sdp.wide_prim36_no_ecc.ram\(6),
      I3 => \gc0.count_d1_reg[7]\(6),
      O => ram_empty_i_reg_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  port (
    p_48_out : out STD_LOGIC;
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ : out STD_LOGIC;
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    num_fstore_minus1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_70_out : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr is
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0\ : STD_LOGIC;
  signal binary_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data1 : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal ds_binary_frame_ptr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ds_mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal raw_frame_ptr : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2\ : label is "soft_lutpair58";
begin
  \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ <= \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\;
\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
     port map (
      D(1) => data1,
      D(0) => \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      SR(0) => SR(0),
      data2 => data2,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_ptr_in(2 downto 0) => mm2s_frame_ptr_in(2 downto 0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0\
     port map (
      D(1 downto 0) => p_0_out(1 downto 0),
      Q(2 downto 0) => binary_frame_ptr(2 downto 0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0\,
      Q => binary_frame_ptr(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      Q => binary_frame_ptr(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      Q => binary_frame_ptr(2),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => Q(0),
      I1 => num_fstore_minus1(0),
      I2 => mstr_reverse_order,
      I3 => Q(1),
      O => raw_frame_ptr(1)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => num_fstore_minus1(0),
      I4 => mstr_reverse_order,
      O => raw_frame_ptr(2)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => Q(0),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0]\,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(1),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0\,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => raw_frame_ptr(2),
      Q => \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2]\,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2\,
      Q => ds_binary_frame_ptr(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data1,
      Q => ds_binary_frame_ptr(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => data2,
      Q => ds_mstr_reverse_order_d1,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_0_out(0),
      Q => mm2s_frame_ptr_out(0),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_0_out(1),
      Q => mm2s_frame_ptr_out(1),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0\,
      Q => mm2s_frame_ptr_out(2),
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA6AFFFF"
    )
        port map (
      I0 => mstr_reverse_order,
      I1 => p_71_out(0),
      I2 => E(0),
      I3 => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\,
      I4 => mm2s_prmry_resetn,
      I5 => p_70_out,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => E(0),
      Q => p_48_out,
      R => SR(0)
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => ds_binary_frame_ptr(1),
      I1 => ds_binary_frame_ptr(0),
      I2 => num_fstore_minus1(0),
      I3 => ds_mstr_reverse_order_d1,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => num_fstore_minus1(0),
      I1 => mm2s_prmry_resetn,
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ds_mstr_reverse_order_d1,
      I1 => num_fstore_minus1(0),
      I2 => ds_binary_frame_ptr(0),
      I3 => ds_binary_frame_ptr(1),
      O => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => ds_binary_frame_ptr(0),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(0),
      R => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0\,
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(1),
      R => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\
    );
\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_2_n_0\,
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2),
      R => \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => Q(1),
      I1 => num_fstore_minus1(0),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(0),
      I5 => Q(3),
      O => \^dynamic_genlock_for_slave.mstr_reverse_order_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_axi2ip_wrce : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    prmtr_updt_complete_i_reg : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 17 downto 0 );
    mm2s_prmry_resetn : in STD_LOGIC;
    stop : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ : in STD_LOGIC;
    \reg_module_hsize_reg[0]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    p_70_out : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\ : in STD_LOGIC;
    \reg_module_hsize_reg[4]\ : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\ : in STD_LOGIC;
    \reg_module_hsize_reg[5]\ : in STD_LOGIC;
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dma_slverr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\ : in STD_LOGIC;
    \reg_module_hsize_reg[6]\ : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\ : in STD_LOGIC;
    \reg_module_hsize_reg[7]\ : in STD_LOGIC;
    \reg_module_hsize_reg[12]\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\ : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\ : in STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\ : in STD_LOGIC;
    ch1_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\ : in STD_LOGIC;
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\ : in STD_LOGIC;
    p_77_out : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\ : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
     port map (
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0),
      \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\ => mm2s_axi2ip_wrce(0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\(1 downto 0) => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\(1 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_1\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4 downto 0) => \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(18 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(18 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\ => \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(24 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(24 downto 0),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      SR(0) => SR(0),
      ch1_dly_irq_set => ch1_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => ch1_irqdelay_status(7 downto 0),
      dly_irq_reg => dly_irq_reg,
      dly_irq_reg_0 => dly_irq_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_slverr_reg => dma_slverr_reg,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      err_irq_reg => err_irq_reg,
      in0(24 downto 0) => in0(24 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      ioc_irq_reg_0 => ioc_irq_reg_0,
      mm2s_axi2ip_wrce(10 downto 0) => mm2s_axi2ip_wrce(11 downto 1),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(31 downto 0) => \out\(31 downto 0),
      p_70_out => p_70_out,
      p_71_out(17 downto 0) => p_71_out(17 downto 0),
      p_77_out => p_77_out,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \ptr_ref_i_reg[4]\(4 downto 0) => \ptr_ref_i_reg[4]\(4 downto 0),
      \reg_module_hsize_reg[0]\ => \reg_module_hsize_reg[0]\,
      \reg_module_hsize_reg[12]\ => \reg_module_hsize_reg[12]\,
      \reg_module_hsize_reg[15]\(2 downto 0) => \reg_module_hsize_reg[15]\(2 downto 0),
      \reg_module_hsize_reg[4]\ => \reg_module_hsize_reg[4]\,
      \reg_module_hsize_reg[5]\ => \reg_module_hsize_reg[5]\,
      \reg_module_hsize_reg[6]\ => \reg_module_hsize_reg[6]\,
      \reg_module_hsize_reg[7]\ => \reg_module_hsize_reg[7]\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => stop
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(4)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(3)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(2)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(1)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_ip2axi_frame_store_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(4)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(3)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(2)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(1)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_chnl_current_frame_cdc_tig(0)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_genlock_pair_frame_cdc_tig(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(15)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(14)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(13)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(12)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(11)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(10)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(9)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(8)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(7)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(6)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(4)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(5)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(4)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(3)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(2)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(1)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_hsize_at_uf_err_cdc_tig(0)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(12)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(11)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(10)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(9)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(3)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(8)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(7)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(6)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(5)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(4)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(3)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(2)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(1)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s2mm_capture_dm_done_vsize_counter_cdc_tig(0)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_71_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_70_out : out STD_LOGIC;
    err_d1_reg : out STD_LOGIC;
    err_d1_reg_0 : out STD_LOGIC;
    err_d1_reg_1 : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    p_77_out : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    p_67_out : out STD_LOGIC;
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ : out STD_LOGIC;
    ch1_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    err_irq_reg : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ : out STD_LOGIC;
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_out : out STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : out STD_LOGIC;
    \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \wdata_reg[0]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    halted_clr_reg : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC;
    slverr_i_reg : in STD_LOGIC;
    decerr_i_reg : in STD_LOGIC;
    \wdata_reg[12]\ : in STD_LOGIC;
    \wdata_reg[13]\ : in STD_LOGIC;
    mm2s_soft_reset_clr : in STD_LOGIC;
    \wdata_reg[2]\ : in STD_LOGIC;
    \dmacr_i_reg[0]_0\ : in STD_LOGIC;
    ch1_delay_cnt_en : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    prmry_resetn_i_reg : in STD_LOGIC;
    ch1_dly_irq_set : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    p_50_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_48_out : in STD_LOGIC;
    mm2s_ioc_irq_set : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi2ip_rdaddr_captured_reg[3]_0\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[4]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[5]\ : in STD_LOGIC;
    \axi2ip_rdaddr_captured_reg[7]\ : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    stop : in STD_LOGIC;
    \cmnds_queued_reg[5]\ : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    \wdata_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module is
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245\ : STD_LOGIC;
  signal \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246\ : STD_LOGIC;
  signal I_DMA_REGISTER_n_36 : STD_LOGIC;
  signal I_DMA_REGISTER_n_37 : STD_LOGIC;
  signal I_DMA_REGISTER_n_38 : STD_LOGIC;
  signal I_DMA_REGISTER_n_39 : STD_LOGIC;
  signal \^p_70_out\ : STD_LOGIC;
  signal \^p_71_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^p_77_out\ : STD_LOGIC;
begin
  p_70_out <= \^p_70_out\;
  p_71_out(19 downto 0) <= \^p_71_out\(19 downto 0);
  p_77_out <= \^p_77_out\;
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0) => \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0) => \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0),
      Q(3) => I_DMA_REGISTER_n_36,
      Q(2) => I_DMA_REGISTER_n_37,
      Q(1) => I_DMA_REGISTER_n_38,
      Q(0) => I_DMA_REGISTER_n_39,
      SR(0) => SR(0),
      \axi2ip_rdaddr_captured_reg[3]\(1 downto 0) => \axi2ip_rdaddr_captured_reg[3]\(1 downto 0),
      \axi2ip_rdaddr_captured_reg[3]_0\ => \axi2ip_rdaddr_captured_reg[3]_0\,
      \axi2ip_rdaddr_captured_reg[4]\ => \axi2ip_rdaddr_captured_reg[4]\,
      \axi2ip_rdaddr_captured_reg[5]\ => \axi2ip_rdaddr_captured_reg[5]\,
      \axi2ip_rdaddr_captured_reg[7]\ => \axi2ip_rdaddr_captured_reg[7]\,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]_0\,
      \dmacr_i_reg[2]\ => \^p_77_out\,
      halted_reg => \^p_70_out\,
      \hsize_vid_reg[15]\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      in0(6) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240\,
      in0(5) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241\,
      in0(4) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242\,
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245\,
      in0(0) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(8 downto 0) => mm2s_axi2ip_wrce(11 downto 3),
      p_27_out => p_27_out,
      p_67_out => p_67_out,
      p_71_out(2 downto 0) => \^p_71_out\(2 downto 0),
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      prmtr_update_complete => prmtr_update_complete,
      stop => stop,
      \stride_vid_reg[15]\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0)
    );
I_DMA_REGISTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
     port map (
      D(27 downto 12) => D(31 downto 16),
      D(11 downto 5) => D(14 downto 8),
      D(4 downto 1) => D(6 downto 3),
      D(0) => D(1),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0),
      E(0) => E(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\(0) => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\(0),
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ => \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\(4 downto 0) => \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_70_out\,
      Q(8 downto 6) => Q(4 downto 2),
      Q(5) => I_DMA_REGISTER_n_36,
      Q(4) => I_DMA_REGISTER_n_37,
      Q(3) => I_DMA_REGISTER_n_38,
      Q(2) => I_DMA_REGISTER_n_39,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => ch1_dly_irq_set,
      \cmnds_queued_reg[5]\ => \cmnds_queued_reg[5]\,
      decerr_i_reg => decerr_i_reg,
      dly_irq_reg_0 => dly_irq_reg,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      err_d1_reg_0 => err_d1_reg,
      err_d1_reg_1 => err_d1_reg_0,
      err_d1_reg_2 => err_d1_reg_1,
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_clr_reg => halted_clr_reg,
      initial_frame => initial_frame,
      ioc_irq_reg_0 => ioc_irq_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset_clr => mm2s_soft_reset_clr,
      p_18_out => p_18_out,
      p_1_out => p_1_out,
      p_27_out => p_27_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_6_out => p_6_out,
      p_71_out(19 downto 0) => \^p_71_out\(19 downto 0),
      p_73_out => p_73_out,
      prmry_resetn_i_reg => prmry_resetn_i_reg,
      s_soft_reset_i0 => s_soft_reset_i0,
      slverr_i_reg => slverr_i_reg,
      soft_reset_d1_reg => \^p_77_out\,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \wdata_reg[0]\ => \wdata_reg[0]\,
      \wdata_reg[12]\ => \wdata_reg[12]\,
      \wdata_reg[13]\ => \wdata_reg[13]\,
      \wdata_reg[18]\(0) => \wdata_reg[18]\(0),
      \wdata_reg[2]\ => \wdata_reg[2]\,
      \wdata_reg[4]\ => \wdata_reg[4]\
    );
LITE_READ_MUX_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
     port map (
      in0(31 downto 12) => in0(24 downto 5),
      in0(11) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_240\,
      in0(10) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_241\,
      in0(9) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_242\,
      in0(8) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_243\,
      in0(7 downto 4) => in0(4 downto 1),
      in0(3) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_244\,
      in0(2) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_245\,
      in0(1) => \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_246\,
      in0(0) => in0(0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(0),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(0),
      R => SR(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(1),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(1),
      R => SR(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(2),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(2),
      R => SR(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(3),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(3),
      R => SR(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => mm2s_axi2ip_wrce(2),
      D => D(4),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sts_tready_reg : out STD_LOGIC;
    s_axi_lite_resetn : out STD_LOGIC;
    mm2s_halt : out STD_LOGIC;
    mm2s_soft_reset_clr : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : out STD_LOGIC;
    in0 : out STD_LOGIC;
    m_axis_fifo_ainit_nosync : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid_reg : out STD_LOGIC;
    sig_s_h_halt_reg_reg : out STD_LOGIC;
    p_77_out : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_42_out : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module is
  signal \^s_axi_lite_resetn\ : STD_LOGIC;
  signal sig_mm2s_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_mm2s_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_mm2s_axis_resetn : signal is "no";
  signal sig_mm2s_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_dm_prmry_resetn : signal is "no";
  signal sig_mm2s_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_mm2s_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_mm2s_prmry_resetn : signal is "no";
begin
  \out\ <= sig_mm2s_prmry_resetn;
  s_axi_lite_resetn <= \^s_axi_lite_resetn\;
  \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ <= sig_mm2s_dm_prmry_resetn;
  sts_tready_reg <= sig_mm2s_axis_resetn;
\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_prmry_resetn,
      O => \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0)
    );
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
     port map (
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\(0) => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\(0),
      \cmnds_queued_reg[7]\ => mm2s_halt,
      \cmnds_queued_reg[7]_0\(0) => \cmnds_queued_reg[7]\(0),
      dma_err => dma_err,
      hrd_resetn_i_reg => \^s_axi_lite_resetn\,
      in0 => sig_mm2s_axis_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset_clr => mm2s_soft_reset_clr,
      \out\ => sig_mm2s_prmry_resetn,
      p_26_out => p_26_out,
      p_3_out => p_3_out,
      p_42_out => p_42_out,
      p_71_out(0) => p_71_out(0),
      p_77_out => p_77_out,
      prmry_resetn_i_reg_0 => sig_mm2s_axis_resetn,
      rst_d1_reg => in0,
      s_soft_reset_i0 => s_soft_reset_i0,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => halt_reset,
      sig_mm2s_dm_prmry_resetn => sig_mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      stop => stop
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_lite_resetn\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^s_axi_lite_resetn\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => sig_mm2s_prmry_resetn
    );
s_valid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_mm2s_axis_resetn,
      O => s_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid0 : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC;
    \sig_data_reg_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal areset_r : STD_LOGIC;
  signal d2_data : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal d2_keep : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal d2_last : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_user : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d2_valid : STD_LOGIC;
  signal \gen_downsizer_conversion.axisc_downsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_2\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_3\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_4\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_fifo_ainit_nosync,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(2) => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      D(1) => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      D(0) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      SS(0) => \gen_downsizer_conversion.axisc_downsizer_0_n_3\,
      \acc_data_reg[191]\(191 downto 0) => d2_data(191 downto 0),
      \acc_keep_reg[23]\(23 downto 0) => d2_keep(23 downto 0),
      areset_r => areset_r,
      d2_last => d2_last,
      d2_ready => d2_ready,
      d2_user(0) => d2_user(0),
      d2_valid => d2_valid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(47 downto 0) => m_axis_mm2s_tdata(47 downto 0),
      m_axis_mm2s_tkeep(5 downto 0) => m_axis_mm2s_tkeep(5 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      s_valid0 => s_valid0
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(2) => \gen_upsizer_conversion.axisc_upsizer_0_n_2\,
      D(1) => \gen_upsizer_conversion.axisc_upsizer_0_n_3\,
      D(0) => \gen_upsizer_conversion.axisc_upsizer_0_n_4\,
      SS(0) => \gen_downsizer_conversion.axisc_downsizer_0_n_3\,
      areset_r => areset_r,
      d2_last => d2_last,
      d2_ready => d2_ready,
      d2_user(0) => d2_user(0),
      d2_valid => d2_valid,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_tlast => m_axis_tlast,
      m_axis_tuser(0) => m_axis_tuser(0),
      m_axis_tvalid => m_axis_tvalid,
      \out\ => \out\,
      \r0_data_reg[191]\(191 downto 0) => d2_data(191 downto 0),
      \r0_keep_reg[23]\(23 downto 0) => d2_keep(23 downto 0),
      r0_last_reg_0 => E(0),
      \sig_data_reg_out_reg[63]\(63 downto 0) => \sig_data_reg_out_reg[63]\(63 downto 0),
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64 is
  port (
    \stride_vid_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_vsize_err0 : out STD_LOGIC;
    zero_hsize_err0 : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    all_idle_reg : out STD_LOGIC;
    \stride_vid_reg[0]_0\ : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \dm_address_reg[23]\ : out STD_LOGIC;
    \dm_address_reg[23]_0\ : out STD_LOGIC;
    \dm_address_reg[23]_1\ : out STD_LOGIC;
    \dm_address_reg[23]_2\ : out STD_LOGIC;
    \dm_address_reg[23]_3\ : out STD_LOGIC;
    \dm_address_reg[23]_4\ : out STD_LOGIC;
    \dm_address_reg[23]_5\ : out STD_LOGIC;
    \dm_address_reg[23]_6\ : out STD_LOGIC;
    \dm_address_reg[31]\ : out STD_LOGIC;
    \dm_address_reg[31]_0\ : out STD_LOGIC;
    \dm_address_reg[31]_1\ : out STD_LOGIC;
    \dm_address_reg[31]_2\ : out STD_LOGIC;
    \dm_address_reg[31]_3\ : out STD_LOGIC;
    \dm_address_reg[31]_4\ : out STD_LOGIC;
    \dm_address_reg[31]_5\ : out STD_LOGIC;
    \dm_address_reg[31]_6\ : out STD_LOGIC;
    \dm_address_reg[39]\ : out STD_LOGIC;
    \dm_address_reg[39]_0\ : out STD_LOGIC;
    \dm_address_reg[39]_1\ : out STD_LOGIC;
    \dm_address_reg[39]_2\ : out STD_LOGIC;
    \dm_address_reg[39]_3\ : out STD_LOGIC;
    \dm_address_reg[39]_4\ : out STD_LOGIC;
    \dm_address_reg[39]_5\ : out STD_LOGIC;
    \dm_address_reg[39]_6\ : out STD_LOGIC;
    \dm_address_reg[47]\ : out STD_LOGIC;
    \dm_address_reg[47]_0\ : out STD_LOGIC;
    \dm_address_reg[47]_1\ : out STD_LOGIC;
    \dm_address_reg[47]_2\ : out STD_LOGIC;
    \dm_address_reg[47]_3\ : out STD_LOGIC;
    \dm_address_reg[47]_4\ : out STD_LOGIC;
    \dm_address_reg[47]_5\ : out STD_LOGIC;
    \dm_address_reg[47]_6\ : out STD_LOGIC;
    \dm_address_reg[55]\ : out STD_LOGIC;
    \dm_address_reg[55]_0\ : out STD_LOGIC;
    \dm_address_reg[55]_1\ : out STD_LOGIC;
    \dm_address_reg[55]_2\ : out STD_LOGIC;
    \dm_address_reg[55]_3\ : out STD_LOGIC;
    \dm_address_reg[55]_4\ : out STD_LOGIC;
    \dm_address_reg[55]_5\ : out STD_LOGIC;
    \dm_address_reg[55]_6\ : out STD_LOGIC;
    \dm_address_reg[63]\ : out STD_LOGIC;
    \dm_address_reg[63]_0\ : out STD_LOGIC;
    \dm_address_reg[63]_1\ : out STD_LOGIC;
    \dm_address_reg[63]_2\ : out STD_LOGIC;
    \dm_address_reg[63]_3\ : out STD_LOGIC;
    \dm_address_reg[63]_4\ : out STD_LOGIC;
    \dm_address_reg[63]_5\ : out STD_LOGIC;
    \dm_address_reg[63]_6\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dm_address_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_2_out : out STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    load_new_addr : in STD_LOGIC;
    p_67_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    tstvect_fsync_d2 : in STD_LOGIC;
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mask_fsync_out_i : in STD_LOGIC;
    tstvect_fsync_d1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_1_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64 is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^stride_vid_reg[0]\ : STD_LOGIC;
  signal \^stride_vid_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_FREE_RUN_MODE.frame_sync_out_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of all_idle_i_2 : label is "soft_lutpair59";
begin
  \stride_vid_reg[0]\ <= \^stride_vid_reg[0]\;
  \stride_vid_reg[0]_0\ <= \^stride_vid_reg[0]_0\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => tstvect_fsync_d2,
      O => p_4_out
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => p_27_out,
      O => p_49_out
    );
\GEN_FREE_RUN_MODE.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => mask_fsync_out_i,
      I2 => tstvect_fsync_d1,
      O => p_2_out
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_64
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0),
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^stride_vid_reg[0]_0\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \^stride_vid_reg[0]\,
      O(7 downto 0) => O(7 downto 0),
      Q(12 downto 0) => Q(12 downto 0),
      SR(0) => SR(0),
      \dm_address_reg[15]\(7 downto 0) => \dm_address_reg[15]\(7 downto 0),
      \dm_address_reg[15]_0\(15 downto 0) => \dm_address_reg[15]_0\(15 downto 0),
      \dm_address_reg[23]\ => \dm_address_reg[23]\,
      \dm_address_reg[23]_0\ => \dm_address_reg[23]_0\,
      \dm_address_reg[23]_1\ => \dm_address_reg[23]_1\,
      \dm_address_reg[23]_2\ => \dm_address_reg[23]_2\,
      \dm_address_reg[23]_3\ => \dm_address_reg[23]_3\,
      \dm_address_reg[23]_4\ => \dm_address_reg[23]_4\,
      \dm_address_reg[23]_5\ => \dm_address_reg[23]_5\,
      \dm_address_reg[23]_6\ => \dm_address_reg[23]_6\,
      \dm_address_reg[31]\ => \dm_address_reg[31]\,
      \dm_address_reg[31]_0\ => \dm_address_reg[31]_0\,
      \dm_address_reg[31]_1\ => \dm_address_reg[31]_1\,
      \dm_address_reg[31]_2\ => \dm_address_reg[31]_2\,
      \dm_address_reg[31]_3\ => \dm_address_reg[31]_3\,
      \dm_address_reg[31]_4\ => \dm_address_reg[31]_4\,
      \dm_address_reg[31]_5\ => \dm_address_reg[31]_5\,
      \dm_address_reg[31]_6\ => \dm_address_reg[31]_6\,
      \dm_address_reg[39]\ => \dm_address_reg[39]\,
      \dm_address_reg[39]_0\ => \dm_address_reg[39]_0\,
      \dm_address_reg[39]_1\ => \dm_address_reg[39]_1\,
      \dm_address_reg[39]_2\ => \dm_address_reg[39]_2\,
      \dm_address_reg[39]_3\ => \dm_address_reg[39]_3\,
      \dm_address_reg[39]_4\ => \dm_address_reg[39]_4\,
      \dm_address_reg[39]_5\ => \dm_address_reg[39]_5\,
      \dm_address_reg[39]_6\ => \dm_address_reg[39]_6\,
      \dm_address_reg[47]\ => \dm_address_reg[47]\,
      \dm_address_reg[47]_0\ => \dm_address_reg[47]_0\,
      \dm_address_reg[47]_1\ => \dm_address_reg[47]_1\,
      \dm_address_reg[47]_2\ => \dm_address_reg[47]_2\,
      \dm_address_reg[47]_3\ => \dm_address_reg[47]_3\,
      \dm_address_reg[47]_4\ => \dm_address_reg[47]_4\,
      \dm_address_reg[47]_5\ => \dm_address_reg[47]_5\,
      \dm_address_reg[47]_6\ => \dm_address_reg[47]_6\,
      \dm_address_reg[55]\ => \dm_address_reg[55]\,
      \dm_address_reg[55]_0\ => \dm_address_reg[55]_0\,
      \dm_address_reg[55]_1\ => \dm_address_reg[55]_1\,
      \dm_address_reg[55]_2\ => \dm_address_reg[55]_2\,
      \dm_address_reg[55]_3\ => \dm_address_reg[55]_3\,
      \dm_address_reg[55]_4\ => \dm_address_reg[55]_4\,
      \dm_address_reg[55]_5\ => \dm_address_reg[55]_5\,
      \dm_address_reg[55]_6\ => \dm_address_reg[55]_6\,
      \dm_address_reg[63]\ => \dm_address_reg[63]\,
      \dm_address_reg[63]_0\ => \dm_address_reg[63]_0\,
      \dm_address_reg[63]_1\ => \dm_address_reg[63]_1\,
      \dm_address_reg[63]_2\ => \dm_address_reg[63]_2\,
      \dm_address_reg[63]_3\ => \dm_address_reg[63]_3\,
      \dm_address_reg[63]_4\ => \dm_address_reg[63]_4\,
      \dm_address_reg[63]_5\ => \dm_address_reg[63]_5\,
      \dm_address_reg[63]_6\ => \dm_address_reg[63]_6\,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_27_out,
      I1 => \^stride_vid_reg[0]\,
      I2 => \^stride_vid_reg[0]_0\,
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^stride_vid_reg[0]_0\,
      R => p_1_out
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg,
      Q => \^stride_vid_reg[0]\,
      R => '0'
    );
all_idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^stride_vid_reg[0]_0\,
      I1 => p_67_out,
      I2 => \^stride_vid_reg[0]\,
      O => all_idle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : in STD_LOGIC_VECTOR ( 80 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_0
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_59_out => p_59_out,
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(81 downto 0) => \out\(81 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[95]\(80 downto 0) => \s_axis_cmd_tdata_reg[95]\(80 downto 0),
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
\s_axis_cmd_tdata[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => cmnd_wr,
      I1 => sig_inhibit_rdy_n,
      I2 => FIFO_Full_reg_n_0,
      I3 => mm2s_halt,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_1
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      sts_tready_reg => sts_tready_reg
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_wr_fifo => sig_wr_fifo,
      slverr_i_reg => slverr_i_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => SR(0)
    );
sig_rd_sts_reg_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n_reg,
      I1 => \^inferred_gen.cnt_i_reg[1]\,
      I2 => sig_rsc2stat_status_valid,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_rd_sts_slverr_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_2
     port map (
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => \^sel\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]\ <= \^inferred_gen.cnt_i_reg[1]\;
  sel <= \^sel\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => \^inferred_gen.cnt_i_reg[1]\,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      SR(0) => SR(0),
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(2 downto 0) => sig_cmd_fifo_data_out(9 downto 7),
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      \sig_dbeat_cntr_reg[7]_0\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_cmd_cmplt_reg_reg_0 => sig_next_cmd_cmplt_reg_reg_0,
      sig_next_cmd_cmplt_reg_reg_1 => sig_next_cmd_cmplt_reg_reg_1,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      srst_full_ff_i => srst_full_ff_i
    );
DYNSHREG_F_I: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2\
     port map (
      FIFO_Full_reg => \^inferred_gen.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(22 downto 3) => \out\(19 downto 0),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(9 downto 7),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => \^sig_dqual_reg_empty_reg\,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sel\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^inferred_gen.cnt_i_reg[1]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(35 downto 0) => m_axi_mm2s_rdata(35 downto 0),
      p_12_out(35 downto 0) => p_12_out(35 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 27 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(27 downto 0) => m_axi_mm2s_rdata(27 downto 0),
      p_12_out(37 downto 0) => p_12_out(37 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_reg[8]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_4
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_5
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]_0\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]_0\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]_0\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    DINBDIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_out : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo is
begin
\g8serrst.usrst_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_fifo_rstlogic
     port map (
      DINBDIN(0) => DINBDIN(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  port (
    ram_full_i_reg_0 : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ram_full_i_reg_1 : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  signal c0_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  ram_full_i_reg_0 <= ram_full_fb_i;
  sig_next_cmd_cmplt_reg_reg <= ram_full_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => ram_full_i_reg_1,
      I2 => wr_rst_reg_reg,
      I3 => mm2s_halt,
      I4 => mm2s_prmry_resetn,
      O => E(0)
    );
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i,
      ram_full_i_reg => c0_n_0,
      ram_full_i_reg_0 => ram_full_i_reg_1,
      srst_full_ff_i => srst_full_ff_i
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_3
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_reg[0]\ => \gcc0.gc0.count_reg[0]\,
      \gcc0.gc0.count_reg[2]\ => \gcc0.gc0.count_reg[2]\,
      \gcc0.gc0.count_reg[4]\ => \gcc0.gc0.count_reg[4]\,
      \gcc0.gc0.count_reg[7]\ => \gcc0.gc0.count_reg[7]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => c0_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter is
  port (
    p_84_out : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    all_idle_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_valid0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_tlast : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    m_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tready : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    m_axis_tvalid : in STD_LOGIC;
    \sig_data_reg_out_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter is
  signal \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal M_AXIS_TLAST_D1 : STD_LOGIC;
  signal M_AXIS_TREADY_D1 : STD_LOGIC;
  signal M_AXIS_TVALID_D1 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal vsize_counter : STD_LOGIC_VECTOR ( 12 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2\ : label is "soft_lutpair65";
begin
  Q(0) <= \^q\(0);
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      E(0) => p_84_out,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(47 downto 0) => m_axis_mm2s_tdata(47 downto 0),
      m_axis_mm2s_tkeep(5 downto 0) => m_axis_mm2s_tkeep(5 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_tlast => m_axis_tlast,
      m_axis_tuser(0) => m_axis_tuser(0),
      m_axis_tvalid => m_axis_tvalid,
      \out\ => \out\,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[63]\(63 downto 0) => \sig_data_reg_out_reg[63]\(63 downto 0),
      sig_last_reg_out_reg(0) => E(0),
      \sig_strb_reg_out_reg[7]\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0)
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^m_axis_mm2s_tlast\,
      Q => M_AXIS_TLAST_D1,
      R => m_axis_fifo_ainit_nosync
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => M_AXIS_TREADY_D1,
      R => m_axis_fifo_ainit_nosync
    );
\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => '1',
      D => \^m_axis_mm2s_tvalid\,
      Q => M_AXIS_TVALID_D1,
      R => m_axis_fifo_ainit_nosync
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_26_out,
      I1 => M_AXIS_TREADY_D1,
      I2 => M_AXIS_TLAST_D1,
      I3 => M_AXIS_TVALID_D1,
      I4 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0\,
      I5 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0\,
      O => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0\
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => vsize_counter(10),
      I1 => \^q\(0),
      I2 => vsize_counter(7),
      I3 => vsize_counter(1),
      I4 => vsize_counter(4),
      I5 => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0\,
      O => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter(11),
      I1 => vsize_counter(12),
      I2 => vsize_counter(8),
      I3 => vsize_counter(9),
      I4 => vsize_counter(2),
      I5 => vsize_counter(3),
      O => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_3_n_0\
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter(5),
      I1 => vsize_counter(6),
      O => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1_n_0\,
      Q => all_idle_reg,
      S => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(9),
      I1 => p_26_out,
      I2 => vsize_counter(10),
      I3 => vsize_counter(8),
      I4 => vsize_counter(9),
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\,
      O => p_1_in(10)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0\,
      I1 => vsize_counter(6),
      I2 => vsize_counter(7),
      I3 => vsize_counter(4),
      I4 => vsize_counter(5),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(10),
      I1 => p_26_out,
      I2 => vsize_counter(11),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => p_1_in(11)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBABBBB"
    )
        port map (
      I0 => p_26_out,
      I1 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\,
      I2 => vsize_counter(11),
      I3 => vsize_counter(12),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(11),
      I1 => p_26_out,
      I2 => vsize_counter(12),
      I3 => vsize_counter(11),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\,
      O => p_1_in(12)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => M_AXIS_TVALID_D1,
      I1 => M_AXIS_TLAST_D1,
      I2 => M_AXIS_TREADY_D1,
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => vsize_counter(8),
      I1 => vsize_counter(9),
      I2 => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\,
      I3 => vsize_counter(10),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(0),
      I1 => p_26_out,
      I2 => \^q\(0),
      I3 => vsize_counter(1),
      O => p_1_in(1)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(1),
      I1 => p_26_out,
      I2 => \^q\(0),
      I3 => vsize_counter(1),
      I4 => vsize_counter(2),
      O => p_1_in(2)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(2),
      I1 => p_26_out,
      I2 => vsize_counter(3),
      I3 => \^q\(0),
      I4 => vsize_counter(1),
      I5 => vsize_counter(2),
      O => p_1_in(3)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(3),
      I1 => p_26_out,
      I2 => vsize_counter(4),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0\,
      O => p_1_in(4)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => vsize_counter(1),
      I1 => \^q\(0),
      I2 => vsize_counter(3),
      I3 => vsize_counter(2),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(4),
      I1 => p_26_out,
      I2 => vsize_counter(5),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0\,
      O => p_1_in(5)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(5),
      I1 => p_26_out,
      I2 => vsize_counter(6),
      I3 => vsize_counter(5),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0\,
      O => p_1_in(6)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B88BB8B8B8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(6),
      I1 => p_26_out,
      I2 => vsize_counter(7),
      I3 => vsize_counter(5),
      I4 => vsize_counter(6),
      I5 => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => vsize_counter(2),
      I1 => vsize_counter(3),
      I2 => \^q\(0),
      I3 => vsize_counter(1),
      I4 => vsize_counter(4),
      O => \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_2_n_0\
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(7),
      I1 => p_26_out,
      I2 => vsize_counter(8),
      I3 => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\,
      O => p_1_in(8)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => \vsize_vid_reg[12]\(8),
      I1 => p_26_out,
      I2 => vsize_counter(9),
      I3 => vsize_counter(8),
      I4 => \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_2_n_0\,
      O => p_1_in(9)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(10),
      Q => vsize_counter(10),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(11),
      Q => vsize_counter(11),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(12),
      Q => vsize_counter(12),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(1),
      Q => vsize_counter(1),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(2),
      Q => vsize_counter(2),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(3),
      Q => vsize_counter(3),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(4),
      Q => vsize_counter(4),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(5),
      Q => vsize_counter(5),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(6),
      Q => vsize_counter(6),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(7),
      Q => vsize_counter(7),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(8),
      Q => vsize_counter(8),
      R => SR(0)
    );
\GEN_DWIDTH_NO_SOF.vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_mm2s_aclk,
      CE => \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0\,
      D => p_1_in(9),
      Q => vsize_counter(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64 is
  port (
    cmnd_wr : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    p_40_out : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    valid_frame_sync_d2 : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    stop : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ : out STD_LOGIC;
    p_42_out : out STD_LOGIC;
    dma_err : out STD_LOGIC;
    p_50_out : out STD_LOGIC;
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \sig_addr_cntr_lsh_kh_reg[63]\ : out STD_LOGIC_VECTOR ( 80 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    p_1_out : in STD_LOGIC;
    \GEN_FREE_RUN_MODE.frame_sync_i_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_cmplt_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : in STD_LOGIC;
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_77_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_67_out : in STD_LOGIC;
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ : in STD_LOGIC;
    \ptr_ref_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_70_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC;
    \wdata_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \reg_module_vsize_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prmry_resetn_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    err_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64 is
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0]\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1]\ : STD_LOGIC;
  signal \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4]\ : STD_LOGIC;
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_3 : STD_LOGIC;
  signal I_SM_n_100 : STD_LOGIC;
  signal I_SM_n_101 : STD_LOGIC;
  signal I_SM_n_102 : STD_LOGIC;
  signal I_SM_n_103 : STD_LOGIC;
  signal I_SM_n_104 : STD_LOGIC;
  signal I_SM_n_105 : STD_LOGIC;
  signal I_SM_n_106 : STD_LOGIC;
  signal I_SM_n_107 : STD_LOGIC;
  signal I_SM_n_24 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_29 : STD_LOGIC;
  signal I_SM_n_30 : STD_LOGIC;
  signal I_SM_n_31 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_37 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_39 : STD_LOGIC;
  signal I_SM_n_40 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal I_SM_n_74 : STD_LOGIC;
  signal I_SM_n_75 : STD_LOGIC;
  signal I_SM_n_76 : STD_LOGIC;
  signal I_SM_n_77 : STD_LOGIC;
  signal I_SM_n_78 : STD_LOGIC;
  signal I_SM_n_79 : STD_LOGIC;
  signal I_SM_n_80 : STD_LOGIC;
  signal I_SM_n_81 : STD_LOGIC;
  signal I_SM_n_82 : STD_LOGIC;
  signal I_SM_n_83 : STD_LOGIC;
  signal I_SM_n_84 : STD_LOGIC;
  signal I_SM_n_85 : STD_LOGIC;
  signal I_SM_n_86 : STD_LOGIC;
  signal I_SM_n_87 : STD_LOGIC;
  signal I_SM_n_88 : STD_LOGIC;
  signal I_SM_n_89 : STD_LOGIC;
  signal I_SM_n_90 : STD_LOGIC;
  signal I_SM_n_91 : STD_LOGIC;
  signal I_SM_n_92 : STD_LOGIC;
  signal I_SM_n_93 : STD_LOGIC;
  signal I_SM_n_94 : STD_LOGIC;
  signal I_SM_n_95 : STD_LOGIC;
  signal I_SM_n_96 : STD_LOGIC;
  signal I_SM_n_97 : STD_LOGIC;
  signal I_SM_n_98 : STD_LOGIC;
  signal I_SM_n_99 : STD_LOGIC;
  signal \^mm2s_err_for_irq.frm_store_i_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal VIDEO_GENLOCK_I_n_1 : STD_LOGIC;
  signal VIDEO_REG_I_n_100 : STD_LOGIC;
  signal VIDEO_REG_I_n_101 : STD_LOGIC;
  signal VIDEO_REG_I_n_33 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_40 : STD_LOGIC;
  signal VIDEO_REG_I_n_41 : STD_LOGIC;
  signal VIDEO_REG_I_n_42 : STD_LOGIC;
  signal VIDEO_REG_I_n_43 : STD_LOGIC;
  signal VIDEO_REG_I_n_44 : STD_LOGIC;
  signal VIDEO_REG_I_n_45 : STD_LOGIC;
  signal VIDEO_REG_I_n_46 : STD_LOGIC;
  signal VIDEO_REG_I_n_47 : STD_LOGIC;
  signal VIDEO_REG_I_n_48 : STD_LOGIC;
  signal VIDEO_REG_I_n_49 : STD_LOGIC;
  signal VIDEO_REG_I_n_50 : STD_LOGIC;
  signal VIDEO_REG_I_n_51 : STD_LOGIC;
  signal VIDEO_REG_I_n_52 : STD_LOGIC;
  signal VIDEO_REG_I_n_53 : STD_LOGIC;
  signal VIDEO_REG_I_n_54 : STD_LOGIC;
  signal VIDEO_REG_I_n_55 : STD_LOGIC;
  signal VIDEO_REG_I_n_56 : STD_LOGIC;
  signal VIDEO_REG_I_n_57 : STD_LOGIC;
  signal VIDEO_REG_I_n_58 : STD_LOGIC;
  signal VIDEO_REG_I_n_59 : STD_LOGIC;
  signal VIDEO_REG_I_n_60 : STD_LOGIC;
  signal VIDEO_REG_I_n_61 : STD_LOGIC;
  signal VIDEO_REG_I_n_62 : STD_LOGIC;
  signal VIDEO_REG_I_n_63 : STD_LOGIC;
  signal VIDEO_REG_I_n_64 : STD_LOGIC;
  signal VIDEO_REG_I_n_65 : STD_LOGIC;
  signal VIDEO_REG_I_n_66 : STD_LOGIC;
  signal VIDEO_REG_I_n_67 : STD_LOGIC;
  signal VIDEO_REG_I_n_68 : STD_LOGIC;
  signal VIDEO_REG_I_n_69 : STD_LOGIC;
  signal VIDEO_REG_I_n_70 : STD_LOGIC;
  signal VIDEO_REG_I_n_71 : STD_LOGIC;
  signal VIDEO_REG_I_n_72 : STD_LOGIC;
  signal VIDEO_REG_I_n_73 : STD_LOGIC;
  signal VIDEO_REG_I_n_74 : STD_LOGIC;
  signal VIDEO_REG_I_n_75 : STD_LOGIC;
  signal VIDEO_REG_I_n_76 : STD_LOGIC;
  signal VIDEO_REG_I_n_77 : STD_LOGIC;
  signal VIDEO_REG_I_n_78 : STD_LOGIC;
  signal VIDEO_REG_I_n_79 : STD_LOGIC;
  signal VIDEO_REG_I_n_80 : STD_LOGIC;
  signal VIDEO_REG_I_n_81 : STD_LOGIC;
  signal VIDEO_REG_I_n_82 : STD_LOGIC;
  signal VIDEO_REG_I_n_83 : STD_LOGIC;
  signal VIDEO_REG_I_n_84 : STD_LOGIC;
  signal VIDEO_REG_I_n_85 : STD_LOGIC;
  signal VIDEO_REG_I_n_86 : STD_LOGIC;
  signal VIDEO_REG_I_n_87 : STD_LOGIC;
  signal VIDEO_REG_I_n_88 : STD_LOGIC;
  signal VIDEO_REG_I_n_89 : STD_LOGIC;
  signal VIDEO_REG_I_n_90 : STD_LOGIC;
  signal VIDEO_REG_I_n_91 : STD_LOGIC;
  signal VIDEO_REG_I_n_92 : STD_LOGIC;
  signal VIDEO_REG_I_n_93 : STD_LOGIC;
  signal VIDEO_REG_I_n_94 : STD_LOGIC;
  signal VIDEO_REG_I_n_95 : STD_LOGIC;
  signal VIDEO_REG_I_n_96 : STD_LOGIC;
  signal VIDEO_REG_I_n_97 : STD_LOGIC;
  signal VIDEO_REG_I_n_98 : STD_LOGIC;
  signal VIDEO_REG_I_n_99 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal dm_address_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dma_err\ : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal load_new_addr : STD_LOGIC;
  signal num_fstore_minus1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \^p_50_out\ : STD_LOGIC;
  signal p_52_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_59_out\ : STD_LOGIC;
  signal \^p_61_out\ : STD_LOGIC;
  signal slv_frame_ref_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal stop_i : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal \^valid_frame_sync_d2\ : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\ : label is "soft_lutpair61";
begin
  \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) <= \^mm2s_err_for_irq.frm_store_i_reg[4]\(4 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  p_50_out <= \^p_50_out\;
  p_59_out <= \^p_59_out\;
  p_61_out <= \^p_61_out\;
  valid_frame_sync_d2 <= \^valid_frame_sync_d2\;
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0]\,
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => VIDEO_GENLOCK_I_n_1,
      I3 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      I4 => p_71_out(1),
      I5 => \ptr_ref_i_reg[4]\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8F0FB0F08000"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1]\,
      I1 => p_71_out(2),
      I2 => p_71_out(1),
      I3 => \^valid_frame_sync_d2\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\,
      I5 => \ptr_ref_i_reg[4]\(1),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFEFF0000"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(3),
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(4),
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(2),
      I3 => num_fstore_minus1(1),
      I4 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1),
      I5 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4]\,
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(2),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      I4 => p_71_out(1),
      I5 => \ptr_ref_i_reg[4]\(2),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4]\,
      I1 => \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\,
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(3),
      I3 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\,
      I4 => p_71_out(1),
      I5 => \ptr_ref_i_reg[4]\(3),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(2),
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1),
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF8F0FB0F08000"
    )
        port map (
      I0 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4]\,
      I1 => p_71_out(2),
      I2 => p_71_out(1),
      I3 => \^valid_frame_sync_d2\,
      I4 => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      I5 => \ptr_ref_i_reg[4]\(4),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(4),
      I1 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(2),
      I2 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1),
      I3 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      I4 => \^mm2s_err_for_irq.frm_store_i_reg[4]\(3),
      O => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]\(0),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]\(2),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]\(3),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^valid_frame_sync_d2\,
      D => \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0\,
      Q => \^mm2s_err_for_irq.frm_store_i_reg[4]\(4),
      R => prmry_resetn_i_reg(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(0),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[0]\,
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(1),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[1]\,
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => slv_frame_ref_out(4),
      Q => \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg_n_0_[4]\,
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_4_out,
      Q => p_53_out,
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => p_49_out,
      Q => valid_frame_sync_d1,
      R => SR(0)
    );
\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^valid_frame_sync_d2\,
      R => SR(0)
    );
I_CMDSTS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
     port map (
      D(80) => I_SM_n_27,
      D(79) => I_SM_n_28,
      D(78) => I_SM_n_29,
      D(77) => I_SM_n_30,
      D(76) => I_SM_n_31,
      D(75) => I_SM_n_32,
      D(74) => I_SM_n_33,
      D(73) => I_SM_n_34,
      D(72) => I_SM_n_35,
      D(71) => I_SM_n_36,
      D(70) => I_SM_n_37,
      D(69) => I_SM_n_38,
      D(68) => I_SM_n_39,
      D(67) => I_SM_n_40,
      D(66) => I_SM_n_41,
      D(65) => I_SM_n_42,
      D(64) => I_SM_n_43,
      D(63) => I_SM_n_44,
      D(62) => I_SM_n_45,
      D(61) => I_SM_n_46,
      D(60) => I_SM_n_47,
      D(59) => I_SM_n_48,
      D(58) => I_SM_n_49,
      D(57) => I_SM_n_50,
      D(56) => I_SM_n_51,
      D(55) => I_SM_n_52,
      D(54) => I_SM_n_53,
      D(53) => I_SM_n_54,
      D(52) => I_SM_n_55,
      D(51) => I_SM_n_56,
      D(50) => I_SM_n_57,
      D(49) => I_SM_n_58,
      D(48) => I_SM_n_59,
      D(47) => I_SM_n_60,
      D(46) => I_SM_n_61,
      D(45) => I_SM_n_62,
      D(44) => I_SM_n_63,
      D(43) => I_SM_n_64,
      D(42) => I_SM_n_65,
      D(41) => I_SM_n_66,
      D(40) => I_SM_n_67,
      D(39) => I_SM_n_68,
      D(38) => I_SM_n_69,
      D(37) => I_SM_n_70,
      D(36) => I_SM_n_71,
      D(35) => I_SM_n_72,
      D(34) => I_SM_n_73,
      D(33) => I_SM_n_74,
      D(32) => I_SM_n_75,
      D(31) => I_SM_n_76,
      D(30) => I_SM_n_77,
      D(29) => I_SM_n_78,
      D(28) => I_SM_n_79,
      D(27) => I_SM_n_80,
      D(26) => I_SM_n_81,
      D(25) => I_SM_n_82,
      D(24) => I_SM_n_83,
      D(23) => I_SM_n_84,
      D(22) => I_SM_n_85,
      D(21) => I_SM_n_86,
      D(20) => I_SM_n_87,
      D(19) => I_SM_n_88,
      D(18) => I_SM_n_89,
      D(17) => I_SM_n_90,
      D(16) => I_SM_n_91,
      D(15) => I_SM_n_92,
      D(14) => I_SM_n_93,
      D(13) => I_SM_n_94,
      D(12) => I_SM_n_95,
      D(11) => I_SM_n_96,
      D(10) => I_SM_n_97,
      D(9) => I_SM_n_98,
      D(8) => I_SM_n_99,
      D(7) => I_SM_n_100,
      D(6) => I_SM_n_101,
      D(5) => I_SM_n_102,
      D(4) => I_SM_n_103,
      D(3) => I_SM_n_104,
      D(2) => I_SM_n_105,
      D(1) => I_SM_n_106,
      D(0) => I_SM_n_107,
      E(0) => E(0),
      \FSM_sequential_dmacntrl_cs_reg[0]\ => I_CMDSTS_n_3,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\ => \^p_59_out\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => \^p_50_out\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      SR(0) => SR(0),
      \cmnds_queued_reg[0]\ => \^p_61_out\,
      dma_decerr_reg => dma_decerr_reg,
      dma_decerr_reg_0 => dma_decerr_reg_0,
      dma_slverr_reg => dma_slverr_reg,
      dma_slverr_reg_0 => dma_slverr_reg_0,
      err_i_reg_0 => I_CMDSTS_n_1,
      frame_sync_reg => frame_sync_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_1_out => p_1_out,
      p_71_out(0) => p_71_out(0),
      p_77_out => p_77_out,
      \sig_addr_cntr_lsh_kh_reg[63]\(80 downto 0) => \sig_addr_cntr_lsh_kh_reg[63]\(80 downto 0),
      stop_i => stop_i,
      stop_reg => \^dma_err\,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
     port map (
      CO(0) => VIDEO_REG_I_n_93,
      D(80) => I_SM_n_27,
      D(79) => I_SM_n_28,
      D(78) => I_SM_n_29,
      D(77) => I_SM_n_30,
      D(76) => I_SM_n_31,
      D(75) => I_SM_n_32,
      D(74) => I_SM_n_33,
      D(73) => I_SM_n_34,
      D(72) => I_SM_n_35,
      D(71) => I_SM_n_36,
      D(70) => I_SM_n_37,
      D(69) => I_SM_n_38,
      D(68) => I_SM_n_39,
      D(67) => I_SM_n_40,
      D(66) => I_SM_n_41,
      D(65) => I_SM_n_42,
      D(64) => I_SM_n_43,
      D(63) => I_SM_n_44,
      D(62) => I_SM_n_45,
      D(61) => I_SM_n_46,
      D(60) => I_SM_n_47,
      D(59) => I_SM_n_48,
      D(58) => I_SM_n_49,
      D(57) => I_SM_n_50,
      D(56) => I_SM_n_51,
      D(55) => I_SM_n_52,
      D(54) => I_SM_n_53,
      D(53) => I_SM_n_54,
      D(52) => I_SM_n_55,
      D(51) => I_SM_n_56,
      D(50) => I_SM_n_57,
      D(49) => I_SM_n_58,
      D(48) => I_SM_n_59,
      D(47) => I_SM_n_60,
      D(46) => I_SM_n_61,
      D(45) => I_SM_n_62,
      D(44) => I_SM_n_63,
      D(43) => I_SM_n_64,
      D(42) => I_SM_n_65,
      D(41) => I_SM_n_66,
      D(40) => I_SM_n_67,
      D(39) => I_SM_n_68,
      D(38) => I_SM_n_69,
      D(37) => I_SM_n_70,
      D(36) => I_SM_n_71,
      D(35) => I_SM_n_72,
      D(34) => I_SM_n_73,
      D(33) => I_SM_n_74,
      D(32) => I_SM_n_75,
      D(31) => I_SM_n_76,
      D(30) => I_SM_n_77,
      D(29) => I_SM_n_78,
      D(28) => I_SM_n_79,
      D(27) => I_SM_n_80,
      D(26) => I_SM_n_81,
      D(25) => I_SM_n_82,
      D(24) => I_SM_n_83,
      D(23) => I_SM_n_84,
      D(22) => I_SM_n_85,
      D(21) => I_SM_n_86,
      D(20) => I_SM_n_87,
      D(19) => I_SM_n_88,
      D(18) => I_SM_n_89,
      D(17) => I_SM_n_90,
      D(16) => I_SM_n_91,
      D(15) => I_SM_n_92,
      D(14) => I_SM_n_93,
      D(13) => I_SM_n_94,
      D(12) => I_SM_n_95,
      D(11) => I_SM_n_96,
      D(10) => I_SM_n_97,
      D(9) => I_SM_n_98,
      D(8) => I_SM_n_99,
      D(7) => I_SM_n_100,
      D(6) => I_SM_n_101,
      D(5) => I_SM_n_102,
      D(4) => I_SM_n_103,
      D(3) => I_SM_n_104,
      D(2) => I_SM_n_105,
      D(1) => I_SM_n_106,
      D(0) => I_SM_n_107,
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ => \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\,
      \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ => \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\ => VIDEO_REG_I_n_33,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16]\ => VIDEO_REG_I_n_37,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]\ => VIDEO_REG_I_n_38,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18]\ => VIDEO_REG_I_n_39,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19]\ => VIDEO_REG_I_n_40,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20]\ => VIDEO_REG_I_n_41,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21]\ => VIDEO_REG_I_n_42,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22]\ => VIDEO_REG_I_n_43,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23]\ => VIDEO_REG_I_n_44,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24]\ => VIDEO_REG_I_n_45,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25]\ => VIDEO_REG_I_n_46,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26]\ => VIDEO_REG_I_n_47,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27]\ => VIDEO_REG_I_n_48,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28]\ => VIDEO_REG_I_n_49,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29]\ => VIDEO_REG_I_n_50,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30]\ => VIDEO_REG_I_n_51,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]\ => VIDEO_REG_I_n_52,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][32]\ => VIDEO_REG_I_n_53,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][33]\ => VIDEO_REG_I_n_54,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][34]\ => VIDEO_REG_I_n_55,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][35]\ => VIDEO_REG_I_n_56,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][36]\ => VIDEO_REG_I_n_57,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][37]\ => VIDEO_REG_I_n_58,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][38]\ => VIDEO_REG_I_n_59,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][39]\ => VIDEO_REG_I_n_60,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][40]\ => VIDEO_REG_I_n_61,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][41]\ => VIDEO_REG_I_n_62,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][42]\ => VIDEO_REG_I_n_63,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][43]\ => VIDEO_REG_I_n_64,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][44]\ => VIDEO_REG_I_n_65,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][45]\ => VIDEO_REG_I_n_66,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][46]\ => VIDEO_REG_I_n_67,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][47]\ => VIDEO_REG_I_n_68,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][48]\ => VIDEO_REG_I_n_69,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][49]\ => VIDEO_REG_I_n_70,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][50]\ => VIDEO_REG_I_n_71,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][51]\ => VIDEO_REG_I_n_72,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][52]\ => VIDEO_REG_I_n_73,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][53]\ => VIDEO_REG_I_n_74,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][54]\ => VIDEO_REG_I_n_75,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][55]\ => VIDEO_REG_I_n_76,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][56]\ => VIDEO_REG_I_n_77,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][57]\ => VIDEO_REG_I_n_78,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][58]\ => VIDEO_REG_I_n_79,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][59]\ => VIDEO_REG_I_n_80,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][60]\ => VIDEO_REG_I_n_81,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][61]\ => VIDEO_REG_I_n_82,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][62]\ => VIDEO_REG_I_n_83,
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\ => VIDEO_REG_I_n_84,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      O(7) => VIDEO_REG_I_n_85,
      O(6) => VIDEO_REG_I_n_86,
      O(5) => VIDEO_REG_I_n_87,
      O(4) => VIDEO_REG_I_n_88,
      O(3) => VIDEO_REG_I_n_89,
      O(2) => VIDEO_REG_I_n_90,
      O(1) => VIDEO_REG_I_n_91,
      O(0) => VIDEO_REG_I_n_92,
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_52_out(0),
      SR(0) => SR(0),
      all_idle_reg => I_SM_n_24,
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      dma_interr_reg => dma_interr_reg,
      dma_interr_reg_0 => dma_interr_reg_0,
      \dmacr_i_reg[2]\ => I_CMDSTS_n_3,
      err_i_reg(0) => err_i_reg(0),
      frame_sync_reg => frame_sync_reg,
      halted_set_i0 => halted_set_i0,
      \hsize_vid_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      interr_i_reg => I_CMDSTS_n_1,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_27_out => p_27_out,
      p_42_out => p_42_out,
      p_61_out => \^p_61_out\,
      p_71_out(0) => p_71_out(0),
      p_77_out => p_77_out,
      s_axis_cmd_tvalid_reg => \^cmnd_wr\,
      s_axis_cmd_tvalid_reg_0 => \^p_59_out\,
      \state_reg[1]\ => \state_reg[1]\,
      \stride_vid_reg[15]\(7) => VIDEO_REG_I_n_94,
      \stride_vid_reg[15]\(6) => VIDEO_REG_I_n_95,
      \stride_vid_reg[15]\(5) => VIDEO_REG_I_n_96,
      \stride_vid_reg[15]\(4) => VIDEO_REG_I_n_97,
      \stride_vid_reg[15]\(3) => VIDEO_REG_I_n_98,
      \stride_vid_reg[15]\(2) => VIDEO_REG_I_n_99,
      \stride_vid_reg[15]\(1) => VIDEO_REG_I_n_100,
      \stride_vid_reg[15]\(0) => VIDEO_REG_I_n_101,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      \wdata_reg[4]\(0) => \wdata_reg[4]\(0),
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
     port map (
      SR(0) => SR(0),
      datamover_idle => \^datamover_idle\,
      halted_reg => halted_reg,
      halted_set_i0 => halted_set_i0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_40_out => p_40_out,
      p_70_out => p_70_out,
      p_71_out(0) => p_71_out(0),
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      \state_reg[1]\ => I_SM_n_24
    );
VIDEO_GENLOCK_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
     port map (
      \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg_0\ => VIDEO_GENLOCK_I_n_1,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(2) => slv_frame_ref_out(4),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.genlock_pair_frame_reg[4]\(1 downto 0) => slv_frame_ref_out(1 downto 0),
      E(0) => \^valid_frame_sync_d2\,
      Q(4 downto 0) => \^mm2s_err_for_irq.frm_store_i_reg[4]\(4 downto 0),
      SR(0) => SR(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_frame_ptr_in(2 downto 0) => mm2s_frame_ptr_in(2 downto 0),
      mm2s_frame_ptr_out(2 downto 0) => mm2s_frame_ptr_out(2 downto 0),
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      num_fstore_minus1(0) => num_fstore_minus1(1),
      p_48_out => p_48_out,
      p_70_out => p_70_out,
      p_71_out(0) => p_71_out(1)
    );
VIDEO_REG_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_64
     port map (
      CO(0) => VIDEO_REG_I_n_93,
      D(0) => D(0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]\(1 downto 0) => \^mm2s_err_for_irq.frm_store_i_reg[4]\(1 downto 0),
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0) => \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\(15 downto 0) => crnt_hsize(15 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0) => \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0),
      O(7) => VIDEO_REG_I_n_85,
      O(6) => VIDEO_REG_I_n_86,
      O(5) => VIDEO_REG_I_n_87,
      O(4) => VIDEO_REG_I_n_88,
      O(3) => VIDEO_REG_I_n_89,
      O(2) => VIDEO_REG_I_n_90,
      O(1) => VIDEO_REG_I_n_91,
      O(0) => VIDEO_REG_I_n_92,
      Q(12 downto 1) => \^q\(11 downto 0),
      Q(0) => p_52_out(0),
      SR(0) => SR(0),
      all_idle_reg => VIDEO_REG_I_n_33,
      \dm_address_reg[15]\(7) => VIDEO_REG_I_n_94,
      \dm_address_reg[15]\(6) => VIDEO_REG_I_n_95,
      \dm_address_reg[15]\(5) => VIDEO_REG_I_n_96,
      \dm_address_reg[15]\(4) => VIDEO_REG_I_n_97,
      \dm_address_reg[15]\(3) => VIDEO_REG_I_n_98,
      \dm_address_reg[15]\(2) => VIDEO_REG_I_n_99,
      \dm_address_reg[15]\(1) => VIDEO_REG_I_n_100,
      \dm_address_reg[15]\(0) => VIDEO_REG_I_n_101,
      \dm_address_reg[15]_0\(15 downto 0) => dm_address_reg(15 downto 0),
      \dm_address_reg[23]\ => VIDEO_REG_I_n_37,
      \dm_address_reg[23]_0\ => VIDEO_REG_I_n_38,
      \dm_address_reg[23]_1\ => VIDEO_REG_I_n_39,
      \dm_address_reg[23]_2\ => VIDEO_REG_I_n_40,
      \dm_address_reg[23]_3\ => VIDEO_REG_I_n_41,
      \dm_address_reg[23]_4\ => VIDEO_REG_I_n_42,
      \dm_address_reg[23]_5\ => VIDEO_REG_I_n_43,
      \dm_address_reg[23]_6\ => VIDEO_REG_I_n_44,
      \dm_address_reg[31]\ => VIDEO_REG_I_n_45,
      \dm_address_reg[31]_0\ => VIDEO_REG_I_n_46,
      \dm_address_reg[31]_1\ => VIDEO_REG_I_n_47,
      \dm_address_reg[31]_2\ => VIDEO_REG_I_n_48,
      \dm_address_reg[31]_3\ => VIDEO_REG_I_n_49,
      \dm_address_reg[31]_4\ => VIDEO_REG_I_n_50,
      \dm_address_reg[31]_5\ => VIDEO_REG_I_n_51,
      \dm_address_reg[31]_6\ => VIDEO_REG_I_n_52,
      \dm_address_reg[39]\ => VIDEO_REG_I_n_53,
      \dm_address_reg[39]_0\ => VIDEO_REG_I_n_54,
      \dm_address_reg[39]_1\ => VIDEO_REG_I_n_55,
      \dm_address_reg[39]_2\ => VIDEO_REG_I_n_56,
      \dm_address_reg[39]_3\ => VIDEO_REG_I_n_57,
      \dm_address_reg[39]_4\ => VIDEO_REG_I_n_58,
      \dm_address_reg[39]_5\ => VIDEO_REG_I_n_59,
      \dm_address_reg[39]_6\ => VIDEO_REG_I_n_60,
      \dm_address_reg[47]\ => VIDEO_REG_I_n_61,
      \dm_address_reg[47]_0\ => VIDEO_REG_I_n_62,
      \dm_address_reg[47]_1\ => VIDEO_REG_I_n_63,
      \dm_address_reg[47]_2\ => VIDEO_REG_I_n_64,
      \dm_address_reg[47]_3\ => VIDEO_REG_I_n_65,
      \dm_address_reg[47]_4\ => VIDEO_REG_I_n_66,
      \dm_address_reg[47]_5\ => VIDEO_REG_I_n_67,
      \dm_address_reg[47]_6\ => VIDEO_REG_I_n_68,
      \dm_address_reg[55]\ => VIDEO_REG_I_n_69,
      \dm_address_reg[55]_0\ => VIDEO_REG_I_n_70,
      \dm_address_reg[55]_1\ => VIDEO_REG_I_n_71,
      \dm_address_reg[55]_2\ => VIDEO_REG_I_n_72,
      \dm_address_reg[55]_3\ => VIDEO_REG_I_n_73,
      \dm_address_reg[55]_4\ => VIDEO_REG_I_n_74,
      \dm_address_reg[55]_5\ => VIDEO_REG_I_n_75,
      \dm_address_reg[55]_6\ => VIDEO_REG_I_n_76,
      \dm_address_reg[63]\ => VIDEO_REG_I_n_77,
      \dm_address_reg[63]_0\ => VIDEO_REG_I_n_78,
      \dm_address_reg[63]_1\ => VIDEO_REG_I_n_79,
      \dm_address_reg[63]_2\ => VIDEO_REG_I_n_80,
      \dm_address_reg[63]_3\ => VIDEO_REG_I_n_81,
      \dm_address_reg[63]_4\ => VIDEO_REG_I_n_82,
      \dm_address_reg[63]_5\ => VIDEO_REG_I_n_83,
      \dm_address_reg[63]_6\ => VIDEO_REG_I_n_84,
      load_new_addr => load_new_addr,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_1_out => p_1_out,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_49_out => p_49_out,
      p_4_out => p_4_out,
      p_67_out => p_67_out,
      prmtr_updt_complete_i_reg => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      \stride_vid_reg[0]\ => prmtr_update_complete,
      \stride_vid_reg[0]_0\ => \^p_50_out\,
      tstvect_fsync_d1 => tstvect_fsync_d1,
      tstvect_fsync_d2 => tstvect_fsync_d2,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_FREE_RUN_MODE.frame_sync_i_reg\,
      Q => initial_frame,
      R => p_1_out
    );
\num_fstore_minus1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '1',
      Q => num_fstore_minus1(1),
      R => SR(0)
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => stop_i,
      Q => stop,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : in STD_LOGIC_VECTOR ( 80 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(81 downto 0) => \out\(81 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[95]\(80 downto 0) => \s_axis_cmd_tdata_reg[95]\(80 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
  port (
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sel => sig_calc_error_reg_reg,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_inhibit_rdy_n_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg,
      sel => sig_next_calc_error_reg_reg,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg_0,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_cmd_cmplt_reg_reg_0 => sig_next_cmd_cmplt_reg_reg_0,
      sig_next_cmd_cmplt_reg_reg_1 => sig_next_cmd_cmplt_reg_reg_1,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(35 downto 0) => m_axi_mm2s_rdata(35 downto 0),
      p_12_out(35 downto 0) => p_12_out(35 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(27 downto 0) => m_axi_mm2s_rdata(63 downto 36),
      p_12_out(37 downto 0) => p_12_out(73 downto 36),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    tmp_ram_regout_en : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_full_i_reg_1 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[7]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \gr1.gr1_int.rfwft_n_4\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_18 : STD_LOGIC;
  signal rpntr_n_20 : STD_LOGIC;
begin
\gr1.gr1_int.rfwft\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_fwft
     port map (
      E(0) => p_7_out,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gr1.gr1_int.rfwft_n_4\,
      ram_full_i_reg => ram_full_i_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
     port map (
      \gc0.count_d1_reg[8]\ => rpntr_n_20,
      \gc0.count_reg[8]\ => rpntr_n_18,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[0]_0\ => \gcc0.gc0.count_d1_reg[0]_0\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[2]_0\ => \gcc0.gc0.count_d1_reg[2]_0\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[4]_0\ => \gcc0.gc0.count_d1_reg[4]_0\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      \gcc0.gc0.count_d1_reg[7]\ => \gcc0.gc0.count_d1_reg[7]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gr1.gr1_int.rfwft_n_4\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => p_7_out,
      Q(7 downto 0) => Q(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[8]\(0) => \gcc0.gc0.count_reg[8]\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_i_reg => rpntr_n_18,
      ram_empty_i_reg_0 => rpntr_n_20,
      ram_full_i_reg => ram_full_i_reg_0,
      ram_full_i_reg_0 => ram_full_i_reg_1,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    ram_empty_i_reg_5 : out STD_LOGIC;
    ram_empty_i_reg_6 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_12 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_18 : STD_LOGIC;
  signal wpntr_n_19 : STD_LOGIC;
  signal wpntr_n_20 : STD_LOGIC;
  signal wpntr_n_21 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
     port map (
      E(0) => \^e\(0),
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]_0\,
      \gcc0.gc0.count_d1_reg[0]\ => wpntr_n_13,
      \gcc0.gc0.count_d1_reg[2]\ => wpntr_n_12,
      \gcc0.gc0.count_d1_reg[4]\ => wpntr_n_11,
      \gcc0.gc0.count_d1_reg[7]\ => wpntr_n_1,
      \gcc0.gc0.count_reg[0]\ => wpntr_n_21,
      \gcc0.gc0.count_reg[2]\ => wpntr_n_20,
      \gcc0.gc0.count_reg[4]\ => wpntr_n_19,
      \gcc0.gc0.count_reg[7]\ => wpntr_n_18,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg,
      ram_full_i_reg_1 => ram_full_i_reg_0,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(0) => Q(0),
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      ram_empty_i_reg_5 => ram_empty_i_reg_5,
      ram_empty_i_reg_6 => ram_empty_i_reg_6,
      ram_full_i_reg => wpntr_n_1,
      ram_full_i_reg_0 => wpntr_n_11,
      ram_full_i_reg_1 => wpntr_n_12,
      ram_full_i_reg_2 => wpntr_n_13,
      ram_full_i_reg_3 => wpntr_n_18,
      ram_full_i_reg_4 => wpntr_n_19,
      ram_full_i_reg_5 => wpntr_n_20,
      ram_full_i_reg_6 => wpntr_n_21,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(81 downto 0) => \out\(81 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[95]\(80 downto 0) => \s_axis_cmd_tdata_reg[95]\(80 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg2 : out STD_LOGIC;
    sig_addr_valid_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_posted_to_axi_2_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => sig_addr_valid_reg_reg,
      sig_calc_error_reg_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => sig_posted_to_axi_2_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\ is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\ <= \^inferred_gen.cnt_i_reg[1]_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 0) => \out\(19 downto 0),
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \sig_addr_posted_cntr_reg[2]\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[3]\ => \sig_dbeat_cntr_reg[3]\,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_inhibit_rdy_n_reg => \^inferred_gen.cnt_i_reg[1]_0\,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => sel,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      sig_next_cmd_cmplt_reg_reg_0 => sig_next_cmd_cmplt_reg_reg_0,
      sig_next_cmd_cmplt_reg_reg_1 => sig_next_cmd_cmplt_reg_reg_1,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      srst_full_ff_i => srst_full_ff_i
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^inferred_gen.cnt_i_reg[1]_0\,
      R => SR(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 68 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1\
     port map (
      SR(0) => SR(0),
      \in\(68 downto 0) => \in\(68 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(70) => p_1_out(82),
      \out\(69) => p_1_out(79),
      \out\(68 downto 67) => p_1_out(77 downto 76),
      \out\(66 downto 0) => p_1_out(70 downto 4),
      sel => sig_wr_fifo,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_valid_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73\,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => sig_addr_reg_empty,
      S => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(82),
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => sig_halt_reg_dly3,
      I3 => sig_data2addr_stop_req,
      O => sig_halt_cmplt_reg
    );
\sig_next_addr_reg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_mm2s_araddr(32),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_mm2s_araddr(33),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_mm2s_araddr(34),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_mm2s_araddr(35),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_mm2s_araddr(36),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_mm2s_araddr(37),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_mm2s_araddr(38),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_mm2s_araddr(39),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_mm2s_araddr(40),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_mm2s_araddr(41),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(46),
      Q => m_axi_mm2s_araddr(42),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_mm2s_araddr(43),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(48),
      Q => m_axi_mm2s_araddr(44),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(49),
      Q => m_axi_mm2s_araddr(45),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => m_axi_mm2s_araddr(46),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(51),
      Q => m_axi_mm2s_araddr(47),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(52),
      Q => m_axi_mm2s_araddr(48),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(53),
      Q => m_axi_mm2s_araddr(49),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(54),
      Q => m_axi_mm2s_araddr(50),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(55),
      Q => m_axi_mm2s_araddr(51),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(56),
      Q => m_axi_mm2s_araddr(52),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(57),
      Q => m_axi_mm2s_araddr(53),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(58),
      Q => m_axi_mm2s_araddr(54),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(59),
      Q => m_axi_mm2s_araddr(55),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(60),
      Q => m_axi_mm2s_araddr(56),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(61),
      Q => m_axi_mm2s_araddr(57),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(62),
      Q => m_axi_mm2s_araddr(58),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(63),
      Q => m_axi_mm2s_araddr(59),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(64),
      Q => m_axi_mm2s_araddr(60),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(65),
      Q => m_axi_mm2s_araddr(61),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(66),
      Q => m_axi_mm2s_araddr(62),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(67),
      Q => m_axi_mm2s_araddr(63),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(79),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(68),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(69),
      Q => m_axi_mm2s_arlen(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(70),
      Q => m_axi_mm2s_arlen(2),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(76),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(77),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[63]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_73\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_slverr_reg_reg : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_calc_error_reg0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_calc_error_pushed_reg : in STD_LOGIC;
    sig_calc_error_pushed : in STD_LOGIC;
    sig_sm_halt_reg : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    \s_axis_cmd_tdata_reg[95]\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    sig_rd_sts_slverr_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(0) => Q(0),
      SR(0) => SR(0),
      decerr_i_reg => decerr_i_reg,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      p_61_out => p_61_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_rd_sts_slverr_reg_reg => sig_rd_sts_slverr_reg_reg,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rd_sts_slverr_reg_reg_0(2 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
I_CMD_FIFO: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
     port map (
      E(0) => E(0),
      Q(0) => FIFO_Full_reg(0),
      SR(0) => SR(0),
      cmnd_wr => cmnd_wr,
      \in\(0) => \in\(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(81 downto 0) => \out\(81 downto 0),
      p_59_out => p_59_out,
      \s_axis_cmd_tdata_reg[95]\(80 downto 0) => \s_axis_cmd_tdata_reg[95]\(80 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => sig_calc_error_pushed_reg,
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_sm_halt_reg => sig_sm_halt_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  port (
    \INFERRED_GEN.cnt_i_reg[1]\ : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rd_sts_reg_full0 : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 15 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_full_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_coelsc_reg_full_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_empty_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of sig_rd_sts_reg_full_i_3 : label is "soft_lutpair177";
begin
  \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ <= \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEFF"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => p_27_out,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      I3 => m_axi_mm2s_rvalid,
      I4 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0\,
      O => \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404000"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_dqual_reg_full,
      I2 => \^sig_data2addr_stop_req\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5_n_0\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF004000400040"
    )
        port map (
      I0 => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0\,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_dqual_reg_full,
      I3 => \^sig_next_calc_error_reg\,
      I4 => sig_next_eof_reg,
      I5 => m_axi_mm2s_rlast,
      O => DINBDIN(8)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      O => \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10_n_0\
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(7)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(6)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(5)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(4)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(3)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(2)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(1)
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => DINBDIN(0)
    );
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2\
     port map (
      D(7 downto 0) => \p_0_in__2\(7 downto 0),
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_inhibit_rdy_n,
      Q(7 downto 0) => \sig_dbeat_cntr_reg__0\(7 downto 0),
      SR(0) => SR(0),
      \in\(22 downto 0) => \in\(22 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(19 downto 16) => sig_cmd_fifo_data_out(35 downto 32),
      \out\(15 downto 0) => sig_cmd_fifo_data_out(30 downto 15),
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg,
      sel => sig_wr_fifo,
      \sig_addr_posted_cntr_reg[2]\(2 downto 0) => \^q\(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      \sig_dbeat_cntr_reg[3]\ => sig_last_dbeat_i_3_n_0,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_halt_reg_reg => \^sig_data2addr_stop_req\,
      sig_inhibit_rdy_n_0 => sig_inhibit_rdy_n_0,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_last_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^sig_next_calc_error_reg\,
      sig_next_cmd_cmplt_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      sig_next_cmd_cmplt_reg_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      sig_next_cmd_cmplt_reg_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      srst_full_ff_i => srst_full_ff_i
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
        port map (
      I0 => ram_full_i_reg,
      I1 => p_27_out,
      I2 => srst_full_ff_i,
      I3 => \^sig_data2addr_stop_req\,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38\,
      O => m_axi_mm2s_rready
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_linebuf_no_sof.gen_linebuffer.gen_sof.sof_flag_reg\,
      I1 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999E699"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => sig_last_mmap_dbeat_reg_reg_n_0,
      I4 => \out\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEC99C9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \out\,
      I3 => sig_last_mmap_dbeat_reg_reg_n_0,
      I4 => \^q\(0),
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => \^sig_next_calc_error_reg\,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_data2rsc_valid,
      I4 => sig_rsc2data_ready,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_reg_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_reg_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => sig_data2rsc_valid,
      R => sig_coelsc_reg_full_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_reg_full_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      I1 => \sig_dbeat_cntr_reg__0\(7),
      I2 => \sig_dbeat_cntr_reg__0\(6),
      I3 => \sig_dbeat_cntr_reg__0\(5),
      I4 => \sig_dbeat_cntr_reg__0\(4),
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(0),
      I1 => \sig_dbeat_cntr_reg__0\(1),
      I2 => \sig_dbeat_cntr_reg__0\(3),
      I3 => \sig_dbeat_cntr_reg__0\(2),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(0),
      Q => \sig_dbeat_cntr_reg__0\(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(1),
      Q => \sig_dbeat_cntr_reg__0\(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(2),
      Q => \sig_dbeat_cntr_reg__0\(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(3),
      Q => \sig_dbeat_cntr_reg__0\(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(4),
      Q => \sig_dbeat_cntr_reg__0\(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(5),
      Q => \sig_dbeat_cntr_reg__0\(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(6),
      Q => \sig_dbeat_cntr_reg__0\(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      D => \p_0_in__2\(7),
      Q => \sig_dbeat_cntr_reg__0\(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => SR(0)
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      I1 => \sig_dbeat_cntr_reg__0\(3),
      I2 => \sig_dbeat_cntr_reg__0\(2),
      I3 => \sig_dbeat_cntr_reg__0\(0),
      I4 => \sig_dbeat_cntr_reg__0\(1),
      I5 => sig_last_dbeat_i_4_n_0,
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg__0\(7),
      I1 => \sig_dbeat_cntr_reg__0\(6),
      I2 => \sig_dbeat_cntr_reg__0\(5),
      I3 => \sig_dbeat_cntr_reg__0\(4),
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_1\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => SR(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_ld_new_cmd_reg_i_1_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_new_cmd_reg_i_1_n_0,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_data2rsc_calc_err,
      O => sig_rd_sts_reg_empty_reg
    );
sig_rd_sts_reg_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_data2rsc_valid,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_reg_full_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_data2rsc_valid,
      O => sig_rd_sts_reg_full0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    p_59_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_5 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal I_CMD_STATUS_n_0 : STD_LOGIC;
  signal I_CMD_STATUS_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_3 : STD_LOGIC;
  signal I_MSTR_PCC_n_1 : STD_LOGIC;
  signal I_MSTR_PCC_n_75 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_11 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_reg0 : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_reg_full0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_xfer_strt_strb2use_im3 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
I_ADDR_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
     port map (
      SR(0) => sig_stream_rst,
      \in\(68) => I_MSTR_PCC_n_1,
      \in\(67) => sig_mstr2addr_burst(0),
      \in\(66 downto 64) => sig_mstr2data_len(2 downto 0),
      \in\(63 downto 3) => sig_mstr2addr_addr(63 downto 3),
      \in\(2 downto 1) => sig_mstr2data_saddr_lsb(2 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg => I_ADDR_CNTL_n_5,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
     port map (
      E(0) => E(0),
      FIFO_Full_reg(0) => \I_CMD_FIFO/sig_rd_empty\,
      \INFERRED_GEN.cnt_i_reg[1]\ => I_CMD_STATUS_n_0,
      Q(0) => Q(0),
      SR(0) => sig_stream_rst,
      cmnd_wr => cmnd_wr,
      decerr_i_reg => decerr_i_reg,
      \in\(0) => I_MSTR_PCC_n_1,
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      \out\(81 downto 18) => sig_cmd2mstr_command(95 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      \s_axis_cmd_tdata_reg[95]\(80 downto 0) => \in\(80 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_pushed_reg => I_MSTR_PCC_n_75,
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_1,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_rd_sts_slverr_reg_reg => I_CMD_STATUS_n_3,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_halt_reg => sig_sm_halt_reg,
      slverr_i_reg => slverr_i_reg,
      sts_tready_reg => sts_tready_reg
    );
I_MSTR_PCC: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
     port map (
      FIFO_Full_reg => I_MSTR_PCC_n_75,
      FIFO_Full_reg_0 => I_RD_DATA_CNTL_n_0,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \I_CMD_FIFO/sig_rd_empty\,
      SR(0) => sig_stream_rst,
      \in\(68) => I_MSTR_PCC_n_1,
      \in\(67) => sig_mstr2addr_burst(0),
      \in\(66 downto 64) => sig_mstr2data_len(2 downto 0),
      \in\(63 downto 3) => sig_mstr2addr_addr(63 downto 3),
      \in\(2 downto 1) => sig_mstr2data_saddr_lsb(2 downto 1),
      \in\(0) => sig_mstr2data_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(81 downto 18) => sig_cmd2mstr_command(95 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      sig_calc_error_pushed => sig_calc_error_pushed,
      sig_calc_error_reg0 => sig_calc_error_reg0,
      sig_calc_error_reg_reg_0 => I_CMD_STATUS_n_1,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_next_cmd_cmplt_reg_reg(17) => sig_mstr2data_cmd_cmplt,
      sig_next_cmd_cmplt_reg_reg(16) => sig_mstr2data_eof,
      sig_next_cmd_cmplt_reg_reg(15 downto 8) => sig_mstr2data_last_strb(7 downto 0),
      sig_next_cmd_cmplt_reg_reg(7 downto 0) => sig_xfer_strt_strb2use_im3(7 downto 0),
      sig_sm_halt_reg => sig_sm_halt_reg,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
     port map (
      DINBDIN(8 downto 0) => DINBDIN(8 downto 0),
      FIFO_Full_reg => I_CMD_STATUS_n_0,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => I_RD_DATA_CNTL_n_0,
      Q(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      SR(0) => sig_stream_rst,
      \in\(22) => I_MSTR_PCC_n_1,
      \in\(21) => sig_mstr2data_cmd_cmplt,
      \in\(20) => sig_mstr2data_sequential,
      \in\(19) => sig_mstr2data_eof,
      \in\(18 downto 11) => sig_mstr2data_last_strb(7 downto 0),
      \in\(10 downto 3) => sig_xfer_strt_strb2use_im3(7 downto 0),
      \in\(2 downto 0) => sig_mstr2data_len(2 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\ => sig_addr2data_addr_posted,
      p_27_out => p_27_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_empty_reg => I_RD_DATA_CNTL_n_11,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      srst_full_ff_i => srst_full_ff_i
    );
I_RD_STATUS_CNTLR: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_coelsc_reg_full_reg => I_RD_DATA_CNTL_n_11,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_3,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_reg_full0 => sig_rd_sts_reg_full0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
     port map (
      Q(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      SR(0) => sig_stream_rst,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      halt_i_reg => halt_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_71_out(0) => p_71_out(0),
      sig_calc_error_reg_reg => I_ADDR_CNTL_n_5,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5_synth
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
  port (
    sig_rst2all_stop_request : out STD_LOGIC;
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    slverr_i_reg : out STD_LOGIC;
    interr_i_reg : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    halt_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    p_71_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 80 downto 0 );
    p_59_out : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sts_tready_reg : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
     port map (
      DINBDIN(8 downto 0) => DINBDIN(8 downto 0),
      E(0) => E(0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      datamover_idle_reg => datamover_idle_reg,
      decerr_i_reg => decerr_i_reg,
      halt_i_reg => halt_i_reg,
      \in\(80 downto 0) => \in\(80 downto 0),
      interr_i_reg => interr_i_reg,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(2 downto 0) => m_axi_mm2s_arlen(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => m_axi_mm2s_arsize(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => \out\,
      p_27_out => p_27_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_71_out(0) => p_71_out(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      slverr_i_reg => slverr_i_reg,
      srst_full_ff_i => srst_full_ff_i,
      sts_tready_reg => sts_tready_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_regout_en : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_3_5
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => E(0),
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_22\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_13\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_14\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_20\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out_0 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_17_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_0_out(8 downto 0),
      Q(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[0]_0\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[2]_0\ => \gntv_or_sync_fifo.gl0.wr_n_15\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gl0.wr_n_14\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_13\,
      \gcc0.gc0.count_d1_reg[7]\ => \gntv_or_sync_fifo.gl0.wr_n_20\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_11_out(8),
      \gcc0.gc0.count_reg[8]\(0) => p_12_out_0(8),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_full_i_reg_1 => \gntv_or_sync_fifo.gl0.rd_n_22\,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\(8 downto 0) => p_11_out(8 downto 0),
      E(0) => p_17_out,
      Q(0) => p_12_out_0(8),
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_12\,
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_22\,
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_13\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_14\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_15\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_5 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      ram_empty_i_reg_6 => \gntv_or_sync_fifo.gl0.wr_n_20\,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      E(0) => p_17_out,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_11_out(8 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
rstblk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_reset_blk_ramfifo
     port map (
      DINBDIN(0) => DINBDIN(9),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_27_out => p_27_out,
      ram_full_i_reg => ram_full_i_reg_0,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_27_out => p_27_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_27_out => p_27_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3 is
begin
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3_synth
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_27_out => p_27_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo is
  port (
    p_12_out : out STD_LOGIC_VECTOR ( 73 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo is
begin
fg_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_1_3
     port map (
      DINBDIN(9 downto 0) => DINBDIN(9 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \out\,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_27_out => p_27_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  port (
    \out\ : out STD_LOGIC;
    \state_reg[2]\ : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg_reg : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \r0_keep_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axis_fifo_ainit_nosync : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    mm2s_halt : in STD_LOGIC;
    mm2s_prmry_resetn : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    p_27_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf is
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_ae_threshold_cdc_tig : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of data_count_ae_threshold_cdc_tig : signal is "true";
  signal data_count_ae_threshold_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of data_count_ae_threshold_d1 : signal is "true";
  signal p_12_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal sof_flag : STD_LOGIC;
begin
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78\,
      Q => sof_flag,
      R => '0'
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo
     port map (
      DINBDIN(9) => sof_flag,
      DINBDIN(8 downto 0) => DINBDIN(8 downto 0),
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_78\,
      in0 => in0,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => p_4_in,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_27_out => p_27_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0,
      sig_m_valid_out_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77\,
      sig_next_cmd_cmplt_reg_reg => sig_next_cmd_cmplt_reg_reg,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => p_3_out
    );
\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ => p_4_in,
      E(0) => E(0),
      Q(63 downto 0) => Q(63 downto 0),
      empty_fwft_i_reg => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_77\,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_tlast => m_axis_tlast,
      m_axis_tuser(0) => m_axis_tuser(0),
      \out\ => \out\,
      p_12_out(73 downto 0) => p_12_out(73 downto 0),
      p_84_out => p_84_out,
      \r0_keep_reg[7]\(7 downto 0) => \r0_keep_reg[7]\(7 downto 0),
      \state_reg[2]\ => \state_reg[2]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(12)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(11)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(2)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(12)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(11)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(10)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(9)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(8)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(7)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(6)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(10)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(5)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(4)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(3)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(2)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(1)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_d1(0)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(8)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(7)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(6)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(9)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(4)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(3)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(2)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(1)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_cdc_tig(0)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(8)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(7)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(6)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(5)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(8)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(3)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(2)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(1)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_ae_threshold_d1(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(7)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(5)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(4)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => crnt_vsize_cdc_tig(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 48;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 6;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is 2;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_3 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_51 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_52 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_53 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_54 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_55 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_56 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_57 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_62 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_63 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_64 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_68 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_72 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\ : STD_LOGIC;
  signal \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_19 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_10 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_11 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_3 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_4 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_5 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_6 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_8 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_13 : STD_LOGIC;
  signal I_RST_MODULE_n_14 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal \VIDEO_REG_I/p_1_out\ : STD_LOGIC;
  signal ch1_delay_cnt_en : STD_LOGIC;
  signal ch1_delay_zero : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal dm2linebuf_mm2s_tkeep : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dm2linebuf_mm2s_tlast : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_mm2s_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_fifo_ainit_nosync : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal mask_fsync_out_i : STD_LOGIC;
  signal mm2s_axi2ip_rdaddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal mm2s_axi2ip_wrce : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal mm2s_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_axis_resetn : STD_LOGIC;
  signal mm2s_dly_irq_set : STD_LOGIC;
  signal mm2s_dm_prmry_resetn : STD_LOGIC;
  signal \^mm2s_frame_ptr_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mm2s_halt : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_ioc_irq_set : STD_LOGIC;
  signal mm2s_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mm2s_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mm2s_reg_module_strt_addr_64[0]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mm2s_reg_module_strt_addr_64[1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mm2s_reg_module_strt_addr_64[2]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mm2s_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mm2s_soft_reset_clr : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_5 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_2_out_2 : STD_LOGIC;
  signal p_36_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_39_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_3_out_1 : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_4_out_0 : STD_LOGIC;
  signal p_4_out_4 : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_53_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_60_out : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal p_61_out : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_6_out_3 : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal p_71_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_80_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_81_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_84_out : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_fifo_ainit_nosync : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal vsize_counter : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2 downto 0) <= \^m_axi_mm2s_arlen\(2 downto 0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1 downto 0) <= \^m_axi_mm2s_arsize\(1 downto 0);
  m_axi_s2mm_awaddr(63) <= \<const0>\;
  m_axi_s2mm_awaddr(62) <= \<const0>\;
  m_axi_s2mm_awaddr(61) <= \<const0>\;
  m_axi_s2mm_awaddr(60) <= \<const0>\;
  m_axi_s2mm_awaddr(59) <= \<const0>\;
  m_axi_s2mm_awaddr(58) <= \<const0>\;
  m_axi_s2mm_awaddr(57) <= \<const0>\;
  m_axi_s2mm_awaddr(56) <= \<const0>\;
  m_axi_s2mm_awaddr(55) <= \<const0>\;
  m_axi_s2mm_awaddr(54) <= \<const0>\;
  m_axi_s2mm_awaddr(53) <= \<const0>\;
  m_axi_s2mm_awaddr(52) <= \<const0>\;
  m_axi_s2mm_awaddr(51) <= \<const0>\;
  m_axi_s2mm_awaddr(50) <= \<const0>\;
  m_axi_s2mm_awaddr(49) <= \<const0>\;
  m_axi_s2mm_awaddr(48) <= \<const0>\;
  m_axi_s2mm_awaddr(47) <= \<const0>\;
  m_axi_s2mm_awaddr(46) <= \<const0>\;
  m_axi_s2mm_awaddr(45) <= \<const0>\;
  m_axi_s2mm_awaddr(44) <= \<const0>\;
  m_axi_s2mm_awaddr(43) <= \<const0>\;
  m_axi_s2mm_awaddr(42) <= \<const0>\;
  m_axi_s2mm_awaddr(41) <= \<const0>\;
  m_axi_s2mm_awaddr(40) <= \<const0>\;
  m_axi_s2mm_awaddr(39) <= \<const0>\;
  m_axi_s2mm_awaddr(38) <= \<const0>\;
  m_axi_s2mm_awaddr(37) <= \<const0>\;
  m_axi_s2mm_awaddr(36) <= \<const0>\;
  m_axi_s2mm_awaddr(35) <= \<const0>\;
  m_axi_s2mm_awaddr(34) <= \<const0>\;
  m_axi_s2mm_awaddr(33) <= \<const0>\;
  m_axi_s2mm_awaddr(32) <= \<const0>\;
  m_axi_s2mm_awaddr(31) <= \<const0>\;
  m_axi_s2mm_awaddr(30) <= \<const0>\;
  m_axi_s2mm_awaddr(29) <= \<const0>\;
  m_axi_s2mm_awaddr(28) <= \<const0>\;
  m_axi_s2mm_awaddr(27) <= \<const0>\;
  m_axi_s2mm_awaddr(26) <= \<const0>\;
  m_axi_s2mm_awaddr(25) <= \<const0>\;
  m_axi_s2mm_awaddr(24) <= \<const0>\;
  m_axi_s2mm_awaddr(23) <= \<const0>\;
  m_axi_s2mm_awaddr(22) <= \<const0>\;
  m_axi_s2mm_awaddr(21) <= \<const0>\;
  m_axi_s2mm_awaddr(20) <= \<const0>\;
  m_axi_s2mm_awaddr(19) <= \<const0>\;
  m_axi_s2mm_awaddr(18) <= \<const0>\;
  m_axi_s2mm_awaddr(17) <= \<const0>\;
  m_axi_s2mm_awaddr(16) <= \<const0>\;
  m_axi_s2mm_awaddr(15) <= \<const0>\;
  m_axi_s2mm_awaddr(14) <= \<const0>\;
  m_axi_s2mm_awaddr(13) <= \<const0>\;
  m_axi_s2mm_awaddr(12) <= \<const0>\;
  m_axi_s2mm_awaddr(11) <= \<const0>\;
  m_axi_s2mm_awaddr(10) <= \<const0>\;
  m_axi_s2mm_awaddr(9) <= \<const0>\;
  m_axi_s2mm_awaddr(8) <= \<const0>\;
  m_axi_s2mm_awaddr(7) <= \<const0>\;
  m_axi_s2mm_awaddr(6) <= \<const0>\;
  m_axi_s2mm_awaddr(5) <= \<const0>\;
  m_axi_s2mm_awaddr(4) <= \<const0>\;
  m_axi_s2mm_awaddr(3) <= \<const0>\;
  m_axi_s2mm_awaddr(2) <= \<const0>\;
  m_axi_s2mm_awaddr(1) <= \<const0>\;
  m_axi_s2mm_awaddr(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \<const0>\;
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4) <= \<const0>\;
  m_axi_s2mm_awlen(3) <= \<const0>\;
  m_axi_s2mm_awlen(2) <= \<const0>\;
  m_axi_s2mm_awlen(1) <= \<const0>\;
  m_axi_s2mm_awlen(0) <= \<const0>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \<const0>\;
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awvalid <= \<const0>\;
  m_axi_s2mm_bready <= \<const0>\;
  m_axi_s2mm_wdata(63) <= \<const0>\;
  m_axi_s2mm_wdata(62) <= \<const0>\;
  m_axi_s2mm_wdata(61) <= \<const0>\;
  m_axi_s2mm_wdata(60) <= \<const0>\;
  m_axi_s2mm_wdata(59) <= \<const0>\;
  m_axi_s2mm_wdata(58) <= \<const0>\;
  m_axi_s2mm_wdata(57) <= \<const0>\;
  m_axi_s2mm_wdata(56) <= \<const0>\;
  m_axi_s2mm_wdata(55) <= \<const0>\;
  m_axi_s2mm_wdata(54) <= \<const0>\;
  m_axi_s2mm_wdata(53) <= \<const0>\;
  m_axi_s2mm_wdata(52) <= \<const0>\;
  m_axi_s2mm_wdata(51) <= \<const0>\;
  m_axi_s2mm_wdata(50) <= \<const0>\;
  m_axi_s2mm_wdata(49) <= \<const0>\;
  m_axi_s2mm_wdata(48) <= \<const0>\;
  m_axi_s2mm_wdata(47) <= \<const0>\;
  m_axi_s2mm_wdata(46) <= \<const0>\;
  m_axi_s2mm_wdata(45) <= \<const0>\;
  m_axi_s2mm_wdata(44) <= \<const0>\;
  m_axi_s2mm_wdata(43) <= \<const0>\;
  m_axi_s2mm_wdata(42) <= \<const0>\;
  m_axi_s2mm_wdata(41) <= \<const0>\;
  m_axi_s2mm_wdata(40) <= \<const0>\;
  m_axi_s2mm_wdata(39) <= \<const0>\;
  m_axi_s2mm_wdata(38) <= \<const0>\;
  m_axi_s2mm_wdata(37) <= \<const0>\;
  m_axi_s2mm_wdata(36) <= \<const0>\;
  m_axi_s2mm_wdata(35) <= \<const0>\;
  m_axi_s2mm_wdata(34) <= \<const0>\;
  m_axi_s2mm_wdata(33) <= \<const0>\;
  m_axi_s2mm_wdata(32) <= \<const0>\;
  m_axi_s2mm_wdata(31) <= \<const0>\;
  m_axi_s2mm_wdata(30) <= \<const0>\;
  m_axi_s2mm_wdata(29) <= \<const0>\;
  m_axi_s2mm_wdata(28) <= \<const0>\;
  m_axi_s2mm_wdata(27) <= \<const0>\;
  m_axi_s2mm_wdata(26) <= \<const0>\;
  m_axi_s2mm_wdata(25) <= \<const0>\;
  m_axi_s2mm_wdata(24) <= \<const0>\;
  m_axi_s2mm_wdata(23) <= \<const0>\;
  m_axi_s2mm_wdata(22) <= \<const0>\;
  m_axi_s2mm_wdata(21) <= \<const0>\;
  m_axi_s2mm_wdata(20) <= \<const0>\;
  m_axi_s2mm_wdata(19) <= \<const0>\;
  m_axi_s2mm_wdata(18) <= \<const0>\;
  m_axi_s2mm_wdata(17) <= \<const0>\;
  m_axi_s2mm_wdata(16) <= \<const0>\;
  m_axi_s2mm_wdata(15) <= \<const0>\;
  m_axi_s2mm_wdata(14) <= \<const0>\;
  m_axi_s2mm_wdata(13) <= \<const0>\;
  m_axi_s2mm_wdata(12) <= \<const0>\;
  m_axi_s2mm_wdata(11) <= \<const0>\;
  m_axi_s2mm_wdata(10) <= \<const0>\;
  m_axi_s2mm_wdata(9) <= \<const0>\;
  m_axi_s2mm_wdata(8) <= \<const0>\;
  m_axi_s2mm_wdata(7) <= \<const0>\;
  m_axi_s2mm_wdata(6) <= \<const0>\;
  m_axi_s2mm_wdata(5) <= \<const0>\;
  m_axi_s2mm_wdata(4) <= \<const0>\;
  m_axi_s2mm_wdata(3) <= \<const0>\;
  m_axi_s2mm_wdata(2) <= \<const0>\;
  m_axi_s2mm_wdata(1) <= \<const0>\;
  m_axi_s2mm_wdata(0) <= \<const0>\;
  m_axi_s2mm_wlast <= \<const0>\;
  m_axi_s2mm_wstrb(7) <= \<const0>\;
  m_axi_s2mm_wstrb(6) <= \<const0>\;
  m_axi_s2mm_wstrb(5) <= \<const0>\;
  m_axi_s2mm_wstrb(4) <= \<const0>\;
  m_axi_s2mm_wstrb(3) <= \<const0>\;
  m_axi_s2mm_wstrb(2) <= \<const0>\;
  m_axi_s2mm_wstrb(1) <= \<const0>\;
  m_axi_s2mm_wstrb(0) <= \<const0>\;
  m_axi_s2mm_wvalid <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5) <= \<const0>\;
  mm2s_frame_ptr_out(4) <= \<const0>\;
  mm2s_frame_ptr_out(3) <= \<const0>\;
  mm2s_frame_ptr_out(2 downto 0) <= \^mm2s_frame_ptr_out\(2 downto 0);
  mm2s_fsync_out <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_frame_ptr_out(5) <= \<const0>\;
  s2mm_frame_ptr_out(4) <= \<const0>\;
  s2mm_frame_ptr_out(3) <= \<const0>\;
  s2mm_frame_ptr_out(2) <= \<const0>\;
  s2mm_frame_ptr_out(1) <= \<const0>\;
  s2mm_frame_ptr_out(0) <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_introut <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axis_s2mm_tready <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
     port map (
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(2 downto 0) => mm2s_reg_module_stride(15 downto 13),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\(0) => AXI_LITE_REG_INTERFACE_I_n_48,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_74,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ => AXI_LITE_REG_INTERFACE_I_n_75,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]_0\ => AXI_LITE_REG_INTERFACE_I_n_76,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_77,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]\(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      \GEN_NUM_FSTORES_6.reg_module_start_address1_i_reg[31]\(18 downto 0) => \mm2s_reg_module_strt_addr_64[0]\(31 downto 13),
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[13]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[14]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[16]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[17]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[18]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[19]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[20]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[21]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[22]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[23]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[25]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[26]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[27]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[28]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[29]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[30]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[31]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316\,
      \GEN_NUM_FSTORES_6.reg_module_start_address3_i_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318\,
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(24 downto 5) => \mm2s_reg_module_strt_addr_64[2]\(63 downto 44),
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(4 downto 1) => \mm2s_reg_module_strt_addr_64[2]\(39 downto 36),
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(0) => \mm2s_reg_module_strt_addr_64[2]\(32),
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_79_out(4 downto 0),
      Q(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      SR(0) => p_0_in_5,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      ch1_irqdelay_status(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      dly_irq_reg => AXI_LITE_REG_INTERFACE_I_n_83,
      dly_irq_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      \dmacr_i_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_3,
      \dmacr_i_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_80,
      err_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_49,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_73,
      ioc_irq_reg => AXI_LITE_REG_INTERFACE_I_n_82,
      ioc_irq_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      mm2s_axi2ip_wrce(11 downto 3) => mm2s_axi2ip_wrce(28 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\(31 downto 0) => p_81_out(31 downto 0),
      p_70_out => p_70_out,
      p_71_out(17 downto 2) => p_71_out(31 downto 16),
      p_71_out(1) => p_71_out(4),
      p_71_out(0) => p_71_out(0),
      p_77_out => p_77_out,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_81,
      \ptr_ref_i_reg[4]\(4 downto 0) => p_80_out(4 downto 0),
      \reg_module_hsize_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266\,
      \reg_module_hsize_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321\,
      \reg_module_hsize_reg[15]\(2 downto 0) => mm2s_reg_module_hsize(15 downto 13),
      \reg_module_hsize_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313\,
      \reg_module_hsize_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315\,
      \reg_module_hsize_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317\,
      \reg_module_hsize_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => p_39_out
    );
\GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr_64
     port map (
      D(0) => p_1_in(0),
      \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343\,
      E(0) => I_PRMRY_DATAMOVER_n_5,
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\ => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\,
      \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]\(0) => vsize_counter(0),
      \GEN_FREE_RUN_MODE.frame_sync_i_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      \GEN_MIN_FOR_SYNC.sft_rst_dly15_reg\ => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24\,
      \GEN_NUM_FSTORES_6.reg_module_start_address2_i_reg[31]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[0]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address4_i_reg[31]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[1]\(63 downto 0),
      \GEN_NUM_FSTORES_6.reg_module_start_address6_i_reg[31]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[2]\(63 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_PRMRY_DATAMOVER_n_8,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_10,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_11,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_36_out(4 downto 0),
      Q(11 downto 0) => p_52_out(12 downto 1),
      SR(0) => \p_0_in__0\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      dma_decerr_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36\,
      dma_interr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53\,
      dma_slverr_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      err_i_reg(0) => I_RST_MODULE_n_13,
      halted_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35\,
      initial_frame => initial_frame,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(0) => mm2s_axi2ip_wrce(1),
      mm2s_frame_ptr_in(2 downto 0) => mm2s_frame_ptr_in(2 downto 0),
      mm2s_frame_ptr_out(2 downto 0) => \^mm2s_frame_ptr_out\(2 downto 0),
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      p_1_out => \VIDEO_REG_I/p_1_out\,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_40_out => p_40_out,
      p_42_out => p_42_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_67_out => p_67_out,
      p_70_out => p_70_out,
      p_71_out(2) => p_71_out(3),
      p_71_out(1 downto 0) => p_71_out(1 downto 0),
      p_77_out => p_77_out,
      prmry_resetn_i_reg(0) => p_2_out_2,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346\,
      \ptr_ref_i_reg[4]\(4 downto 0) => p_80_out(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      \sig_addr_cntr_lsh_kh_reg[63]\(80 downto 17) => p_60_out(95 downto 32),
      \sig_addr_cntr_lsh_kh_reg[63]\(16) => p_60_out(23),
      \sig_addr_cntr_lsh_kh_reg[63]\(15 downto 0) => p_60_out(15 downto 0),
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_6,
      \state_reg[1]\ => \^m_axis_mm2s_tvalid\,
      stop => p_39_out,
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \wdata_reg[4]\(0) => mm2s_axi2ip_wrdata(4)
    );
\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter
     port map (
      D(0) => p_1_in(0),
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6\,
      Q(0) => vsize_counter(0),
      SR(0) => I_RST_MODULE_n_12,
      all_idle_reg => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3\,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(47 downto 0) => m_axis_mm2s_tdata(47 downto 0),
      m_axis_mm2s_tkeep(5 downto 0) => m_axis_mm2s_tkeep(5 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_tlast => p_4_out,
      m_axis_tuser(0) => p_0_in,
      m_axis_tvalid => p_3_out,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_26_out => p_26_out,
      p_84_out => p_84_out,
      s_valid0 => s_valid0,
      \sig_data_reg_out_reg[63]\(63 downto 0) => p_6_out(63 downto 0),
      \sig_strb_reg_out_reg[7]\(7 downto 0) => p_5_out(7 downto 0),
      \vsize_vid_reg[12]\(11 downto 0) => p_52_out(12 downto 1)
    );
\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
     port map (
      Q(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      SR(0) => \p_0_in__0\,
      initial_frame => initial_frame,
      initial_frame_reg => \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_3\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_2_out => p_2_out,
      p_40_out => p_40_out,
      p_4_out => p_4_out_0,
      p_50_out => p_50_out,
      p_71_out(1) => p_71_out(4),
      p_71_out(0) => p_71_out(0),
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_19
    );
\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
     port map (
      DINBDIN(8) => dm2linebuf_mm2s_tlast,
      DINBDIN(7 downto 0) => dm2linebuf_mm2s_tkeep(7 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6\,
      Q(63 downto 0) => p_6_out(63 downto 0),
      in0 => s_axis_fifo_ainit_nosync,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_tlast => p_4_out,
      m_axis_tuser(0) => p_0_in,
      mm2s_halt => mm2s_halt,
      mm2s_prmry_resetn => mm2s_prmry_resetn,
      \out\ => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in\,
      p_27_out => p_27_out,
      p_3_out => p_3_out_1,
      p_84_out => p_84_out,
      \r0_keep_reg[7]\(7 downto 0) => p_5_out(7 downto 0),
      ram_full_fb_i_reg => I_PRMRY_DATAMOVER_n_3,
      ram_full_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2\,
      ram_full_i_reg_0 => I_PRMRY_DATAMOVER_n_4,
      sig_next_cmd_cmplt_reg_reg => p_2_in,
      srst_full_ff_i => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\,
      \state_reg[2]\ => p_3_out
    );
\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
     port map (
      D(31 downto 0) => mm2s_axi2ip_wrdata(31 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_343\,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]\(0) => p_2_out_2,
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_80_out(4 downto 0),
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => p_36_out(4 downto 0),
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]\(0) => p_4_out_4,
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[0]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_266\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_320\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[12]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_321\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[13]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_322\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[14]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_323\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[15]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_324\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[16]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_325\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[17]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_326\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[18]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_327\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[19]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_328\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_329\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[20]_0\(4 downto 0) => p_79_out(4 downto 0),
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[21]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_330\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[22]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_331\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[23]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_332\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[24]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_333\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[25]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_334\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[26]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_335\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[27]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_336\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[28]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_337\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[29]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_338\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[30]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_339\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[31]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_340\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_312\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[4]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_313\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_314\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[5]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_315\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_316\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[6]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_317\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_318\,
      \GEN_LITE_IS_SYNC.ip2axi_rddata_captured_d1_reg[7]_0\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_319\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_346\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][63]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[0]\(63 downto 0),
      \GEN_START_ADDR_REG[1].start_address_vid_reg[1][63]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[1]\(63 downto 0),
      \GEN_START_ADDR_REG[2].start_address_vid_reg[2][63]\(63 downto 0) => \mm2s_reg_module_strt_addr_64[2]\(63 downto 0),
      Q(4) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65\,
      Q(3) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_66\,
      Q(2) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67\,
      Q(1) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68\,
      Q(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69\,
      SR(0) => \p_0_in__0\,
      \axi2ip_rdaddr_captured_reg[3]\(1 downto 0) => mm2s_axi2ip_rdaddr(3 downto 2),
      \axi2ip_rdaddr_captured_reg[3]_0\ => AXI_LITE_REG_INTERFACE_I_n_75,
      \axi2ip_rdaddr_captured_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_77,
      \axi2ip_rdaddr_captured_reg[5]\ => AXI_LITE_REG_INTERFACE_I_n_74,
      \axi2ip_rdaddr_captured_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_76,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      \cmnds_queued_reg[5]\ => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_24\,
      decerr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_38\,
      dly_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57\,
      \dmacr_i_reg[0]\ => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71\,
      \dmacr_i_reg[0]_0\ => AXI_LITE_REG_INTERFACE_I_n_81,
      err_d1_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53\,
      err_d1_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54\,
      err_d1_reg_1 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55\,
      err_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72\,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      halted_clr_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_35\,
      \hsize_vid_reg[15]\(15 downto 0) => mm2s_reg_module_hsize(15 downto 0),
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_49,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_73,
      initial_frame => initial_frame,
      ioc_irq_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_axi2ip_wrce(11 downto 3) => mm2s_axi2ip_wrce(28 downto 20),
      mm2s_axi2ip_wrce(2) => mm2s_axi2ip_wrce(10),
      mm2s_axi2ip_wrce(1 downto 0) => mm2s_axi2ip_wrce(1 downto 0),
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_introut => mm2s_introut,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      mm2s_soft_reset_clr => mm2s_soft_reset_clr,
      \out\(31 downto 0) => p_81_out(31 downto 0),
      p_18_out => p_18_out,
      p_1_out => \VIDEO_REG_I/p_1_out\,
      p_27_out => p_27_out,
      p_48_out => p_48_out,
      p_50_out => p_50_out,
      p_53_out => p_53_out,
      p_67_out => p_67_out,
      p_6_out => p_6_out_3,
      p_70_out => p_70_out,
      p_71_out(19 downto 4) => p_71_out(31 downto 16),
      p_71_out(3 downto 2) => p_71_out(4 downto 3),
      p_71_out(1 downto 0) => p_71_out(1 downto 0),
      p_73_out => p_73_out,
      p_77_out => p_77_out,
      prmry_resetn_i_reg => mm2s_prmry_resetn,
      prmtr_update_complete => prmtr_update_complete,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      slverr_i_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_37\,
      stop => p_39_out,
      \stride_vid_reg[15]\(15 downto 0) => mm2s_reg_module_stride(15 downto 0),
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => mm2s_reg_module_vsize(12 downto 0),
      \wdata_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_3,
      \wdata_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_82,
      \wdata_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_83,
      \wdata_reg[18]\(0) => AXI_LITE_REG_INTERFACE_I_n_48,
      \wdata_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_80,
      \wdata_reg[4]\ => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_36\
    );
\GEN_SPRT_FOR_MM2S.MM2S_SOF_I\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
     port map (
      \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      \out\ => mm2s_axis_resetn,
      p_18_out => p_18_out,
      p_26_out => p_26_out,
      p_53_out => p_53_out,
      prmry_resetn_i_reg => I_RST_MODULE_n_14,
      prmry_resetn_i_reg_0 => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      s_valid0 => s_valid0
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
     port map (
      \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg\ => \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1\,
      E(0) => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70\,
      \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg\ => I_AXI_DMA_INTRPT_n_19,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0\(7 downto 0) => mm2s_irqthresh_status(7 downto 0),
      Q(7 downto 0) => mm2s_irqdelay_status(7 downto 0),
      SR(0) => p_4_out_4,
      ch1_delay_cnt_en => ch1_delay_cnt_en,
      ch1_delay_zero => ch1_delay_zero,
      ch1_dly_irq_set => mm2s_dly_irq_set,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      mm2s_ioc_irq_set => mm2s_ioc_irq_set,
      \out\ => mm2s_prmry_resetn,
      p_18_out => p_18_out,
      p_4_out => p_4_out_0,
      p_53_out => p_53_out,
      p_6_out => p_6_out_3,
      p_71_out(15 downto 0) => p_71_out(31 downto 16),
      p_73_out => p_73_out,
      prmry_resetn_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62\,
      prmry_resetn_i_reg_0(0) => \p_0_in__0\
    );
I_PRMRY_DATAMOVER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
     port map (
      DINBDIN(8) => dm2linebuf_mm2s_tlast,
      DINBDIN(7 downto 0) => dm2linebuf_mm2s_tkeep(7 downto 0),
      E(0) => I_PRMRY_DATAMOVER_n_5,
      \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg\ => I_PRMRY_DATAMOVER_n_4,
      Q(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_6,
      decerr_i_reg => I_PRMRY_DATAMOVER_n_8,
      halt_i_reg => I_RST_MODULE_n_15,
      \in\(80 downto 17) => p_60_out(95 downto 32),
      \in\(16) => p_60_out(23),
      \in\(15 downto 0) => p_60_out(15 downto 0),
      interr_i_reg => I_PRMRY_DATAMOVER_n_11,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(2 downto 0) => \^m_axi_mm2s_arlen\(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(1 downto 0) => \^m_axi_mm2s_arsize\(1 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      \out\ => mm2s_dm_prmry_resetn,
      p_27_out => p_27_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_71_out(0) => p_71_out(0),
      ram_empty_i_reg => I_PRMRY_DATAMOVER_n_3,
      ram_full_fb_i_reg => \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_2\,
      ram_full_i_reg => p_2_in,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      slverr_i_reg => I_PRMRY_DATAMOVER_n_10,
      srst_full_ff_i => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\,
      sts_tready_reg => \GEN_SPRT_FOR_MM2S.ADDR64.I_MM2S_DMA_MNGR_n_34\
    );
I_RST_MODULE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
     port map (
      \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg\(0) => I_RST_MODULE_n_12,
      \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1]\(0) => \p_0_in__0\,
      SR(0) => p_0_in_5,
      axi_resetn => axi_resetn,
      \cmnds_queued_reg[7]\(0) => I_RST_MODULE_n_13,
      dma_err => dma_err,
      halt_reset => \GEN_RESET_FOR_MM2S.RESET_I/halt_reset\,
      in0 => s_axis_fifo_ainit_nosync,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_fifo_ainit_nosync => m_axis_fifo_ainit_nosync,
      mm2s_halt => mm2s_halt,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset_clr => mm2s_soft_reset_clr,
      \out\ => mm2s_prmry_resetn,
      p_26_out => p_26_out,
      p_3_out => p_3_out_1,
      p_42_out => p_42_out,
      p_71_out(0) => p_71_out(0),
      p_77_out => p_77_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_soft_reset_i0 => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0\,
      s_valid_reg => I_RST_MODULE_n_14,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => mm2s_dm_prmry_resetn,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_15,
      srst_full_ff_i => \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/srst_full_ff_i\,
      stop => p_39_out,
      sts_tready_reg => mm2s_axis_resetn
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_vdma_0_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_vdma,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_s2mm_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 0;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 3;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 48;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 6;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(63 downto 0) => m_axi_mm2s_araddr(63 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => m_axi_mm2s_arburst(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => m_axi_mm2s_arcache(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => m_axi_mm2s_arlen(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => m_axi_mm2s_arprot(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(63 downto 0) => m_axi_mm2s_rdata(63 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => '0',
      m_axi_s2mm_awaddr(63 downto 0) => NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED(63 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => '0',
      m_axi_s2mm_awsize(2 downto 0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awvalid => NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED,
      m_axi_s2mm_bready => NLW_U0_m_axi_s2mm_bready_UNCONNECTED,
      m_axi_s2mm_bresp(1 downto 0) => B"00",
      m_axi_s2mm_bvalid => '0',
      m_axi_s2mm_wdata(63 downto 0) => NLW_U0_m_axi_s2mm_wdata_UNCONNECTED(63 downto 0),
      m_axi_s2mm_wlast => NLW_U0_m_axi_s2mm_wlast_UNCONNECTED,
      m_axi_s2mm_wready => '0',
      m_axi_s2mm_wstrb(7 downto 0) => NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED(7 downto 0),
      m_axi_s2mm_wvalid => NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => m_axis_mm2s_aclk,
      m_axis_mm2s_tdata(47 downto 0) => m_axis_mm2s_tdata(47 downto 0),
      m_axis_mm2s_tkeep(5 downto 0) => m_axis_mm2s_tkeep(5 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(0) => m_axis_mm2s_tuser(0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => mm2s_frame_ptr_in(5 downto 0),
      mm2s_frame_ptr_out(5 downto 0) => mm2s_frame_ptr_out(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => NLW_U0_s2mm_frame_ptr_out_UNCONNECTED(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => NLW_U0_s2mm_introut_UNCONNECTED,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => '0',
      s_axis_s2mm_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_U0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tuser(0) => '0',
      s_axis_s2mm_tvalid => '0'
    );
end STRUCTURE;
