
pwnRF_WL55.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  08009bf4  08009bf4  00019bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ea0  08009ea0  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08009ea0  08009ea0  00019ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ea8  08009ea8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ea8  08009ea8  00019ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009eac  08009eac  00019eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08009eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000014  08009ec4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c24  08009ec4  00021c24  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cb64  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005795  00000000  00000000  0004cba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023b0  00000000  00000000  00052338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002188  00000000  00000000  000546e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000221f0  00000000  00000000  00056870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023acf  00000000  00000000  00078a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb03e  00000000  00000000  0009c52f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016756d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000949c  00000000  00000000  001675c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000014 	.word	0x20000014
 800015c:	00000000 	.word	0x00000000
 8000160:	08009bdc 	.word	0x08009bdc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000018 	.word	0x20000018
 800017c:	08009bdc 	.word	0x08009bdc

08000180 <__aeabi_uldivmod>:
 8000180:	b953      	cbnz	r3, 8000198 <__aeabi_uldivmod+0x18>
 8000182:	b94a      	cbnz	r2, 8000198 <__aeabi_uldivmod+0x18>
 8000184:	2900      	cmp	r1, #0
 8000186:	bf08      	it	eq
 8000188:	2800      	cmpeq	r0, #0
 800018a:	bf1c      	itt	ne
 800018c:	f04f 31ff 	movne.w	r1, #4294967295
 8000190:	f04f 30ff 	movne.w	r0, #4294967295
 8000194:	f000 b96c 	b.w	8000470 <__aeabi_idiv0>
 8000198:	f1ad 0c08 	sub.w	ip, sp, #8
 800019c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001a0:	f000 f806 	bl	80001b0 <__udivmoddi4>
 80001a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001ac:	b004      	add	sp, #16
 80001ae:	4770      	bx	lr

080001b0 <__udivmoddi4>:
 80001b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b4:	9e08      	ldr	r6, [sp, #32]
 80001b6:	460d      	mov	r5, r1
 80001b8:	4604      	mov	r4, r0
 80001ba:	468e      	mov	lr, r1
 80001bc:	2b00      	cmp	r3, #0
 80001be:	f040 8082 	bne.w	80002c6 <__udivmoddi4+0x116>
 80001c2:	428a      	cmp	r2, r1
 80001c4:	4617      	mov	r7, r2
 80001c6:	d946      	bls.n	8000256 <__udivmoddi4+0xa6>
 80001c8:	fab2 f282 	clz	r2, r2
 80001cc:	b14a      	cbz	r2, 80001e2 <__udivmoddi4+0x32>
 80001ce:	f1c2 0120 	rsb	r1, r2, #32
 80001d2:	fa05 f302 	lsl.w	r3, r5, r2
 80001d6:	fa20 f101 	lsr.w	r1, r0, r1
 80001da:	4097      	lsls	r7, r2
 80001dc:	ea41 0e03 	orr.w	lr, r1, r3
 80001e0:	4094      	lsls	r4, r2
 80001e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e6:	0c23      	lsrs	r3, r4, #16
 80001e8:	fbbe fcf8 	udiv	ip, lr, r8
 80001ec:	b2b9      	uxth	r1, r7
 80001ee:	fb08 ee1c 	mls	lr, r8, ip, lr
 80001f2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80001f6:	fb0c f001 	mul.w	r0, ip, r1
 80001fa:	4298      	cmp	r0, r3
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x64>
 80001fe:	18fb      	adds	r3, r7, r3
 8000200:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000204:	f080 8116 	bcs.w	8000434 <__udivmoddi4+0x284>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 8113 	bls.w	8000434 <__udivmoddi4+0x284>
 800020e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000212:	443b      	add	r3, r7
 8000214:	1a1b      	subs	r3, r3, r0
 8000216:	b2a4      	uxth	r4, r4
 8000218:	fbb3 f0f8 	udiv	r0, r3, r8
 800021c:	fb08 3310 	mls	r3, r8, r0, r3
 8000220:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000224:	fb00 f101 	mul.w	r1, r0, r1
 8000228:	42a1      	cmp	r1, r4
 800022a:	d909      	bls.n	8000240 <__udivmoddi4+0x90>
 800022c:	193c      	adds	r4, r7, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8101 	bcs.w	8000438 <__udivmoddi4+0x288>
 8000236:	42a1      	cmp	r1, r4
 8000238:	f240 80fe 	bls.w	8000438 <__udivmoddi4+0x288>
 800023c:	3802      	subs	r0, #2
 800023e:	443c      	add	r4, r7
 8000240:	1a64      	subs	r4, r4, r1
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	2100      	movs	r1, #0
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa2>
 800024a:	40d4      	lsrs	r4, r2
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	b902      	cbnz	r2, 800025a <__udivmoddi4+0xaa>
 8000258:	deff      	udf	#255	; 0xff
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	2a00      	cmp	r2, #0
 8000260:	d14f      	bne.n	8000302 <__udivmoddi4+0x152>
 8000262:	1bcb      	subs	r3, r1, r7
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f f887 	uxth.w	r8, r7
 800026c:	2101      	movs	r1, #1
 800026e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000272:	0c25      	lsrs	r5, r4, #16
 8000274:	fb0e 331c 	mls	r3, lr, ip, r3
 8000278:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800027c:	fb08 f30c 	mul.w	r3, r8, ip
 8000280:	42ab      	cmp	r3, r5
 8000282:	d907      	bls.n	8000294 <__udivmoddi4+0xe4>
 8000284:	197d      	adds	r5, r7, r5
 8000286:	f10c 30ff 	add.w	r0, ip, #4294967295
 800028a:	d202      	bcs.n	8000292 <__udivmoddi4+0xe2>
 800028c:	42ab      	cmp	r3, r5
 800028e:	f200 80e7 	bhi.w	8000460 <__udivmoddi4+0x2b0>
 8000292:	4684      	mov	ip, r0
 8000294:	1aed      	subs	r5, r5, r3
 8000296:	b2a3      	uxth	r3, r4
 8000298:	fbb5 f0fe 	udiv	r0, r5, lr
 800029c:	fb0e 5510 	mls	r5, lr, r0, r5
 80002a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80002a4:	fb08 f800 	mul.w	r8, r8, r0
 80002a8:	45a0      	cmp	r8, r4
 80002aa:	d907      	bls.n	80002bc <__udivmoddi4+0x10c>
 80002ac:	193c      	adds	r4, r7, r4
 80002ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b2:	d202      	bcs.n	80002ba <__udivmoddi4+0x10a>
 80002b4:	45a0      	cmp	r8, r4
 80002b6:	f200 80d7 	bhi.w	8000468 <__udivmoddi4+0x2b8>
 80002ba:	4618      	mov	r0, r3
 80002bc:	eba4 0408 	sub.w	r4, r4, r8
 80002c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c4:	e7c0      	b.n	8000248 <__udivmoddi4+0x98>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0x12c>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80af 	beq.w	800042e <__udivmoddi4+0x27e>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e9c6 0500 	strd	r0, r5, [r6]
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d14b      	bne.n	800037c <__udivmoddi4+0x1cc>
 80002e4:	42ab      	cmp	r3, r5
 80002e6:	d302      	bcc.n	80002ee <__udivmoddi4+0x13e>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	f200 80b7 	bhi.w	800045c <__udivmoddi4+0x2ac>
 80002ee:	1a84      	subs	r4, r0, r2
 80002f0:	eb65 0303 	sbc.w	r3, r5, r3
 80002f4:	2001      	movs	r0, #1
 80002f6:	469e      	mov	lr, r3
 80002f8:	2e00      	cmp	r6, #0
 80002fa:	d0aa      	beq.n	8000252 <__udivmoddi4+0xa2>
 80002fc:	e9c6 4e00 	strd	r4, lr, [r6]
 8000300:	e7a7      	b.n	8000252 <__udivmoddi4+0xa2>
 8000302:	f1c2 0c20 	rsb	ip, r2, #32
 8000306:	fa01 f302 	lsl.w	r3, r1, r2
 800030a:	4097      	lsls	r7, r2
 800030c:	fa20 f00c 	lsr.w	r0, r0, ip
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000318:	4318      	orrs	r0, r3
 800031a:	fbbc f1fe 	udiv	r1, ip, lr
 800031e:	0c05      	lsrs	r5, r0, #16
 8000320:	fb0e cc11 	mls	ip, lr, r1, ip
 8000324:	fa1f f887 	uxth.w	r8, r7
 8000328:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800032c:	fb01 f308 	mul.w	r3, r1, r8
 8000330:	42ab      	cmp	r3, r5
 8000332:	fa04 f402 	lsl.w	r4, r4, r2
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x19c>
 8000338:	197d      	adds	r5, r7, r5
 800033a:	f101 3cff 	add.w	ip, r1, #4294967295
 800033e:	f080 808b 	bcs.w	8000458 <__udivmoddi4+0x2a8>
 8000342:	42ab      	cmp	r3, r5
 8000344:	f240 8088 	bls.w	8000458 <__udivmoddi4+0x2a8>
 8000348:	3902      	subs	r1, #2
 800034a:	443d      	add	r5, r7
 800034c:	1aeb      	subs	r3, r5, r3
 800034e:	b285      	uxth	r5, r0
 8000350:	fbb3 f0fe 	udiv	r0, r3, lr
 8000354:	fb0e 3310 	mls	r3, lr, r0, r3
 8000358:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800035c:	fb00 f308 	mul.w	r3, r0, r8
 8000360:	42ab      	cmp	r3, r5
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x1c4>
 8000364:	197d      	adds	r5, r7, r5
 8000366:	f100 3cff 	add.w	ip, r0, #4294967295
 800036a:	d271      	bcs.n	8000450 <__udivmoddi4+0x2a0>
 800036c:	42ab      	cmp	r3, r5
 800036e:	d96f      	bls.n	8000450 <__udivmoddi4+0x2a0>
 8000370:	3802      	subs	r0, #2
 8000372:	443d      	add	r5, r7
 8000374:	1aeb      	subs	r3, r5, r3
 8000376:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800037a:	e778      	b.n	800026e <__udivmoddi4+0xbe>
 800037c:	f1c1 0c20 	rsb	ip, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f70c 	lsr.w	r7, r2, ip
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 f40c 	lsr.w	r4, r0, ip
 800038c:	fa05 f301 	lsl.w	r3, r5, r1
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	fa25 f50c 	lsr.w	r5, r5, ip
 8000398:	431c      	orrs	r4, r3
 800039a:	0c23      	lsrs	r3, r4, #16
 800039c:	fbb5 f9fe 	udiv	r9, r5, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 5519 	mls	r5, lr, r9, r5
 80003a8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 80003ac:	fb09 fa08 	mul.w	sl, r9, r8
 80003b0:	45aa      	cmp	sl, r5
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	fa00 f301 	lsl.w	r3, r0, r1
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x21e>
 80003bc:	197d      	adds	r5, r7, r5
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d247      	bcs.n	8000454 <__udivmoddi4+0x2a4>
 80003c4:	45aa      	cmp	sl, r5
 80003c6:	d945      	bls.n	8000454 <__udivmoddi4+0x2a4>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	443d      	add	r5, r7
 80003ce:	eba5 050a 	sub.w	r5, r5, sl
 80003d2:	b2a4      	uxth	r4, r4
 80003d4:	fbb5 f0fe 	udiv	r0, r5, lr
 80003d8:	fb0e 5510 	mls	r5, lr, r0, r5
 80003dc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003e0:	fb00 f808 	mul.w	r8, r0, r8
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	d907      	bls.n	80003f8 <__udivmoddi4+0x248>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ee:	d22d      	bcs.n	800044c <__udivmoddi4+0x29c>
 80003f0:	45a0      	cmp	r8, r4
 80003f2:	d92b      	bls.n	800044c <__udivmoddi4+0x29c>
 80003f4:	3802      	subs	r0, #2
 80003f6:	443c      	add	r4, r7
 80003f8:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	fba0 8902 	umull	r8, r9, r0, r2
 8000404:	454c      	cmp	r4, r9
 8000406:	46c6      	mov	lr, r8
 8000408:	464d      	mov	r5, r9
 800040a:	d319      	bcc.n	8000440 <__udivmoddi4+0x290>
 800040c:	d016      	beq.n	800043c <__udivmoddi4+0x28c>
 800040e:	b15e      	cbz	r6, 8000428 <__udivmoddi4+0x278>
 8000410:	ebb3 020e 	subs.w	r2, r3, lr
 8000414:	eb64 0405 	sbc.w	r4, r4, r5
 8000418:	fa04 fc0c 	lsl.w	ip, r4, ip
 800041c:	40ca      	lsrs	r2, r1
 800041e:	ea4c 0202 	orr.w	r2, ip, r2
 8000422:	40cc      	lsrs	r4, r1
 8000424:	e9c6 2400 	strd	r2, r4, [r6]
 8000428:	2100      	movs	r1, #0
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	4631      	mov	r1, r6
 8000430:	4630      	mov	r0, r6
 8000432:	e70e      	b.n	8000252 <__udivmoddi4+0xa2>
 8000434:	46ac      	mov	ip, r5
 8000436:	e6ed      	b.n	8000214 <__udivmoddi4+0x64>
 8000438:	4618      	mov	r0, r3
 800043a:	e701      	b.n	8000240 <__udivmoddi4+0x90>
 800043c:	4543      	cmp	r3, r8
 800043e:	d2e6      	bcs.n	800040e <__udivmoddi4+0x25e>
 8000440:	ebb8 0e02 	subs.w	lr, r8, r2
 8000444:	eb69 0507 	sbc.w	r5, r9, r7
 8000448:	3801      	subs	r0, #1
 800044a:	e7e0      	b.n	800040e <__udivmoddi4+0x25e>
 800044c:	4628      	mov	r0, r5
 800044e:	e7d3      	b.n	80003f8 <__udivmoddi4+0x248>
 8000450:	4660      	mov	r0, ip
 8000452:	e78f      	b.n	8000374 <__udivmoddi4+0x1c4>
 8000454:	4681      	mov	r9, r0
 8000456:	e7ba      	b.n	80003ce <__udivmoddi4+0x21e>
 8000458:	4661      	mov	r1, ip
 800045a:	e777      	b.n	800034c <__udivmoddi4+0x19c>
 800045c:	4608      	mov	r0, r1
 800045e:	e74b      	b.n	80002f8 <__udivmoddi4+0x148>
 8000460:	f1ac 0c02 	sub.w	ip, ip, #2
 8000464:	443d      	add	r5, r7
 8000466:	e715      	b.n	8000294 <__udivmoddi4+0xe4>
 8000468:	3802      	subs	r0, #2
 800046a:	443c      	add	r4, r7
 800046c:	e726      	b.n	80002bc <__udivmoddi4+0x10c>
 800046e:	bf00      	nop

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of initThread */
  initThreadHandle = osThreadNew(initTask, NULL, &initThread_attributes);
 8000478:	4a04      	ldr	r2, [pc, #16]	; (800048c <MX_FREERTOS_Init+0x18>)
 800047a:	2100      	movs	r1, #0
 800047c:	4804      	ldr	r0, [pc, #16]	; (8000490 <MX_FREERTOS_Init+0x1c>)
 800047e:	f003 fdf9 	bl	8004074 <osThreadNew>
 8000482:	4603      	mov	r3, r0
 8000484:	4a03      	ldr	r2, [pc, #12]	; (8000494 <MX_FREERTOS_Init+0x20>)
 8000486:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	08009c68 	.word	0x08009c68
 8000490:	08000499 	.word	0x08000499
 8000494:	20001a6c 	.word	0x20001a6c

08000498 <initTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_initTask */
void initTask(void *argument)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]
  /* init code for SubGHz_Phy */
  MX_SubGHz_Phy_Init();
 80004a0:	f009 f820 	bl	80094e4 <MX_SubGHz_Phy_Init>
  /* USER CODE BEGIN initTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004a4:	2001      	movs	r0, #1
 80004a6:	f003 fe8b 	bl	80041c0 <osDelay>
 80004aa:	e7fb      	b.n	80004a4 <initTask+0xc>

080004ac <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80004b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4313      	orrs	r3, r2
 80004c2:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80004c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80004c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	4013      	ands	r3, r2
 80004ce:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004d0:	68fb      	ldr	r3, [r7, #12]
}
 80004d2:	bf00      	nop
 80004d4:	3714      	adds	r7, #20
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr

080004dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b086      	sub	sp, #24
 80004e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e2:	1d3b      	adds	r3, r7, #4
 80004e4:	2200      	movs	r2, #0
 80004e6:	601a      	str	r2, [r3, #0]
 80004e8:	605a      	str	r2, [r3, #4]
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	60da      	str	r2, [r3, #12]
 80004ee:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f0:	2001      	movs	r0, #1
 80004f2:	f7ff ffdb 	bl	80004ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f6:	2002      	movs	r0, #2
 80004f8:	f7ff ffd8 	bl	80004ac <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fc:	2004      	movs	r0, #4
 80004fe:	f7ff ffd5 	bl	80004ac <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000502:	2200      	movs	r2, #0
 8000504:	f44f 410a 	mov.w	r1, #35328	; 0x8a00
 8000508:	481e      	ldr	r0, [pc, #120]	; (8000584 <MX_GPIO_Init+0xa8>)
 800050a:	f000 fdbb 	bl	8001084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 800050e:	2200      	movs	r2, #0
 8000510:	2138      	movs	r1, #56	; 0x38
 8000512:	481d      	ldr	r0, [pc, #116]	; (8000588 <MX_GPIO_Init+0xac>)
 8000514:	f000 fdb6 	bl	8001084 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8000518:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 800051c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051e:	2301      	movs	r3, #1
 8000520:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000522:	2300      	movs	r3, #0
 8000524:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000526:	2300      	movs	r3, #0
 8000528:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052a:	1d3b      	adds	r3, r7, #4
 800052c:	4619      	mov	r1, r3
 800052e:	4815      	ldr	r0, [pc, #84]	; (8000584 <MX_GPIO_Init+0xa8>)
 8000530:	f000 fc48 	bl	8000dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 8000534:	2338      	movs	r3, #56	; 0x38
 8000536:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000538:	2301      	movs	r3, #1
 800053a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2300      	movs	r3, #0
 800053e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000540:	2300      	movs	r3, #0
 8000542:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000544:	1d3b      	adds	r3, r7, #4
 8000546:	4619      	mov	r1, r3
 8000548:	480f      	ldr	r0, [pc, #60]	; (8000588 <MX_GPIO_Init+0xac>)
 800054a:	f000 fc3b 	bl	8000dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 800054e:	2303      	movs	r3, #3
 8000550:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000552:	2300      	movs	r3, #0
 8000554:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000556:	2301      	movs	r3, #1
 8000558:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	4619      	mov	r1, r3
 800055e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000562:	f000 fc2f 	bl	8000dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B3_Pin;
 8000566:	2340      	movs	r3, #64	; 0x40
 8000568:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800056a:	2300      	movs	r3, #0
 800056c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800056e:	2301      	movs	r3, #1
 8000570:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	4619      	mov	r1, r3
 8000576:	4804      	ldr	r0, [pc, #16]	; (8000588 <MX_GPIO_Init+0xac>)
 8000578:	f000 fc24 	bl	8000dc4 <HAL_GPIO_Init>

}
 800057c:	bf00      	nop
 800057e:	3718      	adds	r7, #24
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	48000400 	.word	0x48000400
 8000588:	48000800 	.word	0x48000800

0800058c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000594:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800059c:	f023 0218 	bic.w	r2, r3, #24
 80005a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr

080005b6 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b6:	b580      	push	{r7, lr}
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fac5 	bl	8000b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f80d 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f7ff ff8b 	bl	80004dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c6:	f000 fa03 	bl	80009d0 <MX_USART2_UART_Init>
  MX_SUBGHZ_Init();
 80005ca:	f000 f937 	bl	800083c <MX_SUBGHZ_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80005ce:	f003 fce9 	bl	8003fa4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80005d2:	f7ff ff4f 	bl	8000474 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80005d6:	f003 fd17 	bl	8004008 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005da:	e7fe      	b.n	80005da <main+0x24>

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b09a      	sub	sp, #104	; 0x68
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0320 	add.w	r3, r7, #32
 80005e6:	2248      	movs	r2, #72	; 0x48
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f009 faee 	bl	8009bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]
 80005fe:	615a      	str	r2, [r3, #20]
 8000600:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000602:	f000 fd57 	bl	80010b4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000606:	2000      	movs	r0, #0
 8000608:	f7ff ffc0 	bl	800058c <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800060c:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <SystemClock_Config+0xac>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000614:	4a1c      	ldr	r2, [pc, #112]	; (8000688 <SystemClock_Config+0xac>)
 8000616:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800061a:	6013      	str	r3, [r2, #0]
 800061c:	4b1a      	ldr	r3, [pc, #104]	; (8000688 <SystemClock_Config+0xac>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000624:	603b      	str	r3, [r7, #0]
 8000626:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000628:	2324      	movs	r3, #36	; 0x24
 800062a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800062c:	2381      	movs	r3, #129	; 0x81
 800062e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000630:	2301      	movs	r3, #1
 8000632:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000634:	2300      	movs	r3, #0
 8000636:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000638:	2360      	movs	r3, #96	; 0x60
 800063a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800063c:	2300      	movs	r3, #0
 800063e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 0320 	add.w	r3, r7, #32
 8000644:	4618      	mov	r0, r3
 8000646:	f001 f813 	bl	8001670 <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000650:	f000 f82e 	bl	80006b0 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000654:	234f      	movs	r3, #79	; 0x4f
 8000656:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000658:	2300      	movs	r3, #0
 800065a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2100      	movs	r1, #0
 8000670:	4618      	mov	r0, r3
 8000672:	f001 fb97 	bl	8001da4 <HAL_RCC_ClockConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800067c:	f000 f818 	bl	80006b0 <Error_Handler>
  }
}
 8000680:	bf00      	nop
 8000682:	3768      	adds	r7, #104	; 0x68
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	58000400 	.word	0x58000400

0800068c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a04      	ldr	r2, [pc, #16]	; (80006ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d101      	bne.n	80006a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800069e:	f000 fa73 	bl	8000b88 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006a2:	bf00      	nop
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40012c00 	.word	0x40012c00

080006b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b4:	b672      	cpsid	i
}
 80006b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <Error_Handler+0x8>

080006ba <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ba:	b580      	push	{r7, lr}
 80006bc:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	210f      	movs	r1, #15
 80006c2:	f06f 0001 	mvn.w	r0, #1
 80006c6:	f000 fb54 	bl	8000d72 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}

080006ce <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80006ce:	b480      	push	{r7}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80006d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	4313      	orrs	r3, r2
 80006e4:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80006e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4013      	ands	r3, r2
 80006f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006f2:	68fb      	ldr	r3, [r7, #12]
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
	...

08000700 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08e      	sub	sp, #56	; 0x38
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              uwPrescalerValue = 0;
 800070c:	2300      	movs	r3, #0
 800070e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000710:	2300      	movs	r3, #0
 8000712:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000716:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800071a:	f7ff ffd8 	bl	80006ce <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800071e:	f107 020c 	add.w	r2, r7, #12
 8000722:	f107 0310 	add.w	r3, r7, #16
 8000726:	4611      	mov	r1, r2
 8000728:	4618      	mov	r0, r3
 800072a:	f001 fd55 	bl	80021d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800072e:	f001 fd41 	bl	80021b4 <HAL_RCC_GetPCLK2Freq>
 8000732:	6338      	str	r0, [r7, #48]	; 0x30
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000736:	4a21      	ldr	r2, [pc, #132]	; (80007bc <HAL_InitTick+0xbc>)
 8000738:	fba2 2303 	umull	r2, r3, r2, r3
 800073c:	0c9b      	lsrs	r3, r3, #18
 800073e:	3b01      	subs	r3, #1
 8000740:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000742:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <HAL_InitTick+0xc0>)
 8000744:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <HAL_InitTick+0xc4>)
 8000746:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000748:	4b1d      	ldr	r3, [pc, #116]	; (80007c0 <HAL_InitTick+0xc0>)
 800074a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800074e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000750:	4a1b      	ldr	r2, [pc, #108]	; (80007c0 <HAL_InitTick+0xc0>)
 8000752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000754:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000756:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <HAL_InitTick+0xc0>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <HAL_InitTick+0xc0>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8000762:	4817      	ldr	r0, [pc, #92]	; (80007c0 <HAL_InitTick+0xc0>)
 8000764:	f002 fc64 	bl	8003030 <HAL_TIM_Base_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (status == HAL_OK)
 800076e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000772:	2b00      	cmp	r3, #0
 8000774:	d11b      	bne.n	80007ae <HAL_InitTick+0xae>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000776:	4812      	ldr	r0, [pc, #72]	; (80007c0 <HAL_InitTick+0xc0>)
 8000778:	f002 fcba 	bl	80030f0 <HAL_TIM_Base_Start_IT>
 800077c:	4603      	mov	r3, r0
 800077e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status == HAL_OK)
 8000782:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000786:	2b00      	cmp	r3, #0
 8000788:	d111      	bne.n	80007ae <HAL_InitTick+0xae>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800078a:	2018      	movs	r0, #24
 800078c:	f000 fb0b 	bl	8000da6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	2b0f      	cmp	r3, #15
 8000794:	d808      	bhi.n	80007a8 <HAL_InitTick+0xa8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000796:	2200      	movs	r2, #0
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	2018      	movs	r0, #24
 800079c:	f000 fae9 	bl	8000d72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a0:	4a09      	ldr	r2, [pc, #36]	; (80007c8 <HAL_InitTick+0xc8>)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	6013      	str	r3, [r2, #0]
 80007a6:	e002      	b.n	80007ae <HAL_InitTick+0xae>
      }
      else
      {
        status = HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      }
    }
  }
 /* Return function status */
  return status;
 80007ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3738      	adds	r7, #56	; 0x38
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	431bde83 	.word	0x431bde83
 80007c0:	20001a70 	.word	0x20001a70
 80007c4:	40012c00 	.word	0x40012c00
 80007c8:	20000004 	.word	0x20000004

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <NMI_Handler+0x4>

080007d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d6:	e7fe      	b.n	80007d6 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <MemManage_Handler+0x4>

080007de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <BusFault_Handler+0x4>

080007e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <UsageFault_Handler+0x4>

080007ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr
	...

080007f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007fc:	4802      	ldr	r0, [pc, #8]	; (8000808 <TIM1_UP_IRQHandler+0x10>)
 80007fe:	f002 fcc3 	bl	8003188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20001a70 	.word	0x20001a70

0800080c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000814:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000818:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800081a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4313      	orrs	r3, r2
 8000822:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000824:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000828:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	4013      	ands	r3, r2
 800082e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000830:	68fb      	ldr	r3, [r7, #12]
}
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr

0800083c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_SUBGHZ_Init+0x20>)
 8000842:	2208      	movs	r2, #8
 8000844:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_SUBGHZ_Init+0x20>)
 8000848:	f002 f862 	bl	8002910 <HAL_SUBGHZ_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000852:	f7ff ff2d 	bl	80006b0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20001abc 	.word	0x20001abc

08000860 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000868:	2001      	movs	r0, #1
 800086a:	f7ff ffcf 	bl	800080c <LL_APB3_GRP1_EnableClock>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}

08000876 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */
}
 800087a:	bf00      	nop
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr

08000882 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000886:	bf00      	nop
 8000888:	46bd      	mov	sp, r7
 800088a:	bc80      	pop	{r7}
 800088c:	4770      	bx	lr

0800088e <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8000894:	2300      	movs	r3, #0
 8000896:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  return ret;
 8000898:	79fb      	ldrb	r3, [r7, #7]
}
 800089a:	4618      	mov	r0, r3
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b085      	sub	sp, #20
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008ac:	2300      	movs	r3, #0
 80008ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  return ret;
 80008b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3714      	adds	r7, #20
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr

080008bc <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80008c2:	2300      	movs	r3, #0
 80008c4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  return ret;
 80008c6:	79fb      	ldrb	r3, [r7, #7]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	370c      	adds	r7, #12
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bc80      	pop	{r7}
 80008d0:	4770      	bx	lr

080008d2 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	b083      	sub	sp, #12
 80008d6:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_SetTimerContext */

  /* USER CODE END TIMER_IF_SetTimerContext */
  return ret;
 80008dc:	687b      	ldr	r3, [r7, #4]
}
 80008de:	4618      	mov	r0, r3
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr

080008e8 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerContext */

  /* USER CODE END TIMER_IF_GetTimerContext */
  return ret;
 80008f2:	687b      	ldr	r3, [r7, #4]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	370c      	adds	r7, #12
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bc80      	pop	{r7}
 80008fc:	4770      	bx	lr

080008fe <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80008fe:	b480      	push	{r7}
 8000900:	b083      	sub	sp, #12
 8000902:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ret;
 8000908:	687b      	ldr	r3, [r7, #4]
}
 800090a:	4618      	mov	r0, r3
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr

08000914 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  return ret;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr

0800092a <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 800092a:	b480      	push	{r7}
 800092c:	b083      	sub	sp, #12
 800092e:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  return ret;
 8000934:	687b      	ldr	r3, [r7, #4]
}
 8000936:	4618      	mov	r0, r3
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr

08000940 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ret;
 800094c:	68fb      	ldr	r3, [r7, #12]
}
 800094e:	4618      	mov	r0, r3
 8000950:	3714      	adds	r7, #20
 8000952:	46bd      	mov	sp, r7
 8000954:	bc80      	pop	{r7}
 8000956:	4770      	bx	lr

08000958 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
    return ret;
 8000964:	68fb      	ldr	r3, [r7, #12]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr

08000970 <LL_AHB2_GRP1_EnableClock>:
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800097c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800097e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4313      	orrs	r3, r2
 8000986:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800098c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4013      	ands	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000994:	68fb      	ldr	r3, [r7, #12]
}
 8000996:	bf00      	nop
 8000998:	3714      	adds	r7, #20
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr

080009a0 <LL_APB1_GRP1_EnableClock>:
{
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80009a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009ae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80009b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	4013      	ands	r3, r2
 80009c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009c4:	68fb      	ldr	r3, [r7, #12]
}
 80009c6:	bf00      	nop
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009d4:	4b22      	ldr	r3, [pc, #136]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009d6:	4a23      	ldr	r2, [pc, #140]	; (8000a64 <MX_USART2_UART_Init+0x94>)
 80009d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009da:	4b21      	ldr	r3, [pc, #132]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009e2:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009e8:	4b1d      	ldr	r3, [pc, #116]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009ee:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009f4:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009f6:	220c      	movs	r2, #12
 80009f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fa:	4b19      	ldr	r3, [pc, #100]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a00:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a06:	4b16      	ldr	r3, [pc, #88]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a18:	4811      	ldr	r0, [pc, #68]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a1a:	f002 fd97 	bl	800354c <HAL_UART_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000a24:	f7ff fe44 	bl	80006b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	480d      	ldr	r0, [pc, #52]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a2c:	f003 f9d2 	bl	8003dd4 <HAL_UARTEx_SetTxFifoThreshold>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a36:	f7ff fe3b 	bl	80006b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	4808      	ldr	r0, [pc, #32]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a3e:	f003 fa07 	bl	8003e50 <HAL_UARTEx_SetRxFifoThreshold>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a48:	f7ff fe32 	bl	80006b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a4c:	4804      	ldr	r0, [pc, #16]	; (8000a60 <MX_USART2_UART_Init+0x90>)
 8000a4e:	f003 f989 	bl	8003d64 <HAL_UARTEx_DisableFifoMode>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a58:	f7ff fe2a 	bl	80006b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20001ac8 	.word	0x20001ac8
 8000a64:	40004400 	.word	0x40004400

08000a68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b096      	sub	sp, #88	; 0x58
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a70:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a80:	f107 030c 	add.w	r3, r7, #12
 8000a84:	2238      	movs	r2, #56	; 0x38
 8000a86:	2100      	movs	r1, #0
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f009 f89f 	bl	8009bcc <memset>
  if(uartHandle->Instance==USART2)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a17      	ldr	r2, [pc, #92]	; (8000af0 <HAL_UART_MspInit+0x88>)
 8000a94:	4293      	cmp	r3, r2
 8000a96:	d126      	bne.n	8000ae6 <HAL_UART_MspInit+0x7e>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a9c:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000aa0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa2:	f107 030c 	add.w	r3, r7, #12
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 fd7e 	bl	80025a8 <HAL_RCCEx_PeriphCLKConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ab2:	f7ff fdfd 	bl	80006b0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ab6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000aba:	f7ff ff71 	bl	80009a0 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abe:	2001      	movs	r0, #1
 8000ac0:	f7ff ff56 	bl	8000970 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000ac4:	230c      	movs	r3, #12
 8000ac6:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ad4:	2307      	movs	r3, #7
 8000ad6:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000adc:	4619      	mov	r1, r3
 8000ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ae2:	f000 f96f 	bl	8000dc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	3758      	adds	r7, #88	; 0x58
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	40004400 	.word	0x40004400

08000af4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000af4:	480d      	ldr	r0, [pc, #52]	; (8000b2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000af6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000af8:	f7ff fec3 	bl	8000882 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000afc:	480c      	ldr	r0, [pc, #48]	; (8000b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000afe:	490d      	ldr	r1, [pc, #52]	; (8000b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b00:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <LoopForever+0xe>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b14:	4c0a      	ldr	r4, [pc, #40]	; (8000b40 <LoopForever+0x16>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b22:	f009 f821 	bl	8009b68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b26:	f7ff fd46 	bl	80005b6 <main>

08000b2a <LoopForever>:

LoopForever:
    b LoopForever
 8000b2a:	e7fe      	b.n	8000b2a <LoopForever>
  ldr   r0, =_estack
 8000b2c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b34:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000b38:	08009eb0 	.word	0x08009eb0
  ldr r2, =_sbss
 8000b3c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000b40:	20001c24 	.word	0x20001c24

08000b44 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC_IRQHandler>
	...

08000b48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b52:	2003      	movs	r0, #3
 8000b54:	f000 f902 	bl	8000d5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8000b58:	f001 fb06 	bl	8002168 <HAL_RCC_GetHCLKFreq>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	4a09      	ldr	r2, [pc, #36]	; (8000b84 <HAL_Init+0x3c>)
 8000b60:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b62:	200f      	movs	r0, #15
 8000b64:	f7ff fdcc 	bl	8000700 <HAL_InitTick>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d002      	beq.n	8000b74 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	71fb      	strb	r3, [r7, #7]
 8000b72:	e001      	b.n	8000b78 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b74:	f7ff fda1 	bl	80006ba <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b78:	79fb      	ldrb	r3, [r7, #7]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000

08000b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_IncTick+0x1c>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	461a      	mov	r2, r3
 8000b92:	4b05      	ldr	r3, [pc, #20]	; (8000ba8 <HAL_IncTick+0x20>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4413      	add	r3, r2
 8000b98:	4a03      	ldr	r2, [pc, #12]	; (8000ba8 <HAL_IncTick+0x20>)
 8000b9a:	6013      	str	r3, [r2, #0]
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	20001b58 	.word	0x20001b58

08000bac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb0:	4b02      	ldr	r3, [pc, #8]	; (8000bbc <HAL_GetTick+0x10>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr
 8000bbc:	20001b58 	.word	0x20001b58

08000bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc8:	f7ff fff0 	bl	8000bac <HAL_GetTick>
 8000bcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd8:	d005      	beq.n	8000be6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bda:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <HAL_Delay+0x44>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	461a      	mov	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4413      	add	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000be6:	bf00      	nop
 8000be8:	f7ff ffe0 	bl	8000bac <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d8f7      	bhi.n	8000be8 <HAL_Delay+0x28>
  {
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000008 	.word	0x20000008

08000c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f003 0307 	and.w	r3, r3, #7
 8000c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c18:	4b0c      	ldr	r3, [pc, #48]	; (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c24:	4013      	ands	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3a:	4a04      	ldr	r2, [pc, #16]	; (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	60d3      	str	r3, [r2, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c54:	4b04      	ldr	r3, [pc, #16]	; (8000c68 <__NVIC_GetPriorityGrouping+0x18>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	f003 0307 	and.w	r3, r3, #7
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	db0b      	blt.n	8000c96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	f003 021f 	and.w	r2, r3, #31
 8000c84:	4906      	ldr	r1, [pc, #24]	; (8000ca0 <__NVIC_EnableIRQ+0x34>)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	095b      	lsrs	r3, r3, #5
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr
 8000ca0:	e000e100 	.word	0xe000e100

08000ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	db0a      	blt.n	8000cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	490c      	ldr	r1, [pc, #48]	; (8000cf0 <__NVIC_SetPriority+0x4c>)
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	440b      	add	r3, r1
 8000cc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ccc:	e00a      	b.n	8000ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4908      	ldr	r1, [pc, #32]	; (8000cf4 <__NVIC_SetPriority+0x50>)
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	3b04      	subs	r3, #4
 8000cdc:	0112      	lsls	r2, r2, #4
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	440b      	add	r3, r1
 8000ce2:	761a      	strb	r2, [r3, #24]
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000e100 	.word	0xe000e100
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b089      	sub	sp, #36	; 0x24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d0c:	69fb      	ldr	r3, [r7, #28]
 8000d0e:	f1c3 0307 	rsb	r3, r3, #7
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	bf28      	it	cs
 8000d16:	2304      	movcs	r3, #4
 8000d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	2b06      	cmp	r3, #6
 8000d20:	d902      	bls.n	8000d28 <NVIC_EncodePriority+0x30>
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	3b03      	subs	r3, #3
 8000d26:	e000      	b.n	8000d2a <NVIC_EncodePriority+0x32>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d30:	69bb      	ldr	r3, [r7, #24]
 8000d32:	fa02 f303 	lsl.w	r3, r2, r3
 8000d36:	43da      	mvns	r2, r3
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d40:	f04f 31ff 	mov.w	r1, #4294967295
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4a:	43d9      	mvns	r1, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d50:	4313      	orrs	r3, r2
         );
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3724      	adds	r7, #36	; 0x24
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr

08000d5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f7ff ff4f 	bl	8000c08 <__NVIC_SetPriorityGrouping>
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b086      	sub	sp, #24
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	4603      	mov	r3, r0
 8000d7a:	60b9      	str	r1, [r7, #8]
 8000d7c:	607a      	str	r2, [r7, #4]
 8000d7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d80:	f7ff ff66 	bl	8000c50 <__NVIC_GetPriorityGrouping>
 8000d84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	68b9      	ldr	r1, [r7, #8]
 8000d8a:	6978      	ldr	r0, [r7, #20]
 8000d8c:	f7ff ffb4 	bl	8000cf8 <NVIC_EncodePriority>
 8000d90:	4602      	mov	r2, r0
 8000d92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d96:	4611      	mov	r1, r2
 8000d98:	4618      	mov	r0, r3
 8000d9a:	f7ff ff83 	bl	8000ca4 <__NVIC_SetPriority>
}
 8000d9e:	bf00      	nop
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	4603      	mov	r3, r0
 8000dae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff ff59 	bl	8000c6c <__NVIC_EnableIRQ>
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b087      	sub	sp, #28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dd2:	e140      	b.n	8001056 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	2101      	movs	r1, #1
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8000de0:	4013      	ands	r3, r2
 8000de2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f000 8132 	beq.w	8001050 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d00b      	beq.n	8000e0c <HAL_GPIO_Init+0x48>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d007      	beq.n	8000e0c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e00:	2b11      	cmp	r3, #17
 8000e02:	d003      	beq.n	8000e0c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	2b12      	cmp	r3, #18
 8000e0a:	d130      	bne.n	8000e6e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	689b      	ldr	r3, [r3, #8]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	005b      	lsls	r3, r3, #1
 8000e16:	2203      	movs	r2, #3
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	43db      	mvns	r3, r3
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	4013      	ands	r3, r2
 8000e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	68da      	ldr	r2, [r3, #12]
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e42:	2201      	movs	r2, #1
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	43db      	mvns	r3, r3
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	091b      	lsrs	r3, r3, #4
 8000e58:	f003 0201 	and.w	r2, r3, #1
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	693a      	ldr	r2, [r7, #16]
 8000e64:	4313      	orrs	r3, r2
 8000e66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	693a      	ldr	r2, [r7, #16]
 8000e6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	2203      	movs	r2, #3
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	689a      	ldr	r2, [r3, #8]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d003      	beq.n	8000eae <HAL_GPIO_Init+0xea>
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2b12      	cmp	r3, #18
 8000eac:	d123      	bne.n	8000ef6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	08da      	lsrs	r2, r3, #3
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	3208      	adds	r2, #8
 8000eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	009b      	lsls	r3, r3, #2
 8000ec4:	220f      	movs	r2, #15
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	691a      	ldr	r2, [r3, #16]
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	f003 0307 	and.w	r3, r3, #7
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	08da      	lsrs	r2, r3, #3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3208      	adds	r2, #8
 8000ef0:	6939      	ldr	r1, [r7, #16]
 8000ef2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	005b      	lsls	r3, r3, #1
 8000f00:	2203      	movs	r2, #3
 8000f02:	fa02 f303 	lsl.w	r3, r2, r3
 8000f06:	43db      	mvns	r3, r3
 8000f08:	693a      	ldr	r2, [r7, #16]
 8000f0a:	4013      	ands	r3, r2
 8000f0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 0203 	and.w	r2, r3, #3
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	f000 808c 	beq.w	8001050 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f38:	4a4e      	ldr	r2, [pc, #312]	; (8001074 <HAL_GPIO_Init+0x2b0>)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	f003 0303 	and.w	r3, r3, #3
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	2207      	movs	r2, #7
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f62:	d00d      	beq.n	8000f80 <HAL_GPIO_Init+0x1bc>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a44      	ldr	r2, [pc, #272]	; (8001078 <HAL_GPIO_Init+0x2b4>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d007      	beq.n	8000f7c <HAL_GPIO_Init+0x1b8>
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	4a43      	ldr	r2, [pc, #268]	; (800107c <HAL_GPIO_Init+0x2b8>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d101      	bne.n	8000f78 <HAL_GPIO_Init+0x1b4>
 8000f74:	2302      	movs	r3, #2
 8000f76:	e004      	b.n	8000f82 <HAL_GPIO_Init+0x1be>
 8000f78:	2307      	movs	r3, #7
 8000f7a:	e002      	b.n	8000f82 <HAL_GPIO_Init+0x1be>
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e000      	b.n	8000f82 <HAL_GPIO_Init+0x1be>
 8000f80:	2300      	movs	r3, #0
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	f002 0203 	and.w	r2, r2, #3
 8000f88:	0092      	lsls	r2, r2, #2
 8000f8a:	4093      	lsls	r3, r2
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f92:	4938      	ldr	r1, [pc, #224]	; (8001074 <HAL_GPIO_Init+0x2b0>)
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	089b      	lsrs	r3, r3, #2
 8000f98:	3302      	adds	r3, #2
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8000fa0:	4b37      	ldr	r3, [pc, #220]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000fa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fa6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8000fc6:	4a2e      	ldr	r2, [pc, #184]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000fd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000fd4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8000ff4:	4a22      	ldr	r2, [pc, #136]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ffc:	4b20      	ldr	r3, [pc, #128]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	43db      	mvns	r3, r3
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001020:	4a17      	ldr	r2, [pc, #92]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001026:	4b16      	ldr	r3, [pc, #88]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	43db      	mvns	r3, r3
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d003      	beq.n	800104a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	4313      	orrs	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800104a:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <HAL_GPIO_Init+0x2bc>)
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	fa22 f303 	lsr.w	r3, r2, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	f47f aeb7 	bne.w	8000dd4 <HAL_GPIO_Init+0x10>
  }
}
 8001066:	bf00      	nop
 8001068:	bf00      	nop
 800106a:	371c      	adds	r7, #28
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop
 8001074:	40010000 	.word	0x40010000
 8001078:	48000400 	.word	0x48000400
 800107c:	48000800 	.word	0x48000800
 8001080:	58000800 	.word	0x58000800

08001084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
 8001090:	4613      	mov	r3, r2
 8001092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001094:	787b      	ldrb	r3, [r7, #1]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d003      	beq.n	80010a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800109a:	887a      	ldrh	r2, [r7, #2]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a0:	e002      	b.n	80010a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bc80      	pop	{r7}
 80010b0:	4770      	bx	lr
	...

080010b4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010b8:	4b04      	ldr	r3, [pc, #16]	; (80010cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a03      	ldr	r2, [pc, #12]	; (80010cc <HAL_PWR_EnableBkUpAccess+0x18>)
 80010be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010c2:	6013      	str	r3, [r2, #0]
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	58000400 	.word	0x58000400

080010d0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <HAL_PWREx_GetVoltageRange+0x14>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	58000400 	.word	0x58000400

080010e8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010f8:	d101      	bne.n	80010fe <LL_PWR_IsEnabledBkUpAccess+0x16>
 80010fa:	2301      	movs	r3, #1
 80010fc:	e000      	b.n	8001100 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80010fe:	2300      	movs	r3, #0
}
 8001100:	4618      	mov	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	58000400 	.word	0x58000400

0800110c <LL_RCC_HSE_EnableTcxo>:
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8001110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800111a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800111e:	6013      	str	r3, [r2, #0]
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <LL_RCC_HSE_DisableTcxo>:
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800112c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800113a:	6013      	str	r3, [r2, #0]
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001148:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001152:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001156:	d101      	bne.n	800115c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr

08001166 <LL_RCC_HSE_Enable>:
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800116a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001178:	6013      	str	r3, [r2, #0]
}
 800117a:	bf00      	nop
 800117c:	46bd      	mov	sp, r7
 800117e:	bc80      	pop	{r7}
 8001180:	4770      	bx	lr

08001182 <LL_RCC_HSE_Disable>:
{
 8001182:	b480      	push	{r7}
 8001184:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001186:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001190:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001194:	6013      	str	r3, [r2, #0]
}
 8001196:	bf00      	nop
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr

0800119e <LL_RCC_HSE_IsReady>:
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80011a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80011b0:	d101      	bne.n	80011b6 <LL_RCC_HSE_IsReady+0x18>
 80011b2:	2301      	movs	r3, #1
 80011b4:	e000      	b.n	80011b8 <LL_RCC_HSE_IsReady+0x1a>
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr

080011c0 <LL_RCC_HSI_Enable>:
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr

080011dc <LL_RCC_HSI_Disable>:
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80011e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr

080011f8 <LL_RCC_HSI_IsReady>:
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80011fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800120a:	d101      	bne.n	8001210 <LL_RCC_HSI_IsReady+0x18>
 800120c:	2301      	movs	r3, #1
 800120e:	e000      	b.n	8001212 <LL_RCC_HSI_IsReady+0x1a>
 8001210:	2300      	movs	r3, #0
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr

0800121a <LL_RCC_HSI_SetCalibTrimming>:
{
 800121a:	b480      	push	{r7}
 800121c:	b083      	sub	sp, #12
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001222:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	061b      	lsls	r3, r3, #24
 8001230:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001234:	4313      	orrs	r3, r2
 8001236:	604b      	str	r3, [r1, #4]
}
 8001238:	bf00      	nop
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr

08001242 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8001242:	b480      	push	{r7}
 8001244:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800124a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	2b02      	cmp	r3, #2
 8001254:	d101      	bne.n	800125a <LL_RCC_LSE_IsReady+0x18>
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <LL_RCC_LSE_IsReady+0x1a>
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8001268:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800126c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001270:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8001288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800128c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001290:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001294:	f023 0301 	bic.w	r3, r3, #1
 8001298:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80012a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d101      	bne.n	80012bc <LL_RCC_LSI_IsReady+0x18>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <LL_RCC_LSI_IsReady+0x1a>
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80012ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012d4:	f043 0301 	orr.w	r3, r3, #1
 80012d8:	6013      	str	r3, [r2, #0]
}
 80012da:	bf00      	nop
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr

080012e2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80012e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80012f0:	f023 0301 	bic.w	r3, r3, #1
 80012f4:	6013      	str	r3, [r2, #0]
}
 80012f6:	bf00      	nop
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr

080012fe <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80012fe:	b480      	push	{r7}
 8001300:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0302 	and.w	r3, r3, #2
 800130c:	2b02      	cmp	r3, #2
 800130e:	d101      	bne.n	8001314 <LL_RCC_MSI_IsReady+0x16>
 8001310:	2301      	movs	r3, #1
 8001312:	e000      	b.n	8001316 <LL_RCC_MSI_IsReady+0x18>
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	bc80      	pop	{r7}
 800131c:	4770      	bx	lr

0800131e <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800131e:	b480      	push	{r7}
 8001320:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8001322:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 0308 	and.w	r3, r3, #8
 800132c:	2b08      	cmp	r3, #8
 800132e:	d101      	bne.n	8001334 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001330:	2301      	movs	r3, #1
 8001332:	e000      	b.n	8001336 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr

0800133e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800133e:	b480      	push	{r7}
 8001340:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001342:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr

08001354 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001358:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800135c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001360:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr

0800136c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001374:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	021b      	lsls	r3, r3, #8
 8001382:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001386:	4313      	orrs	r3, r2
 8001388:	604b      	str	r3, [r1, #4]
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr

08001394 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f023 0203 	bic.w	r2, r3, #3
 80013a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	608b      	str	r3, [r1, #8]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	f003 030c 	and.w	r3, r3, #12
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80013d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4313      	orrs	r3, r2
 80013ea:	608b      	str	r3, [r1, #8]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr

080013f6 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80013fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001402:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001406:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800140a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4313      	orrs	r3, r2
 8001412:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800142c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001430:	f023 020f 	bic.w	r2, r3, #15
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	091b      	lsrs	r3, r3, #4
 8001438:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800143c:	4313      	orrs	r3, r2
 800143e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001454:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800145e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4313      	orrs	r3, r2
 8001466:	608b      	str	r3, [r1, #8]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bc80      	pop	{r7}
 8001470:	4770      	bx	lr

08001472 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800147a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001484:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr

08001498 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800149c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr

080014ae <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80014ae:	b480      	push	{r7}
 80014b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80014b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014b6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80014ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80014c6:	b480      	push	{r7}
 80014c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80014ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80014d2:	011b      	lsls	r3, r3, #4
 80014d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80014d8:	4618      	mov	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80014e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80014fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	bc80      	pop	{r7}
 800150a:	4770      	bx	lr

0800150c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800151a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr

08001528 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800152c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001536:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800153a:	6013      	str	r3, [r2, #0]
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001548:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001552:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001556:	d101      	bne.n	800155c <LL_RCC_PLL_IsReady+0x18>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <LL_RCC_PLL_IsReady+0x1a>
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr

08001566 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800156a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001576:	4618      	mov	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	bc80      	pop	{r7}
 800157c:	4770      	bx	lr

0800157e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800157e:	b480      	push	{r7}
 8001580:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001582:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800158c:	4618      	mov	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001598:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800159c:	68db      	ldr	r3, [r3, #12]
 800159e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr

080015aa <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80015ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	f003 0303 	and.w	r3, r3, #3
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80015c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015d2:	d101      	bne.n	80015d8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr

080015e2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80015e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80015ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015f6:	d101      	bne.n	80015fc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80015f8:	2301      	movs	r3, #1
 80015fa:	e000      	b.n	80015fe <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr

08001606 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800160a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800160e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001612:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800161a:	d101      	bne.n	8001620 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800161c:	2301      	movs	r3, #1
 800161e:	e000      	b.n	8001622 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800162e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001638:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800163c:	d101      	bne.n	8001642 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800163e:	2301      	movs	r3, #1
 8001640:	e000      	b.n	8001644 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800165a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800165e:	d101      	bne.n	8001664 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8001660:	2301      	movs	r3, #1
 8001662:	e000      	b.n	8001666 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	46bd      	mov	sp, r7
 800166a:	bc80      	pop	{r7}
 800166c:	4770      	bx	lr
	...

08001670 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e38a      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001682:	f7ff fe9a 	bl	80013ba <LL_RCC_GetSysClkSource>
 8001686:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001688:	f7ff ff8f 	bl	80015aa <LL_RCC_PLL_GetMainSource>
 800168c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0320 	and.w	r3, r3, #32
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 80c9 	beq.w	800182e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d005      	beq.n	80016ae <HAL_RCC_OscConfig+0x3e>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	2b0c      	cmp	r3, #12
 80016a6:	d17b      	bne.n	80017a0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d178      	bne.n	80017a0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016ae:	f7ff fe26 	bl	80012fe <LL_RCC_MSI_IsReady>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <HAL_RCC_OscConfig+0x54>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a1b      	ldr	r3, [r3, #32]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e369      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d005      	beq.n	80016e2 <HAL_RCC_OscConfig+0x72>
 80016d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016e0:	e006      	b.n	80016f0 <HAL_RCC_OscConfig+0x80>
 80016e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016ea:	091b      	lsrs	r3, r3, #4
 80016ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d222      	bcs.n	800173a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 fdab 	bl	8002254 <RCC_SetFlashLatencyFromMSIRange>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8001704:	2301      	movs	r3, #1
 8001706:	e347      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001712:	f043 0308 	orr.w	r3, r3, #8
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001726:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800172a:	4313      	orrs	r3, r2
 800172c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fe1a 	bl	800136c <LL_RCC_MSI_SetCalibTrimming>
 8001738:	e021      	b.n	800177e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800173a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001744:	f043 0308 	orr.w	r3, r3, #8
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001758:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800175c:	4313      	orrs	r3, r2
 800175e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff fe01 	bl	800136c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fd70 	bl	8002254 <RCC_SetFlashLatencyFromMSIRange>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e30c      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800177e:	f000 fcf3 	bl	8002168 <HAL_RCC_GetHCLKFreq>
 8001782:	4603      	mov	r3, r0
 8001784:	4ab4      	ldr	r2, [pc, #720]	; (8001a58 <HAL_RCC_OscConfig+0x3e8>)
 8001786:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001788:	4bb4      	ldr	r3, [pc, #720]	; (8001a5c <HAL_RCC_OscConfig+0x3ec>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7fe ffb7 	bl	8000700 <HAL_InitTick>
 8001792:	4603      	mov	r3, r0
 8001794:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8001796:	7cfb      	ldrb	r3, [r7, #19]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d047      	beq.n	800182c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800179c:	7cfb      	ldrb	r3, [r7, #19]
 800179e:	e2fb      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d02c      	beq.n	8001802 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017a8:	f7ff fd8d 	bl	80012c6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017ac:	f7ff f9fe 	bl	8000bac <HAL_GetTick>
 80017b0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80017b2:	e008      	b.n	80017c6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017b4:	f7ff f9fa 	bl	8000bac <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	2b02      	cmp	r3, #2
 80017c0:	d901      	bls.n	80017c6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 80017c2:	2303      	movs	r3, #3
 80017c4:	e2e8      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 80017c6:	f7ff fd9a 	bl	80012fe <LL_RCC_MSI_IsReady>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d0f1      	beq.n	80017b4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017da:	f043 0308 	orr.w	r3, r3, #8
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80017f2:	4313      	orrs	r3, r2
 80017f4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fdb6 	bl	800136c <LL_RCC_MSI_SetCalibTrimming>
 8001800:	e015      	b.n	800182e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001802:	f7ff fd6e 	bl	80012e2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001806:	f7ff f9d1 	bl	8000bac <HAL_GetTick>
 800180a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800180e:	f7ff f9cd 	bl	8000bac <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e2bb      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8001820:	f7ff fd6d 	bl	80012fe <LL_RCC_MSI_IsReady>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1f1      	bne.n	800180e <HAL_RCC_OscConfig+0x19e>
 800182a:	e000      	b.n	800182e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800182c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d05f      	beq.n	80018fa <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	2b08      	cmp	r3, #8
 800183e:	d005      	beq.n	800184c <HAL_RCC_OscConfig+0x1dc>
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	2b0c      	cmp	r3, #12
 8001844:	d10d      	bne.n	8001862 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	2b03      	cmp	r3, #3
 800184a:	d10a      	bne.n	8001862 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800184c:	f7ff fca7 	bl	800119e <LL_RCC_HSE_IsReady>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d050      	beq.n	80018f8 <HAL_RCC_OscConfig+0x288>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d14c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e29a      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8001862:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001874:	4313      	orrs	r3, r2
 8001876:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001880:	d102      	bne.n	8001888 <HAL_RCC_OscConfig+0x218>
 8001882:	f7ff fc70 	bl	8001166 <LL_RCC_HSE_Enable>
 8001886:	e00d      	b.n	80018a4 <HAL_RCC_OscConfig+0x234>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8001890:	d104      	bne.n	800189c <HAL_RCC_OscConfig+0x22c>
 8001892:	f7ff fc3b 	bl	800110c <LL_RCC_HSE_EnableTcxo>
 8001896:	f7ff fc66 	bl	8001166 <LL_RCC_HSE_Enable>
 800189a:	e003      	b.n	80018a4 <HAL_RCC_OscConfig+0x234>
 800189c:	f7ff fc71 	bl	8001182 <LL_RCC_HSE_Disable>
 80018a0:	f7ff fc42 	bl	8001128 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d012      	beq.n	80018d2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ac:	f7ff f97e 	bl	8000bac <HAL_GetTick>
 80018b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80018b2:	e008      	b.n	80018c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018b4:	f7ff f97a 	bl	8000bac <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	2b64      	cmp	r3, #100	; 0x64
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e268      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 80018c6:	f7ff fc6a 	bl	800119e <LL_RCC_HSE_IsReady>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f1      	beq.n	80018b4 <HAL_RCC_OscConfig+0x244>
 80018d0:	e013      	b.n	80018fa <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d2:	f7ff f96b 	bl	8000bac <HAL_GetTick>
 80018d6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018da:	f7ff f967 	bl	8000bac <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b64      	cmp	r3, #100	; 0x64
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e255      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 80018ec:	f7ff fc57 	bl	800119e <LL_RCC_HSE_IsReady>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f1      	bne.n	80018da <HAL_RCC_OscConfig+0x26a>
 80018f6:	e000      	b.n	80018fa <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018f8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0302 	and.w	r3, r3, #2
 8001902:	2b00      	cmp	r3, #0
 8001904:	d04b      	beq.n	800199e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001906:	69fb      	ldr	r3, [r7, #28]
 8001908:	2b04      	cmp	r3, #4
 800190a:	d005      	beq.n	8001918 <HAL_RCC_OscConfig+0x2a8>
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	2b0c      	cmp	r3, #12
 8001910:	d113      	bne.n	800193a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	2b02      	cmp	r3, #2
 8001916:	d110      	bne.n	800193a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001918:	f7ff fc6e 	bl	80011f8 <LL_RCC_HSI_IsReady>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d005      	beq.n	800192e <HAL_RCC_OscConfig+0x2be>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e234      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fc71 	bl	800121a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001938:	e031      	b.n	800199e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d019      	beq.n	8001976 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001942:	f7ff fc3d 	bl	80011c0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001946:	f7ff f931 	bl	8000bac <HAL_GetTick>
 800194a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800194c:	e008      	b.n	8001960 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800194e:	f7ff f92d 	bl	8000bac <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	2b02      	cmp	r3, #2
 800195a:	d901      	bls.n	8001960 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800195c:	2303      	movs	r3, #3
 800195e:	e21b      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 8001960:	f7ff fc4a 	bl	80011f8 <LL_RCC_HSI_IsReady>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f1      	beq.n	800194e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fc53 	bl	800121a <LL_RCC_HSI_SetCalibTrimming>
 8001974:	e013      	b.n	800199e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001976:	f7ff fc31 	bl	80011dc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197a:	f7ff f917 	bl	8000bac <HAL_GetTick>
 800197e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001982:	f7ff f913 	bl	8000bac <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e201      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8001994:	f7ff fc30 	bl	80011f8 <LL_RCC_HSI_IsReady>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d1f1      	bne.n	8001982 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0308 	and.w	r3, r3, #8
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d06e      	beq.n	8001a88 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d056      	beq.n	8001a60 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80019b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ba:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69da      	ldr	r2, [r3, #28]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d031      	beq.n	8001a2e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e1da      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d013      	beq.n	8001a14 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 80019ec:	f7ff fc4a 	bl	8001284 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80019f0:	f7ff f8dc 	bl	8000bac <HAL_GetTick>
 80019f4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019f8:	f7ff f8d8 	bl	8000bac <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b11      	cmp	r3, #17
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e1c6      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8001a0a:	f7ff fc4b 	bl	80012a4 <LL_RCC_LSI_IsReady>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f1      	bne.n	80019f8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8001a14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a1c:	f023 0210 	bic.w	r2, r3, #16
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	69db      	ldr	r3, [r3, #28]
 8001a24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a2e:	f7ff fc19 	bl	8001264 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a32:	f7ff f8bb 	bl	8000bac <HAL_GetTick>
 8001a36:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a38:	e008      	b.n	8001a4c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a3a:	f7ff f8b7 	bl	8000bac <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b11      	cmp	r3, #17
 8001a46:	d901      	bls.n	8001a4c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e1a5      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8001a4c:	f7ff fc2a 	bl	80012a4 <LL_RCC_LSI_IsReady>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f1      	beq.n	8001a3a <HAL_RCC_OscConfig+0x3ca>
 8001a56:	e017      	b.n	8001a88 <HAL_RCC_OscConfig+0x418>
 8001a58:	20000000 	.word	0x20000000
 8001a5c:	20000004 	.word	0x20000004
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a60:	f7ff fc10 	bl	8001284 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a64:	f7ff f8a2 	bl	8000bac <HAL_GetTick>
 8001a68:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6c:	f7ff f89e 	bl	8000bac <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b11      	cmp	r3, #17
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e18c      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 8001a7e:	f7ff fc11 	bl	80012a4 <LL_RCC_LSI_IsReady>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1f1      	bne.n	8001a6c <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	f000 80d8 	beq.w	8001c46 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001a96:	f7ff fb27 	bl	80010e8 <LL_PWR_IsEnabledBkUpAccess>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d113      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8001aa0:	f7ff fb08 	bl	80010b4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001aa4:	f7ff f882 	bl	8000bac <HAL_GetTick>
 8001aa8:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001aac:	f7ff f87e 	bl	8000bac <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e16c      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8001abe:	f7ff fb13 	bl	80010e8 <LL_PWR_IsEnabledBkUpAccess>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d0f1      	beq.n	8001aac <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d07b      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	2b85      	cmp	r3, #133	; 0x85
 8001ad6:	d003      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b05      	cmp	r3, #5
 8001ade:	d109      	bne.n	8001af4 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001ae0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ae8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af4:	f7ff f85a 	bl	8000bac <HAL_GetTick>
 8001af8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8001b0e:	e00a      	b.n	8001b26 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b10:	f7ff f84c 	bl	8000bac <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e138      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8001b26:	f7ff fb8c 	bl	8001242 <LL_RCC_LSE_IsReady>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d0ef      	beq.n	8001b10 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b81      	cmp	r3, #129	; 0x81
 8001b36:	d003      	beq.n	8001b40 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	2b85      	cmp	r3, #133	; 0x85
 8001b3e:	d121      	bne.n	8001b84 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b40:	f7ff f834 	bl	8000bac <HAL_GetTick>
 8001b44:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b5a:	e00a      	b.n	8001b72 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5c:	f7ff f826 	bl	8000bac <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e112      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0ec      	beq.n	8001b5c <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001b82:	e060      	b.n	8001c46 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b84:	f7ff f812 	bl	8000bac <HAL_GetTick>
 8001b88:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001b9e:	e00a      	b.n	8001bb6 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba0:	f7ff f804 	bl	8000bac <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e0f0      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1ec      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x530>
 8001bc6:	e03e      	b.n	8001c46 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7fe fff0 	bl	8000bac <HAL_GetTick>
 8001bcc:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001bde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001be2:	e00a      	b.n	8001bfa <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be4:	f7fe ffe2 	bl	8000bac <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e0ce      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1ec      	bne.n	8001be4 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c0a:	f7fe ffcf 	bl	8000bac <HAL_GetTick>
 8001c0e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001c10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c1c:	f023 0301 	bic.w	r3, r3, #1
 8001c20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8001c24:	e00a      	b.n	8001c3c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c26:	f7fe ffc1 	bl	8000bac <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e0ad      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8001c3c:	f7ff fb01 	bl	8001242 <LL_RCC_LSE_IsReady>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1ef      	bne.n	8001c26 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 80a3 	beq.w	8001d96 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	2b0c      	cmp	r3, #12
 8001c54:	d076      	beq.n	8001d44 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d14b      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c5e:	f7ff fc63 	bl	8001528 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c62:	f7fe ffa3 	bl	8000bac <HAL_GetTick>
 8001c66:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c6a:	f7fe ff9f 	bl	8000bac <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b0a      	cmp	r3, #10
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e08d      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001c7c:	f7ff fc62 	bl	8001544 <LL_RCC_PLL_IsReady>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1f1      	bne.n	8001c6a <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c8a:	68da      	ldr	r2, [r3, #12]
 8001c8c:	4b44      	ldr	r3, [pc, #272]	; (8001da0 <HAL_RCC_OscConfig+0x730>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001c94:	687a      	ldr	r2, [r7, #4]
 8001c96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c98:	4311      	orrs	r1, r2
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c9e:	0212      	lsls	r2, r2, #8
 8001ca0:	4311      	orrs	r1, r2
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001ca6:	4311      	orrs	r1, r2
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001cac:	4311      	orrs	r1, r2
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cbc:	f7ff fc26 	bl	800150c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd0:	f7fe ff6c 	bl	8000bac <HAL_GetTick>
 8001cd4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cd8:	f7fe ff68 	bl	8000bac <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b0a      	cmp	r3, #10
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e056      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8001cea:	f7ff fc2b 	bl	8001544 <LL_RCC_PLL_IsReady>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0f1      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x668>
 8001cf4:	e04f      	b.n	8001d96 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf6:	f7ff fc17 	bl	8001528 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001cfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d04:	f023 0303 	bic.w	r3, r3, #3
 8001d08:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8001d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d14:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d1c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1e:	f7fe ff45 	bl	8000bac <HAL_GetTick>
 8001d22:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d26:	f7fe ff41 	bl	8000bac <HAL_GetTick>
 8001d2a:	4602      	mov	r2, r0
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b0a      	cmp	r3, #10
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e02f      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8001d38:	f7ff fc04 	bl	8001544 <LL_RCC_PLL_IsReady>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f1      	bne.n	8001d26 <HAL_RCC_OscConfig+0x6b6>
 8001d42:	e028      	b.n	8001d96 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e023      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	f003 0203 	and.w	r2, r3, #3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d115      	bne.n	8001d92 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d10e      	bne.n	8001d92 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d106      	bne.n	8001d92 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	11c1808c 	.word	0x11c1808c

08001da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d101      	bne.n	8001db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	e12c      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001db8:	4b98      	ldr	r3, [pc, #608]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0307 	and.w	r3, r3, #7
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	429a      	cmp	r2, r3
 8001dc4:	d91b      	bls.n	8001dfe <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dc6:	4b95      	ldr	r3, [pc, #596]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f023 0207 	bic.w	r2, r3, #7
 8001dce:	4993      	ldr	r1, [pc, #588]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001dd6:	f7fe fee9 	bl	8000bac <HAL_GetTick>
 8001dda:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001dde:	f7fe fee5 	bl	8000bac <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e110      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001df0:	4b8a      	ldr	r3, [pc, #552]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d1ef      	bne.n	8001dde <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d016      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff fade 	bl	80013d0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e14:	f7fe feca 	bl	8000bac <HAL_GetTick>
 8001e18:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e1c:	f7fe fec6 	bl	8000bac <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e0f1      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8001e2e:	f7ff fbc7 	bl	80015c0 <LL_RCC_IsActiveFlag_HPRE>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f1      	beq.n	8001e1c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0320 	and.w	r3, r3, #32
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d016      	beq.n	8001e72 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff fad4 	bl	80013f6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e4e:	f7fe fead 	bl	8000bac <HAL_GetTick>
 8001e52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e56:	f7fe fea9 	bl	8000bac <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e0d4      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8001e68:	f7ff fbbb 	bl	80015e2 <LL_RCC_IsActiveFlag_C2HPRE>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d0f1      	beq.n	8001e56 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d016      	beq.n	8001eac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff facc 	bl	8001420 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001e88:	f7fe fe90 	bl	8000bac <HAL_GetTick>
 8001e8c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001e8e:	e008      	b.n	8001ea2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001e90:	f7fe fe8c 	bl	8000bac <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e0b7      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8001ea2:	f7ff fbb0 	bl	8001606 <LL_RCC_IsActiveFlag_SHDHPRE>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f1      	beq.n	8001e90 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d016      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fac5 	bl	800144c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001ec2:	f7fe fe73 	bl	8000bac <HAL_GetTick>
 8001ec6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001ec8:	e008      	b.n	8001edc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001eca:	f7fe fe6f 	bl	8000bac <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e09a      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8001edc:	f7ff fba5 	bl	800162a <LL_RCC_IsActiveFlag_PPRE1>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d0f1      	beq.n	8001eca <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d017      	beq.n	8001f22 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff faba 	bl	8001472 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8001efe:	f7fe fe55 	bl	8000bac <HAL_GetTick>
 8001f02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f06:	f7fe fe51 	bl	8000bac <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e07c      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8001f18:	f7ff fb98 	bl	800164c <LL_RCC_IsActiveFlag_PPRE2>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d0f1      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d043      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d106      	bne.n	8001f44 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8001f36:	f7ff f932 	bl	800119e <LL_RCC_HSE_IsReady>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d11e      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e066      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b03      	cmp	r3, #3
 8001f4a:	d106      	bne.n	8001f5a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8001f4c:	f7ff fafa 	bl	8001544 <LL_RCC_PLL_IsReady>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d113      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e05b      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d106      	bne.n	8001f70 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8001f62:	f7ff f9cc 	bl	80012fe <LL_RCC_MSI_IsReady>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d108      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e050      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8001f70:	f7ff f942 	bl	80011f8 <LL_RCC_HSI_IsReady>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d101      	bne.n	8001f7e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e049      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fa06 	bl	8001394 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f88:	f7fe fe10 	bl	8000bac <HAL_GetTick>
 8001f8c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8e:	e00a      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f90:	f7fe fe0c 	bl	8000bac <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e035      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa6:	f7ff fa08 	bl	80013ba <LL_RCC_GetSysClkSource>
 8001faa:	4602      	mov	r2, r0
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d1ec      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb6:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d21b      	bcs.n	8001ffc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc4:	4b15      	ldr	r3, [pc, #84]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f023 0207 	bic.w	r2, r3, #7
 8001fcc:	4913      	ldr	r1, [pc, #76]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fd4:	f7fe fdea 	bl	8000bac <HAL_GetTick>
 8001fd8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001fdc:	f7fe fde6 	bl	8000bac <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e011      	b.n	8002012 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_RCC_ClockConfig+0x278>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	683a      	ldr	r2, [r7, #0]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1ef      	bne.n	8001fdc <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001ffc:	f000 f8b4 	bl	8002168 <HAL_RCC_GetHCLKFreq>
 8002000:	4603      	mov	r3, r0
 8002002:	4a07      	ldr	r2, [pc, #28]	; (8002020 <HAL_RCC_ClockConfig+0x27c>)
 8002004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002006:	4b07      	ldr	r3, [pc, #28]	; (8002024 <HAL_RCC_ClockConfig+0x280>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe fb78 	bl	8000700 <HAL_InitTick>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	58004000 	.word	0x58004000
 8002020:	20000000 	.word	0x20000000
 8002024:	20000004 	.word	0x20000004

08002028 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002028:	b590      	push	{r4, r7, lr}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002036:	f7ff f9c0 	bl	80013ba <LL_RCC_GetSysClkSource>
 800203a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800203c:	f7ff fab5 	bl	80015aa <LL_RCC_PLL_GetMainSource>
 8002040:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_GetSysClockFreq+0x2c>
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2b0c      	cmp	r3, #12
 800204c:	d139      	bne.n	80020c2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b01      	cmp	r3, #1
 8002052:	d136      	bne.n	80020c2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002054:	f7ff f963 	bl	800131e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d115      	bne.n	800208a <HAL_RCC_GetSysClockFreq+0x62>
 800205e:	f7ff f95e 	bl	800131e <LL_RCC_MSI_IsEnabledRangeSelect>
 8002062:	4603      	mov	r3, r0
 8002064:	2b01      	cmp	r3, #1
 8002066:	d106      	bne.n	8002076 <HAL_RCC_GetSysClockFreq+0x4e>
 8002068:	f7ff f969 	bl	800133e <LL_RCC_MSI_GetRange>
 800206c:	4603      	mov	r3, r0
 800206e:	0a1b      	lsrs	r3, r3, #8
 8002070:	f003 030f 	and.w	r3, r3, #15
 8002074:	e005      	b.n	8002082 <HAL_RCC_GetSysClockFreq+0x5a>
 8002076:	f7ff f96d 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 800207a:	4603      	mov	r3, r0
 800207c:	0a1b      	lsrs	r3, r3, #8
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	4a36      	ldr	r2, [pc, #216]	; (800215c <HAL_RCC_GetSysClockFreq+0x134>)
 8002084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002088:	e014      	b.n	80020b4 <HAL_RCC_GetSysClockFreq+0x8c>
 800208a:	f7ff f948 	bl	800131e <LL_RCC_MSI_IsEnabledRangeSelect>
 800208e:	4603      	mov	r3, r0
 8002090:	2b01      	cmp	r3, #1
 8002092:	d106      	bne.n	80020a2 <HAL_RCC_GetSysClockFreq+0x7a>
 8002094:	f7ff f953 	bl	800133e <LL_RCC_MSI_GetRange>
 8002098:	4603      	mov	r3, r0
 800209a:	091b      	lsrs	r3, r3, #4
 800209c:	f003 030f 	and.w	r3, r3, #15
 80020a0:	e005      	b.n	80020ae <HAL_RCC_GetSysClockFreq+0x86>
 80020a2:	f7ff f957 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 80020a6:	4603      	mov	r3, r0
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	4a2b      	ldr	r2, [pc, #172]	; (800215c <HAL_RCC_GetSysClockFreq+0x134>)
 80020b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d115      	bne.n	80020e8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80020c0:	e012      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d102      	bne.n	80020ce <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020c8:	4b25      	ldr	r3, [pc, #148]	; (8002160 <HAL_RCC_GetSysClockFreq+0x138>)
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	e00c      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	2b08      	cmp	r3, #8
 80020d2:	d109      	bne.n	80020e8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80020d4:	f7ff f836 	bl	8001144 <LL_RCC_HSE_IsEnabledDiv2>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d102      	bne.n	80020e4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80020de:	4b20      	ldr	r3, [pc, #128]	; (8002160 <HAL_RCC_GetSysClockFreq+0x138>)
 80020e0:	617b      	str	r3, [r7, #20]
 80020e2:	e001      	b.n	80020e8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80020e4:	4b1f      	ldr	r3, [pc, #124]	; (8002164 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020e6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e8:	f7ff f967 	bl	80013ba <LL_RCC_GetSysClkSource>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b0c      	cmp	r3, #12
 80020f0:	d12f      	bne.n	8002152 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80020f2:	f7ff fa5a 	bl	80015aa <LL_RCC_PLL_GetMainSource>
 80020f6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d003      	beq.n	8002106 <HAL_RCC_GetSysClockFreq+0xde>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b03      	cmp	r3, #3
 8002102:	d003      	beq.n	800210c <HAL_RCC_GetSysClockFreq+0xe4>
 8002104:	e00d      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8002106:	4b16      	ldr	r3, [pc, #88]	; (8002160 <HAL_RCC_GetSysClockFreq+0x138>)
 8002108:	60fb      	str	r3, [r7, #12]
        break;
 800210a:	e00d      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800210c:	f7ff f81a 	bl	8001144 <LL_RCC_HSE_IsEnabledDiv2>
 8002110:	4603      	mov	r3, r0
 8002112:	2b01      	cmp	r3, #1
 8002114:	d102      	bne.n	800211c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_RCC_GetSysClockFreq+0x138>)
 8002118:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800211a:	e005      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <HAL_RCC_GetSysClockFreq+0x13c>)
 800211e:	60fb      	str	r3, [r7, #12]
        break;
 8002120:	e002      	b.n	8002128 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8002122:	693b      	ldr	r3, [r7, #16]
 8002124:	60fb      	str	r3, [r7, #12]
        break;
 8002126:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002128:	f7ff fa1d 	bl	8001566 <LL_RCC_PLL_GetN>
 800212c:	4602      	mov	r2, r0
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	fb03 f402 	mul.w	r4, r3, r2
 8002134:	f7ff fa2e 	bl	8001594 <LL_RCC_PLL_GetDivider>
 8002138:	4603      	mov	r3, r0
 800213a:	091b      	lsrs	r3, r3, #4
 800213c:	3301      	adds	r3, #1
 800213e:	fbb4 f4f3 	udiv	r4, r4, r3
 8002142:	f7ff fa1c 	bl	800157e <LL_RCC_PLL_GetR>
 8002146:	4603      	mov	r3, r0
 8002148:	0f5b      	lsrs	r3, r3, #29
 800214a:	3301      	adds	r3, #1
 800214c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002150:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002152:	697b      	ldr	r3, [r7, #20]
}
 8002154:	4618      	mov	r0, r3
 8002156:	371c      	adds	r7, #28
 8002158:	46bd      	mov	sp, r7
 800215a:	bd90      	pop	{r4, r7, pc}
 800215c:	08009cec 	.word	0x08009cec
 8002160:	00f42400 	.word	0x00f42400
 8002164:	01e84800 	.word	0x01e84800

08002168 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002168:	b598      	push	{r3, r4, r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800216c:	f7ff ff5c 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 8002170:	4604      	mov	r4, r0
 8002172:	f7ff f991 	bl	8001498 <LL_RCC_GetAHBPrescaler>
 8002176:	4603      	mov	r3, r0
 8002178:	091b      	lsrs	r3, r3, #4
 800217a:	f003 030f 	and.w	r3, r3, #15
 800217e:	4a03      	ldr	r2, [pc, #12]	; (800218c <HAL_RCC_GetHCLKFreq+0x24>)
 8002180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002184:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002188:	4618      	mov	r0, r3
 800218a:	bd98      	pop	{r3, r4, r7, pc}
 800218c:	08009c8c 	.word	0x08009c8c

08002190 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002190:	b598      	push	{r3, r4, r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002194:	f7ff ffe8 	bl	8002168 <HAL_RCC_GetHCLKFreq>
 8002198:	4604      	mov	r4, r0
 800219a:	f7ff f9a1 	bl	80014e0 <LL_RCC_GetAPB1Prescaler>
 800219e:	4603      	mov	r3, r0
 80021a0:	0a1b      	lsrs	r3, r3, #8
 80021a2:	4a03      	ldr	r2, [pc, #12]	; (80021b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	bd98      	pop	{r3, r4, r7, pc}
 80021b0:	08009ccc 	.word	0x08009ccc

080021b4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021b4:	b598      	push	{r3, r4, r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80021b8:	f7ff ffd6 	bl	8002168 <HAL_RCC_GetHCLKFreq>
 80021bc:	4604      	mov	r4, r0
 80021be:	f7ff f99a 	bl	80014f6 <LL_RCC_GetAPB2Prescaler>
 80021c2:	4603      	mov	r3, r0
 80021c4:	0adb      	lsrs	r3, r3, #11
 80021c6:	4a03      	ldr	r2, [pc, #12]	; (80021d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	bd98      	pop	{r3, r4, r7, pc}
 80021d4:	08009ccc 	.word	0x08009ccc

080021d8 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer to the Flash Latency variable.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  if ((RCC_ClkInitStruct != NULL) && (pFLatency != NULL))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d02f      	beq.n	8002248 <HAL_RCC_GetClockConfig+0x70>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d02c      	beq.n	8002248 <HAL_RCC_GetClockConfig+0x70>
  {
    /* Set all possible values for the Clock type parameter --------------------*/
    RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 \
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	224f      	movs	r2, #79	; 0x4f
 80021f2:	601a      	str	r2, [r3, #0]
                                    | RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_HCLK3);
#if defined(DUAL_CORE)
    RCC_ClkInitStruct->ClockType |= RCC_CLOCKTYPE_HCLK2;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f043 0220 	orr.w	r2, r3, #32
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	601a      	str	r2, [r3, #0]
#endif  /* DUAL_CORE */

    /* Get the SYSCLK configuration --------------------------------------------*/
    RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002200:	f7ff f8db 	bl	80013ba <LL_RCC_GetSysClkSource>
 8002204:	4602      	mov	r2, r0
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	605a      	str	r2, [r3, #4]

    /* Get the HCLK configuration ----------------------------------------------*/
    RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800220a:	f7ff f945 	bl	8001498 <LL_RCC_GetAHBPrescaler>
 800220e:	4602      	mov	r2, r0
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	609a      	str	r2, [r3, #8]

    /* Get the APB1 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002214:	f7ff f964 	bl	80014e0 <LL_RCC_GetAPB1Prescaler>
 8002218:	4602      	mov	r2, r0
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	60da      	str	r2, [r3, #12]

    /* Get the APB2 configuration ----------------------------------------------*/
    RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800221e:	f7ff f96a 	bl	80014f6 <LL_RCC_GetAPB2Prescaler>
 8002222:	4602      	mov	r2, r0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	611a      	str	r2, [r3, #16]

#if defined(DUAL_CORE)
    /* Get the AHBCLK2Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002228:	f7ff f941 	bl	80014ae <LL_C2_RCC_GetAHBPrescaler>
 800222c:	4602      	mov	r2, r0
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	615a      	str	r2, [r3, #20]
#endif  /* DUAL_CORE */

    /* Get the AHBCLK3Divider configuration ------------------------------------*/
    RCC_ClkInitStruct->AHBCLK3Divider = LL_RCC_GetAHB3Prescaler();
 8002232:	f7ff f948 	bl	80014c6 <LL_RCC_GetAHB3Prescaler>
 8002236:	4602      	mov	r2, r0
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	619a      	str	r2, [r3, #24]

    /* Get the Flash Wait State (Latency) configuration ------------------------*/
    *pFLatency = __HAL_FLASH_GET_LATENCY();
 800223c:	4b04      	ldr	r3, [pc, #16]	; (8002250 <HAL_RCC_GetClockConfig+0x78>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0207 	and.w	r2, r3, #7
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	601a      	str	r2, [r3, #0]
  }
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	58004000 	.word	0x58004000

08002254 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002254:	b590      	push	{r4, r7, lr}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	091b      	lsrs	r3, r3, #4
 8002260:	f003 030f 	and.w	r3, r3, #15
 8002264:	4a10      	ldr	r2, [pc, #64]	; (80022a8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8002266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800226a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800226c:	f7ff f92b 	bl	80014c6 <LL_RCC_GetAHB3Prescaler>
 8002270:	4603      	mov	r3, r0
 8002272:	091b      	lsrs	r3, r3, #4
 8002274:	f003 030f 	and.w	r3, r3, #15
 8002278:	4a0c      	ldr	r2, [pc, #48]	; (80022ac <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800227a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	fbb2 f3f3 	udiv	r3, r2, r3
 8002284:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	4a09      	ldr	r2, [pc, #36]	; (80022b0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	0c9c      	lsrs	r4, r3, #18
 8002290:	f7fe ff1e 	bl	80010d0 <HAL_PWREx_GetVoltageRange>
 8002294:	4603      	mov	r3, r0
 8002296:	4619      	mov	r1, r3
 8002298:	4620      	mov	r0, r4
 800229a:	f000 f80b 	bl	80022b4 <RCC_SetFlashLatency>
 800229e:	4603      	mov	r3, r0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd90      	pop	{r4, r7, pc}
 80022a8:	08009cec 	.word	0x08009cec
 80022ac:	08009c8c 	.word	0x08009c8c
 80022b0:	431bde83 	.word	0x431bde83

080022b4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08e      	sub	sp, #56	; 0x38
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80022be:	4a3c      	ldr	r2, [pc, #240]	; (80023b0 <RCC_SetFlashLatency+0xfc>)
 80022c0:	f107 0320 	add.w	r3, r7, #32
 80022c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022c8:	6018      	str	r0, [r3, #0]
 80022ca:	3304      	adds	r3, #4
 80022cc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80022ce:	4a39      	ldr	r2, [pc, #228]	; (80023b4 <RCC_SetFlashLatency+0x100>)
 80022d0:	f107 0318 	add.w	r3, r7, #24
 80022d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022d8:	6018      	str	r0, [r3, #0]
 80022da:	3304      	adds	r3, #4
 80022dc:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80022de:	4a36      	ldr	r2, [pc, #216]	; (80023b8 <RCC_SetFlashLatency+0x104>)
 80022e0:	f107 030c 	add.w	r3, r7, #12
 80022e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80022e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80022ea:	2300      	movs	r3, #0
 80022ec:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f4:	d11d      	bne.n	8002332 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80022f6:	2300      	movs	r3, #0
 80022f8:	633b      	str	r3, [r7, #48]	; 0x30
 80022fa:	e016      	b.n	800232a <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80022fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002304:	4413      	add	r3, r2
 8002306:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4293      	cmp	r3, r2
 8002310:	d808      	bhi.n	8002324 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8002312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800231a:	4413      	add	r3, r2
 800231c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002320:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002322:	e023      	b.n	800236c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002326:	3301      	adds	r3, #1
 8002328:	633b      	str	r3, [r7, #48]	; 0x30
 800232a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232c:	2b02      	cmp	r3, #2
 800232e:	d9e5      	bls.n	80022fc <RCC_SetFlashLatency+0x48>
 8002330:	e01c      	b.n	800236c <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002332:	2300      	movs	r3, #0
 8002334:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002336:	e016      	b.n	8002366 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8002338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800233a:	005b      	lsls	r3, r3, #1
 800233c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002340:	4413      	add	r3, r2
 8002342:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002346:	461a      	mov	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4293      	cmp	r3, r2
 800234c:	d808      	bhi.n	8002360 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800234e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002356:	4413      	add	r3, r2
 8002358:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800235c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800235e:	e005      	b.n	800236c <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002362:	3301      	adds	r3, #1
 8002364:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002368:	2b02      	cmp	r3, #2
 800236a:	d9e5      	bls.n	8002338 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800236c:	4b13      	ldr	r3, [pc, #76]	; (80023bc <RCC_SetFlashLatency+0x108>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f023 0207 	bic.w	r2, r3, #7
 8002374:	4911      	ldr	r1, [pc, #68]	; (80023bc <RCC_SetFlashLatency+0x108>)
 8002376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002378:	4313      	orrs	r3, r2
 800237a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800237c:	f7fe fc16 	bl	8000bac <HAL_GetTick>
 8002380:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002382:	e008      	b.n	8002396 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002384:	f7fe fc12 	bl	8000bac <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e007      	b.n	80023a6 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002396:	4b09      	ldr	r3, [pc, #36]	; (80023bc <RCC_SetFlashLatency+0x108>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d1ef      	bne.n	8002384 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3738      	adds	r7, #56	; 0x38
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	08009c00 	.word	0x08009c00
 80023b4:	08009c08 	.word	0x08009c08
 80023b8:	08009c10 	.word	0x08009c10
 80023bc:	58004000 	.word	0x58004000

080023c0 <LL_RCC_LSE_IsReady>:
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80023c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d101      	bne.n	80023d8 <LL_RCC_LSE_IsReady+0x18>
 80023d4:	2301      	movs	r3, #1
 80023d6:	e000      	b.n	80023da <LL_RCC_LSE_IsReady+0x1a>
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <LL_RCC_SetUSARTClockSource>:
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80023ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023ee:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	0c1b      	lsrs	r3, r3, #16
 80023f6:	43db      	mvns	r3, r3
 80023f8:	401a      	ands	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002402:	4313      	orrs	r3, r2
 8002404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002408:	bf00      	nop
 800240a:	370c      	adds	r7, #12
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr

08002412 <LL_RCC_SetI2SClockSource>:
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800241a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002422:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002426:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr

0800243c <LL_RCC_SetLPUARTClockSource>:
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002448:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800244c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002450:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4313      	orrs	r3, r2
 8002458:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr

08002466 <LL_RCC_SetI2CClockSource>:
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800246e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002472:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800247e:	43db      	mvns	r3, r3
 8002480:	401a      	ands	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	011b      	lsls	r3, r3, #4
 8002486:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800248a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800248e:	4313      	orrs	r3, r2
 8002490:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002494:	bf00      	nop
 8002496:	370c      	adds	r7, #12
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <LL_RCC_SetLPTIMClockSource>:
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80024a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024aa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	0c1b      	lsrs	r3, r3, #16
 80024b2:	041b      	lsls	r3, r3, #16
 80024b4:	43db      	mvns	r3, r3
 80024b6:	401a      	ands	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	041b      	lsls	r3, r3, #16
 80024bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024c0:	4313      	orrs	r3, r2
 80024c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <LL_RCC_SetRNGClockSource>:
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80024d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80024e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <LL_RCC_SetADCClockSource>:
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002502:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800250e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4313      	orrs	r3, r2
 8002516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	bc80      	pop	{r7}
 8002522:	4770      	bx	lr

08002524 <LL_RCC_SetRTCClockSource>:
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800252c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002538:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4313      	orrs	r3, r2
 8002540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr

0800254e <LL_RCC_GetRTCClockSource>:
{
 800254e:	b480      	push	{r7}
 8002550:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002552:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800255a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800255e:	4618      	mov	r0, r3
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr

08002566 <LL_RCC_ForceBackupDomainReset>:
{
 8002566:	b480      	push	{r7}
 8002568:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800256a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002572:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002576:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800257a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800257e:	bf00      	nop
 8002580:	46bd      	mov	sp, r7
 8002582:	bc80      	pop	{r7}
 8002584:	4770      	bx	lr

08002586 <LL_RCC_ReleaseBackupDomainReset>:
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800258a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800258e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002592:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002596:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800259a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800259e:	bf00      	nop
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bc80      	pop	{r7}
 80025a4:	4770      	bx	lr
	...

080025a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80025b4:	2300      	movs	r3, #0
 80025b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80025b8:	2300      	movs	r3, #0
 80025ba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d058      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80025c8:	f7fe fd74 	bl	80010b4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025cc:	f7fe faee 	bl	8000bac <HAL_GetTick>
 80025d0:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80025d2:	e009      	b.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025d4:	f7fe faea 	bl	8000bac <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d902      	bls.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	74fb      	strb	r3, [r7, #19]
        break;
 80025e6:	e006      	b.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80025e8:	4b7b      	ldr	r3, [pc, #492]	; (80027d8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025f4:	d1ee      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80025f6:	7cfb      	ldrb	r3, [r7, #19]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d13c      	bne.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80025fc:	f7ff ffa7 	bl	800254e <LL_RCC_GetRTCClockSource>
 8002600:	4602      	mov	r2, r0
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002606:	429a      	cmp	r2, r3
 8002608:	d00f      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800260a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800260e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002612:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002616:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002618:	f7ff ffa5 	bl	8002566 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800261c:	f7ff ffb3 	bl	8002586 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002620:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d014      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002634:	f7fe faba 	bl	8000bac <HAL_GetTick>
 8002638:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800263a:	e00b      	b.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263c:	f7fe fab6 	bl	8000bac <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	f241 3288 	movw	r2, #5000	; 0x1388
 800264a:	4293      	cmp	r3, r2
 800264c:	d902      	bls.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	74fb      	strb	r3, [r7, #19]
            break;
 8002652:	e004      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8002654:	f7ff feb4 	bl	80023c0 <LL_RCC_LSE_IsReady>
 8002658:	4603      	mov	r3, r0
 800265a:	2b01      	cmp	r3, #1
 800265c:	d1ee      	bne.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800265e:	7cfb      	ldrb	r3, [r7, #19]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d105      	bne.n	8002670 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002668:	4618      	mov	r0, r3
 800266a:	f7ff ff5b 	bl	8002524 <LL_RCC_SetRTCClockSource>
 800266e:	e004      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002670:	7cfb      	ldrb	r3, [r7, #19]
 8002672:	74bb      	strb	r3, [r7, #18]
 8002674:	e001      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002676:	7cfb      	ldrb	r3, [r7, #19]
 8002678:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	d004      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fea9 	bl	80023e2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fe9e 	bl	80023e2 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0320 	and.w	r3, r3, #32
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d004      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fec0 	bl	800243c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d004      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fee6 	bl	800249e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d004      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff fedb 	bl	800249e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d004      	beq.n	80026fe <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f8:	4618      	mov	r0, r3
 80026fa:	f7ff fed0 	bl	800249e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002706:	2b00      	cmp	r3, #0
 8002708:	d004      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fea9 	bl	8002466 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800271c:	2b00      	cmp	r3, #0
 800271e:	d004      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fe9e 	bl	8002466 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d004      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff fe93 	bl	8002466 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0310 	and.w	r3, r3, #16
 8002748:	2b00      	cmp	r3, #0
 800274a:	d011      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fe5e 	bl	8002412 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800275e:	d107      	bne.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8002760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800276a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800276e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d010      	beq.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fea5 	bl	80024d0 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	2b00      	cmp	r3, #0
 800278c:	d107      	bne.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800278e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002798:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800279c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d011      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fea3 	bl	80024fa <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027bc:	d107      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80027be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027cc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80027ce:	7cbb      	ldrb	r3, [r7, #18]
}
 80027d0:	4618      	mov	r0, r3
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	58000400 	.word	0x58000400

080027dc <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80027e4:	4b06      	ldr	r3, [pc, #24]	; (8002800 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80027ec:	4904      	ldr	r1, [pc, #16]	; (8002800 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	608b      	str	r3, [r1, #8]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	58000400 	.word	0x58000400

08002804 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002808:	4b05      	ldr	r3, [pc, #20]	; (8002820 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800280e:	4a04      	ldr	r2, [pc, #16]	; (8002820 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8002810:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002818:	bf00      	nop
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr
 8002820:	58000400 	.word	0x58000400

08002824 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8002828:	4b05      	ldr	r3, [pc, #20]	; (8002840 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800282a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800282e:	4a04      	ldr	r2, [pc, #16]	; (8002840 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8002830:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002834:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	58000400 	.word	0x58000400

08002844 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8002848:	4b03      	ldr	r3, [pc, #12]	; (8002858 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800284a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800284e:	619a      	str	r2, [r3, #24]
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr
 8002858:	58000400 	.word	0x58000400

0800285c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	2b02      	cmp	r3, #2
 800286a:	d101      	bne.n	8002870 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800286c:	2301      	movs	r3, #1
 800286e:	e000      	b.n	8002872 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	bc80      	pop	{r7}
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	58000400 	.word	0x58000400

08002880 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b04      	cmp	r3, #4
 800288e:	d101      	bne.n	8002894 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8002890:	2301      	movs	r3, #1
 8002892:	e000      	b.n	8002896 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	58000400 	.word	0x58000400

080028a4 <LL_RCC_RF_DisableReset>:
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80028a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80028b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <LL_RCC_IsRFUnderReset>:
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028d8:	d101      	bne.n	80028de <LL_RCC_IsRFUnderReset+0x1a>
 80028da:	2301      	movs	r3, #1
 80028dc:	e000      	b.n	80028e0 <LL_RCC_IsRFUnderReset+0x1c>
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <LL_EXTI_EnableIT_32_63+0x24>)
 80028f2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80028f6:	4905      	ldr	r1, [pc, #20]	; (800290c <LL_EXTI_EnableIT_32_63+0x24>)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	58000800 	.word	0x58000800

08002910 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d103      	bne.n	8002926 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
    return status;
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	e04b      	b.n	80029be <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8002926:	2300      	movs	r3, #0
 8002928:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	799b      	ldrb	r3, [r3, #6]
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d105      	bne.n	8002940 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f7fd ff90 	bl	8000860 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2202      	movs	r2, #2
 8002944:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8002946:	f7ff ffad 	bl	80028a4 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800294a:	4b1f      	ldr	r3, [pc, #124]	; (80029c8 <HAL_SUBGHZ_Init+0xb8>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	4613      	mov	r3, r2
 8002950:	00db      	lsls	r3, r3, #3
 8002952:	1a9b      	subs	r3, r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	0cdb      	lsrs	r3, r3, #19
 8002958:	2264      	movs	r2, #100	; 0x64
 800295a:	fb02 f303 	mul.w	r3, r2, r3
 800295e:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d105      	bne.n	8002972 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	609a      	str	r2, [r3, #8]
      break;
 8002970:	e007      	b.n	8002982 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	3b01      	subs	r3, #1
 8002976:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8002978:	f7ff ffa4 	bl	80028c4 <LL_RCC_IsRFUnderReset>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1ee      	bne.n	8002960 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8002982:	f7ff ff3f 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8002986:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800298a:	f7ff ffad 	bl	80028e8 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800298e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002992:	f7ff ff23 	bl	80027dc <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8002996:	f7ff ff55 	bl	8002844 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10a      	bne.n	80029b6 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 fa2f 	bl	8002e08 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	719a      	strb	r2, [r3, #6]

  return status;
 80029bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000000 	.word	0x20000000

080029cc <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	461a      	mov	r2, r3
 80029d8:	460b      	mov	r3, r1
 80029da:	817b      	strh	r3, [r7, #10]
 80029dc:	4613      	mov	r3, r2
 80029de:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	799b      	ldrb	r3, [r3, #6]
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d14a      	bne.n	8002a80 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	795b      	ldrb	r3, [r3, #5]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d101      	bne.n	80029f6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 80029f2:	2302      	movs	r3, #2
 80029f4:	e045      	b.n	8002a82 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2201      	movs	r2, #1
 80029fa:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2202      	movs	r2, #2
 8002a00:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002a02:	68f8      	ldr	r0, [r7, #12]
 8002a04:	f000 face 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002a08:	f7ff ff0c 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8002a0c:	210d      	movs	r1, #13
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 fa1a 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002a14:	897b      	ldrh	r3, [r7, #10]
 8002a16:	0a1b      	lsrs	r3, r3, #8
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 fa12 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002a24:	897b      	ldrh	r3, [r7, #10]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	4619      	mov	r1, r3
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	f000 fa0c 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002a30:	2300      	movs	r3, #0
 8002a32:	82bb      	strh	r3, [r7, #20]
 8002a34:	e00a      	b.n	8002a4c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002a36:	8abb      	ldrh	r3, [r7, #20]
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 fa01 	bl	8002e48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002a46:	8abb      	ldrh	r3, [r7, #20]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	82bb      	strh	r3, [r7, #20]
 8002a4c:	8aba      	ldrh	r2, [r7, #20]
 8002a4e:	893b      	ldrh	r3, [r7, #8]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d3f0      	bcc.n	8002a36 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002a54:	f7ff fed6 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002a58:	68f8      	ldr	r0, [r7, #12]
 8002a5a:	f000 fabb 	bl	8002fd4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	75fb      	strb	r3, [r7, #23]
 8002a6a:	e001      	b.n	8002a70 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2201      	movs	r2, #1
 8002a74:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	715a      	strb	r2, [r3, #5]

    return status;
 8002a7c:	7dfb      	ldrb	r3, [r7, #23]
 8002a7e:	e000      	b.n	8002a82 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002a80:	2302      	movs	r3, #2
  }
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b088      	sub	sp, #32
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	60f8      	str	r0, [r7, #12]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	461a      	mov	r2, r3
 8002a96:	460b      	mov	r3, r1
 8002a98:	817b      	strh	r3, [r7, #10]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	799b      	ldrb	r3, [r3, #6]
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d14a      	bne.n	8002b42 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	795b      	ldrb	r3, [r3, #5]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e045      	b.n	8002b44 <HAL_SUBGHZ_ReadRegisters+0xba>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2201      	movs	r2, #1
 8002abc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 fa70 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ac4:	f7ff feae 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8002ac8:	211d      	movs	r1, #29
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 f9bc 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8002ad0:	897b      	ldrh	r3, [r7, #10]
 8002ad2:	0a1b      	lsrs	r3, r3, #8
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	4619      	mov	r1, r3
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 f9b4 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8002ae0:	897b      	ldrh	r3, [r7, #10]
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f9ae 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8002aec:	2100      	movs	r1, #0
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 f9aa 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002af4:	2300      	movs	r3, #0
 8002af6:	82fb      	strh	r3, [r7, #22]
 8002af8:	e009      	b.n	8002b0e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002afa:	69b9      	ldr	r1, [r7, #24]
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 f9f9 	bl	8002ef4 <SUBGHZSPI_Receive>
      pData++;
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	3301      	adds	r3, #1
 8002b06:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002b08:	8afb      	ldrh	r3, [r7, #22]
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	82fb      	strh	r3, [r7, #22]
 8002b0e:	8afa      	ldrh	r2, [r7, #22]
 8002b10:	893b      	ldrh	r3, [r7, #8]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d3f1      	bcc.n	8002afa <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002b16:	f7ff fe75 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002b1a:	68f8      	ldr	r0, [r7, #12]
 8002b1c:	f000 fa5a 	bl	8002fd4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d002      	beq.n	8002b2e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	77fb      	strb	r3, [r7, #31]
 8002b2c:	e001      	b.n	8002b32 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2201      	movs	r2, #1
 8002b36:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	715a      	strb	r2, [r3, #5]

    return status;
 8002b3e:	7ffb      	ldrb	r3, [r7, #31]
 8002b40:	e000      	b.n	8002b44 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8002b42:	2302      	movs	r3, #2
  }
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3720      	adds	r7, #32
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	607a      	str	r2, [r7, #4]
 8002b56:	461a      	mov	r2, r3
 8002b58:	460b      	mov	r3, r1
 8002b5a:	72fb      	strb	r3, [r7, #11]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	799b      	ldrb	r3, [r3, #6]
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d14a      	bne.n	8002c00 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	795b      	ldrb	r3, [r3, #5]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d101      	bne.n	8002b76 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8002b72:	2302      	movs	r3, #2
 8002b74:	e045      	b.n	8002c02 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002b7c:	68f8      	ldr	r0, [r7, #12]
 8002b7e:	f000 fa11 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8002b82:	7afb      	ldrb	r3, [r7, #11]
 8002b84:	2b84      	cmp	r3, #132	; 0x84
 8002b86:	d002      	beq.n	8002b8e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8002b88:	7afb      	ldrb	r3, [r7, #11]
 8002b8a:	2b94      	cmp	r3, #148	; 0x94
 8002b8c:	d103      	bne.n	8002b96 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2201      	movs	r2, #1
 8002b92:	711a      	strb	r2, [r3, #4]
 8002b94:	e002      	b.n	8002b9c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002b9c:	f7ff fe42 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002ba0:	7afb      	ldrb	r3, [r7, #11]
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f000 f94f 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002baa:	2300      	movs	r3, #0
 8002bac:	82bb      	strh	r3, [r7, #20]
 8002bae:	e00a      	b.n	8002bc6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002bb0:	8abb      	ldrh	r3, [r7, #20]
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f944 	bl	8002e48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002bc0:	8abb      	ldrh	r3, [r7, #20]
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	82bb      	strh	r3, [r7, #20]
 8002bc6:	8aba      	ldrh	r2, [r7, #20]
 8002bc8:	893b      	ldrh	r3, [r7, #8]
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d3f0      	bcc.n	8002bb0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002bce:	f7ff fe19 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8002bd2:	7afb      	ldrb	r3, [r7, #11]
 8002bd4:	2b84      	cmp	r3, #132	; 0x84
 8002bd6:	d002      	beq.n	8002bde <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 f9fb 	bl	8002fd4 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d002      	beq.n	8002bec <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	75fb      	strb	r3, [r7, #23]
 8002bea:	e001      	b.n	8002bf0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8002bec:	2300      	movs	r3, #0
 8002bee:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	715a      	strb	r2, [r3, #5]

    return status;
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	e000      	b.n	8002c02 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8002c00:	2302      	movs	r3, #2
  }
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b088      	sub	sp, #32
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	607a      	str	r2, [r7, #4]
 8002c14:	461a      	mov	r2, r3
 8002c16:	460b      	mov	r3, r1
 8002c18:	72fb      	strb	r3, [r7, #11]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	799b      	ldrb	r3, [r3, #6]
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d13d      	bne.n	8002ca8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	795b      	ldrb	r3, [r3, #5]
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d101      	bne.n	8002c38 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8002c34:	2302      	movs	r3, #2
 8002c36:	e038      	b.n	8002caa <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002c3e:	68f8      	ldr	r0, [r7, #12]
 8002c40:	f000 f9b0 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002c44:	f7ff fdee 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8002c48:	7afb      	ldrb	r3, [r7, #11]
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	68f8      	ldr	r0, [r7, #12]
 8002c4e:	f000 f8fb 	bl	8002e48 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002c52:	2100      	movs	r1, #0
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f8f7 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	82fb      	strh	r3, [r7, #22]
 8002c5e:	e009      	b.n	8002c74 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002c60:	69b9      	ldr	r1, [r7, #24]
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f000 f946 	bl	8002ef4 <SUBGHZSPI_Receive>
      pData++;
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002c6e:	8afb      	ldrh	r3, [r7, #22]
 8002c70:	3301      	adds	r3, #1
 8002c72:	82fb      	strh	r3, [r7, #22]
 8002c74:	8afa      	ldrh	r2, [r7, #22]
 8002c76:	893b      	ldrh	r3, [r7, #8]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d3f1      	bcc.n	8002c60 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002c7c:	f7ff fdc2 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 f9a7 	bl	8002fd4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	77fb      	strb	r3, [r7, #31]
 8002c92:	e001      	b.n	8002c98 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8002c94:	2300      	movs	r3, #0
 8002c96:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	715a      	strb	r2, [r3, #5]

    return status;
 8002ca4:	7ffb      	ldrb	r3, [r7, #31]
 8002ca6:	e000      	b.n	8002caa <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002ca8:	2302      	movs	r3, #2
  }
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3720      	adds	r7, #32
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b086      	sub	sp, #24
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	60f8      	str	r0, [r7, #12]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	72fb      	strb	r3, [r7, #11]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	799b      	ldrb	r3, [r3, #6]
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d13e      	bne.n	8002d4e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	795b      	ldrb	r3, [r3, #5]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_SUBGHZ_WriteBuffer+0x2a>
 8002cd8:	2302      	movs	r3, #2
 8002cda:	e039      	b.n	8002d50 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f95e 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002ce8:	f7ff fd9c 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8002cec:	210e      	movs	r1, #14
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 f8aa 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002cf4:	7afb      	ldrb	r3, [r7, #11]
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f8a5 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002cfe:	2300      	movs	r3, #0
 8002d00:	82bb      	strh	r3, [r7, #20]
 8002d02:	e00a      	b.n	8002d1a <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8002d04:	8abb      	ldrh	r3, [r7, #20]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f89a 	bl	8002e48 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8002d14:	8abb      	ldrh	r3, [r7, #20]
 8002d16:	3301      	adds	r3, #1
 8002d18:	82bb      	strh	r3, [r7, #20]
 8002d1a:	8aba      	ldrh	r2, [r7, #20]
 8002d1c:	893b      	ldrh	r3, [r7, #8]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d3f0      	bcc.n	8002d04 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002d22:	f7ff fd6f 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002d26:	68f8      	ldr	r0, [r7, #12]
 8002d28:	f000 f954 	bl	8002fd4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d002      	beq.n	8002d3a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	75fb      	strb	r3, [r7, #23]
 8002d38:	e001      	b.n	8002d3e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	715a      	strb	r2, [r3, #5]

    return status;
 8002d4a:	7dfb      	ldrb	r3, [r7, #23]
 8002d4c:	e000      	b.n	8002d50 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002d4e:	2302      	movs	r3, #2
  }
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	607a      	str	r2, [r7, #4]
 8002d62:	461a      	mov	r2, r3
 8002d64:	460b      	mov	r3, r1
 8002d66:	72fb      	strb	r3, [r7, #11]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	799b      	ldrb	r3, [r3, #6]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d141      	bne.n	8002dfe <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	795b      	ldrb	r3, [r3, #5]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e03c      	b.n	8002e00 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8002d8c:	68f8      	ldr	r0, [r7, #12]
 8002d8e:	f000 f909 	bl	8002fa4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002d92:	f7ff fd47 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8002d96:	211e      	movs	r1, #30
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f000 f855 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8002d9e:	7afb      	ldrb	r3, [r7, #11]
 8002da0:	4619      	mov	r1, r3
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f850 	bl	8002e48 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8002da8:	2100      	movs	r1, #0
 8002daa:	68f8      	ldr	r0, [r7, #12]
 8002dac:	f000 f84c 	bl	8002e48 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8002db0:	2300      	movs	r3, #0
 8002db2:	82fb      	strh	r3, [r7, #22]
 8002db4:	e009      	b.n	8002dca <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8002db6:	69b9      	ldr	r1, [r7, #24]
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f000 f89b 	bl	8002ef4 <SUBGHZSPI_Receive>
      pData++;
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8002dc4:	8afb      	ldrh	r3, [r7, #22]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	82fb      	strh	r3, [r7, #22]
 8002dca:	8afa      	ldrh	r2, [r7, #22]
 8002dcc:	893b      	ldrh	r3, [r7, #8]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d3f1      	bcc.n	8002db6 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002dd2:	f7ff fd17 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f8fc 	bl	8002fd4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	689b      	ldr	r3, [r3, #8]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d002      	beq.n	8002dea <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	77fb      	strb	r3, [r7, #31]
 8002de8:	e001      	b.n	8002dee <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8002dea:	2300      	movs	r3, #0
 8002dec:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2201      	movs	r2, #1
 8002df2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	715a      	strb	r2, [r3, #5]

    return status;
 8002dfa:	7ffb      	ldrb	r3, [r7, #31]
 8002dfc:	e000      	b.n	8002e00 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002dfe:	2302      	movs	r3, #2
  }
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3720      	adds	r7, #32
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a0b      	ldr	r2, [pc, #44]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e1a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8002e1c:	4a09      	ldr	r2, [pc, #36]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8002e24:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e28:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8002e2c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8002e2e:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a04      	ldr	r2, [pc, #16]	; (8002e44 <SUBGHZSPI_Init+0x3c>)
 8002e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e38:	6013      	str	r3, [r2, #0]
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	58010000 	.word	0x58010000

08002e48 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b087      	sub	sp, #28
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002e58:	4b23      	ldr	r3, [pc, #140]	; (8002ee8 <SUBGHZSPI_Transmit+0xa0>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	0cdb      	lsrs	r3, r3, #19
 8002e66:	2264      	movs	r2, #100	; 0x64
 8002e68:	fb02 f303 	mul.w	r3, r2, r3
 8002e6c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d105      	bne.n	8002e80 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	609a      	str	r2, [r3, #8]
      break;
 8002e7e:	e008      	b.n	8002e92 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	3b01      	subs	r3, #1
 8002e84:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002e86:	4b19      	ldr	r3, [pc, #100]	; (8002eec <SUBGHZSPI_Transmit+0xa4>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d1ed      	bne.n	8002e6e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002e92:	4b17      	ldr	r3, [pc, #92]	; (8002ef0 <SUBGHZSPI_Transmit+0xa8>)
 8002e94:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	78fa      	ldrb	r2, [r7, #3]
 8002e9a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <SUBGHZSPI_Transmit+0xa0>)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	00db      	lsls	r3, r3, #3
 8002ea4:	1a9b      	subs	r3, r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	0cdb      	lsrs	r3, r3, #19
 8002eaa:	2264      	movs	r2, #100	; 0x64
 8002eac:	fb02 f303 	mul.w	r3, r2, r3
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d105      	bne.n	8002ec4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	609a      	str	r2, [r3, #8]
      break;
 8002ec2:	e008      	b.n	8002ed6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002eca:	4b08      	ldr	r3, [pc, #32]	; (8002eec <SUBGHZSPI_Transmit+0xa4>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d1ed      	bne.n	8002eb2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8002ed6:	4b05      	ldr	r3, [pc, #20]	; (8002eec <SUBGHZSPI_Transmit+0xa4>)
 8002ed8:	68db      	ldr	r3, [r3, #12]

  return status;
 8002eda:	7dfb      	ldrb	r3, [r7, #23]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	371c      	adds	r7, #28
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	20000000 	.word	0x20000000
 8002eec:	58010000 	.word	0x58010000
 8002ef0:	5801000c 	.word	0x5801000c

08002ef4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b087      	sub	sp, #28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f02:	4b25      	ldr	r3, [pc, #148]	; (8002f98 <SUBGHZSPI_Receive+0xa4>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	4613      	mov	r3, r2
 8002f08:	00db      	lsls	r3, r3, #3
 8002f0a:	1a9b      	subs	r3, r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	0cdb      	lsrs	r3, r3, #19
 8002f10:	2264      	movs	r2, #100	; 0x64
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d105      	bne.n	8002f2a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2201      	movs	r2, #1
 8002f26:	609a      	str	r2, [r3, #8]
      break;
 8002f28:	e008      	b.n	8002f3c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8002f30:	4b1a      	ldr	r3, [pc, #104]	; (8002f9c <SUBGHZSPI_Receive+0xa8>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d1ed      	bne.n	8002f18 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8002f3c:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <SUBGHZSPI_Receive+0xac>)
 8002f3e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	22ff      	movs	r2, #255	; 0xff
 8002f44:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <SUBGHZSPI_Receive+0xa4>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	0cdb      	lsrs	r3, r3, #19
 8002f54:	2264      	movs	r2, #100	; 0x64
 8002f56:	fb02 f303 	mul.w	r3, r2, r3
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	609a      	str	r2, [r3, #8]
      break;
 8002f6c:	e008      	b.n	8002f80 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3b01      	subs	r3, #1
 8002f72:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8002f74:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <SUBGHZSPI_Receive+0xa8>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d1ed      	bne.n	8002f5c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <SUBGHZSPI_Receive+0xa8>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	701a      	strb	r2, [r3, #0]

  return status;
 8002f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	371c      	adds	r7, #28
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bc80      	pop	{r7}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	58010000 	.word	0x58010000
 8002fa0:	5801000c 	.word	0x5801000c

08002fa4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	791b      	ldrb	r3, [r3, #4]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d106      	bne.n	8002fc2 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8002fb4:	f7ff fc36 	bl	8002824 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8002fb8:	2001      	movs	r0, #1
 8002fba:	f7fd fe01 	bl	8000bc0 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8002fbe:	f7ff fc21 	bl	8002804 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f806 	bl	8002fd4 <SUBGHZ_WaitOnBusy>
 8002fc8:	4603      	mov	r3, r0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
	...

08002fd4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8002fe0:	4b12      	ldr	r3, [pc, #72]	; (800302c <SUBGHZ_WaitOnBusy+0x58>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	0d1b      	lsrs	r3, r3, #20
 8002fee:	2264      	movs	r2, #100	; 0x64
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8002ff6:	f7ff fc43 	bl	8002880 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8002ffa:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d105      	bne.n	800300e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2202      	movs	r2, #2
 800300a:	609a      	str	r2, [r3, #8]
      break;
 800300c:	e009      	b.n	8003022 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	3b01      	subs	r3, #1
 8003012:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8003014:	f7ff fc22 	bl	800285c <LL_PWR_IsActiveFlag_RFBUSYS>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	4013      	ands	r3, r2
 800301e:	2b01      	cmp	r3, #1
 8003020:	d0e9      	beq.n	8002ff6 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8003022:	7dfb      	ldrb	r3, [r7, #23]
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	20000000 	.word	0x20000000

08003030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e049      	b.n	80030d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d106      	bne.n	800305c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f841 	bl	80030de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2202      	movs	r2, #2
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3304      	adds	r3, #4
 800306c:	4619      	mov	r1, r3
 800306e:	4610      	mov	r0, r2
 8003070:	f000 f9ce 	bl	8003410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3708      	adds	r7, #8
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b085      	sub	sp, #20
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	d001      	beq.n	8003108 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e036      	b.n	8003176 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68da      	ldr	r2, [r3, #12]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a16      	ldr	r2, [pc, #88]	; (8003180 <HAL_TIM_Base_Start_IT+0x90>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d004      	beq.n	8003134 <HAL_TIM_Base_Start_IT+0x44>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003132:	d115      	bne.n	8003160 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	4b12      	ldr	r3, [pc, #72]	; (8003184 <HAL_TIM_Base_Start_IT+0x94>)
 800313c:	4013      	ands	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2b06      	cmp	r3, #6
 8003144:	d015      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x82>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800314c:	d011      	beq.n	8003172 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f042 0201 	orr.w	r2, r2, #1
 800315c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800315e:	e008      	b.n	8003172 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e000      	b.n	8003174 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003172:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr
 8003180:	40012c00 	.word	0x40012c00
 8003184:	00010007 	.word	0x00010007

08003188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	2b02      	cmp	r3, #2
 800319c:	d122      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d11b      	bne.n	80031e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f06f 0202 	mvn.w	r2, #2
 80031b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699b      	ldr	r3, [r3, #24]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d003      	beq.n	80031d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f904 	bl	80033d8 <HAL_TIM_IC_CaptureCallback>
 80031d0:	e005      	b.n	80031de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 f8f7 	bl	80033c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031d8:	6878      	ldr	r0, [r7, #4]
 80031da:	f000 f906 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d122      	bne.n	8003238 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f003 0304 	and.w	r3, r3, #4
 80031fc:	2b04      	cmp	r3, #4
 80031fe:	d11b      	bne.n	8003238 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f06f 0204 	mvn.w	r2, #4
 8003208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2202      	movs	r2, #2
 800320e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800321a:	2b00      	cmp	r3, #0
 800321c:	d003      	beq.n	8003226 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f000 f8da 	bl	80033d8 <HAL_TIM_IC_CaptureCallback>
 8003224:	e005      	b.n	8003232 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f8cd 	bl	80033c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 f8dc 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	f003 0308 	and.w	r3, r3, #8
 8003242:	2b08      	cmp	r3, #8
 8003244:	d122      	bne.n	800328c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f003 0308 	and.w	r3, r3, #8
 8003250:	2b08      	cmp	r3, #8
 8003252:	d11b      	bne.n	800328c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f06f 0208 	mvn.w	r2, #8
 800325c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2204      	movs	r2, #4
 8003262:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	69db      	ldr	r3, [r3, #28]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d003      	beq.n	800327a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f000 f8b0 	bl	80033d8 <HAL_TIM_IC_CaptureCallback>
 8003278:	e005      	b.n	8003286 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f8a3 	bl	80033c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 f8b2 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	2b10      	cmp	r3, #16
 8003298:	d122      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	f003 0310 	and.w	r3, r3, #16
 80032a4:	2b10      	cmp	r3, #16
 80032a6:	d11b      	bne.n	80032e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0210 	mvn.w	r2, #16
 80032b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2208      	movs	r2, #8
 80032b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f000 f886 	bl	80033d8 <HAL_TIM_IC_CaptureCallback>
 80032cc:	e005      	b.n	80032da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f879 	bl	80033c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 f888 	bl	80033ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d10e      	bne.n	800330c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d107      	bne.n	800330c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f06f 0201 	mvn.w	r2, #1
 8003304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7fd f9c0 	bl	800068c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003316:	2b80      	cmp	r3, #128	; 0x80
 8003318:	d10e      	bne.n	8003338 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003324:	2b80      	cmp	r3, #128	; 0x80
 8003326:	d107      	bne.n	8003338 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f8d7 	bl	80034e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003346:	d10e      	bne.n	8003366 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003352:	2b80      	cmp	r3, #128	; 0x80
 8003354:	d107      	bne.n	8003366 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800335e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f8c9 	bl	80034f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003370:	2b40      	cmp	r3, #64	; 0x40
 8003372:	d10e      	bne.n	8003392 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68db      	ldr	r3, [r3, #12]
 800337a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800337e:	2b40      	cmp	r3, #64	; 0x40
 8003380:	d107      	bne.n	8003392 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800338a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	f000 f835 	bl	80033fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b20      	cmp	r3, #32
 800339e:	d10e      	bne.n	80033be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	f003 0320 	and.w	r3, r3, #32
 80033aa:	2b20      	cmp	r3, #32
 80033ac:	d107      	bne.n	80033be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f06f 0220 	mvn.w	r2, #32
 80033b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f88b 	bl	80034d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bc80      	pop	{r7}
 80033d6:	4770      	bx	lr

080033d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bc80      	pop	{r7}
 80033e8:	4770      	bx	lr

080033ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80033f2:	bf00      	nop
 80033f4:	370c      	adds	r7, #12
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bc80      	pop	{r7}
 80033fa:	4770      	bx	lr

080033fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
	...

08003410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a29      	ldr	r2, [pc, #164]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d003      	beq.n	8003430 <TIM_Base_SetConfig+0x20>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800342e:	d108      	bne.n	8003442 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003436:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	4313      	orrs	r3, r2
 8003440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a20      	ldr	r2, [pc, #128]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d00b      	beq.n	8003462 <TIM_Base_SetConfig+0x52>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003450:	d007      	beq.n	8003462 <TIM_Base_SetConfig+0x52>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <TIM_Base_SetConfig+0xbc>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d003      	beq.n	8003462 <TIM_Base_SetConfig+0x52>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a1c      	ldr	r2, [pc, #112]	; (80034d0 <TIM_Base_SetConfig+0xc0>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d108      	bne.n	8003474 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	4313      	orrs	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	4313      	orrs	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	689a      	ldr	r2, [r3, #8]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a0b      	ldr	r2, [pc, #44]	; (80034c8 <TIM_Base_SetConfig+0xb8>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d007      	beq.n	80034b0 <TIM_Base_SetConfig+0xa0>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	4a0a      	ldr	r2, [pc, #40]	; (80034cc <TIM_Base_SetConfig+0xbc>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d003      	beq.n	80034b0 <TIM_Base_SetConfig+0xa0>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4a09      	ldr	r2, [pc, #36]	; (80034d0 <TIM_Base_SetConfig+0xc0>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d103      	bne.n	80034b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	615a      	str	r2, [r3, #20]
}
 80034be:	bf00      	nop
 80034c0:	3714      	adds	r7, #20
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bc80      	pop	{r7}
 80034c6:	4770      	bx	lr
 80034c8:	40012c00 	.word	0x40012c00
 80034cc:	40014400 	.word	0x40014400
 80034d0:	40014800 	.word	0x40014800

080034d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr

080034e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr

0800350a <LL_RCC_GetUSARTClockSource>:
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8003512:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003516:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	401a      	ands	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	041b      	lsls	r3, r3, #16
 8003522:	4313      	orrs	r3, r2
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	bc80      	pop	{r7}
 800352c:	4770      	bx	lr

0800352e <LL_RCC_GetLPUARTClockSource>:
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8003536:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800353a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4013      	ands	r3, r2
}
 8003542:	4618      	mov	r0, r3
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	bc80      	pop	{r7}
 800354a:	4770      	bx	lr

0800354c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e042      	b.n	80035e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003564:	2b00      	cmp	r3, #0
 8003566:	d106      	bne.n	8003576 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f7fd fa79 	bl	8000a68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2224      	movs	r2, #36	; 0x24
 800357a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0201 	bic.w	r2, r2, #1
 800358c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f82c 	bl	80035ec <UART_SetConfig>
 8003594:	4603      	mov	r3, r0
 8003596:	2b01      	cmp	r3, #1
 8003598:	d101      	bne.n	800359e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e022      	b.n	80035e4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d002      	beq.n	80035ac <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 fa70 	bl	8003a8c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	685a      	ldr	r2, [r3, #4]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f042 0201 	orr.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 faf6 	bl	8003bce <UART_CheckIdleState>
 80035e2:	4603      	mov	r3, r0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035ec:	b5b0      	push	{r4, r5, r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	431a      	orrs	r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	4313      	orrs	r3, r2
 800360e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	4bab      	ldr	r3, [pc, #684]	; (80038c4 <UART_SetConfig+0x2d8>)
 8003618:	4013      	ands	r3, r2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	69f9      	ldr	r1, [r7, #28]
 8003620:	430b      	orrs	r3, r1
 8003622:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68da      	ldr	r2, [r3, #12]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4aa0      	ldr	r2, [pc, #640]	; (80038c8 <UART_SetConfig+0x2dc>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d004      	beq.n	8003654 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	69fa      	ldr	r2, [r7, #28]
 8003650:	4313      	orrs	r3, r2
 8003652:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800365e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	6812      	ldr	r2, [r2, #0]
 8003666:	69f9      	ldr	r1, [r7, #28]
 8003668:	430b      	orrs	r3, r1
 800366a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	f023 010f 	bic.w	r1, r3, #15
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a91      	ldr	r2, [pc, #580]	; (80038cc <UART_SetConfig+0x2e0>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d122      	bne.n	80036d2 <UART_SetConfig+0xe6>
 800368c:	2003      	movs	r0, #3
 800368e:	f7ff ff3c 	bl	800350a <LL_RCC_GetUSARTClockSource>
 8003692:	4603      	mov	r3, r0
 8003694:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8003698:	2b03      	cmp	r3, #3
 800369a:	d817      	bhi.n	80036cc <UART_SetConfig+0xe0>
 800369c:	a201      	add	r2, pc, #4	; (adr r2, 80036a4 <UART_SetConfig+0xb8>)
 800369e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a2:	bf00      	nop
 80036a4:	080036b5 	.word	0x080036b5
 80036a8:	080036c1 	.word	0x080036c1
 80036ac:	080036bb 	.word	0x080036bb
 80036b0:	080036c7 	.word	0x080036c7
 80036b4:	2301      	movs	r3, #1
 80036b6:	76fb      	strb	r3, [r7, #27]
 80036b8:	e072      	b.n	80037a0 <UART_SetConfig+0x1b4>
 80036ba:	2302      	movs	r3, #2
 80036bc:	76fb      	strb	r3, [r7, #27]
 80036be:	e06f      	b.n	80037a0 <UART_SetConfig+0x1b4>
 80036c0:	2304      	movs	r3, #4
 80036c2:	76fb      	strb	r3, [r7, #27]
 80036c4:	e06c      	b.n	80037a0 <UART_SetConfig+0x1b4>
 80036c6:	2308      	movs	r3, #8
 80036c8:	76fb      	strb	r3, [r7, #27]
 80036ca:	e069      	b.n	80037a0 <UART_SetConfig+0x1b4>
 80036cc:	2310      	movs	r3, #16
 80036ce:	76fb      	strb	r3, [r7, #27]
 80036d0:	e066      	b.n	80037a0 <UART_SetConfig+0x1b4>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a7e      	ldr	r2, [pc, #504]	; (80038d0 <UART_SetConfig+0x2e4>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d134      	bne.n	8003746 <UART_SetConfig+0x15a>
 80036dc:	200c      	movs	r0, #12
 80036de:	f7ff ff14 	bl	800350a <LL_RCC_GetUSARTClockSource>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80036e8:	2b0c      	cmp	r3, #12
 80036ea:	d829      	bhi.n	8003740 <UART_SetConfig+0x154>
 80036ec:	a201      	add	r2, pc, #4	; (adr r2, 80036f4 <UART_SetConfig+0x108>)
 80036ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036f2:	bf00      	nop
 80036f4:	08003729 	.word	0x08003729
 80036f8:	08003741 	.word	0x08003741
 80036fc:	08003741 	.word	0x08003741
 8003700:	08003741 	.word	0x08003741
 8003704:	08003735 	.word	0x08003735
 8003708:	08003741 	.word	0x08003741
 800370c:	08003741 	.word	0x08003741
 8003710:	08003741 	.word	0x08003741
 8003714:	0800372f 	.word	0x0800372f
 8003718:	08003741 	.word	0x08003741
 800371c:	08003741 	.word	0x08003741
 8003720:	08003741 	.word	0x08003741
 8003724:	0800373b 	.word	0x0800373b
 8003728:	2300      	movs	r3, #0
 800372a:	76fb      	strb	r3, [r7, #27]
 800372c:	e038      	b.n	80037a0 <UART_SetConfig+0x1b4>
 800372e:	2302      	movs	r3, #2
 8003730:	76fb      	strb	r3, [r7, #27]
 8003732:	e035      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003734:	2304      	movs	r3, #4
 8003736:	76fb      	strb	r3, [r7, #27]
 8003738:	e032      	b.n	80037a0 <UART_SetConfig+0x1b4>
 800373a:	2308      	movs	r3, #8
 800373c:	76fb      	strb	r3, [r7, #27]
 800373e:	e02f      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003740:	2310      	movs	r3, #16
 8003742:	76fb      	strb	r3, [r7, #27]
 8003744:	e02c      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a5f      	ldr	r2, [pc, #380]	; (80038c8 <UART_SetConfig+0x2dc>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d125      	bne.n	800379c <UART_SetConfig+0x1b0>
 8003750:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8003754:	f7ff feeb 	bl	800352e <LL_RCC_GetLPUARTClockSource>
 8003758:	4603      	mov	r3, r0
 800375a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800375e:	d017      	beq.n	8003790 <UART_SetConfig+0x1a4>
 8003760:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003764:	d817      	bhi.n	8003796 <UART_SetConfig+0x1aa>
 8003766:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800376a:	d00b      	beq.n	8003784 <UART_SetConfig+0x198>
 800376c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003770:	d811      	bhi.n	8003796 <UART_SetConfig+0x1aa>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d003      	beq.n	800377e <UART_SetConfig+0x192>
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800377a:	d006      	beq.n	800378a <UART_SetConfig+0x19e>
 800377c:	e00b      	b.n	8003796 <UART_SetConfig+0x1aa>
 800377e:	2300      	movs	r3, #0
 8003780:	76fb      	strb	r3, [r7, #27]
 8003782:	e00d      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003784:	2302      	movs	r3, #2
 8003786:	76fb      	strb	r3, [r7, #27]
 8003788:	e00a      	b.n	80037a0 <UART_SetConfig+0x1b4>
 800378a:	2304      	movs	r3, #4
 800378c:	76fb      	strb	r3, [r7, #27]
 800378e:	e007      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003790:	2308      	movs	r3, #8
 8003792:	76fb      	strb	r3, [r7, #27]
 8003794:	e004      	b.n	80037a0 <UART_SetConfig+0x1b4>
 8003796:	2310      	movs	r3, #16
 8003798:	76fb      	strb	r3, [r7, #27]
 800379a:	e001      	b.n	80037a0 <UART_SetConfig+0x1b4>
 800379c:	2310      	movs	r3, #16
 800379e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a48      	ldr	r2, [pc, #288]	; (80038c8 <UART_SetConfig+0x2dc>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	f040 8098 	bne.w	80038dc <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037ac:	7efb      	ldrb	r3, [r7, #27]
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d823      	bhi.n	80037fa <UART_SetConfig+0x20e>
 80037b2:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <UART_SetConfig+0x1cc>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	080037dd 	.word	0x080037dd
 80037bc:	080037fb 	.word	0x080037fb
 80037c0:	080037e5 	.word	0x080037e5
 80037c4:	080037fb 	.word	0x080037fb
 80037c8:	080037eb 	.word	0x080037eb
 80037cc:	080037fb 	.word	0x080037fb
 80037d0:	080037fb 	.word	0x080037fb
 80037d4:	080037fb 	.word	0x080037fb
 80037d8:	080037f3 	.word	0x080037f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037dc:	f7fe fcd8 	bl	8002190 <HAL_RCC_GetPCLK1Freq>
 80037e0:	6178      	str	r0, [r7, #20]
        break;
 80037e2:	e00f      	b.n	8003804 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037e4:	4b3b      	ldr	r3, [pc, #236]	; (80038d4 <UART_SetConfig+0x2e8>)
 80037e6:	617b      	str	r3, [r7, #20]
        break;
 80037e8:	e00c      	b.n	8003804 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037ea:	f7fe fc1d 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 80037ee:	6178      	str	r0, [r7, #20]
        break;
 80037f0:	e008      	b.n	8003804 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037f6:	617b      	str	r3, [r7, #20]
        break;
 80037f8:	e004      	b.n	8003804 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 80037fa:	2300      	movs	r3, #0
 80037fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	76bb      	strb	r3, [r7, #26]
        break;
 8003802:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8128 	beq.w	8003a5c <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	4a31      	ldr	r2, [pc, #196]	; (80038d8 <UART_SetConfig+0x2ec>)
 8003812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003816:	461a      	mov	r2, r3
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	fbb3 f3f2 	udiv	r3, r3, r2
 800381e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	429a      	cmp	r2, r3
 800382e:	d305      	bcc.n	800383c <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	429a      	cmp	r2, r3
 800383a:	d902      	bls.n	8003842 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	76bb      	strb	r3, [r7, #26]
 8003840:	e10c      	b.n	8003a5c <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4618      	mov	r0, r3
 8003846:	f04f 0100 	mov.w	r1, #0
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	4a22      	ldr	r2, [pc, #136]	; (80038d8 <UART_SetConfig+0x2ec>)
 8003850:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003854:	b29a      	uxth	r2, r3
 8003856:	f04f 0300 	mov.w	r3, #0
 800385a:	f7fc fc91 	bl	8000180 <__aeabi_uldivmod>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	020b      	lsls	r3, r1, #8
 8003870:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003874:	0202      	lsls	r2, r0, #8
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	6849      	ldr	r1, [r1, #4]
 800387a:	0849      	lsrs	r1, r1, #1
 800387c:	4608      	mov	r0, r1
 800387e:	f04f 0100 	mov.w	r1, #0
 8003882:	1814      	adds	r4, r2, r0
 8003884:	eb43 0501 	adc.w	r5, r3, r1
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	461a      	mov	r2, r3
 800388e:	f04f 0300 	mov.w	r3, #0
 8003892:	4620      	mov	r0, r4
 8003894:	4629      	mov	r1, r5
 8003896:	f7fc fc73 	bl	8000180 <__aeabi_uldivmod>
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	4613      	mov	r3, r2
 80038a0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038a8:	d308      	bcc.n	80038bc <UART_SetConfig+0x2d0>
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038b0:	d204      	bcs.n	80038bc <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	693a      	ldr	r2, [r7, #16]
 80038b8:	60da      	str	r2, [r3, #12]
 80038ba:	e0cf      	b.n	8003a5c <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	76bb      	strb	r3, [r7, #26]
 80038c0:	e0cc      	b.n	8003a5c <UART_SetConfig+0x470>
 80038c2:	bf00      	nop
 80038c4:	cfff69f3 	.word	0xcfff69f3
 80038c8:	40008000 	.word	0x40008000
 80038cc:	40013800 	.word	0x40013800
 80038d0:	40004400 	.word	0x40004400
 80038d4:	00f42400 	.word	0x00f42400
 80038d8:	08009d58 	.word	0x08009d58
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038e4:	d165      	bne.n	80039b2 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 80038e6:	7efb      	ldrb	r3, [r7, #27]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d828      	bhi.n	800393e <UART_SetConfig+0x352>
 80038ec:	a201      	add	r2, pc, #4	; (adr r2, 80038f4 <UART_SetConfig+0x308>)
 80038ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f2:	bf00      	nop
 80038f4:	08003919 	.word	0x08003919
 80038f8:	08003921 	.word	0x08003921
 80038fc:	08003929 	.word	0x08003929
 8003900:	0800393f 	.word	0x0800393f
 8003904:	0800392f 	.word	0x0800392f
 8003908:	0800393f 	.word	0x0800393f
 800390c:	0800393f 	.word	0x0800393f
 8003910:	0800393f 	.word	0x0800393f
 8003914:	08003937 	.word	0x08003937
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003918:	f7fe fc3a 	bl	8002190 <HAL_RCC_GetPCLK1Freq>
 800391c:	6178      	str	r0, [r7, #20]
        break;
 800391e:	e013      	b.n	8003948 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003920:	f7fe fc48 	bl	80021b4 <HAL_RCC_GetPCLK2Freq>
 8003924:	6178      	str	r0, [r7, #20]
        break;
 8003926:	e00f      	b.n	8003948 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003928:	4b56      	ldr	r3, [pc, #344]	; (8003a84 <UART_SetConfig+0x498>)
 800392a:	617b      	str	r3, [r7, #20]
        break;
 800392c:	e00c      	b.n	8003948 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800392e:	f7fe fb7b 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 8003932:	6178      	str	r0, [r7, #20]
        break;
 8003934:	e008      	b.n	8003948 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003936:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800393a:	617b      	str	r3, [r7, #20]
        break;
 800393c:	e004      	b.n	8003948 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 800393e:	2300      	movs	r3, #0
 8003940:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	76bb      	strb	r3, [r7, #26]
        break;
 8003946:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 8086 	beq.w	8003a5c <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	4a4c      	ldr	r2, [pc, #304]	; (8003a88 <UART_SetConfig+0x49c>)
 8003956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800395a:	461a      	mov	r2, r3
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003962:	005a      	lsls	r2, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	085b      	lsrs	r3, r3, #1
 800396a:	441a      	add	r2, r3
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	fbb2 f3f3 	udiv	r3, r2, r3
 8003974:	b29b      	uxth	r3, r3
 8003976:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b0f      	cmp	r3, #15
 800397c:	d916      	bls.n	80039ac <UART_SetConfig+0x3c0>
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003984:	d212      	bcs.n	80039ac <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	b29b      	uxth	r3, r3
 800398a:	f023 030f 	bic.w	r3, r3, #15
 800398e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	085b      	lsrs	r3, r3, #1
 8003994:	b29b      	uxth	r3, r3
 8003996:	f003 0307 	and.w	r3, r3, #7
 800399a:	b29a      	uxth	r2, r3
 800399c:	89fb      	ldrh	r3, [r7, #14]
 800399e:	4313      	orrs	r3, r2
 80039a0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	89fa      	ldrh	r2, [r7, #14]
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	e057      	b.n	8003a5c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	76bb      	strb	r3, [r7, #26]
 80039b0:	e054      	b.n	8003a5c <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039b2:	7efb      	ldrb	r3, [r7, #27]
 80039b4:	2b08      	cmp	r3, #8
 80039b6:	d828      	bhi.n	8003a0a <UART_SetConfig+0x41e>
 80039b8:	a201      	add	r2, pc, #4	; (adr r2, 80039c0 <UART_SetConfig+0x3d4>)
 80039ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039be:	bf00      	nop
 80039c0:	080039e5 	.word	0x080039e5
 80039c4:	080039ed 	.word	0x080039ed
 80039c8:	080039f5 	.word	0x080039f5
 80039cc:	08003a0b 	.word	0x08003a0b
 80039d0:	080039fb 	.word	0x080039fb
 80039d4:	08003a0b 	.word	0x08003a0b
 80039d8:	08003a0b 	.word	0x08003a0b
 80039dc:	08003a0b 	.word	0x08003a0b
 80039e0:	08003a03 	.word	0x08003a03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039e4:	f7fe fbd4 	bl	8002190 <HAL_RCC_GetPCLK1Freq>
 80039e8:	6178      	str	r0, [r7, #20]
        break;
 80039ea:	e013      	b.n	8003a14 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039ec:	f7fe fbe2 	bl	80021b4 <HAL_RCC_GetPCLK2Freq>
 80039f0:	6178      	str	r0, [r7, #20]
        break;
 80039f2:	e00f      	b.n	8003a14 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039f4:	4b23      	ldr	r3, [pc, #140]	; (8003a84 <UART_SetConfig+0x498>)
 80039f6:	617b      	str	r3, [r7, #20]
        break;
 80039f8:	e00c      	b.n	8003a14 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039fa:	f7fe fb15 	bl	8002028 <HAL_RCC_GetSysClockFreq>
 80039fe:	6178      	str	r0, [r7, #20]
        break;
 8003a00:	e008      	b.n	8003a14 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a06:	617b      	str	r3, [r7, #20]
        break;
 8003a08:	e004      	b.n	8003a14 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	76bb      	strb	r3, [r7, #26]
        break;
 8003a12:	bf00      	nop
    }

    if (pclk != 0U)
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d020      	beq.n	8003a5c <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	4a1a      	ldr	r2, [pc, #104]	; (8003a88 <UART_SetConfig+0x49c>)
 8003a20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a24:	461a      	mov	r2, r3
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	441a      	add	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2b0f      	cmp	r3, #15
 8003a44:	d908      	bls.n	8003a58 <UART_SetConfig+0x46c>
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a4c:	d204      	bcs.n	8003a58 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	60da      	str	r2, [r3, #12]
 8003a56:	e001      	b.n	8003a5c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8003a78:	7ebb      	ldrb	r3, [r7, #26]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3720      	adds	r7, #32
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bdb0      	pop	{r4, r5, r7, pc}
 8003a82:	bf00      	nop
 8003a84:	00f42400 	.word	0x00f42400
 8003a88:	08009d58 	.word	0x08009d58

08003a8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00a      	beq.n	8003ab6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00a      	beq.n	8003afa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	430a      	orrs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00a      	beq.n	8003b1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	f003 0310 	and.w	r3, r3, #16
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00a      	beq.n	8003b3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b42:	f003 0320 	and.w	r3, r3, #32
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d01a      	beq.n	8003ba2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b8a:	d10a      	bne.n	8003ba2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	605a      	str	r2, [r3, #4]
  }
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr

08003bce <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af02      	add	r7, sp, #8
 8003bd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003bde:	f7fc ffe5 	bl	8000bac <HAL_GetTick>
 8003be2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b08      	cmp	r3, #8
 8003bf0:	d10e      	bne.n	8003c10 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bf2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f82f 	bl	8003c64 <UART_WaitOnFlagUntilTimeout>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e025      	b.n	8003c5c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0304 	and.w	r3, r3, #4
 8003c1a:	2b04      	cmp	r3, #4
 8003c1c:	d10e      	bne.n	8003c3c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c1e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f819 	bl	8003c64 <UART_WaitOnFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e00f      	b.n	8003c5c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2220      	movs	r2, #32
 8003c48:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	603b      	str	r3, [r7, #0]
 8003c70:	4613      	mov	r3, r2
 8003c72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c74:	e062      	b.n	8003d3c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7c:	d05e      	beq.n	8003d3c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c7e:	f7fc ff95 	bl	8000bac <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	69ba      	ldr	r2, [r7, #24]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d302      	bcc.n	8003c94 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d11d      	bne.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ca2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0201 	bic.w	r2, r2, #1
 8003cb2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e045      	b.n	8003d5c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d02e      	beq.n	8003d3c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	69db      	ldr	r3, [r3, #28]
 8003ce4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ce8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cec:	d126      	bne.n	8003d3c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cf6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003d06:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0201 	bic.w	r2, r2, #1
 8003d16:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e00f      	b.n	8003d5c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	69da      	ldr	r2, [r3, #28]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	4013      	ands	r3, r2
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	bf0c      	ite	eq
 8003d4c:	2301      	moveq	r3, #1
 8003d4e:	2300      	movne	r3, #0
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	461a      	mov	r2, r3
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d08d      	beq.n	8003c76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_UARTEx_DisableFifoMode+0x16>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e027      	b.n	8003dca <HAL_UARTEx_DisableFifoMode+0x66>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2224      	movs	r2, #36	; 0x24
 8003d86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0201 	bic.w	r2, r2, #1
 8003da0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003da8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3714      	adds	r7, #20
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d101      	bne.n	8003dec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e02d      	b.n	8003e48 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2224      	movs	r2, #36	; 0x24
 8003df8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f022 0201 	bic.w	r2, r2, #1
 8003e12:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 f84f 	bl	8003ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2220      	movs	r2, #32
 8003e3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d101      	bne.n	8003e68 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003e64:	2302      	movs	r3, #2
 8003e66:	e02d      	b.n	8003ec4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2224      	movs	r2, #36	; 0x24
 8003e74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	430a      	orrs	r2, r1
 8003ea2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f811 	bl	8003ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b089      	sub	sp, #36	; 0x24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8003ed4:	4a2e      	ldr	r2, [pc, #184]	; (8003f90 <UARTEx_SetNbDataToProcess+0xc4>)
 8003ed6:	f107 0314 	add.w	r3, r7, #20
 8003eda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ede:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8003ee2:	4a2c      	ldr	r2, [pc, #176]	; (8003f94 <UARTEx_SetNbDataToProcess+0xc8>)
 8003ee4:	f107 030c 	add.w	r3, r7, #12
 8003ee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003eec:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d108      	bne.n	8003f0a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003f08:	e03d      	b.n	8003f86 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003f0a:	2308      	movs	r3, #8
 8003f0c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003f0e:	2308      	movs	r3, #8
 8003f10:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	0e5b      	lsrs	r3, r3, #25
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	0f5b      	lsrs	r3, r3, #29
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f32:	7fbb      	ldrb	r3, [r7, #30]
 8003f34:	7f3a      	ldrb	r2, [r7, #28]
 8003f36:	f107 0120 	add.w	r1, r7, #32
 8003f3a:	440a      	add	r2, r1
 8003f3c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003f40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003f44:	7f3a      	ldrb	r2, [r7, #28]
 8003f46:	f107 0120 	add.w	r1, r7, #32
 8003f4a:	440a      	add	r2, r1
 8003f4c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003f50:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f54:	b29a      	uxth	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f5c:	7ffb      	ldrb	r3, [r7, #31]
 8003f5e:	7f7a      	ldrb	r2, [r7, #29]
 8003f60:	f107 0120 	add.w	r1, r7, #32
 8003f64:	440a      	add	r2, r1
 8003f66:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8003f6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003f6e:	7f7a      	ldrb	r2, [r7, #29]
 8003f70:	f107 0120 	add.w	r1, r7, #32
 8003f74:	440a      	add	r2, r1
 8003f76:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003f7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003f86:	bf00      	nop
 8003f88:	3724      	adds	r7, #36	; 0x24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bc80      	pop	{r7}
 8003f8e:	4770      	bx	lr
 8003f90:	08009c1c 	.word	0x08009c1c
 8003f94:	08009c24 	.word	0x08009c24

08003f98 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003f9c:	bf00      	nop
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr

08003fa4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003faa:	f3ef 8305 	mrs	r3, IPSR
 8003fae:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fb0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10f      	bne.n	8003fd6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8003fba:	607b      	str	r3, [r7, #4]
  return(result);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d105      	bne.n	8003fce <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fc2:	f3ef 8311 	mrs	r3, BASEPRI
 8003fc6:	603b      	str	r3, [r7, #0]
  return(result);
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <osKernelInitialize+0x3a>
 8003fce:	4b0d      	ldr	r3, [pc, #52]	; (8004004 <osKernelInitialize+0x60>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d103      	bne.n	8003fde <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8003fd6:	f06f 0305 	mvn.w	r3, #5
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	e00c      	b.n	8003ff8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003fde:	4b09      	ldr	r3, [pc, #36]	; (8004004 <osKernelInitialize+0x60>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d105      	bne.n	8003ff2 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003fe6:	4b07      	ldr	r3, [pc, #28]	; (8004004 <osKernelInitialize+0x60>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003fec:	2300      	movs	r3, #0
 8003fee:	60fb      	str	r3, [r7, #12]
 8003ff0:	e002      	b.n	8003ff8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003ff2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ff6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3714      	adds	r7, #20
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bc80      	pop	{r7}
 8004002:	4770      	bx	lr
 8004004:	20000030 	.word	0x20000030

08004008 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800400e:	f3ef 8305 	mrs	r3, IPSR
 8004012:	60bb      	str	r3, [r7, #8]
  return(result);
 8004014:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10f      	bne.n	800403a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800401a:	f3ef 8310 	mrs	r3, PRIMASK
 800401e:	607b      	str	r3, [r7, #4]
  return(result);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d105      	bne.n	8004032 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004026:	f3ef 8311 	mrs	r3, BASEPRI
 800402a:	603b      	str	r3, [r7, #0]
  return(result);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d007      	beq.n	8004042 <osKernelStart+0x3a>
 8004032:	4b0f      	ldr	r3, [pc, #60]	; (8004070 <osKernelStart+0x68>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b02      	cmp	r3, #2
 8004038:	d103      	bne.n	8004042 <osKernelStart+0x3a>
    stat = osErrorISR;
 800403a:	f06f 0305 	mvn.w	r3, #5
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e010      	b.n	8004064 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004042:	4b0b      	ldr	r3, [pc, #44]	; (8004070 <osKernelStart+0x68>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d109      	bne.n	800405e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800404a:	f7ff ffa5 	bl	8003f98 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800404e:	4b08      	ldr	r3, [pc, #32]	; (8004070 <osKernelStart+0x68>)
 8004050:	2202      	movs	r2, #2
 8004052:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004054:	f001 f880 	bl	8005158 <vTaskStartScheduler>
      stat = osOK;
 8004058:	2300      	movs	r3, #0
 800405a:	60fb      	str	r3, [r7, #12]
 800405c:	e002      	b.n	8004064 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800405e:	f04f 33ff 	mov.w	r3, #4294967295
 8004062:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004064:	68fb      	ldr	r3, [r7, #12]
}
 8004066:	4618      	mov	r0, r3
 8004068:	3710      	adds	r7, #16
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000030 	.word	0x20000030

08004074 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004074:	b580      	push	{r7, lr}
 8004076:	b090      	sub	sp, #64	; 0x40
 8004078:	af04      	add	r7, sp, #16
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004080:	2300      	movs	r3, #0
 8004082:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004084:	f3ef 8305 	mrs	r3, IPSR
 8004088:	61fb      	str	r3, [r7, #28]
  return(result);
 800408a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800408c:	2b00      	cmp	r3, #0
 800408e:	f040 808f 	bne.w	80041b0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004092:	f3ef 8310 	mrs	r3, PRIMASK
 8004096:	61bb      	str	r3, [r7, #24]
  return(result);
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d105      	bne.n	80040aa <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800409e:	f3ef 8311 	mrs	r3, BASEPRI
 80040a2:	617b      	str	r3, [r7, #20]
  return(result);
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <osThreadNew+0x3e>
 80040aa:	4b44      	ldr	r3, [pc, #272]	; (80041bc <osThreadNew+0x148>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d07e      	beq.n	80041b0 <osThreadNew+0x13c>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d07b      	beq.n	80041b0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80040b8:	2380      	movs	r3, #128	; 0x80
 80040ba:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80040bc:	2318      	movs	r3, #24
 80040be:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80040c0:	2300      	movs	r3, #0
 80040c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80040c4:	f04f 33ff 	mov.w	r3, #4294967295
 80040c8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d045      	beq.n	800415c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <osThreadNew+0x6a>
        name = attr->name;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d002      	beq.n	80040ec <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d008      	beq.n	8004104 <osThreadNew+0x90>
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	2b38      	cmp	r3, #56	; 0x38
 80040f6:	d805      	bhi.n	8004104 <osThreadNew+0x90>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	d001      	beq.n	8004108 <osThreadNew+0x94>
        return (NULL);
 8004104:	2300      	movs	r3, #0
 8004106:	e054      	b.n	80041b2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	695b      	ldr	r3, [r3, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d003      	beq.n	8004118 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	089b      	lsrs	r3, r3, #2
 8004116:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00e      	beq.n	800413e <osThreadNew+0xca>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	2b5b      	cmp	r3, #91	; 0x5b
 8004126:	d90a      	bls.n	800413e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800412c:	2b00      	cmp	r3, #0
 800412e:	d006      	beq.n	800413e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <osThreadNew+0xca>
        mem = 1;
 8004138:	2301      	movs	r3, #1
 800413a:	623b      	str	r3, [r7, #32]
 800413c:	e010      	b.n	8004160 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10c      	bne.n	8004160 <osThreadNew+0xec>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d108      	bne.n	8004160 <osThreadNew+0xec>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d104      	bne.n	8004160 <osThreadNew+0xec>
          mem = 0;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
 800415a:	e001      	b.n	8004160 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800415c:	2300      	movs	r3, #0
 800415e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d110      	bne.n	8004188 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800416e:	9202      	str	r2, [sp, #8]
 8004170:	9301      	str	r3, [sp, #4]
 8004172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800417a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fe15 	bl	8004dac <xTaskCreateStatic>
 8004182:	4603      	mov	r3, r0
 8004184:	613b      	str	r3, [r7, #16]
 8004186:	e013      	b.n	80041b0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8004188:	6a3b      	ldr	r3, [r7, #32]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d110      	bne.n	80041b0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800418e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004190:	b29a      	uxth	r2, r3
 8004192:	f107 0310 	add.w	r3, r7, #16
 8004196:	9301      	str	r3, [sp, #4]
 8004198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fe60 	bl	8004e66 <xTaskCreate>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d001      	beq.n	80041b0 <osThreadNew+0x13c>
          hTask = NULL;
 80041ac:	2300      	movs	r3, #0
 80041ae:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80041b0:	693b      	ldr	r3, [r7, #16]
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	3730      	adds	r7, #48	; 0x30
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000030 	.word	0x20000030

080041c0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041c8:	f3ef 8305 	mrs	r3, IPSR
 80041cc:	613b      	str	r3, [r7, #16]
  return(result);
 80041ce:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10f      	bne.n	80041f4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d4:	f3ef 8310 	mrs	r3, PRIMASK
 80041d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d105      	bne.n	80041ec <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80041e0:	f3ef 8311 	mrs	r3, BASEPRI
 80041e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d007      	beq.n	80041fc <osDelay+0x3c>
 80041ec:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <osDelay+0x58>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d103      	bne.n	80041fc <osDelay+0x3c>
    stat = osErrorISR;
 80041f4:	f06f 0305 	mvn.w	r3, #5
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	e007      	b.n	800420c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <osDelay+0x4c>
      vTaskDelay(ticks);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 ff72 	bl	80050f0 <vTaskDelay>
    }
  }

  return (stat);
 800420c:	697b      	ldr	r3, [r7, #20]
}
 800420e:	4618      	mov	r0, r3
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	20000030 	.word	0x20000030

0800421c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800421c:	b480      	push	{r7}
 800421e:	b085      	sub	sp, #20
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4a06      	ldr	r2, [pc, #24]	; (8004244 <vApplicationGetIdleTaskMemory+0x28>)
 800422c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	4a05      	ldr	r2, [pc, #20]	; (8004248 <vApplicationGetIdleTaskMemory+0x2c>)
 8004232:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2280      	movs	r2, #128	; 0x80
 8004238:	601a      	str	r2, [r3, #0]
}
 800423a:	bf00      	nop
 800423c:	3714      	adds	r7, #20
 800423e:	46bd      	mov	sp, r7
 8004240:	bc80      	pop	{r7}
 8004242:	4770      	bx	lr
 8004244:	20000034 	.word	0x20000034
 8004248:	20000090 	.word	0x20000090

0800424c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800424c:	b480      	push	{r7}
 800424e:	b085      	sub	sp, #20
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	4a07      	ldr	r2, [pc, #28]	; (8004278 <vApplicationGetTimerTaskMemory+0x2c>)
 800425c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	4a06      	ldr	r2, [pc, #24]	; (800427c <vApplicationGetTimerTaskMemory+0x30>)
 8004262:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f44f 7280 	mov.w	r2, #256	; 0x100
 800426a:	601a      	str	r2, [r3, #0]
}
 800426c:	bf00      	nop
 800426e:	3714      	adds	r7, #20
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	20000290 	.word	0x20000290
 800427c:	200002ec 	.word	0x200002ec

08004280 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f103 0208 	add.w	r2, r3, #8
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f04f 32ff 	mov.w	r2, #4294967295
 8004298:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f103 0208 	add.w	r2, r3, #8
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f103 0208 	add.w	r2, r3, #8
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80042b4:	bf00      	nop
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bc80      	pop	{r7}
 80042bc:	4770      	bx	lr

080042be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80042be:	b480      	push	{r7}
 80042c0:	b083      	sub	sp, #12
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr

080042d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042d6:	b480      	push	{r7}
 80042d8:	b085      	sub	sp, #20
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
 80042de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	683a      	ldr	r2, [r7, #0]
 8004300:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	601a      	str	r2, [r3, #0]
}
 8004312:	bf00      	nop
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr

0800431c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004332:	d103      	bne.n	800433c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	60fb      	str	r3, [r7, #12]
 800433a:	e00c      	b.n	8004356 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3308      	adds	r3, #8
 8004340:	60fb      	str	r3, [r7, #12]
 8004342:	e002      	b.n	800434a <vListInsert+0x2e>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	429a      	cmp	r2, r3
 8004354:	d2f6      	bcs.n	8004344 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	685a      	ldr	r2, [r3, #4]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	601a      	str	r2, [r3, #0]
}
 8004382:	bf00      	nop
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr

0800438c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	6892      	ldr	r2, [r2, #8]
 80043a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	6852      	ldr	r2, [r2, #4]
 80043ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d103      	bne.n	80043c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	1e5a      	subs	r2, r3, #1
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3714      	adds	r7, #20
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr
	...

080043e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004406:	bf00      	nop
 8004408:	e7fe      	b.n	8004408 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800440a:	f002 f807 	bl	800641c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004416:	68f9      	ldr	r1, [r7, #12]
 8004418:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800441a:	fb01 f303 	mul.w	r3, r1, r3
 800441e:	441a      	add	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443a:	3b01      	subs	r3, #1
 800443c:	68f9      	ldr	r1, [r7, #12]
 800443e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004440:	fb01 f303 	mul.w	r3, r1, r3
 8004444:	441a      	add	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	22ff      	movs	r2, #255	; 0xff
 800444e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	22ff      	movs	r2, #255	; 0xff
 8004456:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d114      	bne.n	800448a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01a      	beq.n	800449e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	3310      	adds	r3, #16
 800446c:	4618      	mov	r0, r3
 800446e:	f001 f8f9 	bl	8005664 <xTaskRemoveFromEventList>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d012      	beq.n	800449e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004478:	4b0c      	ldr	r3, [pc, #48]	; (80044ac <xQueueGenericReset+0xcc>)
 800447a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447e:	601a      	str	r2, [r3, #0]
 8004480:	f3bf 8f4f 	dsb	sy
 8004484:	f3bf 8f6f 	isb	sy
 8004488:	e009      	b.n	800449e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	3310      	adds	r3, #16
 800448e:	4618      	mov	r0, r3
 8004490:	f7ff fef6 	bl	8004280 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	3324      	adds	r3, #36	; 0x24
 8004498:	4618      	mov	r0, r3
 800449a:	f7ff fef1 	bl	8004280 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800449e:	f001 ffed 	bl	800647c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80044a2:	2301      	movs	r3, #1
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	e000ed04 	.word	0xe000ed04

080044b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08e      	sub	sp, #56	; 0x38
 80044b4:	af02      	add	r7, sp, #8
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
 80044bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d10a      	bne.n	80044da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80044c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80044d6:	bf00      	nop
 80044d8:	e7fe      	b.n	80044d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10a      	bne.n	80044f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80044e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e4:	f383 8811 	msr	BASEPRI, r3
 80044e8:	f3bf 8f6f 	isb	sy
 80044ec:	f3bf 8f4f 	dsb	sy
 80044f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80044f2:	bf00      	nop
 80044f4:	e7fe      	b.n	80044f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <xQueueGenericCreateStatic+0x52>
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <xQueueGenericCreateStatic+0x56>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <xQueueGenericCreateStatic+0x58>
 8004506:	2300      	movs	r3, #0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10a      	bne.n	8004522 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800450c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004510:	f383 8811 	msr	BASEPRI, r3
 8004514:	f3bf 8f6f 	isb	sy
 8004518:	f3bf 8f4f 	dsb	sy
 800451c:	623b      	str	r3, [r7, #32]
}
 800451e:	bf00      	nop
 8004520:	e7fe      	b.n	8004520 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d102      	bne.n	800452e <xQueueGenericCreateStatic+0x7e>
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <xQueueGenericCreateStatic+0x82>
 800452e:	2301      	movs	r3, #1
 8004530:	e000      	b.n	8004534 <xQueueGenericCreateStatic+0x84>
 8004532:	2300      	movs	r3, #0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10a      	bne.n	800454e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453c:	f383 8811 	msr	BASEPRI, r3
 8004540:	f3bf 8f6f 	isb	sy
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	61fb      	str	r3, [r7, #28]
}
 800454a:	bf00      	nop
 800454c:	e7fe      	b.n	800454c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800454e:	2350      	movs	r3, #80	; 0x50
 8004550:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2b50      	cmp	r3, #80	; 0x50
 8004556:	d00a      	beq.n	800456e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455c:	f383 8811 	msr	BASEPRI, r3
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	61bb      	str	r3, [r7, #24]
}
 800456a:	bf00      	nop
 800456c:	e7fe      	b.n	800456c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800456e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00d      	beq.n	8004596 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800457a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457c:	2201      	movs	r2, #1
 800457e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004582:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004588:	9300      	str	r3, [sp, #0]
 800458a:	4613      	mov	r3, r2
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	68b9      	ldr	r1, [r7, #8]
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 f805 	bl	80045a0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004598:	4618      	mov	r0, r3
 800459a:	3730      	adds	r7, #48	; 0x30
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}

080045a0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d103      	bne.n	80045bc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	601a      	str	r2, [r3, #0]
 80045ba:	e002      	b.n	80045c2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80045ce:	2101      	movs	r1, #1
 80045d0:	69b8      	ldr	r0, [r7, #24]
 80045d2:	f7ff ff05 	bl	80043e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80045de:	bf00      	nop
 80045e0:	3710      	adds	r7, #16
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
	...

080045e8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b08e      	sub	sp, #56	; 0x38
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	60f8      	str	r0, [r7, #12]
 80045f0:	60b9      	str	r1, [r7, #8]
 80045f2:	607a      	str	r2, [r7, #4]
 80045f4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80045f6:	2300      	movs	r3, #0
 80045f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80045fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10a      	bne.n	800461a <xQueueGenericSend+0x32>
	__asm volatile
 8004604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004608:	f383 8811 	msr	BASEPRI, r3
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004616:	bf00      	nop
 8004618:	e7fe      	b.n	8004618 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d103      	bne.n	8004628 <xQueueGenericSend+0x40>
 8004620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <xQueueGenericSend+0x44>
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <xQueueGenericSend+0x46>
 800462c:	2300      	movs	r3, #0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10a      	bne.n	8004648 <xQueueGenericSend+0x60>
	__asm volatile
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004644:	bf00      	nop
 8004646:	e7fe      	b.n	8004646 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	2b02      	cmp	r3, #2
 800464c:	d103      	bne.n	8004656 <xQueueGenericSend+0x6e>
 800464e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <xQueueGenericSend+0x72>
 8004656:	2301      	movs	r3, #1
 8004658:	e000      	b.n	800465c <xQueueGenericSend+0x74>
 800465a:	2300      	movs	r3, #0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10a      	bne.n	8004676 <xQueueGenericSend+0x8e>
	__asm volatile
 8004660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	623b      	str	r3, [r7, #32]
}
 8004672:	bf00      	nop
 8004674:	e7fe      	b.n	8004674 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004676:	f001 f9b3 	bl	80059e0 <xTaskGetSchedulerState>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d102      	bne.n	8004686 <xQueueGenericSend+0x9e>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <xQueueGenericSend+0xa2>
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <xQueueGenericSend+0xa4>
 800468a:	2300      	movs	r3, #0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10a      	bne.n	80046a6 <xQueueGenericSend+0xbe>
	__asm volatile
 8004690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004694:	f383 8811 	msr	BASEPRI, r3
 8004698:	f3bf 8f6f 	isb	sy
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	61fb      	str	r3, [r7, #28]
}
 80046a2:	bf00      	nop
 80046a4:	e7fe      	b.n	80046a4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046a6:	f001 feb9 	bl	800641c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d302      	bcc.n	80046bc <xQueueGenericSend+0xd4>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d129      	bne.n	8004710 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80046c2:	f000 fa07 	bl	8004ad4 <prvCopyDataToQueue>
 80046c6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d010      	beq.n	80046f2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d2:	3324      	adds	r3, #36	; 0x24
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 ffc5 	bl	8005664 <xTaskRemoveFromEventList>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d013      	beq.n	8004708 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80046e0:	4b3f      	ldr	r3, [pc, #252]	; (80047e0 <xQueueGenericSend+0x1f8>)
 80046e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	f3bf 8f6f 	isb	sy
 80046f0:	e00a      	b.n	8004708 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80046f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d007      	beq.n	8004708 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80046f8:	4b39      	ldr	r3, [pc, #228]	; (80047e0 <xQueueGenericSend+0x1f8>)
 80046fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004708:	f001 feb8 	bl	800647c <vPortExitCritical>
				return pdPASS;
 800470c:	2301      	movs	r3, #1
 800470e:	e063      	b.n	80047d8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d103      	bne.n	800471e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004716:	f001 feb1 	bl	800647c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800471a:	2300      	movs	r3, #0
 800471c:	e05c      	b.n	80047d8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800471e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004720:	2b00      	cmp	r3, #0
 8004722:	d106      	bne.n	8004732 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	4618      	mov	r0, r3
 800472a:	f000 ffff 	bl	800572c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800472e:	2301      	movs	r3, #1
 8004730:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004732:	f001 fea3 	bl	800647c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004736:	f000 fd75 	bl	8005224 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800473a:	f001 fe6f 	bl	800641c <vPortEnterCritical>
 800473e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004740:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004744:	b25b      	sxtb	r3, r3
 8004746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800474a:	d103      	bne.n	8004754 <xQueueGenericSend+0x16c>
 800474c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004756:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800475a:	b25b      	sxtb	r3, r3
 800475c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004760:	d103      	bne.n	800476a <xQueueGenericSend+0x182>
 8004762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004764:	2200      	movs	r2, #0
 8004766:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800476a:	f001 fe87 	bl	800647c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800476e:	1d3a      	adds	r2, r7, #4
 8004770:	f107 0314 	add.w	r3, r7, #20
 8004774:	4611      	mov	r1, r2
 8004776:	4618      	mov	r0, r3
 8004778:	f000 ffee 	bl	8005758 <xTaskCheckForTimeOut>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d124      	bne.n	80047cc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004782:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004784:	f000 fa9e 	bl	8004cc4 <prvIsQueueFull>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d018      	beq.n	80047c0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004790:	3310      	adds	r3, #16
 8004792:	687a      	ldr	r2, [r7, #4]
 8004794:	4611      	mov	r1, r2
 8004796:	4618      	mov	r0, r3
 8004798:	f000 ff14 	bl	80055c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800479c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800479e:	f000 fa29 	bl	8004bf4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047a2:	f000 fd4d 	bl	8005240 <xTaskResumeAll>
 80047a6:	4603      	mov	r3, r0
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	f47f af7c 	bne.w	80046a6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80047ae:	4b0c      	ldr	r3, [pc, #48]	; (80047e0 <xQueueGenericSend+0x1f8>)
 80047b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	f3bf 8f4f 	dsb	sy
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	e772      	b.n	80046a6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80047c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047c2:	f000 fa17 	bl	8004bf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80047c6:	f000 fd3b 	bl	8005240 <xTaskResumeAll>
 80047ca:	e76c      	b.n	80046a6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80047cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80047ce:	f000 fa11 	bl	8004bf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80047d2:	f000 fd35 	bl	8005240 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80047d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3738      	adds	r7, #56	; 0x38
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	e000ed04 	.word	0xe000ed04

080047e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08e      	sub	sp, #56	; 0x38
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
 80047f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80047f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10a      	bne.n	8004812 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800480e:	bf00      	nop
 8004810:	e7fe      	b.n	8004810 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d103      	bne.n	8004820 <xQueueGenericSendFromISR+0x3c>
 8004818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <xQueueGenericSendFromISR+0x40>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <xQueueGenericSendFromISR+0x42>
 8004824:	2300      	movs	r3, #0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d10a      	bne.n	8004840 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800482a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800482e:	f383 8811 	msr	BASEPRI, r3
 8004832:	f3bf 8f6f 	isb	sy
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	623b      	str	r3, [r7, #32]
}
 800483c:	bf00      	nop
 800483e:	e7fe      	b.n	800483e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b02      	cmp	r3, #2
 8004844:	d103      	bne.n	800484e <xQueueGenericSendFromISR+0x6a>
 8004846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800484a:	2b01      	cmp	r3, #1
 800484c:	d101      	bne.n	8004852 <xQueueGenericSendFromISR+0x6e>
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <xQueueGenericSendFromISR+0x70>
 8004852:	2300      	movs	r3, #0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d10a      	bne.n	800486e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800485c:	f383 8811 	msr	BASEPRI, r3
 8004860:	f3bf 8f6f 	isb	sy
 8004864:	f3bf 8f4f 	dsb	sy
 8004868:	61fb      	str	r3, [r7, #28]
}
 800486a:	bf00      	nop
 800486c:	e7fe      	b.n	800486c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800486e:	f001 fe97 	bl	80065a0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004872:	f3ef 8211 	mrs	r2, BASEPRI
 8004876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800487a:	f383 8811 	msr	BASEPRI, r3
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f3bf 8f4f 	dsb	sy
 8004886:	61ba      	str	r2, [r7, #24]
 8004888:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800488a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800488c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800488e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004896:	429a      	cmp	r2, r3
 8004898:	d302      	bcc.n	80048a0 <xQueueGenericSendFromISR+0xbc>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b02      	cmp	r3, #2
 800489e:	d12c      	bne.n	80048fa <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048b0:	f000 f910 	bl	8004ad4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80048b4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80048b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048bc:	d112      	bne.n	80048e4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d016      	beq.n	80048f4 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c8:	3324      	adds	r3, #36	; 0x24
 80048ca:	4618      	mov	r0, r3
 80048cc:	f000 feca 	bl	8005664 <xTaskRemoveFromEventList>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d00e      	beq.n	80048f4 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00b      	beq.n	80048f4 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	e007      	b.n	80048f4 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80048e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80048e8:	3301      	adds	r3, #1
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	b25a      	sxtb	r2, r3
 80048ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80048f4:	2301      	movs	r3, #1
 80048f6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80048f8:	e001      	b.n	80048fe <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	637b      	str	r3, [r7, #52]	; 0x34
 80048fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004900:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004908:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800490a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800490c:	4618      	mov	r0, r3
 800490e:	3738      	adds	r7, #56	; 0x38
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08c      	sub	sp, #48	; 0x30
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004920:	2300      	movs	r3, #0
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10a      	bne.n	8004944 <xQueueReceive+0x30>
	__asm volatile
 800492e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	623b      	str	r3, [r7, #32]
}
 8004940:	bf00      	nop
 8004942:	e7fe      	b.n	8004942 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d103      	bne.n	8004952 <xQueueReceive+0x3e>
 800494a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <xQueueReceive+0x42>
 8004952:	2301      	movs	r3, #1
 8004954:	e000      	b.n	8004958 <xQueueReceive+0x44>
 8004956:	2300      	movs	r3, #0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10a      	bne.n	8004972 <xQueueReceive+0x5e>
	__asm volatile
 800495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	61fb      	str	r3, [r7, #28]
}
 800496e:	bf00      	nop
 8004970:	e7fe      	b.n	8004970 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004972:	f001 f835 	bl	80059e0 <xTaskGetSchedulerState>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d102      	bne.n	8004982 <xQueueReceive+0x6e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <xQueueReceive+0x72>
 8004982:	2301      	movs	r3, #1
 8004984:	e000      	b.n	8004988 <xQueueReceive+0x74>
 8004986:	2300      	movs	r3, #0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d10a      	bne.n	80049a2 <xQueueReceive+0x8e>
	__asm volatile
 800498c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004990:	f383 8811 	msr	BASEPRI, r3
 8004994:	f3bf 8f6f 	isb	sy
 8004998:	f3bf 8f4f 	dsb	sy
 800499c:	61bb      	str	r3, [r7, #24]
}
 800499e:	bf00      	nop
 80049a0:	e7fe      	b.n	80049a0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80049a2:	f001 fd3b 	bl	800641c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80049a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049aa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80049ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d01f      	beq.n	80049f2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049b6:	f000 f8f7 	bl	8004ba8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	1e5a      	subs	r2, r3, #1
 80049be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00f      	beq.n	80049ea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049cc:	3310      	adds	r3, #16
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 fe48 	bl	8005664 <xTaskRemoveFromEventList>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80049da:	4b3d      	ldr	r3, [pc, #244]	; (8004ad0 <xQueueReceive+0x1bc>)
 80049dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049e0:	601a      	str	r2, [r3, #0]
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049ea:	f001 fd47 	bl	800647c <vPortExitCritical>
				return pdPASS;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e069      	b.n	8004ac6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d103      	bne.n	8004a00 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049f8:	f001 fd40 	bl	800647c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80049fc:	2300      	movs	r3, #0
 80049fe:	e062      	b.n	8004ac6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a06:	f107 0310 	add.w	r3, r7, #16
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fe8e 	bl	800572c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a10:	2301      	movs	r3, #1
 8004a12:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a14:	f001 fd32 	bl	800647c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a18:	f000 fc04 	bl	8005224 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a1c:	f001 fcfe 	bl	800641c <vPortEnterCritical>
 8004a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a26:	b25b      	sxtb	r3, r3
 8004a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2c:	d103      	bne.n	8004a36 <xQueueReceive+0x122>
 8004a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a3c:	b25b      	sxtb	r3, r3
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d103      	bne.n	8004a4c <xQueueReceive+0x138>
 8004a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a4c:	f001 fd16 	bl	800647c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a50:	1d3a      	adds	r2, r7, #4
 8004a52:	f107 0310 	add.w	r3, r7, #16
 8004a56:	4611      	mov	r1, r2
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 fe7d 	bl	8005758 <xTaskCheckForTimeOut>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d123      	bne.n	8004aac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a66:	f000 f917 	bl	8004c98 <prvIsQueueEmpty>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d017      	beq.n	8004aa0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	3324      	adds	r3, #36	; 0x24
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	4611      	mov	r1, r2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f000 fda3 	bl	80055c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a80:	f000 f8b8 	bl	8004bf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a84:	f000 fbdc 	bl	8005240 <xTaskResumeAll>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d189      	bne.n	80049a2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004a8e:	4b10      	ldr	r3, [pc, #64]	; (8004ad0 <xQueueReceive+0x1bc>)
 8004a90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	e780      	b.n	80049a2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004aa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004aa2:	f000 f8a7 	bl	8004bf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004aa6:	f000 fbcb 	bl	8005240 <xTaskResumeAll>
 8004aaa:	e77a      	b.n	80049a2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004aac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004aae:	f000 f8a1 	bl	8004bf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ab2:	f000 fbc5 	bl	8005240 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ab6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ab8:	f000 f8ee 	bl	8004c98 <prvIsQueueEmpty>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f43f af6f 	beq.w	80049a2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ac4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3730      	adds	r7, #48	; 0x30
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	e000ed04 	.word	0xe000ed04

08004ad4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b086      	sub	sp, #24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10d      	bne.n	8004b0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d14d      	bne.n	8004b96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f000 ff8c 	bl	8005a1c <xTaskPriorityDisinherit>
 8004b04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	609a      	str	r2, [r3, #8]
 8004b0c:	e043      	b.n	8004b96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d119      	bne.n	8004b48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6858      	ldr	r0, [r3, #4]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	68b9      	ldr	r1, [r7, #8]
 8004b20:	f005 f846 	bl	8009bb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2c:	441a      	add	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d32b      	bcc.n	8004b96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	605a      	str	r2, [r3, #4]
 8004b46:	e026      	b.n	8004b96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	68d8      	ldr	r0, [r3, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b50:	461a      	mov	r2, r3
 8004b52:	68b9      	ldr	r1, [r7, #8]
 8004b54:	f005 f82c 	bl	8009bb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	425b      	negs	r3, r3
 8004b62:	441a      	add	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d207      	bcs.n	8004b84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689a      	ldr	r2, [r3, #8]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7c:	425b      	negs	r3, r3
 8004b7e:	441a      	add	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d105      	bne.n	8004b96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d002      	beq.n	8004b96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	3b01      	subs	r3, #1
 8004b94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	1c5a      	adds	r2, r3, #1
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004b9e:	697b      	ldr	r3, [r7, #20]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3718      	adds	r7, #24
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}

08004ba8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d018      	beq.n	8004bec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68da      	ldr	r2, [r3, #12]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	441a      	add	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d303      	bcc.n	8004bdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68d9      	ldr	r1, [r3, #12]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be4:	461a      	mov	r2, r3
 8004be6:	6838      	ldr	r0, [r7, #0]
 8004be8:	f004 ffe2 	bl	8009bb0 <memcpy>
	}
}
 8004bec:	bf00      	nop
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004bfc:	f001 fc0e 	bl	800641c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c08:	e011      	b.n	8004c2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d012      	beq.n	8004c38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	3324      	adds	r3, #36	; 0x24
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fd24 	bl	8005664 <xTaskRemoveFromEventList>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004c22:	f000 fdfb 	bl	800581c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	dce9      	bgt.n	8004c0a <prvUnlockQueue+0x16>
 8004c36:	e000      	b.n	8004c3a <prvUnlockQueue+0x46>
					break;
 8004c38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	22ff      	movs	r2, #255	; 0xff
 8004c3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004c42:	f001 fc1b 	bl	800647c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004c46:	f001 fbe9 	bl	800641c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c52:	e011      	b.n	8004c78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d012      	beq.n	8004c82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	3310      	adds	r3, #16
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 fcff 	bl	8005664 <xTaskRemoveFromEventList>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004c6c:	f000 fdd6 	bl	800581c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004c70:	7bbb      	ldrb	r3, [r7, #14]
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004c78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	dce9      	bgt.n	8004c54 <prvUnlockQueue+0x60>
 8004c80:	e000      	b.n	8004c84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004c82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	22ff      	movs	r2, #255	; 0xff
 8004c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004c8c:	f001 fbf6 	bl	800647c <vPortExitCritical>
}
 8004c90:	bf00      	nop
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ca0:	f001 fbbc 	bl	800641c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d102      	bne.n	8004cb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004cac:	2301      	movs	r3, #1
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	e001      	b.n	8004cb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004cb6:	f001 fbe1 	bl	800647c <vPortExitCritical>

	return xReturn;
 8004cba:	68fb      	ldr	r3, [r7, #12]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ccc:	f001 fba6 	bl	800641c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d102      	bne.n	8004ce2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	60fb      	str	r3, [r7, #12]
 8004ce0:	e001      	b.n	8004ce6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ce6:	f001 fbc9 	bl	800647c <vPortExitCritical>

	return xReturn;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60fb      	str	r3, [r7, #12]
 8004d02:	e014      	b.n	8004d2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d04:	4a0e      	ldr	r2, [pc, #56]	; (8004d40 <vQueueAddToRegistry+0x4c>)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10b      	bne.n	8004d28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d10:	490b      	ldr	r1, [pc, #44]	; (8004d40 <vQueueAddToRegistry+0x4c>)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d1a:	4a09      	ldr	r2, [pc, #36]	; (8004d40 <vQueueAddToRegistry+0x4c>)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004d26:	e006      	b.n	8004d36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2b07      	cmp	r3, #7
 8004d32:	d9e7      	bls.n	8004d04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d34:	bf00      	nop
 8004d36:	bf00      	nop
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bc80      	pop	{r7}
 8004d3e:	4770      	bx	lr
 8004d40:	20001b5c 	.word	0x20001b5c

08004d44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004d54:	f001 fb62 	bl	800641c <vPortEnterCritical>
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d5e:	b25b      	sxtb	r3, r3
 8004d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d64:	d103      	bne.n	8004d6e <vQueueWaitForMessageRestricted+0x2a>
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d74:	b25b      	sxtb	r3, r3
 8004d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d7a:	d103      	bne.n	8004d84 <vQueueWaitForMessageRestricted+0x40>
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d84:	f001 fb7a 	bl	800647c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d106      	bne.n	8004d9e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3324      	adds	r3, #36	; 0x24
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fc37 	bl	800560c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004d9e:	6978      	ldr	r0, [r7, #20]
 8004da0:	f7ff ff28 	bl	8004bf4 <prvUnlockQueue>
	}
 8004da4:	bf00      	nop
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b08e      	sub	sp, #56	; 0x38
 8004db0:	af04      	add	r7, sp, #16
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
 8004db8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10a      	bne.n	8004dd6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	623b      	str	r3, [r7, #32]
}
 8004dd2:	bf00      	nop
 8004dd4:	e7fe      	b.n	8004dd4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <xTaskCreateStatic+0x46>
	__asm volatile
 8004ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de0:	f383 8811 	msr	BASEPRI, r3
 8004de4:	f3bf 8f6f 	isb	sy
 8004de8:	f3bf 8f4f 	dsb	sy
 8004dec:	61fb      	str	r3, [r7, #28]
}
 8004dee:	bf00      	nop
 8004df0:	e7fe      	b.n	8004df0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004df2:	235c      	movs	r3, #92	; 0x5c
 8004df4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b5c      	cmp	r3, #92	; 0x5c
 8004dfa:	d00a      	beq.n	8004e12 <xTaskCreateStatic+0x66>
	__asm volatile
 8004dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e00:	f383 8811 	msr	BASEPRI, r3
 8004e04:	f3bf 8f6f 	isb	sy
 8004e08:	f3bf 8f4f 	dsb	sy
 8004e0c:	61bb      	str	r3, [r7, #24]
}
 8004e0e:	bf00      	nop
 8004e10:	e7fe      	b.n	8004e10 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004e12:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d01e      	beq.n	8004e58 <xTaskCreateStatic+0xac>
 8004e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d01b      	beq.n	8004e58 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e22:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2c:	2202      	movs	r2, #2
 8004e2e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004e32:	2300      	movs	r3, #0
 8004e34:	9303      	str	r3, [sp, #12]
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	9302      	str	r3, [sp, #8]
 8004e3a:	f107 0314 	add.w	r3, r7, #20
 8004e3e:	9301      	str	r3, [sp, #4]
 8004e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	687a      	ldr	r2, [r7, #4]
 8004e48:	68b9      	ldr	r1, [r7, #8]
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 f850 	bl	8004ef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e52:	f000 f8dd 	bl	8005010 <prvAddNewTaskToReadyList>
 8004e56:	e001      	b.n	8004e5c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004e5c:	697b      	ldr	r3, [r7, #20]
	}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3728      	adds	r7, #40	; 0x28
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b08c      	sub	sp, #48	; 0x30
 8004e6a:	af04      	add	r7, sp, #16
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	603b      	str	r3, [r7, #0]
 8004e72:	4613      	mov	r3, r2
 8004e74:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f001 fbce 	bl	800661c <pvPortMalloc>
 8004e80:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00e      	beq.n	8004ea6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004e88:	205c      	movs	r0, #92	; 0x5c
 8004e8a:	f001 fbc7 	bl	800661c <pvPortMalloc>
 8004e8e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
 8004e9c:	e005      	b.n	8004eaa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e9e:	6978      	ldr	r0, [r7, #20]
 8004ea0:	f001 fc80 	bl	80067a4 <vPortFree>
 8004ea4:	e001      	b.n	8004eaa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d017      	beq.n	8004ee0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004eb8:	88fa      	ldrh	r2, [r7, #6]
 8004eba:	2300      	movs	r3, #0
 8004ebc:	9303      	str	r3, [sp, #12]
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	9302      	str	r3, [sp, #8]
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	9301      	str	r3, [sp, #4]
 8004ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	68b9      	ldr	r1, [r7, #8]
 8004ece:	68f8      	ldr	r0, [r7, #12]
 8004ed0:	f000 f80e 	bl	8004ef0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ed4:	69f8      	ldr	r0, [r7, #28]
 8004ed6:	f000 f89b 	bl	8005010 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004eda:	2301      	movs	r3, #1
 8004edc:	61bb      	str	r3, [r7, #24]
 8004ede:	e002      	b.n	8004ee6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ee6:	69bb      	ldr	r3, [r7, #24]
	}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3720      	adds	r7, #32
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b088      	sub	sp, #32
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f00:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	461a      	mov	r2, r3
 8004f08:	21a5      	movs	r1, #165	; 0xa5
 8004f0a:	f004 fe5f 	bl	8009bcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	4413      	add	r3, r2
 8004f1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	f023 0307 	bic.w	r3, r3, #7
 8004f26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00a      	beq.n	8004f48 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	617b      	str	r3, [r7, #20]
}
 8004f44:	bf00      	nop
 8004f46:	e7fe      	b.n	8004f46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d01f      	beq.n	8004f8e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f4e:	2300      	movs	r3, #0
 8004f50:	61fb      	str	r3, [r7, #28]
 8004f52:	e012      	b.n	8004f7a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	4413      	add	r3, r2
 8004f5a:	7819      	ldrb	r1, [r3, #0]
 8004f5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	4413      	add	r3, r2
 8004f62:	3334      	adds	r3, #52	; 0x34
 8004f64:	460a      	mov	r2, r1
 8004f66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d006      	beq.n	8004f82 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	3301      	adds	r3, #1
 8004f78:	61fb      	str	r3, [r7, #28]
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	2b0f      	cmp	r3, #15
 8004f7e:	d9e9      	bls.n	8004f54 <prvInitialiseNewTask+0x64>
 8004f80:	e000      	b.n	8004f84 <prvInitialiseNewTask+0x94>
			{
				break;
 8004f82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f8c:	e003      	b.n	8004f96 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f98:	2b37      	cmp	r3, #55	; 0x37
 8004f9a:	d901      	bls.n	8004fa0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f9c:	2337      	movs	r3, #55	; 0x37
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fa4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004faa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fae:	2200      	movs	r2, #0
 8004fb0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb4:	3304      	adds	r3, #4
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7ff f981 	bl	80042be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fbe:	3318      	adds	r3, #24
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff f97c 	bl	80042be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fde:	2200      	movs	r2, #0
 8004fe0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	68f9      	ldr	r1, [r7, #12]
 8004fee:	69b8      	ldr	r0, [r7, #24]
 8004ff0:	f001 f922 	bl	8006238 <pxPortInitialiseStack>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d002      	beq.n	8005006 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005002:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005004:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005006:	bf00      	nop
 8005008:	3720      	adds	r7, #32
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
	...

08005010 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005018:	f001 fa00 	bl	800641c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800501c:	4b2d      	ldr	r3, [pc, #180]	; (80050d4 <prvAddNewTaskToReadyList+0xc4>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	3301      	adds	r3, #1
 8005022:	4a2c      	ldr	r2, [pc, #176]	; (80050d4 <prvAddNewTaskToReadyList+0xc4>)
 8005024:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005026:	4b2c      	ldr	r3, [pc, #176]	; (80050d8 <prvAddNewTaskToReadyList+0xc8>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d109      	bne.n	8005042 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800502e:	4a2a      	ldr	r2, [pc, #168]	; (80050d8 <prvAddNewTaskToReadyList+0xc8>)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005034:	4b27      	ldr	r3, [pc, #156]	; (80050d4 <prvAddNewTaskToReadyList+0xc4>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d110      	bne.n	800505e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800503c:	f000 fc12 	bl	8005864 <prvInitialiseTaskLists>
 8005040:	e00d      	b.n	800505e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005042:	4b26      	ldr	r3, [pc, #152]	; (80050dc <prvAddNewTaskToReadyList+0xcc>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d109      	bne.n	800505e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800504a:	4b23      	ldr	r3, [pc, #140]	; (80050d8 <prvAddNewTaskToReadyList+0xc8>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	429a      	cmp	r2, r3
 8005056:	d802      	bhi.n	800505e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005058:	4a1f      	ldr	r2, [pc, #124]	; (80050d8 <prvAddNewTaskToReadyList+0xc8>)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800505e:	4b20      	ldr	r3, [pc, #128]	; (80050e0 <prvAddNewTaskToReadyList+0xd0>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	3301      	adds	r3, #1
 8005064:	4a1e      	ldr	r2, [pc, #120]	; (80050e0 <prvAddNewTaskToReadyList+0xd0>)
 8005066:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005068:	4b1d      	ldr	r3, [pc, #116]	; (80050e0 <prvAddNewTaskToReadyList+0xd0>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005074:	4b1b      	ldr	r3, [pc, #108]	; (80050e4 <prvAddNewTaskToReadyList+0xd4>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	429a      	cmp	r2, r3
 800507a:	d903      	bls.n	8005084 <prvAddNewTaskToReadyList+0x74>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005080:	4a18      	ldr	r2, [pc, #96]	; (80050e4 <prvAddNewTaskToReadyList+0xd4>)
 8005082:	6013      	str	r3, [r2, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4a15      	ldr	r2, [pc, #84]	; (80050e8 <prvAddNewTaskToReadyList+0xd8>)
 8005092:	441a      	add	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3304      	adds	r3, #4
 8005098:	4619      	mov	r1, r3
 800509a:	4610      	mov	r0, r2
 800509c:	f7ff f91b 	bl	80042d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80050a0:	f001 f9ec 	bl	800647c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80050a4:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <prvAddNewTaskToReadyList+0xcc>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00e      	beq.n	80050ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050ac:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <prvAddNewTaskToReadyList+0xc8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d207      	bcs.n	80050ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80050ba:	4b0c      	ldr	r3, [pc, #48]	; (80050ec <prvAddNewTaskToReadyList+0xdc>)
 80050bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050ca:	bf00      	nop
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	20000bc0 	.word	0x20000bc0
 80050d8:	200006ec 	.word	0x200006ec
 80050dc:	20000bcc 	.word	0x20000bcc
 80050e0:	20000bdc 	.word	0x20000bdc
 80050e4:	20000bc8 	.word	0x20000bc8
 80050e8:	200006f0 	.word	0x200006f0
 80050ec:	e000ed04 	.word	0xe000ed04

080050f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80050f8:	2300      	movs	r3, #0
 80050fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d017      	beq.n	8005132 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005102:	4b13      	ldr	r3, [pc, #76]	; (8005150 <vTaskDelay+0x60>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <vTaskDelay+0x30>
	__asm volatile
 800510a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800510e:	f383 8811 	msr	BASEPRI, r3
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	60bb      	str	r3, [r7, #8]
}
 800511c:	bf00      	nop
 800511e:	e7fe      	b.n	800511e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005120:	f000 f880 	bl	8005224 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005124:	2100      	movs	r1, #0
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f000 fce6 	bl	8005af8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800512c:	f000 f888 	bl	8005240 <xTaskResumeAll>
 8005130:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d107      	bne.n	8005148 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005138:	4b06      	ldr	r3, [pc, #24]	; (8005154 <vTaskDelay+0x64>)
 800513a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800513e:	601a      	str	r2, [r3, #0]
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005148:	bf00      	nop
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	20000be8 	.word	0x20000be8
 8005154:	e000ed04 	.word	0xe000ed04

08005158 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b08a      	sub	sp, #40	; 0x28
 800515c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800515e:	2300      	movs	r3, #0
 8005160:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005162:	2300      	movs	r3, #0
 8005164:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005166:	463a      	mov	r2, r7
 8005168:	1d39      	adds	r1, r7, #4
 800516a:	f107 0308 	add.w	r3, r7, #8
 800516e:	4618      	mov	r0, r3
 8005170:	f7ff f854 	bl	800421c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005174:	6839      	ldr	r1, [r7, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	9202      	str	r2, [sp, #8]
 800517c:	9301      	str	r3, [sp, #4]
 800517e:	2300      	movs	r3, #0
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	2300      	movs	r3, #0
 8005184:	460a      	mov	r2, r1
 8005186:	4921      	ldr	r1, [pc, #132]	; (800520c <vTaskStartScheduler+0xb4>)
 8005188:	4821      	ldr	r0, [pc, #132]	; (8005210 <vTaskStartScheduler+0xb8>)
 800518a:	f7ff fe0f 	bl	8004dac <xTaskCreateStatic>
 800518e:	4603      	mov	r3, r0
 8005190:	4a20      	ldr	r2, [pc, #128]	; (8005214 <vTaskStartScheduler+0xbc>)
 8005192:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005194:	4b1f      	ldr	r3, [pc, #124]	; (8005214 <vTaskStartScheduler+0xbc>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d002      	beq.n	80051a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800519c:	2301      	movs	r3, #1
 800519e:	617b      	str	r3, [r7, #20]
 80051a0:	e001      	b.n	80051a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d102      	bne.n	80051b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80051ac:	f000 fcf8 	bl	8005ba0 <xTimerCreateTimerTask>
 80051b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d116      	bne.n	80051e6 <vTaskStartScheduler+0x8e>
	__asm volatile
 80051b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051bc:	f383 8811 	msr	BASEPRI, r3
 80051c0:	f3bf 8f6f 	isb	sy
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	613b      	str	r3, [r7, #16]
}
 80051ca:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80051cc:	4b12      	ldr	r3, [pc, #72]	; (8005218 <vTaskStartScheduler+0xc0>)
 80051ce:	f04f 32ff 	mov.w	r2, #4294967295
 80051d2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80051d4:	4b11      	ldr	r3, [pc, #68]	; (800521c <vTaskStartScheduler+0xc4>)
 80051d6:	2201      	movs	r2, #1
 80051d8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80051da:	4b11      	ldr	r3, [pc, #68]	; (8005220 <vTaskStartScheduler+0xc8>)
 80051dc:	2200      	movs	r2, #0
 80051de:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80051e0:	f001 f8aa 	bl	8006338 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80051e4:	e00e      	b.n	8005204 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ec:	d10a      	bne.n	8005204 <vTaskStartScheduler+0xac>
	__asm volatile
 80051ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	60fb      	str	r3, [r7, #12]
}
 8005200:	bf00      	nop
 8005202:	e7fe      	b.n	8005202 <vTaskStartScheduler+0xaa>
}
 8005204:	bf00      	nop
 8005206:	3718      	adds	r7, #24
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	08009c2c 	.word	0x08009c2c
 8005210:	08005835 	.word	0x08005835
 8005214:	20000be4 	.word	0x20000be4
 8005218:	20000be0 	.word	0x20000be0
 800521c:	20000bcc 	.word	0x20000bcc
 8005220:	20000bc4 	.word	0x20000bc4

08005224 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005228:	4b04      	ldr	r3, [pc, #16]	; (800523c <vTaskSuspendAll+0x18>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	3301      	adds	r3, #1
 800522e:	4a03      	ldr	r2, [pc, #12]	; (800523c <vTaskSuspendAll+0x18>)
 8005230:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005232:	bf00      	nop
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	20000be8 	.word	0x20000be8

08005240 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800524a:	2300      	movs	r3, #0
 800524c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800524e:	4b42      	ldr	r3, [pc, #264]	; (8005358 <xTaskResumeAll+0x118>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <xTaskResumeAll+0x2c>
	__asm volatile
 8005256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	603b      	str	r3, [r7, #0]
}
 8005268:	bf00      	nop
 800526a:	e7fe      	b.n	800526a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800526c:	f001 f8d6 	bl	800641c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005270:	4b39      	ldr	r3, [pc, #228]	; (8005358 <xTaskResumeAll+0x118>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	3b01      	subs	r3, #1
 8005276:	4a38      	ldr	r2, [pc, #224]	; (8005358 <xTaskResumeAll+0x118>)
 8005278:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800527a:	4b37      	ldr	r3, [pc, #220]	; (8005358 <xTaskResumeAll+0x118>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d162      	bne.n	8005348 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005282:	4b36      	ldr	r3, [pc, #216]	; (800535c <xTaskResumeAll+0x11c>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d05e      	beq.n	8005348 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800528a:	e02f      	b.n	80052ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800528c:	4b34      	ldr	r3, [pc, #208]	; (8005360 <xTaskResumeAll+0x120>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	3318      	adds	r3, #24
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff f877 	bl	800438c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3304      	adds	r3, #4
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7ff f872 	bl	800438c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ac:	4b2d      	ldr	r3, [pc, #180]	; (8005364 <xTaskResumeAll+0x124>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d903      	bls.n	80052bc <xTaskResumeAll+0x7c>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	4a2a      	ldr	r2, [pc, #168]	; (8005364 <xTaskResumeAll+0x124>)
 80052ba:	6013      	str	r3, [r2, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	4a27      	ldr	r2, [pc, #156]	; (8005368 <xTaskResumeAll+0x128>)
 80052ca:	441a      	add	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	3304      	adds	r3, #4
 80052d0:	4619      	mov	r1, r3
 80052d2:	4610      	mov	r0, r2
 80052d4:	f7fe ffff 	bl	80042d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052dc:	4b23      	ldr	r3, [pc, #140]	; (800536c <xTaskResumeAll+0x12c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d302      	bcc.n	80052ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80052e6:	4b22      	ldr	r3, [pc, #136]	; (8005370 <xTaskResumeAll+0x130>)
 80052e8:	2201      	movs	r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80052ec:	4b1c      	ldr	r3, [pc, #112]	; (8005360 <xTaskResumeAll+0x120>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1cb      	bne.n	800528c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80052fa:	f000 fb51 	bl	80059a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80052fe:	4b1d      	ldr	r3, [pc, #116]	; (8005374 <xTaskResumeAll+0x134>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d010      	beq.n	800532c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800530a:	f000 f845 	bl	8005398 <xTaskIncrementTick>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005314:	4b16      	ldr	r3, [pc, #88]	; (8005370 <xTaskResumeAll+0x130>)
 8005316:	2201      	movs	r2, #1
 8005318:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	3b01      	subs	r3, #1
 800531e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d1f1      	bne.n	800530a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8005326:	4b13      	ldr	r3, [pc, #76]	; (8005374 <xTaskResumeAll+0x134>)
 8005328:	2200      	movs	r2, #0
 800532a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800532c:	4b10      	ldr	r3, [pc, #64]	; (8005370 <xTaskResumeAll+0x130>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d009      	beq.n	8005348 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005334:	2301      	movs	r3, #1
 8005336:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005338:	4b0f      	ldr	r3, [pc, #60]	; (8005378 <xTaskResumeAll+0x138>)
 800533a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800533e:	601a      	str	r2, [r3, #0]
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005348:	f001 f898 	bl	800647c <vPortExitCritical>

	return xAlreadyYielded;
 800534c:	68bb      	ldr	r3, [r7, #8]
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20000be8 	.word	0x20000be8
 800535c:	20000bc0 	.word	0x20000bc0
 8005360:	20000b80 	.word	0x20000b80
 8005364:	20000bc8 	.word	0x20000bc8
 8005368:	200006f0 	.word	0x200006f0
 800536c:	200006ec 	.word	0x200006ec
 8005370:	20000bd4 	.word	0x20000bd4
 8005374:	20000bd0 	.word	0x20000bd0
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005382:	4b04      	ldr	r3, [pc, #16]	; (8005394 <xTaskGetTickCount+0x18>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005388:	687b      	ldr	r3, [r7, #4]
}
 800538a:	4618      	mov	r0, r3
 800538c:	370c      	adds	r7, #12
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr
 8005394:	20000bc4 	.word	0x20000bc4

08005398 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b086      	sub	sp, #24
 800539c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800539e:	2300      	movs	r3, #0
 80053a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053a2:	4b4f      	ldr	r3, [pc, #316]	; (80054e0 <xTaskIncrementTick+0x148>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	f040 8089 	bne.w	80054be <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80053ac:	4b4d      	ldr	r3, [pc, #308]	; (80054e4 <xTaskIncrementTick+0x14c>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3301      	adds	r3, #1
 80053b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80053b4:	4a4b      	ldr	r2, [pc, #300]	; (80054e4 <xTaskIncrementTick+0x14c>)
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d120      	bne.n	8005402 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80053c0:	4b49      	ldr	r3, [pc, #292]	; (80054e8 <xTaskIncrementTick+0x150>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <xTaskIncrementTick+0x48>
	__asm volatile
 80053ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ce:	f383 8811 	msr	BASEPRI, r3
 80053d2:	f3bf 8f6f 	isb	sy
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	603b      	str	r3, [r7, #0]
}
 80053dc:	bf00      	nop
 80053de:	e7fe      	b.n	80053de <xTaskIncrementTick+0x46>
 80053e0:	4b41      	ldr	r3, [pc, #260]	; (80054e8 <xTaskIncrementTick+0x150>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	4b41      	ldr	r3, [pc, #260]	; (80054ec <xTaskIncrementTick+0x154>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a3f      	ldr	r2, [pc, #252]	; (80054e8 <xTaskIncrementTick+0x150>)
 80053ec:	6013      	str	r3, [r2, #0]
 80053ee:	4a3f      	ldr	r2, [pc, #252]	; (80054ec <xTaskIncrementTick+0x154>)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	4b3e      	ldr	r3, [pc, #248]	; (80054f0 <xTaskIncrementTick+0x158>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	3301      	adds	r3, #1
 80053fa:	4a3d      	ldr	r2, [pc, #244]	; (80054f0 <xTaskIncrementTick+0x158>)
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	f000 facf 	bl	80059a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005402:	4b3c      	ldr	r3, [pc, #240]	; (80054f4 <xTaskIncrementTick+0x15c>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	429a      	cmp	r2, r3
 800540a:	d349      	bcc.n	80054a0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800540c:	4b36      	ldr	r3, [pc, #216]	; (80054e8 <xTaskIncrementTick+0x150>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d104      	bne.n	8005420 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005416:	4b37      	ldr	r3, [pc, #220]	; (80054f4 <xTaskIncrementTick+0x15c>)
 8005418:	f04f 32ff 	mov.w	r2, #4294967295
 800541c:	601a      	str	r2, [r3, #0]
					break;
 800541e:	e03f      	b.n	80054a0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005420:	4b31      	ldr	r3, [pc, #196]	; (80054e8 <xTaskIncrementTick+0x150>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	429a      	cmp	r2, r3
 8005436:	d203      	bcs.n	8005440 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005438:	4a2e      	ldr	r2, [pc, #184]	; (80054f4 <xTaskIncrementTick+0x15c>)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800543e:	e02f      	b.n	80054a0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	3304      	adds	r3, #4
 8005444:	4618      	mov	r0, r3
 8005446:	f7fe ffa1 	bl	800438c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800544e:	2b00      	cmp	r3, #0
 8005450:	d004      	beq.n	800545c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	3318      	adds	r3, #24
 8005456:	4618      	mov	r0, r3
 8005458:	f7fe ff98 	bl	800438c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005460:	4b25      	ldr	r3, [pc, #148]	; (80054f8 <xTaskIncrementTick+0x160>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	429a      	cmp	r2, r3
 8005466:	d903      	bls.n	8005470 <xTaskIncrementTick+0xd8>
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	4a22      	ldr	r2, [pc, #136]	; (80054f8 <xTaskIncrementTick+0x160>)
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	4a1f      	ldr	r2, [pc, #124]	; (80054fc <xTaskIncrementTick+0x164>)
 800547e:	441a      	add	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	3304      	adds	r3, #4
 8005484:	4619      	mov	r1, r3
 8005486:	4610      	mov	r0, r2
 8005488:	f7fe ff25 	bl	80042d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005490:	4b1b      	ldr	r3, [pc, #108]	; (8005500 <xTaskIncrementTick+0x168>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005496:	429a      	cmp	r2, r3
 8005498:	d3b8      	bcc.n	800540c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800549a:	2301      	movs	r3, #1
 800549c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800549e:	e7b5      	b.n	800540c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80054a0:	4b17      	ldr	r3, [pc, #92]	; (8005500 <xTaskIncrementTick+0x168>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054a6:	4915      	ldr	r1, [pc, #84]	; (80054fc <xTaskIncrementTick+0x164>)
 80054a8:	4613      	mov	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4413      	add	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	440b      	add	r3, r1
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d907      	bls.n	80054c8 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 80054b8:	2301      	movs	r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	e004      	b.n	80054c8 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80054be:	4b11      	ldr	r3, [pc, #68]	; (8005504 <xTaskIncrementTick+0x16c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3301      	adds	r3, #1
 80054c4:	4a0f      	ldr	r2, [pc, #60]	; (8005504 <xTaskIncrementTick+0x16c>)
 80054c6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80054c8:	4b0f      	ldr	r3, [pc, #60]	; (8005508 <xTaskIncrementTick+0x170>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80054d0:	2301      	movs	r3, #1
 80054d2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80054d4:	697b      	ldr	r3, [r7, #20]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	20000be8 	.word	0x20000be8
 80054e4:	20000bc4 	.word	0x20000bc4
 80054e8:	20000b78 	.word	0x20000b78
 80054ec:	20000b7c 	.word	0x20000b7c
 80054f0:	20000bd8 	.word	0x20000bd8
 80054f4:	20000be0 	.word	0x20000be0
 80054f8:	20000bc8 	.word	0x20000bc8
 80054fc:	200006f0 	.word	0x200006f0
 8005500:	200006ec 	.word	0x200006ec
 8005504:	20000bd0 	.word	0x20000bd0
 8005508:	20000bd4 	.word	0x20000bd4

0800550c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005512:	4b27      	ldr	r3, [pc, #156]	; (80055b0 <vTaskSwitchContext+0xa4>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800551a:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <vTaskSwitchContext+0xa8>)
 800551c:	2201      	movs	r2, #1
 800551e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005520:	e041      	b.n	80055a6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8005522:	4b24      	ldr	r3, [pc, #144]	; (80055b4 <vTaskSwitchContext+0xa8>)
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005528:	4b23      	ldr	r3, [pc, #140]	; (80055b8 <vTaskSwitchContext+0xac>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	e010      	b.n	8005552 <vTaskSwitchContext+0x46>
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <vTaskSwitchContext+0x40>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	607b      	str	r3, [r7, #4]
}
 8005548:	bf00      	nop
 800554a:	e7fe      	b.n	800554a <vTaskSwitchContext+0x3e>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	3b01      	subs	r3, #1
 8005550:	60fb      	str	r3, [r7, #12]
 8005552:	491a      	ldr	r1, [pc, #104]	; (80055bc <vTaskSwitchContext+0xb0>)
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	440b      	add	r3, r1
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d0e4      	beq.n	8005530 <vTaskSwitchContext+0x24>
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4613      	mov	r3, r2
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	4413      	add	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4a12      	ldr	r2, [pc, #72]	; (80055bc <vTaskSwitchContext+0xb0>)
 8005572:	4413      	add	r3, r2
 8005574:	60bb      	str	r3, [r7, #8]
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	605a      	str	r2, [r3, #4]
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	3308      	adds	r3, #8
 8005588:	429a      	cmp	r2, r3
 800558a:	d104      	bne.n	8005596 <vTaskSwitchContext+0x8a>
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	605a      	str	r2, [r3, #4]
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	4a08      	ldr	r2, [pc, #32]	; (80055c0 <vTaskSwitchContext+0xb4>)
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	4a05      	ldr	r2, [pc, #20]	; (80055b8 <vTaskSwitchContext+0xac>)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6013      	str	r3, [r2, #0]
}
 80055a6:	bf00      	nop
 80055a8:	3714      	adds	r7, #20
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr
 80055b0:	20000be8 	.word	0x20000be8
 80055b4:	20000bd4 	.word	0x20000bd4
 80055b8:	20000bc8 	.word	0x20000bc8
 80055bc:	200006f0 	.word	0x200006f0
 80055c0:	200006ec 	.word	0x200006ec

080055c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10a      	bne.n	80055ea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80055d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d8:	f383 8811 	msr	BASEPRI, r3
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	f3bf 8f4f 	dsb	sy
 80055e4:	60fb      	str	r3, [r7, #12]
}
 80055e6:	bf00      	nop
 80055e8:	e7fe      	b.n	80055e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055ea:	4b07      	ldr	r3, [pc, #28]	; (8005608 <vTaskPlaceOnEventList+0x44>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	3318      	adds	r3, #24
 80055f0:	4619      	mov	r1, r3
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f7fe fe92 	bl	800431c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055f8:	2101      	movs	r1, #1
 80055fa:	6838      	ldr	r0, [r7, #0]
 80055fc:	f000 fa7c 	bl	8005af8 <prvAddCurrentTaskToDelayedList>
}
 8005600:	bf00      	nop
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	200006ec 	.word	0x200006ec

0800560c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10a      	bne.n	8005634 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	617b      	str	r3, [r7, #20]
}
 8005630:	bf00      	nop
 8005632:	e7fe      	b.n	8005632 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005634:	4b0a      	ldr	r3, [pc, #40]	; (8005660 <vTaskPlaceOnEventListRestricted+0x54>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	3318      	adds	r3, #24
 800563a:	4619      	mov	r1, r3
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f7fe fe4a 	bl	80042d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d002      	beq.n	800564e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005648:	f04f 33ff 	mov.w	r3, #4294967295
 800564c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800564e:	6879      	ldr	r1, [r7, #4]
 8005650:	68b8      	ldr	r0, [r7, #8]
 8005652:	f000 fa51 	bl	8005af8 <prvAddCurrentTaskToDelayedList>
	}
 8005656:	bf00      	nop
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	200006ec 	.word	0x200006ec

08005664 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10a      	bne.n	8005690 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	60fb      	str	r3, [r7, #12]
}
 800568c:	bf00      	nop
 800568e:	e7fe      	b.n	800568e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	3318      	adds	r3, #24
 8005694:	4618      	mov	r0, r3
 8005696:	f7fe fe79 	bl	800438c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800569a:	4b1e      	ldr	r3, [pc, #120]	; (8005714 <xTaskRemoveFromEventList+0xb0>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d11d      	bne.n	80056de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	3304      	adds	r3, #4
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7fe fe70 	bl	800438c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b0:	4b19      	ldr	r3, [pc, #100]	; (8005718 <xTaskRemoveFromEventList+0xb4>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d903      	bls.n	80056c0 <xTaskRemoveFromEventList+0x5c>
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056bc:	4a16      	ldr	r2, [pc, #88]	; (8005718 <xTaskRemoveFromEventList+0xb4>)
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c4:	4613      	mov	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4a13      	ldr	r2, [pc, #76]	; (800571c <xTaskRemoveFromEventList+0xb8>)
 80056ce:	441a      	add	r2, r3
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	3304      	adds	r3, #4
 80056d4:	4619      	mov	r1, r3
 80056d6:	4610      	mov	r0, r2
 80056d8:	f7fe fdfd 	bl	80042d6 <vListInsertEnd>
 80056dc:	e005      	b.n	80056ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	3318      	adds	r3, #24
 80056e2:	4619      	mov	r1, r3
 80056e4:	480e      	ldr	r0, [pc, #56]	; (8005720 <xTaskRemoveFromEventList+0xbc>)
 80056e6:	f7fe fdf6 	bl	80042d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ee:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <xTaskRemoveFromEventList+0xc0>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d905      	bls.n	8005704 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80056f8:	2301      	movs	r3, #1
 80056fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80056fc:	4b0a      	ldr	r3, [pc, #40]	; (8005728 <xTaskRemoveFromEventList+0xc4>)
 80056fe:	2201      	movs	r2, #1
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	e001      	b.n	8005708 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005704:	2300      	movs	r3, #0
 8005706:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005708:	697b      	ldr	r3, [r7, #20]
}
 800570a:	4618      	mov	r0, r3
 800570c:	3718      	adds	r7, #24
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	20000be8 	.word	0x20000be8
 8005718:	20000bc8 	.word	0x20000bc8
 800571c:	200006f0 	.word	0x200006f0
 8005720:	20000b80 	.word	0x20000b80
 8005724:	200006ec 	.word	0x200006ec
 8005728:	20000bd4 	.word	0x20000bd4

0800572c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005734:	4b06      	ldr	r3, [pc, #24]	; (8005750 <vTaskInternalSetTimeOutState+0x24>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800573c:	4b05      	ldr	r3, [pc, #20]	; (8005754 <vTaskInternalSetTimeOutState+0x28>)
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	605a      	str	r2, [r3, #4]
}
 8005744:	bf00      	nop
 8005746:	370c      	adds	r7, #12
 8005748:	46bd      	mov	sp, r7
 800574a:	bc80      	pop	{r7}
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop
 8005750:	20000bd8 	.word	0x20000bd8
 8005754:	20000bc4 	.word	0x20000bc4

08005758 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b088      	sub	sp, #32
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10a      	bne.n	800577e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	613b      	str	r3, [r7, #16]
}
 800577a:	bf00      	nop
 800577c:	e7fe      	b.n	800577c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10a      	bne.n	800579a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005788:	f383 8811 	msr	BASEPRI, r3
 800578c:	f3bf 8f6f 	isb	sy
 8005790:	f3bf 8f4f 	dsb	sy
 8005794:	60fb      	str	r3, [r7, #12]
}
 8005796:	bf00      	nop
 8005798:	e7fe      	b.n	8005798 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800579a:	f000 fe3f 	bl	800641c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800579e:	4b1d      	ldr	r3, [pc, #116]	; (8005814 <xTaskCheckForTimeOut+0xbc>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b6:	d102      	bne.n	80057be <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80057b8:	2300      	movs	r3, #0
 80057ba:	61fb      	str	r3, [r7, #28]
 80057bc:	e023      	b.n	8005806 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	4b15      	ldr	r3, [pc, #84]	; (8005818 <xTaskCheckForTimeOut+0xc0>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d007      	beq.n	80057da <xTaskCheckForTimeOut+0x82>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d302      	bcc.n	80057da <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80057d4:	2301      	movs	r3, #1
 80057d6:	61fb      	str	r3, [r7, #28]
 80057d8:	e015      	b.n	8005806 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d20b      	bcs.n	80057fc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	1ad2      	subs	r2, r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f7ff ff9b 	bl	800572c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80057f6:	2300      	movs	r3, #0
 80057f8:	61fb      	str	r3, [r7, #28]
 80057fa:	e004      	b.n	8005806 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005802:	2301      	movs	r3, #1
 8005804:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005806:	f000 fe39 	bl	800647c <vPortExitCritical>

	return xReturn;
 800580a:	69fb      	ldr	r3, [r7, #28]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3720      	adds	r7, #32
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}
 8005814:	20000bc4 	.word	0x20000bc4
 8005818:	20000bd8 	.word	0x20000bd8

0800581c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800581c:	b480      	push	{r7}
 800581e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005820:	4b03      	ldr	r3, [pc, #12]	; (8005830 <vTaskMissedYield+0x14>)
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
}
 8005826:	bf00      	nop
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	20000bd4 	.word	0x20000bd4

08005834 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800583c:	f000 f852 	bl	80058e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005840:	4b06      	ldr	r3, [pc, #24]	; (800585c <prvIdleTask+0x28>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d9f9      	bls.n	800583c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005848:	4b05      	ldr	r3, [pc, #20]	; (8005860 <prvIdleTask+0x2c>)
 800584a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	f3bf 8f4f 	dsb	sy
 8005854:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005858:	e7f0      	b.n	800583c <prvIdleTask+0x8>
 800585a:	bf00      	nop
 800585c:	200006f0 	.word	0x200006f0
 8005860:	e000ed04 	.word	0xe000ed04

08005864 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800586a:	2300      	movs	r3, #0
 800586c:	607b      	str	r3, [r7, #4]
 800586e:	e00c      	b.n	800588a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	4613      	mov	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4a12      	ldr	r2, [pc, #72]	; (80058c4 <prvInitialiseTaskLists+0x60>)
 800587c:	4413      	add	r3, r2
 800587e:	4618      	mov	r0, r3
 8005880:	f7fe fcfe 	bl	8004280 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	3301      	adds	r3, #1
 8005888:	607b      	str	r3, [r7, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2b37      	cmp	r3, #55	; 0x37
 800588e:	d9ef      	bls.n	8005870 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005890:	480d      	ldr	r0, [pc, #52]	; (80058c8 <prvInitialiseTaskLists+0x64>)
 8005892:	f7fe fcf5 	bl	8004280 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005896:	480d      	ldr	r0, [pc, #52]	; (80058cc <prvInitialiseTaskLists+0x68>)
 8005898:	f7fe fcf2 	bl	8004280 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800589c:	480c      	ldr	r0, [pc, #48]	; (80058d0 <prvInitialiseTaskLists+0x6c>)
 800589e:	f7fe fcef 	bl	8004280 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80058a2:	480c      	ldr	r0, [pc, #48]	; (80058d4 <prvInitialiseTaskLists+0x70>)
 80058a4:	f7fe fcec 	bl	8004280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80058a8:	480b      	ldr	r0, [pc, #44]	; (80058d8 <prvInitialiseTaskLists+0x74>)
 80058aa:	f7fe fce9 	bl	8004280 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80058ae:	4b0b      	ldr	r3, [pc, #44]	; (80058dc <prvInitialiseTaskLists+0x78>)
 80058b0:	4a05      	ldr	r2, [pc, #20]	; (80058c8 <prvInitialiseTaskLists+0x64>)
 80058b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80058b4:	4b0a      	ldr	r3, [pc, #40]	; (80058e0 <prvInitialiseTaskLists+0x7c>)
 80058b6:	4a05      	ldr	r2, [pc, #20]	; (80058cc <prvInitialiseTaskLists+0x68>)
 80058b8:	601a      	str	r2, [r3, #0]
}
 80058ba:	bf00      	nop
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	200006f0 	.word	0x200006f0
 80058c8:	20000b50 	.word	0x20000b50
 80058cc:	20000b64 	.word	0x20000b64
 80058d0:	20000b80 	.word	0x20000b80
 80058d4:	20000b94 	.word	0x20000b94
 80058d8:	20000bac 	.word	0x20000bac
 80058dc:	20000b78 	.word	0x20000b78
 80058e0:	20000b7c 	.word	0x20000b7c

080058e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058ea:	e019      	b.n	8005920 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80058ec:	f000 fd96 	bl	800641c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f0:	4b10      	ldr	r3, [pc, #64]	; (8005934 <prvCheckTasksWaitingTermination+0x50>)
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3304      	adds	r3, #4
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fe fd45 	bl	800438c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005902:	4b0d      	ldr	r3, [pc, #52]	; (8005938 <prvCheckTasksWaitingTermination+0x54>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3b01      	subs	r3, #1
 8005908:	4a0b      	ldr	r2, [pc, #44]	; (8005938 <prvCheckTasksWaitingTermination+0x54>)
 800590a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800590c:	4b0b      	ldr	r3, [pc, #44]	; (800593c <prvCheckTasksWaitingTermination+0x58>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3b01      	subs	r3, #1
 8005912:	4a0a      	ldr	r2, [pc, #40]	; (800593c <prvCheckTasksWaitingTermination+0x58>)
 8005914:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005916:	f000 fdb1 	bl	800647c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f810 	bl	8005940 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005920:	4b06      	ldr	r3, [pc, #24]	; (800593c <prvCheckTasksWaitingTermination+0x58>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1e1      	bne.n	80058ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	20000b94 	.word	0x20000b94
 8005938:	20000bc0 	.word	0x20000bc0
 800593c:	20000ba8 	.word	0x20000ba8

08005940 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800594e:	2b00      	cmp	r3, #0
 8005950:	d108      	bne.n	8005964 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005956:	4618      	mov	r0, r3
 8005958:	f000 ff24 	bl	80067a4 <vPortFree>
				vPortFree( pxTCB );
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 ff21 	bl	80067a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005962:	e018      	b.n	8005996 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800596a:	2b01      	cmp	r3, #1
 800596c:	d103      	bne.n	8005976 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 ff18 	bl	80067a4 <vPortFree>
	}
 8005974:	e00f      	b.n	8005996 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800597c:	2b02      	cmp	r3, #2
 800597e:	d00a      	beq.n	8005996 <prvDeleteTCB+0x56>
	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	60fb      	str	r3, [r7, #12]
}
 8005992:	bf00      	nop
 8005994:	e7fe      	b.n	8005994 <prvDeleteTCB+0x54>
	}
 8005996:	bf00      	nop
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059a6:	4b0c      	ldr	r3, [pc, #48]	; (80059d8 <prvResetNextTaskUnblockTime+0x38>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d104      	bne.n	80059ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80059b0:	4b0a      	ldr	r3, [pc, #40]	; (80059dc <prvResetNextTaskUnblockTime+0x3c>)
 80059b2:	f04f 32ff 	mov.w	r2, #4294967295
 80059b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80059b8:	e008      	b.n	80059cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059ba:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <prvResetNextTaskUnblockTime+0x38>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	4a04      	ldr	r2, [pc, #16]	; (80059dc <prvResetNextTaskUnblockTime+0x3c>)
 80059ca:	6013      	str	r3, [r2, #0]
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bc80      	pop	{r7}
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	20000b78 	.word	0x20000b78
 80059dc:	20000be0 	.word	0x20000be0

080059e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80059e0:	b480      	push	{r7}
 80059e2:	b083      	sub	sp, #12
 80059e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80059e6:	4b0b      	ldr	r3, [pc, #44]	; (8005a14 <xTaskGetSchedulerState+0x34>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d102      	bne.n	80059f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80059ee:	2301      	movs	r3, #1
 80059f0:	607b      	str	r3, [r7, #4]
 80059f2:	e008      	b.n	8005a06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059f4:	4b08      	ldr	r3, [pc, #32]	; (8005a18 <xTaskGetSchedulerState+0x38>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d102      	bne.n	8005a02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80059fc:	2302      	movs	r3, #2
 80059fe:	607b      	str	r3, [r7, #4]
 8005a00:	e001      	b.n	8005a06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005a02:	2300      	movs	r3, #0
 8005a04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005a06:	687b      	ldr	r3, [r7, #4]
	}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bc80      	pop	{r7}
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	20000bcc 	.word	0x20000bcc
 8005a18:	20000be8 	.word	0x20000be8

08005a1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d056      	beq.n	8005ae0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005a32:	4b2e      	ldr	r3, [pc, #184]	; (8005aec <xTaskPriorityDisinherit+0xd0>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d00a      	beq.n	8005a52 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	60fb      	str	r3, [r7, #12]
}
 8005a4e:	bf00      	nop
 8005a50:	e7fe      	b.n	8005a50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10a      	bne.n	8005a70 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	60bb      	str	r3, [r7, #8]
}
 8005a6c:	bf00      	nop
 8005a6e:	e7fe      	b.n	8005a6e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a74:	1e5a      	subs	r2, r3, #1
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d02c      	beq.n	8005ae0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d128      	bne.n	8005ae0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	3304      	adds	r3, #4
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7fe fc7a 	bl	800438c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ab0:	4b0f      	ldr	r3, [pc, #60]	; (8005af0 <xTaskPriorityDisinherit+0xd4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d903      	bls.n	8005ac0 <xTaskPriorityDisinherit+0xa4>
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005abc:	4a0c      	ldr	r2, [pc, #48]	; (8005af0 <xTaskPriorityDisinherit+0xd4>)
 8005abe:	6013      	str	r3, [r2, #0]
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	4413      	add	r3, r2
 8005aca:	009b      	lsls	r3, r3, #2
 8005acc:	4a09      	ldr	r2, [pc, #36]	; (8005af4 <xTaskPriorityDisinherit+0xd8>)
 8005ace:	441a      	add	r2, r3
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	f7fe fbfd 	bl	80042d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005adc:	2301      	movs	r3, #1
 8005ade:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ae0:	697b      	ldr	r3, [r7, #20]
	}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3718      	adds	r7, #24
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	200006ec 	.word	0x200006ec
 8005af0:	20000bc8 	.word	0x20000bc8
 8005af4:	200006f0 	.word	0x200006f0

08005af8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b02:	4b21      	ldr	r3, [pc, #132]	; (8005b88 <prvAddCurrentTaskToDelayedList+0x90>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b08:	4b20      	ldr	r3, [pc, #128]	; (8005b8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fe fc3c 	bl	800438c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b1a:	d10a      	bne.n	8005b32 <prvAddCurrentTaskToDelayedList+0x3a>
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d007      	beq.n	8005b32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b22:	4b1a      	ldr	r3, [pc, #104]	; (8005b8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3304      	adds	r3, #4
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4819      	ldr	r0, [pc, #100]	; (8005b90 <prvAddCurrentTaskToDelayedList+0x98>)
 8005b2c:	f7fe fbd3 	bl	80042d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005b30:	e026      	b.n	8005b80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4413      	add	r3, r2
 8005b38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005b3a:	4b14      	ldr	r3, [pc, #80]	; (8005b8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d209      	bcs.n	8005b5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b4a:	4b12      	ldr	r3, [pc, #72]	; (8005b94 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	4b0f      	ldr	r3, [pc, #60]	; (8005b8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	3304      	adds	r3, #4
 8005b54:	4619      	mov	r1, r3
 8005b56:	4610      	mov	r0, r2
 8005b58:	f7fe fbe0 	bl	800431c <vListInsert>
}
 8005b5c:	e010      	b.n	8005b80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b5e:	4b0e      	ldr	r3, [pc, #56]	; (8005b98 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	4b0a      	ldr	r3, [pc, #40]	; (8005b8c <prvAddCurrentTaskToDelayedList+0x94>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	3304      	adds	r3, #4
 8005b68:	4619      	mov	r1, r3
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	f7fe fbd6 	bl	800431c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005b70:	4b0a      	ldr	r3, [pc, #40]	; (8005b9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68ba      	ldr	r2, [r7, #8]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d202      	bcs.n	8005b80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005b7a:	4a08      	ldr	r2, [pc, #32]	; (8005b9c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	6013      	str	r3, [r2, #0]
}
 8005b80:	bf00      	nop
 8005b82:	3710      	adds	r7, #16
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	20000bc4 	.word	0x20000bc4
 8005b8c:	200006ec 	.word	0x200006ec
 8005b90:	20000bac 	.word	0x20000bac
 8005b94:	20000b7c 	.word	0x20000b7c
 8005b98:	20000b78 	.word	0x20000b78
 8005b9c:	20000be0 	.word	0x20000be0

08005ba0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08a      	sub	sp, #40	; 0x28
 8005ba4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005baa:	f000 fb05 	bl	80061b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005bae:	4b1c      	ldr	r3, [pc, #112]	; (8005c20 <xTimerCreateTimerTask+0x80>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d021      	beq.n	8005bfa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005bbe:	1d3a      	adds	r2, r7, #4
 8005bc0:	f107 0108 	add.w	r1, r7, #8
 8005bc4:	f107 030c 	add.w	r3, r7, #12
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f7fe fb3f 	bl	800424c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005bce:	6879      	ldr	r1, [r7, #4]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	9202      	str	r2, [sp, #8]
 8005bd6:	9301      	str	r3, [sp, #4]
 8005bd8:	2302      	movs	r3, #2
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	460a      	mov	r2, r1
 8005be0:	4910      	ldr	r1, [pc, #64]	; (8005c24 <xTimerCreateTimerTask+0x84>)
 8005be2:	4811      	ldr	r0, [pc, #68]	; (8005c28 <xTimerCreateTimerTask+0x88>)
 8005be4:	f7ff f8e2 	bl	8004dac <xTaskCreateStatic>
 8005be8:	4603      	mov	r3, r0
 8005bea:	4a10      	ldr	r2, [pc, #64]	; (8005c2c <xTimerCreateTimerTask+0x8c>)
 8005bec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005bee:	4b0f      	ldr	r3, [pc, #60]	; (8005c2c <xTimerCreateTimerTask+0x8c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d001      	beq.n	8005bfa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10a      	bne.n	8005c16 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	613b      	str	r3, [r7, #16]
}
 8005c12:	bf00      	nop
 8005c14:	e7fe      	b.n	8005c14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005c16:	697b      	ldr	r3, [r7, #20]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	20000c1c 	.word	0x20000c1c
 8005c24:	08009c34 	.word	0x08009c34
 8005c28:	08005d65 	.word	0x08005d65
 8005c2c:	20000c20 	.word	0x20000c20

08005c30 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b08a      	sub	sp, #40	; 0x28
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
 8005c3c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10a      	bne.n	8005c5e <xTimerGenericCommand+0x2e>
	__asm volatile
 8005c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c4c:	f383 8811 	msr	BASEPRI, r3
 8005c50:	f3bf 8f6f 	isb	sy
 8005c54:	f3bf 8f4f 	dsb	sy
 8005c58:	623b      	str	r3, [r7, #32]
}
 8005c5a:	bf00      	nop
 8005c5c:	e7fe      	b.n	8005c5c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005c5e:	4b1a      	ldr	r3, [pc, #104]	; (8005cc8 <xTimerGenericCommand+0x98>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d02a      	beq.n	8005cbc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	2b05      	cmp	r3, #5
 8005c76:	dc18      	bgt.n	8005caa <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005c78:	f7ff feb2 	bl	80059e0 <xTaskGetSchedulerState>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d109      	bne.n	8005c96 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005c82:	4b11      	ldr	r3, [pc, #68]	; (8005cc8 <xTimerGenericCommand+0x98>)
 8005c84:	6818      	ldr	r0, [r3, #0]
 8005c86:	f107 0110 	add.w	r1, r7, #16
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c8e:	f7fe fcab 	bl	80045e8 <xQueueGenericSend>
 8005c92:	6278      	str	r0, [r7, #36]	; 0x24
 8005c94:	e012      	b.n	8005cbc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005c96:	4b0c      	ldr	r3, [pc, #48]	; (8005cc8 <xTimerGenericCommand+0x98>)
 8005c98:	6818      	ldr	r0, [r3, #0]
 8005c9a:	f107 0110 	add.w	r1, r7, #16
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f7fe fca1 	bl	80045e8 <xQueueGenericSend>
 8005ca6:	6278      	str	r0, [r7, #36]	; 0x24
 8005ca8:	e008      	b.n	8005cbc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005caa:	4b07      	ldr	r3, [pc, #28]	; (8005cc8 <xTimerGenericCommand+0x98>)
 8005cac:	6818      	ldr	r0, [r3, #0]
 8005cae:	f107 0110 	add.w	r1, r7, #16
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	f7fe fd95 	bl	80047e4 <xQueueGenericSendFromISR>
 8005cba:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3728      	adds	r7, #40	; 0x28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20000c1c 	.word	0x20000c1c

08005ccc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b088      	sub	sp, #32
 8005cd0:	af02      	add	r7, sp, #8
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cd6:	4b22      	ldr	r3, [pc, #136]	; (8005d60 <prvProcessExpiredTimer+0x94>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	3304      	adds	r3, #4
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7fe fb51 	bl	800438c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d022      	beq.n	8005d3e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	699a      	ldr	r2, [r3, #24]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	18d1      	adds	r1, r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	683a      	ldr	r2, [r7, #0]
 8005d04:	6978      	ldr	r0, [r7, #20]
 8005d06:	f000 f8cf 	bl	8005ea8 <prvInsertTimerInActiveList>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d01f      	beq.n	8005d50 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d10:	2300      	movs	r3, #0
 8005d12:	9300      	str	r3, [sp, #0]
 8005d14:	2300      	movs	r3, #0
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	2100      	movs	r1, #0
 8005d1a:	6978      	ldr	r0, [r7, #20]
 8005d1c:	f7ff ff88 	bl	8005c30 <xTimerGenericCommand>
 8005d20:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d113      	bne.n	8005d50 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2c:	f383 8811 	msr	BASEPRI, r3
 8005d30:	f3bf 8f6f 	isb	sy
 8005d34:	f3bf 8f4f 	dsb	sy
 8005d38:	60fb      	str	r3, [r7, #12]
}
 8005d3a:	bf00      	nop
 8005d3c:	e7fe      	b.n	8005d3c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d44:	f023 0301 	bic.w	r3, r3, #1
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d50:	697b      	ldr	r3, [r7, #20]
 8005d52:	6a1b      	ldr	r3, [r3, #32]
 8005d54:	6978      	ldr	r0, [r7, #20]
 8005d56:	4798      	blx	r3
}
 8005d58:	bf00      	nop
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	20000c14 	.word	0x20000c14

08005d64 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d6c:	f107 0308 	add.w	r3, r7, #8
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 f857 	bl	8005e24 <prvGetNextExpireTime>
 8005d76:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	4619      	mov	r1, r3
 8005d7c:	68f8      	ldr	r0, [r7, #12]
 8005d7e:	f000 f803 	bl	8005d88 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005d82:	f000 f8d3 	bl	8005f2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005d86:	e7f1      	b.n	8005d6c <prvTimerTask+0x8>

08005d88 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005d92:	f7ff fa47 	bl	8005224 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d96:	f107 0308 	add.w	r3, r7, #8
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 f864 	bl	8005e68 <prvSampleTimeNow>
 8005da0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d130      	bne.n	8005e0a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d10a      	bne.n	8005dc4 <prvProcessTimerOrBlockTask+0x3c>
 8005dae:	687a      	ldr	r2, [r7, #4]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d806      	bhi.n	8005dc4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005db6:	f7ff fa43 	bl	8005240 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005dba:	68f9      	ldr	r1, [r7, #12]
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f7ff ff85 	bl	8005ccc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005dc2:	e024      	b.n	8005e0e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d008      	beq.n	8005ddc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dca:	4b13      	ldr	r3, [pc, #76]	; (8005e18 <prvProcessTimerOrBlockTask+0x90>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <prvProcessTimerOrBlockTask+0x50>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e000      	b.n	8005dda <prvProcessTimerOrBlockTask+0x52>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005ddc:	4b0f      	ldr	r3, [pc, #60]	; (8005e1c <prvProcessTimerOrBlockTask+0x94>)
 8005dde:	6818      	ldr	r0, [r3, #0]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	4619      	mov	r1, r3
 8005dea:	f7fe ffab 	bl	8004d44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005dee:	f7ff fa27 	bl	8005240 <xTaskResumeAll>
 8005df2:	4603      	mov	r3, r0
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10a      	bne.n	8005e0e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005df8:	4b09      	ldr	r3, [pc, #36]	; (8005e20 <prvProcessTimerOrBlockTask+0x98>)
 8005dfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dfe:	601a      	str	r2, [r3, #0]
 8005e00:	f3bf 8f4f 	dsb	sy
 8005e04:	f3bf 8f6f 	isb	sy
}
 8005e08:	e001      	b.n	8005e0e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005e0a:	f7ff fa19 	bl	8005240 <xTaskResumeAll>
}
 8005e0e:	bf00      	nop
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	20000c18 	.word	0x20000c18
 8005e1c:	20000c1c 	.word	0x20000c1c
 8005e20:	e000ed04 	.word	0xe000ed04

08005e24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005e2c:	4b0d      	ldr	r3, [pc, #52]	; (8005e64 <prvGetNextExpireTime+0x40>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <prvGetNextExpireTime+0x16>
 8005e36:	2201      	movs	r2, #1
 8005e38:	e000      	b.n	8005e3c <prvGetNextExpireTime+0x18>
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d105      	bne.n	8005e54 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e48:	4b06      	ldr	r3, [pc, #24]	; (8005e64 <prvGetNextExpireTime+0x40>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]
 8005e52:	e001      	b.n	8005e58 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005e58:	68fb      	ldr	r3, [r7, #12]
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3714      	adds	r7, #20
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bc80      	pop	{r7}
 8005e62:	4770      	bx	lr
 8005e64:	20000c14 	.word	0x20000c14

08005e68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005e70:	f7ff fa84 	bl	800537c <xTaskGetTickCount>
 8005e74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005e76:	4b0b      	ldr	r3, [pc, #44]	; (8005ea4 <prvSampleTimeNow+0x3c>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d205      	bcs.n	8005e8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005e80:	f000 f936 	bl	80060f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2201      	movs	r2, #1
 8005e88:	601a      	str	r2, [r3, #0]
 8005e8a:	e002      	b.n	8005e92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005e92:	4a04      	ldr	r2, [pc, #16]	; (8005ea4 <prvSampleTimeNow+0x3c>)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005e98:	68fb      	ldr	r3, [r7, #12]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000c24 	.word	0x20000c24

08005ea8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	68ba      	ldr	r2, [r7, #8]
 8005ebe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005ec6:	68ba      	ldr	r2, [r7, #8]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d812      	bhi.n	8005ef4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	1ad2      	subs	r2, r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d302      	bcc.n	8005ee2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005edc:	2301      	movs	r3, #1
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	e01b      	b.n	8005f1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ee2:	4b10      	ldr	r3, [pc, #64]	; (8005f24 <prvInsertTimerInActiveList+0x7c>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	3304      	adds	r3, #4
 8005eea:	4619      	mov	r1, r3
 8005eec:	4610      	mov	r0, r2
 8005eee:	f7fe fa15 	bl	800431c <vListInsert>
 8005ef2:	e012      	b.n	8005f1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005ef4:	687a      	ldr	r2, [r7, #4]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d206      	bcs.n	8005f0a <prvInsertTimerInActiveList+0x62>
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d302      	bcc.n	8005f0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005f04:	2301      	movs	r3, #1
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	e007      	b.n	8005f1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005f0a:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <prvInsertTimerInActiveList+0x80>)
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	3304      	adds	r3, #4
 8005f12:	4619      	mov	r1, r3
 8005f14:	4610      	mov	r0, r2
 8005f16:	f7fe fa01 	bl	800431c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005f1a:	697b      	ldr	r3, [r7, #20]
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	20000c18 	.word	0x20000c18
 8005f28:	20000c14 	.word	0x20000c14

08005f2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b08e      	sub	sp, #56	; 0x38
 8005f30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f32:	e0ca      	b.n	80060ca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	da18      	bge.n	8005f6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005f3a:	1d3b      	adds	r3, r7, #4
 8005f3c:	3304      	adds	r3, #4
 8005f3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d10a      	bne.n	8005f5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f4a:	f383 8811 	msr	BASEPRI, r3
 8005f4e:	f3bf 8f6f 	isb	sy
 8005f52:	f3bf 8f4f 	dsb	sy
 8005f56:	61fb      	str	r3, [r7, #28]
}
 8005f58:	bf00      	nop
 8005f5a:	e7fe      	b.n	8005f5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f62:	6850      	ldr	r0, [r2, #4]
 8005f64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f66:	6892      	ldr	r2, [r2, #8]
 8005f68:	4611      	mov	r1, r2
 8005f6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f2c0 80aa 	blt.w	80060c8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d004      	beq.n	8005f8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	3304      	adds	r3, #4
 8005f84:	4618      	mov	r0, r3
 8005f86:	f7fe fa01 	bl	800438c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005f8a:	463b      	mov	r3, r7
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7ff ff6b 	bl	8005e68 <prvSampleTimeNow>
 8005f92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2b09      	cmp	r3, #9
 8005f98:	f200 8097 	bhi.w	80060ca <prvProcessReceivedCommands+0x19e>
 8005f9c:	a201      	add	r2, pc, #4	; (adr r2, 8005fa4 <prvProcessReceivedCommands+0x78>)
 8005f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa2:	bf00      	nop
 8005fa4:	08005fcd 	.word	0x08005fcd
 8005fa8:	08005fcd 	.word	0x08005fcd
 8005fac:	08005fcd 	.word	0x08005fcd
 8005fb0:	08006041 	.word	0x08006041
 8005fb4:	08006055 	.word	0x08006055
 8005fb8:	0800609f 	.word	0x0800609f
 8005fbc:	08005fcd 	.word	0x08005fcd
 8005fc0:	08005fcd 	.word	0x08005fcd
 8005fc4:	08006041 	.word	0x08006041
 8005fc8:	08006055 	.word	0x08006055
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fd2:	f043 0301 	orr.w	r3, r3, #1
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	18d1      	adds	r1, r2, r3
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fec:	f7ff ff5c 	bl	8005ea8 <prvInsertTimerInActiveList>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d069      	beq.n	80060ca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff8:	6a1b      	ldr	r3, [r3, #32]
 8005ffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005ffc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ffe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006000:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006004:	f003 0304 	and.w	r3, r3, #4
 8006008:	2b00      	cmp	r3, #0
 800600a:	d05e      	beq.n	80060ca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800600c:	68ba      	ldr	r2, [r7, #8]
 800600e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006010:	699b      	ldr	r3, [r3, #24]
 8006012:	441a      	add	r2, r3
 8006014:	2300      	movs	r3, #0
 8006016:	9300      	str	r3, [sp, #0]
 8006018:	2300      	movs	r3, #0
 800601a:	2100      	movs	r1, #0
 800601c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800601e:	f7ff fe07 	bl	8005c30 <xTimerGenericCommand>
 8006022:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d14f      	bne.n	80060ca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800602a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
 800603a:	61bb      	str	r3, [r7, #24]
}
 800603c:	bf00      	nop
 800603e:	e7fe      	b.n	800603e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006042:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006046:	f023 0301 	bic.w	r3, r3, #1
 800604a:	b2da      	uxtb	r2, r3
 800604c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800604e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8006052:	e03a      	b.n	80060ca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006056:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800605a:	f043 0301 	orr.w	r3, r3, #1
 800605e:	b2da      	uxtb	r2, r3
 8006060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006062:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006066:	68ba      	ldr	r2, [r7, #8]
 8006068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800606c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d10a      	bne.n	800608a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	617b      	str	r3, [r7, #20]
}
 8006086:	bf00      	nop
 8006088:	e7fe      	b.n	8006088 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800608a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	18d1      	adds	r1, r2, r3
 8006092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006094:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006096:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006098:	f7ff ff06 	bl	8005ea8 <prvInsertTimerInActiveList>
					break;
 800609c:	e015      	b.n	80060ca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800609e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d103      	bne.n	80060b4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80060ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060ae:	f000 fb79 	bl	80067a4 <vPortFree>
 80060b2:	e00a      	b.n	80060ca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060ba:	f023 0301 	bic.w	r3, r3, #1
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80060c6:	e000      	b.n	80060ca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80060c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80060ca:	4b08      	ldr	r3, [pc, #32]	; (80060ec <prvProcessReceivedCommands+0x1c0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	1d39      	adds	r1, r7, #4
 80060d0:	2200      	movs	r2, #0
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fe fc1e 	bl	8004914 <xQueueReceive>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f47f af2a 	bne.w	8005f34 <prvProcessReceivedCommands+0x8>
	}
}
 80060e0:	bf00      	nop
 80060e2:	bf00      	nop
 80060e4:	3730      	adds	r7, #48	; 0x30
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20000c1c 	.word	0x20000c1c

080060f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060f6:	e048      	b.n	800618a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060f8:	4b2d      	ldr	r3, [pc, #180]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006102:	4b2b      	ldr	r3, [pc, #172]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	3304      	adds	r3, #4
 8006110:	4618      	mov	r0, r3
 8006112:	f7fe f93b 	bl	800438c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b00      	cmp	r3, #0
 800612a:	d02e      	beq.n	800618a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	4413      	add	r3, r2
 8006134:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	429a      	cmp	r2, r3
 800613c:	d90e      	bls.n	800615c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800614a:	4b19      	ldr	r3, [pc, #100]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	3304      	adds	r3, #4
 8006152:	4619      	mov	r1, r3
 8006154:	4610      	mov	r0, r2
 8006156:	f7fe f8e1 	bl	800431c <vListInsert>
 800615a:	e016      	b.n	800618a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800615c:	2300      	movs	r3, #0
 800615e:	9300      	str	r3, [sp, #0]
 8006160:	2300      	movs	r3, #0
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	2100      	movs	r1, #0
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f7ff fd62 	bl	8005c30 <xTimerGenericCommand>
 800616c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10a      	bne.n	800618a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	603b      	str	r3, [r7, #0]
}
 8006186:	bf00      	nop
 8006188:	e7fe      	b.n	8006188 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800618a:	4b09      	ldr	r3, [pc, #36]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1b1      	bne.n	80060f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006194:	4b06      	ldr	r3, [pc, #24]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800619a:	4b06      	ldr	r3, [pc, #24]	; (80061b4 <prvSwitchTimerLists+0xc4>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a04      	ldr	r2, [pc, #16]	; (80061b0 <prvSwitchTimerLists+0xc0>)
 80061a0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80061a2:	4a04      	ldr	r2, [pc, #16]	; (80061b4 <prvSwitchTimerLists+0xc4>)
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	6013      	str	r3, [r2, #0]
}
 80061a8:	bf00      	nop
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	20000c14 	.word	0x20000c14
 80061b4:	20000c18 	.word	0x20000c18

080061b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80061be:	f000 f92d 	bl	800641c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80061c2:	4b15      	ldr	r3, [pc, #84]	; (8006218 <prvCheckForValidListAndQueue+0x60>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d120      	bne.n	800620c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80061ca:	4814      	ldr	r0, [pc, #80]	; (800621c <prvCheckForValidListAndQueue+0x64>)
 80061cc:	f7fe f858 	bl	8004280 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80061d0:	4813      	ldr	r0, [pc, #76]	; (8006220 <prvCheckForValidListAndQueue+0x68>)
 80061d2:	f7fe f855 	bl	8004280 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061d6:	4b13      	ldr	r3, [pc, #76]	; (8006224 <prvCheckForValidListAndQueue+0x6c>)
 80061d8:	4a10      	ldr	r2, [pc, #64]	; (800621c <prvCheckForValidListAndQueue+0x64>)
 80061da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061dc:	4b12      	ldr	r3, [pc, #72]	; (8006228 <prvCheckForValidListAndQueue+0x70>)
 80061de:	4a10      	ldr	r2, [pc, #64]	; (8006220 <prvCheckForValidListAndQueue+0x68>)
 80061e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061e2:	2300      	movs	r3, #0
 80061e4:	9300      	str	r3, [sp, #0]
 80061e6:	4b11      	ldr	r3, [pc, #68]	; (800622c <prvCheckForValidListAndQueue+0x74>)
 80061e8:	4a11      	ldr	r2, [pc, #68]	; (8006230 <prvCheckForValidListAndQueue+0x78>)
 80061ea:	2110      	movs	r1, #16
 80061ec:	200a      	movs	r0, #10
 80061ee:	f7fe f95f 	bl	80044b0 <xQueueGenericCreateStatic>
 80061f2:	4603      	mov	r3, r0
 80061f4:	4a08      	ldr	r2, [pc, #32]	; (8006218 <prvCheckForValidListAndQueue+0x60>)
 80061f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80061f8:	4b07      	ldr	r3, [pc, #28]	; (8006218 <prvCheckForValidListAndQueue+0x60>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d005      	beq.n	800620c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006200:	4b05      	ldr	r3, [pc, #20]	; (8006218 <prvCheckForValidListAndQueue+0x60>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	490b      	ldr	r1, [pc, #44]	; (8006234 <prvCheckForValidListAndQueue+0x7c>)
 8006206:	4618      	mov	r0, r3
 8006208:	f7fe fd74 	bl	8004cf4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800620c:	f000 f936 	bl	800647c <vPortExitCritical>
}
 8006210:	bf00      	nop
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	20000c1c 	.word	0x20000c1c
 800621c:	20000bec 	.word	0x20000bec
 8006220:	20000c00 	.word	0x20000c00
 8006224:	20000c14 	.word	0x20000c14
 8006228:	20000c18 	.word	0x20000c18
 800622c:	20000cc8 	.word	0x20000cc8
 8006230:	20000c28 	.word	0x20000c28
 8006234:	08009c3c 	.word	0x08009c3c

08006238 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	3b04      	subs	r3, #4
 8006248:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006250:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	3b04      	subs	r3, #4
 8006256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	f023 0201 	bic.w	r2, r3, #1
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	3b04      	subs	r3, #4
 8006266:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006268:	4a08      	ldr	r2, [pc, #32]	; (800628c <pxPortInitialiseStack+0x54>)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3b14      	subs	r3, #20
 8006272:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	3b20      	subs	r3, #32
 800627e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006280:	68fb      	ldr	r3, [r7, #12]
}
 8006282:	4618      	mov	r0, r3
 8006284:	3714      	adds	r7, #20
 8006286:	46bd      	mov	sp, r7
 8006288:	bc80      	pop	{r7}
 800628a:	4770      	bx	lr
 800628c:	08006291 	.word	0x08006291

08006290 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006296:	2300      	movs	r3, #0
 8006298:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800629a:	4b12      	ldr	r3, [pc, #72]	; (80062e4 <prvTaskExitError+0x54>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a2:	d00a      	beq.n	80062ba <prvTaskExitError+0x2a>
	__asm volatile
 80062a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a8:	f383 8811 	msr	BASEPRI, r3
 80062ac:	f3bf 8f6f 	isb	sy
 80062b0:	f3bf 8f4f 	dsb	sy
 80062b4:	60fb      	str	r3, [r7, #12]
}
 80062b6:	bf00      	nop
 80062b8:	e7fe      	b.n	80062b8 <prvTaskExitError+0x28>
	__asm volatile
 80062ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062be:	f383 8811 	msr	BASEPRI, r3
 80062c2:	f3bf 8f6f 	isb	sy
 80062c6:	f3bf 8f4f 	dsb	sy
 80062ca:	60bb      	str	r3, [r7, #8]
}
 80062cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062ce:	bf00      	nop
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0fc      	beq.n	80062d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062d6:	bf00      	nop
 80062d8:	bf00      	nop
 80062da:	3714      	adds	r7, #20
 80062dc:	46bd      	mov	sp, r7
 80062de:	bc80      	pop	{r7}
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	2000000c 	.word	0x2000000c
	...

080062f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062f0:	4b07      	ldr	r3, [pc, #28]	; (8006310 <pxCurrentTCBConst2>)
 80062f2:	6819      	ldr	r1, [r3, #0]
 80062f4:	6808      	ldr	r0, [r1, #0]
 80062f6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80062fa:	f380 8809 	msr	PSP, r0
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f04f 0000 	mov.w	r0, #0
 8006306:	f380 8811 	msr	BASEPRI, r0
 800630a:	f04e 0e0d 	orr.w	lr, lr, #13
 800630e:	4770      	bx	lr

08006310 <pxCurrentTCBConst2>:
 8006310:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006318:	4806      	ldr	r0, [pc, #24]	; (8006334 <prvPortStartFirstTask+0x1c>)
 800631a:	6800      	ldr	r0, [r0, #0]
 800631c:	6800      	ldr	r0, [r0, #0]
 800631e:	f380 8808 	msr	MSP, r0
 8006322:	b662      	cpsie	i
 8006324:	b661      	cpsie	f
 8006326:	f3bf 8f4f 	dsb	sy
 800632a:	f3bf 8f6f 	isb	sy
 800632e:	df00      	svc	0
 8006330:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006332:	bf00      	nop
 8006334:	e000ed08 	.word	0xe000ed08

08006338 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800633e:	4b32      	ldr	r3, [pc, #200]	; (8006408 <xPortStartScheduler+0xd0>)
 8006340:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	b2db      	uxtb	r3, r3
 8006348:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	22ff      	movs	r2, #255	; 0xff
 800634e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	b2db      	uxtb	r3, r3
 8006356:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006358:	78fb      	ldrb	r3, [r7, #3]
 800635a:	b2db      	uxtb	r3, r3
 800635c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006360:	b2da      	uxtb	r2, r3
 8006362:	4b2a      	ldr	r3, [pc, #168]	; (800640c <xPortStartScheduler+0xd4>)
 8006364:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006366:	4b2a      	ldr	r3, [pc, #168]	; (8006410 <xPortStartScheduler+0xd8>)
 8006368:	2207      	movs	r2, #7
 800636a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800636c:	e009      	b.n	8006382 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800636e:	4b28      	ldr	r3, [pc, #160]	; (8006410 <xPortStartScheduler+0xd8>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3b01      	subs	r3, #1
 8006374:	4a26      	ldr	r2, [pc, #152]	; (8006410 <xPortStartScheduler+0xd8>)
 8006376:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006378:	78fb      	ldrb	r3, [r7, #3]
 800637a:	b2db      	uxtb	r3, r3
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	b2db      	uxtb	r3, r3
 8006380:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006382:	78fb      	ldrb	r3, [r7, #3]
 8006384:	b2db      	uxtb	r3, r3
 8006386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800638a:	2b80      	cmp	r3, #128	; 0x80
 800638c:	d0ef      	beq.n	800636e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800638e:	4b20      	ldr	r3, [pc, #128]	; (8006410 <xPortStartScheduler+0xd8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f1c3 0307 	rsb	r3, r3, #7
 8006396:	2b04      	cmp	r3, #4
 8006398:	d00a      	beq.n	80063b0 <xPortStartScheduler+0x78>
	__asm volatile
 800639a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639e:	f383 8811 	msr	BASEPRI, r3
 80063a2:	f3bf 8f6f 	isb	sy
 80063a6:	f3bf 8f4f 	dsb	sy
 80063aa:	60bb      	str	r3, [r7, #8]
}
 80063ac:	bf00      	nop
 80063ae:	e7fe      	b.n	80063ae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063b0:	4b17      	ldr	r3, [pc, #92]	; (8006410 <xPortStartScheduler+0xd8>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	021b      	lsls	r3, r3, #8
 80063b6:	4a16      	ldr	r2, [pc, #88]	; (8006410 <xPortStartScheduler+0xd8>)
 80063b8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80063ba:	4b15      	ldr	r3, [pc, #84]	; (8006410 <xPortStartScheduler+0xd8>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063c2:	4a13      	ldr	r2, [pc, #76]	; (8006410 <xPortStartScheduler+0xd8>)
 80063c4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	b2da      	uxtb	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80063ce:	4b11      	ldr	r3, [pc, #68]	; (8006414 <xPortStartScheduler+0xdc>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a10      	ldr	r2, [pc, #64]	; (8006414 <xPortStartScheduler+0xdc>)
 80063d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80063d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80063da:	4b0e      	ldr	r3, [pc, #56]	; (8006414 <xPortStartScheduler+0xdc>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a0d      	ldr	r2, [pc, #52]	; (8006414 <xPortStartScheduler+0xdc>)
 80063e0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80063e4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80063e6:	f000 f8b9 	bl	800655c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80063ea:	4b0b      	ldr	r3, [pc, #44]	; (8006418 <xPortStartScheduler+0xe0>)
 80063ec:	2200      	movs	r2, #0
 80063ee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80063f0:	f7ff ff92 	bl	8006318 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80063f4:	f7ff f88a 	bl	800550c <vTaskSwitchContext>
	prvTaskExitError();
 80063f8:	f7ff ff4a 	bl	8006290 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
 8006406:	bf00      	nop
 8006408:	e000e400 	.word	0xe000e400
 800640c:	20000d18 	.word	0x20000d18
 8006410:	20000d1c 	.word	0x20000d1c
 8006414:	e000ed20 	.word	0xe000ed20
 8006418:	2000000c 	.word	0x2000000c

0800641c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800641c:	b480      	push	{r7}
 800641e:	b083      	sub	sp, #12
 8006420:	af00      	add	r7, sp, #0
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	607b      	str	r3, [r7, #4]
}
 8006434:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006436:	4b0f      	ldr	r3, [pc, #60]	; (8006474 <vPortEnterCritical+0x58>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	3301      	adds	r3, #1
 800643c:	4a0d      	ldr	r2, [pc, #52]	; (8006474 <vPortEnterCritical+0x58>)
 800643e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006440:	4b0c      	ldr	r3, [pc, #48]	; (8006474 <vPortEnterCritical+0x58>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d10f      	bne.n	8006468 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006448:	4b0b      	ldr	r3, [pc, #44]	; (8006478 <vPortEnterCritical+0x5c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00a      	beq.n	8006468 <vPortEnterCritical+0x4c>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	603b      	str	r3, [r7, #0]
}
 8006464:	bf00      	nop
 8006466:	e7fe      	b.n	8006466 <vPortEnterCritical+0x4a>
	}
}
 8006468:	bf00      	nop
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	bc80      	pop	{r7}
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop
 8006474:	2000000c 	.word	0x2000000c
 8006478:	e000ed04 	.word	0xe000ed04

0800647c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800647c:	b480      	push	{r7}
 800647e:	b083      	sub	sp, #12
 8006480:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006482:	4b11      	ldr	r3, [pc, #68]	; (80064c8 <vPortExitCritical+0x4c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10a      	bne.n	80064a0 <vPortExitCritical+0x24>
	__asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	607b      	str	r3, [r7, #4]
}
 800649c:	bf00      	nop
 800649e:	e7fe      	b.n	800649e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80064a0:	4b09      	ldr	r3, [pc, #36]	; (80064c8 <vPortExitCritical+0x4c>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3b01      	subs	r3, #1
 80064a6:	4a08      	ldr	r2, [pc, #32]	; (80064c8 <vPortExitCritical+0x4c>)
 80064a8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80064aa:	4b07      	ldr	r3, [pc, #28]	; (80064c8 <vPortExitCritical+0x4c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d105      	bne.n	80064be <vPortExitCritical+0x42>
 80064b2:	2300      	movs	r3, #0
 80064b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	f383 8811 	msr	BASEPRI, r3
}
 80064bc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80064be:	bf00      	nop
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bc80      	pop	{r7}
 80064c6:	4770      	bx	lr
 80064c8:	2000000c 	.word	0x2000000c
 80064cc:	00000000 	.word	0x00000000

080064d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80064d0:	f3ef 8009 	mrs	r0, PSP
 80064d4:	f3bf 8f6f 	isb	sy
 80064d8:	4b0d      	ldr	r3, [pc, #52]	; (8006510 <pxCurrentTCBConst>)
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80064e0:	6010      	str	r0, [r2, #0]
 80064e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80064e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80064ea:	f380 8811 	msr	BASEPRI, r0
 80064ee:	f7ff f80d 	bl	800550c <vTaskSwitchContext>
 80064f2:	f04f 0000 	mov.w	r0, #0
 80064f6:	f380 8811 	msr	BASEPRI, r0
 80064fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80064fe:	6819      	ldr	r1, [r3, #0]
 8006500:	6808      	ldr	r0, [r1, #0]
 8006502:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006506:	f380 8809 	msr	PSP, r0
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	4770      	bx	lr

08006510 <pxCurrentTCBConst>:
 8006510:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop

08006518 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	607b      	str	r3, [r7, #4]
}
 8006530:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006532:	f7fe ff31 	bl	8005398 <xTaskIncrementTick>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d003      	beq.n	8006544 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800653c:	4b06      	ldr	r3, [pc, #24]	; (8006558 <SysTick_Handler+0x40>)
 800653e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	2300      	movs	r3, #0
 8006546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	f383 8811 	msr	BASEPRI, r3
}
 800654e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006550:	bf00      	nop
 8006552:	3708      	adds	r7, #8
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	e000ed04 	.word	0xe000ed04

0800655c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800655c:	b480      	push	{r7}
 800655e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006560:	4b0a      	ldr	r3, [pc, #40]	; (800658c <vPortSetupTimerInterrupt+0x30>)
 8006562:	2200      	movs	r2, #0
 8006564:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006566:	4b0a      	ldr	r3, [pc, #40]	; (8006590 <vPortSetupTimerInterrupt+0x34>)
 8006568:	2200      	movs	r2, #0
 800656a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800656c:	4b09      	ldr	r3, [pc, #36]	; (8006594 <vPortSetupTimerInterrupt+0x38>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a09      	ldr	r2, [pc, #36]	; (8006598 <vPortSetupTimerInterrupt+0x3c>)
 8006572:	fba2 2303 	umull	r2, r3, r2, r3
 8006576:	099b      	lsrs	r3, r3, #6
 8006578:	4a08      	ldr	r2, [pc, #32]	; (800659c <vPortSetupTimerInterrupt+0x40>)
 800657a:	3b01      	subs	r3, #1
 800657c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800657e:	4b03      	ldr	r3, [pc, #12]	; (800658c <vPortSetupTimerInterrupt+0x30>)
 8006580:	2207      	movs	r2, #7
 8006582:	601a      	str	r2, [r3, #0]
}
 8006584:	bf00      	nop
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr
 800658c:	e000e010 	.word	0xe000e010
 8006590:	e000e018 	.word	0xe000e018
 8006594:	20000000 	.word	0x20000000
 8006598:	10624dd3 	.word	0x10624dd3
 800659c:	e000e014 	.word	0xe000e014

080065a0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80065a6:	f3ef 8305 	mrs	r3, IPSR
 80065aa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2b0f      	cmp	r3, #15
 80065b0:	d914      	bls.n	80065dc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80065b2:	4a16      	ldr	r2, [pc, #88]	; (800660c <vPortValidateInterruptPriority+0x6c>)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	4413      	add	r3, r2
 80065b8:	781b      	ldrb	r3, [r3, #0]
 80065ba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80065bc:	4b14      	ldr	r3, [pc, #80]	; (8006610 <vPortValidateInterruptPriority+0x70>)
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	7afa      	ldrb	r2, [r7, #11]
 80065c2:	429a      	cmp	r2, r3
 80065c4:	d20a      	bcs.n	80065dc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80065c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	607b      	str	r3, [r7, #4]
}
 80065d8:	bf00      	nop
 80065da:	e7fe      	b.n	80065da <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80065dc:	4b0d      	ldr	r3, [pc, #52]	; (8006614 <vPortValidateInterruptPriority+0x74>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80065e4:	4b0c      	ldr	r3, [pc, #48]	; (8006618 <vPortValidateInterruptPriority+0x78>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d90a      	bls.n	8006602 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80065ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065f0:	f383 8811 	msr	BASEPRI, r3
 80065f4:	f3bf 8f6f 	isb	sy
 80065f8:	f3bf 8f4f 	dsb	sy
 80065fc:	603b      	str	r3, [r7, #0]
}
 80065fe:	bf00      	nop
 8006600:	e7fe      	b.n	8006600 <vPortValidateInterruptPriority+0x60>
	}
 8006602:	bf00      	nop
 8006604:	3714      	adds	r7, #20
 8006606:	46bd      	mov	sp, r7
 8006608:	bc80      	pop	{r7}
 800660a:	4770      	bx	lr
 800660c:	e000e3f0 	.word	0xe000e3f0
 8006610:	20000d18 	.word	0x20000d18
 8006614:	e000ed0c 	.word	0xe000ed0c
 8006618:	20000d1c 	.word	0x20000d1c

0800661c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b08a      	sub	sp, #40	; 0x28
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006624:	2300      	movs	r3, #0
 8006626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006628:	f7fe fdfc 	bl	8005224 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800662c:	4b58      	ldr	r3, [pc, #352]	; (8006790 <pvPortMalloc+0x174>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d101      	bne.n	8006638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006634:	f000 f910 	bl	8006858 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006638:	4b56      	ldr	r3, [pc, #344]	; (8006794 <pvPortMalloc+0x178>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4013      	ands	r3, r2
 8006640:	2b00      	cmp	r3, #0
 8006642:	f040 808e 	bne.w	8006762 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01d      	beq.n	8006688 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800664c:	2208      	movs	r2, #8
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4413      	add	r3, r2
 8006652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f003 0307 	and.w	r3, r3, #7
 800665a:	2b00      	cmp	r3, #0
 800665c:	d014      	beq.n	8006688 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f023 0307 	bic.w	r3, r3, #7
 8006664:	3308      	adds	r3, #8
 8006666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00a      	beq.n	8006688 <pvPortMalloc+0x6c>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	617b      	str	r3, [r7, #20]
}
 8006684:	bf00      	nop
 8006686:	e7fe      	b.n	8006686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d069      	beq.n	8006762 <pvPortMalloc+0x146>
 800668e:	4b42      	ldr	r3, [pc, #264]	; (8006798 <pvPortMalloc+0x17c>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	429a      	cmp	r2, r3
 8006696:	d864      	bhi.n	8006762 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006698:	4b40      	ldr	r3, [pc, #256]	; (800679c <pvPortMalloc+0x180>)
 800669a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800669c:	4b3f      	ldr	r3, [pc, #252]	; (800679c <pvPortMalloc+0x180>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066a2:	e004      	b.n	80066ae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80066a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d903      	bls.n	80066c0 <pvPortMalloc+0xa4>
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1f1      	bne.n	80066a4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80066c0:	4b33      	ldr	r3, [pc, #204]	; (8006790 <pvPortMalloc+0x174>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d04b      	beq.n	8006762 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80066ca:	6a3b      	ldr	r3, [r7, #32]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2208      	movs	r2, #8
 80066d0:	4413      	add	r3, r2
 80066d2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80066d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80066dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	1ad2      	subs	r2, r2, r3
 80066e4:	2308      	movs	r3, #8
 80066e6:	005b      	lsls	r3, r3, #1
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d91f      	bls.n	800672c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80066ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4413      	add	r3, r2
 80066f2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	f003 0307 	and.w	r3, r3, #7
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d00a      	beq.n	8006714 <pvPortMalloc+0xf8>
	__asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	613b      	str	r3, [r7, #16]
}
 8006710:	bf00      	nop
 8006712:	e7fe      	b.n	8006712 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	1ad2      	subs	r2, r2, r3
 800671c:	69bb      	ldr	r3, [r7, #24]
 800671e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006726:	69b8      	ldr	r0, [r7, #24]
 8006728:	f000 f8f8 	bl	800691c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800672c:	4b1a      	ldr	r3, [pc, #104]	; (8006798 <pvPortMalloc+0x17c>)
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	4a18      	ldr	r2, [pc, #96]	; (8006798 <pvPortMalloc+0x17c>)
 8006738:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800673a:	4b17      	ldr	r3, [pc, #92]	; (8006798 <pvPortMalloc+0x17c>)
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	4b18      	ldr	r3, [pc, #96]	; (80067a0 <pvPortMalloc+0x184>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d203      	bcs.n	800674e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006746:	4b14      	ldr	r3, [pc, #80]	; (8006798 <pvPortMalloc+0x17c>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a15      	ldr	r2, [pc, #84]	; (80067a0 <pvPortMalloc+0x184>)
 800674c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	685a      	ldr	r2, [r3, #4]
 8006752:	4b10      	ldr	r3, [pc, #64]	; (8006794 <pvPortMalloc+0x178>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	431a      	orrs	r2, r3
 8006758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800675c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800675e:	2200      	movs	r2, #0
 8006760:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006762:	f7fe fd6d 	bl	8005240 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f003 0307 	and.w	r3, r3, #7
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00a      	beq.n	8006786 <pvPortMalloc+0x16a>
	__asm volatile
 8006770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006774:	f383 8811 	msr	BASEPRI, r3
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	60fb      	str	r3, [r7, #12]
}
 8006782:	bf00      	nop
 8006784:	e7fe      	b.n	8006784 <pvPortMalloc+0x168>
	return pvReturn;
 8006786:	69fb      	ldr	r3, [r7, #28]
}
 8006788:	4618      	mov	r0, r3
 800678a:	3728      	adds	r7, #40	; 0x28
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}
 8006790:	20001928 	.word	0x20001928
 8006794:	20001934 	.word	0x20001934
 8006798:	2000192c 	.word	0x2000192c
 800679c:	20001920 	.word	0x20001920
 80067a0:	20001930 	.word	0x20001930

080067a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d048      	beq.n	8006848 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80067b6:	2308      	movs	r3, #8
 80067b8:	425b      	negs	r3, r3
 80067ba:	697a      	ldr	r2, [r7, #20]
 80067bc:	4413      	add	r3, r2
 80067be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	685a      	ldr	r2, [r3, #4]
 80067c8:	4b21      	ldr	r3, [pc, #132]	; (8006850 <vPortFree+0xac>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4013      	ands	r3, r2
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d10a      	bne.n	80067e8 <vPortFree+0x44>
	__asm volatile
 80067d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d6:	f383 8811 	msr	BASEPRI, r3
 80067da:	f3bf 8f6f 	isb	sy
 80067de:	f3bf 8f4f 	dsb	sy
 80067e2:	60fb      	str	r3, [r7, #12]
}
 80067e4:	bf00      	nop
 80067e6:	e7fe      	b.n	80067e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d00a      	beq.n	8006806 <vPortFree+0x62>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	60bb      	str	r3, [r7, #8]
}
 8006802:	bf00      	nop
 8006804:	e7fe      	b.n	8006804 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	685a      	ldr	r2, [r3, #4]
 800680a:	4b11      	ldr	r3, [pc, #68]	; (8006850 <vPortFree+0xac>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4013      	ands	r3, r2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d019      	beq.n	8006848 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d115      	bne.n	8006848 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	685a      	ldr	r2, [r3, #4]
 8006820:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <vPortFree+0xac>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	43db      	mvns	r3, r3
 8006826:	401a      	ands	r2, r3
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800682c:	f7fe fcfa 	bl	8005224 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	685a      	ldr	r2, [r3, #4]
 8006834:	4b07      	ldr	r3, [pc, #28]	; (8006854 <vPortFree+0xb0>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4413      	add	r3, r2
 800683a:	4a06      	ldr	r2, [pc, #24]	; (8006854 <vPortFree+0xb0>)
 800683c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800683e:	6938      	ldr	r0, [r7, #16]
 8006840:	f000 f86c 	bl	800691c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006844:	f7fe fcfc 	bl	8005240 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006848:	bf00      	nop
 800684a:	3718      	adds	r7, #24
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	20001934 	.word	0x20001934
 8006854:	2000192c 	.word	0x2000192c

08006858 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006858:	b480      	push	{r7}
 800685a:	b085      	sub	sp, #20
 800685c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800685e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006862:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006864:	4b27      	ldr	r3, [pc, #156]	; (8006904 <prvHeapInit+0xac>)
 8006866:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	f003 0307 	and.w	r3, r3, #7
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00c      	beq.n	800688c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	3307      	adds	r3, #7
 8006876:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f023 0307 	bic.w	r3, r3, #7
 800687e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	4a1f      	ldr	r2, [pc, #124]	; (8006904 <prvHeapInit+0xac>)
 8006888:	4413      	add	r3, r2
 800688a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006890:	4a1d      	ldr	r2, [pc, #116]	; (8006908 <prvHeapInit+0xb0>)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006896:	4b1c      	ldr	r3, [pc, #112]	; (8006908 <prvHeapInit+0xb0>)
 8006898:	2200      	movs	r2, #0
 800689a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	4413      	add	r3, r2
 80068a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80068a4:	2208      	movs	r2, #8
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	1a9b      	subs	r3, r3, r2
 80068aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0307 	bic.w	r3, r3, #7
 80068b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	4a15      	ldr	r2, [pc, #84]	; (800690c <prvHeapInit+0xb4>)
 80068b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80068ba:	4b14      	ldr	r3, [pc, #80]	; (800690c <prvHeapInit+0xb4>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	2200      	movs	r2, #0
 80068c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80068c2:	4b12      	ldr	r3, [pc, #72]	; (800690c <prvHeapInit+0xb4>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2200      	movs	r2, #0
 80068c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	1ad2      	subs	r2, r2, r3
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80068d8:	4b0c      	ldr	r3, [pc, #48]	; (800690c <prvHeapInit+0xb4>)
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	4a0a      	ldr	r2, [pc, #40]	; (8006910 <prvHeapInit+0xb8>)
 80068e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	4a09      	ldr	r2, [pc, #36]	; (8006914 <prvHeapInit+0xbc>)
 80068ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80068f0:	4b09      	ldr	r3, [pc, #36]	; (8006918 <prvHeapInit+0xc0>)
 80068f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80068f6:	601a      	str	r2, [r3, #0]
}
 80068f8:	bf00      	nop
 80068fa:	3714      	adds	r7, #20
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bc80      	pop	{r7}
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	20000d20 	.word	0x20000d20
 8006908:	20001920 	.word	0x20001920
 800690c:	20001928 	.word	0x20001928
 8006910:	20001930 	.word	0x20001930
 8006914:	2000192c 	.word	0x2000192c
 8006918:	20001934 	.word	0x20001934

0800691c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800691c:	b480      	push	{r7}
 800691e:	b085      	sub	sp, #20
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006924:	4b27      	ldr	r3, [pc, #156]	; (80069c4 <prvInsertBlockIntoFreeList+0xa8>)
 8006926:	60fb      	str	r3, [r7, #12]
 8006928:	e002      	b.n	8006930 <prvInsertBlockIntoFreeList+0x14>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60fb      	str	r3, [r7, #12]
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	429a      	cmp	r2, r3
 8006938:	d8f7      	bhi.n	800692a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	68ba      	ldr	r2, [r7, #8]
 8006944:	4413      	add	r3, r2
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	429a      	cmp	r2, r3
 800694a:	d108      	bne.n	800695e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	685a      	ldr	r2, [r3, #4]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	441a      	add	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	441a      	add	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	429a      	cmp	r2, r3
 8006970:	d118      	bne.n	80069a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	4b14      	ldr	r3, [pc, #80]	; (80069c8 <prvInsertBlockIntoFreeList+0xac>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d00d      	beq.n	800699a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	441a      	add	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	e008      	b.n	80069ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800699a:	4b0b      	ldr	r3, [pc, #44]	; (80069c8 <prvInsertBlockIntoFreeList+0xac>)
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	601a      	str	r2, [r3, #0]
 80069a2:	e003      	b.n	80069ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d002      	beq.n	80069ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069ba:	bf00      	nop
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	bc80      	pop	{r7}
 80069c2:	4770      	bx	lr
 80069c4:	20001920 	.word	0x20001920
 80069c8:	20001928 	.word	0x20001928

080069cc <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b08a      	sub	sp, #40	; 0x28
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	60b9      	str	r1, [r7, #8]
 80069d4:	607a      	str	r2, [r7, #4]
 80069d6:	603b      	str	r3, [r7, #0]
 80069d8:	4603      	mov	r3, r0
 80069da:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 80069dc:	2300      	movs	r3, #0
 80069de:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 80069e0:	2300      	movs	r3, #0
 80069e2:	617b      	str	r3, [r7, #20]
 80069e4:	2300      	movs	r3, #0
 80069e6:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80069ee:	2300      	movs	r3, #0
 80069f0:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	bf14      	ite	ne
 80069f8:	2301      	movne	r3, #1
 80069fa:	2300      	moveq	r3, #0
 80069fc:	b2da      	uxtb	r2, r3
 80069fe:	4bb3      	ldr	r3, [pc, #716]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006a00:	705a      	strb	r2, [r3, #1]

    switch( modem )
 8006a02:	7bfb      	ldrb	r3, [r7, #15]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d003      	beq.n	8006a10 <RadioSetRxGenericConfig+0x44>
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	f000 80aa 	beq.w	8006b62 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 8006a0e:	e158      	b.n	8006cc2 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d003      	beq.n	8006a20 <RadioSetRxGenericConfig+0x54>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	691b      	ldr	r3, [r3, #16]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d102      	bne.n	8006a26 <RadioSetRxGenericConfig+0x5a>
                return -1;
 8006a20:	f04f 33ff 	mov.w	r3, #4294967295
 8006a24:	e14e      	b.n	8006cc4 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	7d5b      	ldrb	r3, [r3, #21]
 8006a2a:	2b08      	cmp	r3, #8
 8006a2c:	d902      	bls.n	8006a34 <RadioSetRxGenericConfig+0x68>
                return -1;
 8006a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006a32:	e147      	b.n	8006cc4 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006a34:	2300      	movs	r3, #0
 8006a36:	623b      	str	r3, [r7, #32]
 8006a38:	e00d      	b.n	8006a56 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	699a      	ldr	r2, [r3, #24]
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	4413      	add	r3, r2
 8006a42:	7819      	ldrb	r1, [r3, #0]
 8006a44:	f107 0214 	add.w	r2, r7, #20
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	460a      	mov	r2, r1
 8006a4e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	3301      	adds	r3, #1
 8006a54:	623b      	str	r3, [r7, #32]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	7d5b      	ldrb	r3, [r3, #21]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	dbeb      	blt.n	8006a3a <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d104      	bne.n	8006a76 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006a74:	e002      	b.n	8006a7c <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8006a76:	23ff      	movs	r3, #255	; 0xff
 8006a78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	bf14      	ite	ne
 8006a84:	2301      	movne	r3, #1
 8006a86:	2300      	moveq	r3, #0
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f001 ffc2 	bl	8008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006a90:	4b8e      	ldr	r3, [pc, #568]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	4a8b      	ldr	r2, [pc, #556]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006a9e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	791a      	ldrb	r2, [r3, #4]
 8006aa4:	4b89      	ldr	r3, [pc, #548]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006aa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f000 fa78 	bl	8006fa4 <RadioGetFskBandwidthRegValue>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	4b84      	ldr	r3, [pc, #528]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006abe:	4b83      	ldr	r3, [pc, #524]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	00db      	lsls	r3, r3, #3
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	4b7f      	ldr	r3, [pc, #508]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006ad0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	7d1a      	ldrb	r2, [r3, #20]
 8006ad6:	4b7d      	ldr	r3, [pc, #500]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006ad8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	7d5b      	ldrb	r3, [r3, #21]
 8006ade:	00db      	lsls	r3, r3, #3
 8006ae0:	b2da      	uxtb	r2, r3
 8006ae2:	4b7a      	ldr	r3, [pc, #488]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006ae4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8006aec:	4b77      	ldr	r3, [pc, #476]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006aee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8006af6:	4b75      	ldr	r3, [pc, #468]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006af8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006afa:	4a74      	ldr	r2, [pc, #464]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b00:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8006b08:	4b70      	ldr	r3, [pc, #448]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006b0a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8006b12:	4b6e      	ldr	r3, [pc, #440]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006b14:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8006b16:	f001 f910 	bl	8007d3a <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	f000 fad8 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006b20:	486b      	ldr	r0, [pc, #428]	; (8006cd0 <RadioSetRxGenericConfig+0x304>)
 8006b22:	f002 f9bd 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006b26:	486b      	ldr	r0, [pc, #428]	; (8006cd4 <RadioSetRxGenericConfig+0x308>)
 8006b28:	f002 fa88 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8006b2c:	f107 0314 	add.w	r3, r7, #20
 8006b30:	4618      	mov	r0, r3
 8006b32:	f001 fd92 	bl	800865a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	8c1b      	ldrh	r3, [r3, #32]
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f001 fddc 	bl	80086f8 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b44:	4618      	mov	r0, r3
 8006b46:	f001 fdb7 	bl	80086b8 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8006b50:	fb02 f203 	mul.w	r2, r2, r3
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b5c:	4a5b      	ldr	r2, [pc, #364]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006b5e:	6093      	str	r3, [r2, #8]
            break;
 8006b60:	e0af      	b.n	8006cc2 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d102      	bne.n	8006b70 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8006b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b6e:	e0a9      	b.n	8006cc4 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d104      	bne.n	8006b84 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006b82:	e002      	b.n	8006b8a <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8006b84:	23ff      	movs	r3, #255	; 0xff
 8006b86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	bf14      	ite	ne
 8006b92:	2301      	movne	r3, #1
 8006b94:	2300      	moveq	r3, #0
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	4618      	mov	r0, r3
 8006b9a:	f001 ff3b 	bl	8008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f001 ff48 	bl	8008a38 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006ba8:	4b48      	ldr	r3, [pc, #288]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8006bb6:	4b45      	ldr	r3, [pc, #276]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006bb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006bc2:	4b42      	ldr	r3, [pc, #264]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006bc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8006bce:	4b3f      	ldr	r3, [pc, #252]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006bd0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006bda:	2b02      	cmp	r3, #2
 8006bdc:	d010      	beq.n	8006c00 <RadioSetRxGenericConfig+0x234>
 8006bde:	2b02      	cmp	r3, #2
 8006be0:	dc22      	bgt.n	8006c28 <RadioSetRxGenericConfig+0x25c>
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d002      	beq.n	8006bec <RadioSetRxGenericConfig+0x220>
 8006be6:	2b01      	cmp	r3, #1
 8006be8:	d005      	beq.n	8006bf6 <RadioSetRxGenericConfig+0x22a>
                break;
 8006bea:	e01d      	b.n	8006c28 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006bec:	4b37      	ldr	r3, [pc, #220]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006bf4:	e019      	b.n	8006c2a <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006bf6:	4b35      	ldr	r3, [pc, #212]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006bf8:	2201      	movs	r2, #1
 8006bfa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006bfe:	e014      	b.n	8006c2a <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006c06:	2b0b      	cmp	r3, #11
 8006c08:	d004      	beq.n	8006c14 <RadioSetRxGenericConfig+0x248>
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006c10:	2b0c      	cmp	r3, #12
 8006c12:	d104      	bne.n	8006c1e <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006c14:	4b2d      	ldr	r3, [pc, #180]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c1c:	e005      	b.n	8006c2a <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006c1e:	4b2b      	ldr	r3, [pc, #172]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006c26:	e000      	b.n	8006c2a <RadioSetRxGenericConfig+0x25e>
                break;
 8006c28:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006c2a:	4b28      	ldr	r3, [pc, #160]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8006c34:	4b25      	ldr	r3, [pc, #148]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c36:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8006c3e:	4b23      	ldr	r3, [pc, #140]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c40:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006c42:	4a22      	ldr	r2, [pc, #136]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c48:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006c50:	4b1e      	ldr	r3, [pc, #120]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c52:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8006c5c:	4b1b      	ldr	r3, [pc, #108]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8006c62:	f001 f86a 	bl	8007d3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006c66:	2001      	movs	r0, #1
 8006c68:	f000 fa32 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006c6c:	4818      	ldr	r0, [pc, #96]	; (8006cd0 <RadioSetRxGenericConfig+0x304>)
 8006c6e:	f002 f917 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006c72:	4818      	ldr	r0, [pc, #96]	; (8006cd4 <RadioSetRxGenericConfig+0x308>)
 8006c74:	f002 f9e2 	bl	800903c <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006c78:	4b14      	ldr	r3, [pc, #80]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006c7a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d10d      	bne.n	8006c9e <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8006c82:	f240 7036 	movw	r0, #1846	; 0x736
 8006c86:	f002 fb41 	bl	800930c <SUBGRF_ReadRegister>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	f023 0304 	bic.w	r3, r3, #4
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	4619      	mov	r1, r3
 8006c94:	f240 7036 	movw	r0, #1846	; 0x736
 8006c98:	f002 fb24 	bl	80092e4 <SUBGRF_WriteRegister>
 8006c9c:	e00c      	b.n	8006cb8 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8006c9e:	f240 7036 	movw	r0, #1846	; 0x736
 8006ca2:	f002 fb33 	bl	800930c <SUBGRF_ReadRegister>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	f043 0304 	orr.w	r3, r3, #4
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	4619      	mov	r1, r3
 8006cb0:	f240 7036 	movw	r0, #1846	; 0x736
 8006cb4:	f002 fb16 	bl	80092e4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006cb8:	4b04      	ldr	r3, [pc, #16]	; (8006ccc <RadioSetRxGenericConfig+0x300>)
 8006cba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006cbe:	609a      	str	r2, [r3, #8]
            break;
 8006cc0:	bf00      	nop
    }
    return status;
 8006cc2:	69fb      	ldr	r3, [r7, #28]
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3728      	adds	r7, #40	; 0x28
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	20001b9c 	.word	0x20001b9c
 8006cd0:	20001bd4 	.word	0x20001bd4
 8006cd4:	20001baa 	.word	0x20001baa

08006cd8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b088      	sub	sp, #32
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	607b      	str	r3, [r7, #4]
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	73fb      	strb	r3, [r7, #15]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8006cea:	2300      	movs	r3, #0
 8006cec:	617b      	str	r3, [r7, #20]
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	f000 811c 	beq.w	8006f32 <RadioSetTxGenericConfig+0x25a>
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	f300 8138 	bgt.w	8006f70 <RadioSetTxGenericConfig+0x298>
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d003      	beq.n	8006d0c <RadioSetTxGenericConfig+0x34>
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	f000 8083 	beq.w	8006e10 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8006d0a:	e131      	b.n	8006f70 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <RadioSetTxGenericConfig+0x44>
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d102      	bne.n	8006d22 <RadioSetTxGenericConfig+0x4a>
                return -1;
 8006d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d20:	e135      	b.n	8006f8e <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	7d1b      	ldrb	r3, [r3, #20]
 8006d26:	2b08      	cmp	r3, #8
 8006d28:	d902      	bls.n	8006d30 <RadioSetTxGenericConfig+0x58>
                return -1;
 8006d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d2e:	e12e      	b.n	8006f8e <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006d30:	2300      	movs	r3, #0
 8006d32:	61fb      	str	r3, [r7, #28]
 8006d34:	e00d      	b.n	8006d52 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	699a      	ldr	r2, [r3, #24]
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	4413      	add	r3, r2
 8006d3e:	7819      	ldrb	r1, [r3, #0]
 8006d40:	f107 0214 	add.w	r2, r7, #20
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	4413      	add	r3, r2
 8006d48:	460a      	mov	r2, r1
 8006d4a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	3301      	adds	r3, #1
 8006d50:	61fb      	str	r3, [r7, #28]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	7d1b      	ldrb	r3, [r3, #20]
 8006d56:	461a      	mov	r2, r3
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	dbeb      	blt.n	8006d36 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006d5e:	4b8e      	ldr	r3, [pc, #568]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	4a8b      	ldr	r2, [pc, #556]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d6c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	781a      	ldrb	r2, [r3, #0]
 8006d72:	4b89      	ldr	r3, [pc, #548]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f000 f911 	bl	8006fa4 <RadioGetFskBandwidthRegValue>
 8006d82:	4603      	mov	r3, r0
 8006d84:	461a      	mov	r2, r3
 8006d86:	4b84      	ldr	r3, [pc, #528]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	4a81      	ldr	r2, [pc, #516]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d92:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006d94:	4b80      	ldr	r3, [pc, #512]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	00db      	lsls	r3, r3, #3
 8006da2:	b29a      	uxth	r2, r3
 8006da4:	4b7c      	ldr	r3, [pc, #496]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006da6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8006da8:	4b7b      	ldr	r3, [pc, #492]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006daa:	2204      	movs	r2, #4
 8006dac:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	7d1b      	ldrb	r3, [r3, #20]
 8006db2:	00db      	lsls	r3, r3, #3
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	4b78      	ldr	r3, [pc, #480]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006db8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8006dba:	4b77      	ldr	r3, [pc, #476]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	7f9a      	ldrb	r2, [r3, #30]
 8006dc4:	4b74      	ldr	r3, [pc, #464]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006dc6:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	7fda      	ldrb	r2, [r3, #31]
 8006dcc:	4b72      	ldr	r3, [pc, #456]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006dce:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8006dd6:	4b70      	ldr	r3, [pc, #448]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006dd8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8006dda:	f000 ffae 	bl	8007d3a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006dde:	2000      	movs	r0, #0
 8006de0:	f000 f976 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006de4:	486d      	ldr	r0, [pc, #436]	; (8006f9c <RadioSetTxGenericConfig+0x2c4>)
 8006de6:	f002 f85b 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006dea:	486d      	ldr	r0, [pc, #436]	; (8006fa0 <RadioSetTxGenericConfig+0x2c8>)
 8006dec:	f002 f926 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8006df0:	f107 0314 	add.w	r3, r7, #20
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 fc30 	bl	800865a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	8b9b      	ldrh	r3, [r3, #28]
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f001 fc7a 	bl	80086f8 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	8c1b      	ldrh	r3, [r3, #32]
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f001 fc55 	bl	80086b8 <SUBGRF_SetCrcPolynomial>
            break;
 8006e0e:	e0b0      	b.n	8006f72 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006e10:	4b61      	ldr	r3, [pc, #388]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e12:	2201      	movs	r2, #1
 8006e14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8006e1e:	4b5e      	ldr	r3, [pc, #376]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8006e2a:	4b5b      	ldr	r3, [pc, #364]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8006e36:	4b58      	ldr	r3, [pc, #352]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e38:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006e42:	2b02      	cmp	r3, #2
 8006e44:	d010      	beq.n	8006e68 <RadioSetTxGenericConfig+0x190>
 8006e46:	2b02      	cmp	r3, #2
 8006e48:	dc22      	bgt.n	8006e90 <RadioSetTxGenericConfig+0x1b8>
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d002      	beq.n	8006e54 <RadioSetTxGenericConfig+0x17c>
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d005      	beq.n	8006e5e <RadioSetTxGenericConfig+0x186>
                break;
 8006e52:	e01d      	b.n	8006e90 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006e54:	4b50      	ldr	r3, [pc, #320]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e5c:	e019      	b.n	8006e92 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006e5e:	4b4e      	ldr	r3, [pc, #312]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e60:	2201      	movs	r2, #1
 8006e62:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e66:	e014      	b.n	8006e92 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e6e:	2b0b      	cmp	r3, #11
 8006e70:	d004      	beq.n	8006e7c <RadioSetTxGenericConfig+0x1a4>
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e78:	2b0c      	cmp	r3, #12
 8006e7a:	d104      	bne.n	8006e86 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8006e7c:	4b46      	ldr	r3, [pc, #280]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e84:	e005      	b.n	8006e92 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006e86:	4b44      	ldr	r3, [pc, #272]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8006e8e:	e000      	b.n	8006e92 <RadioSetTxGenericConfig+0x1ba>
                break;
 8006e90:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	bf14      	ite	ne
 8006e9c:	2301      	movne	r3, #1
 8006e9e:	2300      	moveq	r3, #0
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	4b3c      	ldr	r3, [pc, #240]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006ea6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006eaa:	4b3b      	ldr	r3, [pc, #236]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006eac:	2201      	movs	r2, #1
 8006eae:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8006eb4:	4b38      	ldr	r3, [pc, #224]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006eb6:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8006ebe:	4b36      	ldr	r3, [pc, #216]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006ec0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8006ec8:	4b33      	ldr	r3, [pc, #204]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006eca:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006ed4:	4b30      	ldr	r3, [pc, #192]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006ed6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8006eda:	f000 ff2e 	bl	8007d3a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006ede:	2001      	movs	r0, #1
 8006ee0:	f000 f8f6 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006ee4:	482d      	ldr	r0, [pc, #180]	; (8006f9c <RadioSetTxGenericConfig+0x2c4>)
 8006ee6:	f001 ffdb 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006eea:	482d      	ldr	r0, [pc, #180]	; (8006fa0 <RadioSetTxGenericConfig+0x2c8>)
 8006eec:	f002 f8a6 	bl	800903c <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8006ef0:	4b29      	ldr	r3, [pc, #164]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006ef2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ef6:	2b06      	cmp	r3, #6
 8006ef8:	d10d      	bne.n	8006f16 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8006efa:	f640 0089 	movw	r0, #2185	; 0x889
 8006efe:	f002 fa05 	bl	800930c <SUBGRF_ReadRegister>
 8006f02:	4603      	mov	r3, r0
 8006f04:	f023 0304 	bic.w	r3, r3, #4
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	f640 0089 	movw	r0, #2185	; 0x889
 8006f10:	f002 f9e8 	bl	80092e4 <SUBGRF_WriteRegister>
            break;
 8006f14:	e02d      	b.n	8006f72 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8006f16:	f640 0089 	movw	r0, #2185	; 0x889
 8006f1a:	f002 f9f7 	bl	800930c <SUBGRF_ReadRegister>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	f043 0304 	orr.w	r3, r3, #4
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	4619      	mov	r1, r3
 8006f28:	f640 0089 	movw	r0, #2185	; 0x889
 8006f2c:	f002 f9da 	bl	80092e4 <SUBGRF_WriteRegister>
            break;
 8006f30:	e01f      	b.n	8006f72 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d004      	beq.n	8006f44 <RadioSetTxGenericConfig+0x26c>
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f42:	d902      	bls.n	8006f4a <RadioSetTxGenericConfig+0x272>
                return -1;
 8006f44:	f04f 33ff 	mov.w	r3, #4294967295
 8006f48:	e021      	b.n	8006f8e <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8006f4a:	2002      	movs	r0, #2
 8006f4c:	f000 f8c0 	bl	80070d0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006f50:	4b11      	ldr	r3, [pc, #68]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006f52:	2202      	movs	r2, #2
 8006f54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5c:	4a0e      	ldr	r2, [pc, #56]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006f5e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006f60:	4b0d      	ldr	r3, [pc, #52]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006f62:	2216      	movs	r2, #22
 8006f64:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006f68:	480c      	ldr	r0, [pc, #48]	; (8006f9c <RadioSetTxGenericConfig+0x2c4>)
 8006f6a:	f001 ff99 	bl	8008ea0 <SUBGRF_SetModulationParams>
            break;
 8006f6e:	e000      	b.n	8006f72 <RadioSetTxGenericConfig+0x29a>
            break;
 8006f70:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8006f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f002 fa58 	bl	800942c <SUBGRF_SetRfTxPower>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	461a      	mov	r2, r3
 8006f80:	4b05      	ldr	r3, [pc, #20]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006f82:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8006f86:	4a04      	ldr	r2, [pc, #16]	; (8006f98 <RadioSetTxGenericConfig+0x2c0>)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6053      	str	r3, [r2, #4]
    return 0;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3720      	adds	r7, #32
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	20001b9c 	.word	0x20001b9c
 8006f9c:	20001bd4 	.word	0x20001bd4
 8006fa0:	20001baa 	.word	0x20001baa

08006fa4 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8006fb2:	231f      	movs	r3, #31
 8006fb4:	e016      	b.n	8006fe4 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]
 8006fba:	e00f      	b.n	8006fdc <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8006fbc:	7bfb      	ldrb	r3, [r7, #15]
 8006fbe:	4a0c      	ldr	r2, [pc, #48]	; (8006ff0 <RadioGetFskBandwidthRegValue+0x4c>)
 8006fc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d205      	bcs.n	8006fd6 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8006fca:	7bfb      	ldrb	r3, [r7, #15]
 8006fcc:	4a08      	ldr	r2, [pc, #32]	; (8006ff0 <RadioGetFskBandwidthRegValue+0x4c>)
 8006fce:	00db      	lsls	r3, r3, #3
 8006fd0:	4413      	add	r3, r2
 8006fd2:	791b      	ldrb	r3, [r3, #4]
 8006fd4:	e006      	b.n	8006fe4 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8006fd6:	7bfb      	ldrb	r3, [r7, #15]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	73fb      	strb	r3, [r7, #15]
 8006fdc:	7bfb      	ldrb	r3, [r7, #15]
 8006fde:	2b15      	cmp	r3, #21
 8006fe0:	d9ec      	bls.n	8006fbc <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8006fe2:	e7fe      	b.n	8006fe2 <RadioGetFskBandwidthRegValue+0x3e>
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bc80      	pop	{r7}
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	08009dec 	.word	0x08009dec

08006ff4 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af02      	add	r7, sp, #8
 8006ffa:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8006ffc:	4a21      	ldr	r2, [pc, #132]	; (8007084 <RadioInit+0x90>)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8007002:	4b21      	ldr	r3, [pc, #132]	; (8007088 <RadioInit+0x94>)
 8007004:	2200      	movs	r2, #0
 8007006:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8007008:	4b1f      	ldr	r3, [pc, #124]	; (8007088 <RadioInit+0x94>)
 800700a:	2200      	movs	r2, #0
 800700c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 800700e:	4b1e      	ldr	r3, [pc, #120]	; (8007088 <RadioInit+0x94>)
 8007010:	2200      	movs	r2, #0
 8007012:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8007014:	481d      	ldr	r0, [pc, #116]	; (800708c <RadioInit+0x98>)
 8007016:	f001 fa8b 	bl	8008530 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 800701a:	2000      	movs	r0, #0
 800701c:	f000 ffce 	bl	8007fbc <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8007020:	f001 fd3c 	bl	8008a9c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8007024:	2100      	movs	r1, #0
 8007026:	2000      	movs	r0, #0
 8007028:	f002 f8a8 	bl	800917c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 800702c:	2204      	movs	r2, #4
 800702e:	2100      	movs	r1, #0
 8007030:	2001      	movs	r0, #1
 8007032:	f001 fecd 	bl	8008dd0 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007036:	2300      	movs	r3, #0
 8007038:	2200      	movs	r2, #0
 800703a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800703e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007042:	f001 fdf9 	bl	8008c38 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8007046:	f000 fe65 	bl	8007d14 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800704a:	2300      	movs	r3, #0
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	4b10      	ldr	r3, [pc, #64]	; (8007090 <RadioInit+0x9c>)
 8007050:	2200      	movs	r2, #0
 8007052:	f04f 31ff 	mov.w	r1, #4294967295
 8007056:	480f      	ldr	r0, [pc, #60]	; (8007094 <RadioInit+0xa0>)
 8007058:	f002 fb86 	bl	8009768 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800705c:	2300      	movs	r3, #0
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <RadioInit+0xa4>)
 8007062:	2200      	movs	r2, #0
 8007064:	f04f 31ff 	mov.w	r1, #4294967295
 8007068:	480c      	ldr	r0, [pc, #48]	; (800709c <RadioInit+0xa8>)
 800706a:	f002 fb7d 	bl	8009768 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800706e:	4809      	ldr	r0, [pc, #36]	; (8007094 <RadioInit+0xa0>)
 8007070:	f002 fc1e 	bl	80098b0 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8007074:	4809      	ldr	r0, [pc, #36]	; (800709c <RadioInit+0xa8>)
 8007076:	f002 fc1b 	bl	80098b0 <UTIL_TIMER_Stop>
}
 800707a:	bf00      	nop
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20001a38 	.word	0x20001a38
 8007088:	20001b9c 	.word	0x20001b9c
 800708c:	08008089 	.word	0x08008089
 8007090:	08008029 	.word	0x08008029
 8007094:	20001bf4 	.word	0x20001bf4
 8007098:	08008059 	.word	0x08008059
 800709c:	20001c0c 	.word	0x20001c0c

080070a0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 80070a4:	f001 fa8a 	bl	80085bc <SUBGRF_GetOperatingMode>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b07      	cmp	r3, #7
 80070ac:	d00a      	beq.n	80070c4 <RadioGetStatus+0x24>
 80070ae:	2b07      	cmp	r3, #7
 80070b0:	dc0a      	bgt.n	80070c8 <RadioGetStatus+0x28>
 80070b2:	2b04      	cmp	r3, #4
 80070b4:	d002      	beq.n	80070bc <RadioGetStatus+0x1c>
 80070b6:	2b05      	cmp	r3, #5
 80070b8:	d002      	beq.n	80070c0 <RadioGetStatus+0x20>
 80070ba:	e005      	b.n	80070c8 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 80070bc:	2302      	movs	r3, #2
 80070be:	e004      	b.n	80070ca <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e002      	b.n	80070ca <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e000      	b.n	80070ca <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 80070c8:	2300      	movs	r3, #0
    }
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	bd80      	pop	{r7, pc}
	...

080070d0 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	4603      	mov	r3, r0
 80070d8:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 80070da:	4a19      	ldr	r2, [pc, #100]	; (8007140 <RadioSetModem+0x70>)
 80070dc:	79fb      	ldrb	r3, [r7, #7]
 80070de:	7013      	strb	r3, [r2, #0]
    switch( modem )
 80070e0:	79fb      	ldrb	r3, [r7, #7]
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d023      	beq.n	800712e <RadioSetModem+0x5e>
 80070e6:	2b04      	cmp	r3, #4
 80070e8:	dc03      	bgt.n	80070f2 <RadioSetModem+0x22>
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d008      	beq.n	8007100 <RadioSetModem+0x30>
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d019      	beq.n	8007126 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 80070f2:	2000      	movs	r0, #0
 80070f4:	f001 fe44 	bl	8008d80 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 80070f8:	4b11      	ldr	r3, [pc, #68]	; (8007140 <RadioSetModem+0x70>)
 80070fa:	2200      	movs	r2, #0
 80070fc:	735a      	strb	r2, [r3, #13]
            break;
 80070fe:	e01b      	b.n	8007138 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8007100:	2001      	movs	r0, #1
 8007102:	f001 fe3d 	bl	8008d80 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8007106:	4b0e      	ldr	r3, [pc, #56]	; (8007140 <RadioSetModem+0x70>)
 8007108:	7b5a      	ldrb	r2, [r3, #13]
 800710a:	4b0d      	ldr	r3, [pc, #52]	; (8007140 <RadioSetModem+0x70>)
 800710c:	7b1b      	ldrb	r3, [r3, #12]
 800710e:	429a      	cmp	r2, r3
 8007110:	d011      	beq.n	8007136 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8007112:	4b0b      	ldr	r3, [pc, #44]	; (8007140 <RadioSetModem+0x70>)
 8007114:	7b1a      	ldrb	r2, [r3, #12]
 8007116:	4b0a      	ldr	r3, [pc, #40]	; (8007140 <RadioSetModem+0x70>)
 8007118:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 800711a:	4b09      	ldr	r3, [pc, #36]	; (8007140 <RadioSetModem+0x70>)
 800711c:	7b5b      	ldrb	r3, [r3, #13]
 800711e:	4618      	mov	r0, r3
 8007120:	f000 ff4c 	bl	8007fbc <RadioSetPublicNetwork>
            }
            break;
 8007124:	e007      	b.n	8007136 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8007126:	2002      	movs	r0, #2
 8007128:	f001 fe2a 	bl	8008d80 <SUBGRF_SetPacketType>
            break;
 800712c:	e004      	b.n	8007138 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 800712e:	2000      	movs	r0, #0
 8007130:	f001 fe26 	bl	8008d80 <SUBGRF_SetPacketType>
            break;
 8007134:	e000      	b.n	8007138 <RadioSetModem+0x68>
            break;
 8007136:	bf00      	nop
    }
}
 8007138:	bf00      	nop
 800713a:	3708      	adds	r7, #8
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	20001b9c 	.word	0x20001b9c

08007144 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f001 fdd3 	bl	8008cf8 <SUBGRF_SetRfFrequency>
}
 8007152:	bf00      	nop
 8007154:	3708      	adds	r7, #8
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}

0800715a <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800715a:	b580      	push	{r7, lr}
 800715c:	b090      	sub	sp, #64	; 0x40
 800715e:	af0a      	add	r7, sp, #40	; 0x28
 8007160:	60f8      	str	r0, [r7, #12]
 8007162:	60b9      	str	r1, [r7, #8]
 8007164:	603b      	str	r3, [r7, #0]
 8007166:	4613      	mov	r3, r2
 8007168:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 800716a:	2301      	movs	r3, #1
 800716c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 800716e:	2300      	movs	r3, #0
 8007170:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8007172:	2300      	movs	r3, #0
 8007174:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8007176:	f000 fde0 	bl	8007d3a <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 800717a:	2000      	movs	r0, #0
 800717c:	f7ff ffa8 	bl	80070d0 <RadioSetModem>

    RadioSetChannel( freq );
 8007180:	68f8      	ldr	r0, [r7, #12]
 8007182:	f7ff ffdf 	bl	8007144 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8007186:	2301      	movs	r3, #1
 8007188:	9309      	str	r3, [sp, #36]	; 0x24
 800718a:	2300      	movs	r3, #0
 800718c:	9308      	str	r3, [sp, #32]
 800718e:	2300      	movs	r3, #0
 8007190:	9307      	str	r3, [sp, #28]
 8007192:	2300      	movs	r3, #0
 8007194:	9306      	str	r3, [sp, #24]
 8007196:	2300      	movs	r3, #0
 8007198:	9305      	str	r3, [sp, #20]
 800719a:	2300      	movs	r3, #0
 800719c:	9304      	str	r3, [sp, #16]
 800719e:	2300      	movs	r3, #0
 80071a0:	9303      	str	r3, [sp, #12]
 80071a2:	2300      	movs	r3, #0
 80071a4:	9302      	str	r3, [sp, #8]
 80071a6:	2303      	movs	r3, #3
 80071a8:	9301      	str	r3, [sp, #4]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	2300      	movs	r3, #0
 80071b0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80071b4:	68b9      	ldr	r1, [r7, #8]
 80071b6:	2000      	movs	r0, #0
 80071b8:	f000 f840 	bl	800723c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80071bc:	2000      	movs	r0, #0
 80071be:	f000 fdc3 	bl	8007d48 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80071c2:	f000 ff29 	bl	8008018 <RadioGetWakeupTime>
 80071c6:	4603      	mov	r3, r0
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7f9 fcf9 	bl	8000bc0 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80071ce:	f002 fc09 	bl	80099e4 <UTIL_TIMER_GetCurrentTime>
 80071d2:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80071d4:	e00d      	b.n	80071f2 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80071d6:	2000      	movs	r0, #0
 80071d8:	f000 fe6e 	bl	8007eb8 <RadioRssi>
 80071dc:	4603      	mov	r3, r0
 80071de:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80071e0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80071e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	dd02      	ble.n	80071f2 <RadioIsChannelFree+0x98>
        {
            status = false;
 80071ec:	2300      	movs	r3, #0
 80071ee:	75fb      	strb	r3, [r7, #23]
            break;
 80071f0:	e006      	b.n	8007200 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80071f2:	6938      	ldr	r0, [r7, #16]
 80071f4:	f002 fc08 	bl	8009a08 <UTIL_TIMER_GetElapsedTime>
 80071f8:	4602      	mov	r2, r0
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d8ea      	bhi.n	80071d6 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8007200:	f000 fd9b 	bl	8007d3a <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8007204:	7dfb      	ldrb	r3, [r7, #23]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3718      	adds	r7, #24
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}

0800720e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 800720e:	b580      	push	{r7, lr}
 8007210:	b082      	sub	sp, #8
 8007212:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8007214:	2300      	movs	r3, #0
 8007216:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8007218:	2001      	movs	r0, #1
 800721a:	f7ff ff59 	bl	80070d0 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 800721e:	2300      	movs	r3, #0
 8007220:	2200      	movs	r2, #0
 8007222:	2100      	movs	r1, #0
 8007224:	2000      	movs	r0, #0
 8007226:	f001 fd07 	bl	8008c38 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 800722a:	f001 fa98 	bl	800875e <SUBGRF_GetRandom>
 800722e:	6078      	str	r0, [r7, #4]

    return rnd;
 8007230:	687b      	ldr	r3, [r7, #4]
}
 8007232:	4618      	mov	r0, r3
 8007234:	3708      	adds	r7, #8
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
	...

0800723c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b08a      	sub	sp, #40	; 0x28
 8007240:	af00      	add	r7, sp, #0
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	607a      	str	r2, [r7, #4]
 8007246:	461a      	mov	r2, r3
 8007248:	4603      	mov	r3, r0
 800724a:	73fb      	strb	r3, [r7, #15]
 800724c:	4613      	mov	r3, r2
 800724e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8007250:	4abc      	ldr	r2, [pc, #752]	; (8007544 <RadioSetRxConfig+0x308>)
 8007252:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8007256:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8007258:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800725c:	2b00      	cmp	r3, #0
 800725e:	d001      	beq.n	8007264 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8007260:	2300      	movs	r3, #0
 8007262:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8007264:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 800726c:	4ab6      	ldr	r2, [pc, #728]	; (8007548 <RadioSetRxConfig+0x30c>)
 800726e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8007272:	7013      	strb	r3, [r2, #0]
 8007274:	e002      	b.n	800727c <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8007276:	4bb4      	ldr	r3, [pc, #720]	; (8007548 <RadioSetRxConfig+0x30c>)
 8007278:	22ff      	movs	r2, #255	; 0xff
 800727a:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 800727c:	7bfb      	ldrb	r3, [r7, #15]
 800727e:	2b04      	cmp	r3, #4
 8007280:	d009      	beq.n	8007296 <RadioSetRxConfig+0x5a>
 8007282:	2b04      	cmp	r3, #4
 8007284:	f300 81da 	bgt.w	800763c <RadioSetRxConfig+0x400>
 8007288:	2b00      	cmp	r3, #0
 800728a:	f000 80bf 	beq.w	800740c <RadioSetRxConfig+0x1d0>
 800728e:	2b01      	cmp	r3, #1
 8007290:	f000 812c 	beq.w	80074ec <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8007294:	e1d2      	b.n	800763c <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8007296:	2001      	movs	r0, #1
 8007298:	f001 fbbc 	bl	8008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 800729c:	4ba9      	ldr	r3, [pc, #676]	; (8007544 <RadioSetRxConfig+0x308>)
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80072a4:	4aa7      	ldr	r2, [pc, #668]	; (8007544 <RadioSetRxConfig+0x308>)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80072aa:	4ba6      	ldr	r3, [pc, #664]	; (8007544 <RadioSetRxConfig+0x308>)
 80072ac:	2209      	movs	r2, #9
 80072ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80072b2:	4ba4      	ldr	r3, [pc, #656]	; (8007544 <RadioSetRxConfig+0x308>)
 80072b4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80072b8:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80072ba:	68b8      	ldr	r0, [r7, #8]
 80072bc:	f7ff fe72 	bl	8006fa4 <RadioGetFskBandwidthRegValue>
 80072c0:	4603      	mov	r3, r0
 80072c2:	461a      	mov	r2, r3
 80072c4:	4b9f      	ldr	r3, [pc, #636]	; (8007544 <RadioSetRxConfig+0x308>)
 80072c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80072ca:	4b9e      	ldr	r3, [pc, #632]	; (8007544 <RadioSetRxConfig+0x308>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80072d0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	b29a      	uxth	r2, r3
 80072d6:	4b9b      	ldr	r3, [pc, #620]	; (8007544 <RadioSetRxConfig+0x308>)
 80072d8:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80072da:	4b9a      	ldr	r3, [pc, #616]	; (8007544 <RadioSetRxConfig+0x308>)
 80072dc:	2200      	movs	r2, #0
 80072de:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80072e0:	4b98      	ldr	r3, [pc, #608]	; (8007544 <RadioSetRxConfig+0x308>)
 80072e2:	2210      	movs	r2, #16
 80072e4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80072e6:	4b97      	ldr	r3, [pc, #604]	; (8007544 <RadioSetRxConfig+0x308>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80072ec:	4b95      	ldr	r3, [pc, #596]	; (8007544 <RadioSetRxConfig+0x308>)
 80072ee:	2200      	movs	r2, #0
 80072f0:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80072f2:	4b95      	ldr	r3, [pc, #596]	; (8007548 <RadioSetRxConfig+0x30c>)
 80072f4:	781a      	ldrb	r2, [r3, #0]
 80072f6:	4b93      	ldr	r3, [pc, #588]	; (8007544 <RadioSetRxConfig+0x308>)
 80072f8:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80072fa:	4b92      	ldr	r3, [pc, #584]	; (8007544 <RadioSetRxConfig+0x308>)
 80072fc:	2201      	movs	r2, #1
 80072fe:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8007300:	4b90      	ldr	r3, [pc, #576]	; (8007544 <RadioSetRxConfig+0x308>)
 8007302:	2200      	movs	r2, #0
 8007304:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8007306:	2004      	movs	r0, #4
 8007308:	f7ff fee2 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800730c:	488f      	ldr	r0, [pc, #572]	; (800754c <RadioSetRxConfig+0x310>)
 800730e:	f001 fdc7 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007312:	488f      	ldr	r0, [pc, #572]	; (8007550 <RadioSetRxConfig+0x314>)
 8007314:	f001 fe92 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007318:	4a8e      	ldr	r2, [pc, #568]	; (8007554 <RadioSetRxConfig+0x318>)
 800731a:	f107 031c 	add.w	r3, r7, #28
 800731e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007322:	e883 0003 	stmia.w	r3, {r0, r1}
 8007326:	f107 031c 	add.w	r3, r7, #28
 800732a:	4618      	mov	r0, r3
 800732c:	f001 f995 	bl	800865a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8007330:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007334:	f001 f9e0 	bl	80086f8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8007338:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800733c:	f000 fddb 	bl	8007ef6 <RadioRead>
 8007340:	4603      	mov	r3, r0
 8007342:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8007346:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800734a:	f023 0310 	bic.w	r3, r3, #16
 800734e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8007352:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007356:	4619      	mov	r1, r3
 8007358:	f640 00b8 	movw	r0, #2232	; 0x8b8
 800735c:	f000 fdb9 	bl	8007ed2 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8007360:	2104      	movs	r1, #4
 8007362:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8007366:	f000 fdb4 	bl	8007ed2 <RadioWrite>
            modReg= RadioRead(0x89b);
 800736a:	f640 009b 	movw	r0, #2203	; 0x89b
 800736e:	f000 fdc2 	bl	8007ef6 <RadioRead>
 8007372:	4603      	mov	r3, r0
 8007374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8007378:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800737c:	f023 031c 	bic.w	r3, r3, #28
 8007380:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8007384:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007388:	f043 0308 	orr.w	r3, r3, #8
 800738c:	b2db      	uxtb	r3, r3
 800738e:	4619      	mov	r1, r3
 8007390:	f640 009b 	movw	r0, #2203	; 0x89b
 8007394:	f000 fd9d 	bl	8007ed2 <RadioWrite>
            modReg= RadioRead(0x6d1);
 8007398:	f240 60d1 	movw	r0, #1745	; 0x6d1
 800739c:	f000 fdab 	bl	8007ef6 <RadioRead>
 80073a0:	4603      	mov	r3, r0
 80073a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80073a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073aa:	f023 0318 	bic.w	r3, r3, #24
 80073ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80073b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073b6:	f043 0318 	orr.w	r3, r3, #24
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	4619      	mov	r1, r3
 80073be:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80073c2:	f000 fd86 	bl	8007ed2 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80073c6:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80073ca:	f000 fd94 	bl	8007ef6 <RadioRead>
 80073ce:	4603      	mov	r3, r0
 80073d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80073d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80073e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80073e4:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	4619      	mov	r1, r3
 80073ec:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80073f0:	f000 fd6f 	bl	8007ed2 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80073f4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80073f6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80073fa:	fb02 f303 	mul.w	r3, r2, r3
 80073fe:	461a      	mov	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	fbb2 f3f3 	udiv	r3, r2, r3
 8007406:	4a4f      	ldr	r2, [pc, #316]	; (8007544 <RadioSetRxConfig+0x308>)
 8007408:	6093      	str	r3, [r2, #8]
            break;
 800740a:	e118      	b.n	800763e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800740c:	2000      	movs	r0, #0
 800740e:	f001 fb01 	bl	8008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8007412:	4b4c      	ldr	r3, [pc, #304]	; (8007544 <RadioSetRxConfig+0x308>)
 8007414:	2200      	movs	r2, #0
 8007416:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800741a:	4a4a      	ldr	r2, [pc, #296]	; (8007544 <RadioSetRxConfig+0x308>)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8007420:	4b48      	ldr	r3, [pc, #288]	; (8007544 <RadioSetRxConfig+0x308>)
 8007422:	220b      	movs	r2, #11
 8007424:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8007428:	68b8      	ldr	r0, [r7, #8]
 800742a:	f7ff fdbb 	bl	8006fa4 <RadioGetFskBandwidthRegValue>
 800742e:	4603      	mov	r3, r0
 8007430:	461a      	mov	r2, r3
 8007432:	4b44      	ldr	r3, [pc, #272]	; (8007544 <RadioSetRxConfig+0x308>)
 8007434:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8007438:	4b42      	ldr	r3, [pc, #264]	; (8007544 <RadioSetRxConfig+0x308>)
 800743a:	2200      	movs	r2, #0
 800743c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800743e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007440:	00db      	lsls	r3, r3, #3
 8007442:	b29a      	uxth	r2, r3
 8007444:	4b3f      	ldr	r3, [pc, #252]	; (8007544 <RadioSetRxConfig+0x308>)
 8007446:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8007448:	4b3e      	ldr	r3, [pc, #248]	; (8007544 <RadioSetRxConfig+0x308>)
 800744a:	2204      	movs	r2, #4
 800744c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800744e:	4b3d      	ldr	r3, [pc, #244]	; (8007544 <RadioSetRxConfig+0x308>)
 8007450:	2218      	movs	r2, #24
 8007452:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8007454:	4b3b      	ldr	r3, [pc, #236]	; (8007544 <RadioSetRxConfig+0x308>)
 8007456:	2200      	movs	r2, #0
 8007458:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800745a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800745e:	f083 0301 	eor.w	r3, r3, #1
 8007462:	b2db      	uxtb	r3, r3
 8007464:	461a      	mov	r2, r3
 8007466:	4b37      	ldr	r3, [pc, #220]	; (8007544 <RadioSetRxConfig+0x308>)
 8007468:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 800746a:	4b37      	ldr	r3, [pc, #220]	; (8007548 <RadioSetRxConfig+0x30c>)
 800746c:	781a      	ldrb	r2, [r3, #0]
 800746e:	4b35      	ldr	r3, [pc, #212]	; (8007544 <RadioSetRxConfig+0x308>)
 8007470:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8007472:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8007476:	2b00      	cmp	r3, #0
 8007478:	d003      	beq.n	8007482 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800747a:	4b32      	ldr	r3, [pc, #200]	; (8007544 <RadioSetRxConfig+0x308>)
 800747c:	22f2      	movs	r2, #242	; 0xf2
 800747e:	75da      	strb	r2, [r3, #23]
 8007480:	e002      	b.n	8007488 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007482:	4b30      	ldr	r3, [pc, #192]	; (8007544 <RadioSetRxConfig+0x308>)
 8007484:	2201      	movs	r2, #1
 8007486:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007488:	4b2e      	ldr	r3, [pc, #184]	; (8007544 <RadioSetRxConfig+0x308>)
 800748a:	2201      	movs	r2, #1
 800748c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800748e:	f000 fc54 	bl	8007d3a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8007492:	4b2c      	ldr	r3, [pc, #176]	; (8007544 <RadioSetRxConfig+0x308>)
 8007494:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007498:	2b00      	cmp	r3, #0
 800749a:	bf14      	ite	ne
 800749c:	2301      	movne	r3, #1
 800749e:	2300      	moveq	r3, #0
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7ff fe14 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80074a8:	4828      	ldr	r0, [pc, #160]	; (800754c <RadioSetRxConfig+0x310>)
 80074aa:	f001 fcf9 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80074ae:	4828      	ldr	r0, [pc, #160]	; (8007550 <RadioSetRxConfig+0x314>)
 80074b0:	f001 fdc4 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80074b4:	4a28      	ldr	r2, [pc, #160]	; (8007558 <RadioSetRxConfig+0x31c>)
 80074b6:	f107 0314 	add.w	r3, r7, #20
 80074ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80074be:	e883 0003 	stmia.w	r3, {r0, r1}
 80074c2:	f107 0314 	add.w	r3, r7, #20
 80074c6:	4618      	mov	r0, r3
 80074c8:	f001 f8c7 	bl	800865a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80074cc:	f240 10ff 	movw	r0, #511	; 0x1ff
 80074d0:	f001 f912 	bl	80086f8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80074d4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80074d6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80074da:	fb02 f303 	mul.w	r3, r2, r3
 80074de:	461a      	mov	r2, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80074e6:	4a17      	ldr	r2, [pc, #92]	; (8007544 <RadioSetRxConfig+0x308>)
 80074e8:	6093      	str	r3, [r2, #8]
            break;
 80074ea:	e0a8      	b.n	800763e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80074ec:	2000      	movs	r0, #0
 80074ee:	f001 fa91 	bl	8008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80074f2:	4b14      	ldr	r3, [pc, #80]	; (8007544 <RadioSetRxConfig+0x308>)
 80074f4:	2201      	movs	r2, #1
 80074f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	b2da      	uxtb	r2, r3
 80074fe:	4b11      	ldr	r3, [pc, #68]	; (8007544 <RadioSetRxConfig+0x308>)
 8007500:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8007504:	4a15      	ldr	r2, [pc, #84]	; (800755c <RadioSetRxConfig+0x320>)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	4413      	add	r3, r2
 800750a:	781a      	ldrb	r2, [r3, #0]
 800750c:	4b0d      	ldr	r3, [pc, #52]	; (8007544 <RadioSetRxConfig+0x308>)
 800750e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8007512:	4a0c      	ldr	r2, [pc, #48]	; (8007544 <RadioSetRxConfig+0x308>)
 8007514:	7bbb      	ldrb	r3, [r7, #14]
 8007516:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d105      	bne.n	800752c <RadioSetRxConfig+0x2f0>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b0b      	cmp	r3, #11
 8007524:	d008      	beq.n	8007538 <RadioSetRxConfig+0x2fc>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b0c      	cmp	r3, #12
 800752a:	d005      	beq.n	8007538 <RadioSetRxConfig+0x2fc>
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d116      	bne.n	8007560 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b0c      	cmp	r3, #12
 8007536:	d113      	bne.n	8007560 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8007538:	4b02      	ldr	r3, [pc, #8]	; (8007544 <RadioSetRxConfig+0x308>)
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8007540:	e012      	b.n	8007568 <RadioSetRxConfig+0x32c>
 8007542:	bf00      	nop
 8007544:	20001b9c 	.word	0x20001b9c
 8007548:	20000010 	.word	0x20000010
 800754c:	20001bd4 	.word	0x20001bd4
 8007550:	20001baa 	.word	0x20001baa
 8007554:	08009c44 	.word	0x08009c44
 8007558:	08009c4c 	.word	0x08009c4c
 800755c:	08009e9c 	.word	0x08009e9c
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8007560:	4b39      	ldr	r3, [pc, #228]	; (8007648 <RadioSetRxConfig+0x40c>)
 8007562:	2200      	movs	r2, #0
 8007564:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8007568:	4b37      	ldr	r3, [pc, #220]	; (8007648 <RadioSetRxConfig+0x40c>)
 800756a:	2201      	movs	r2, #1
 800756c:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800756e:	4b36      	ldr	r3, [pc, #216]	; (8007648 <RadioSetRxConfig+0x40c>)
 8007570:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007574:	2b05      	cmp	r3, #5
 8007576:	d004      	beq.n	8007582 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8007578:	4b33      	ldr	r3, [pc, #204]	; (8007648 <RadioSetRxConfig+0x40c>)
 800757a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800757e:	2b06      	cmp	r3, #6
 8007580:	d10a      	bne.n	8007598 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8007582:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007584:	2b0b      	cmp	r3, #11
 8007586:	d803      	bhi.n	8007590 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8007588:	4b2f      	ldr	r3, [pc, #188]	; (8007648 <RadioSetRxConfig+0x40c>)
 800758a:	220c      	movs	r2, #12
 800758c:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 800758e:	e006      	b.n	800759e <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007590:	4a2d      	ldr	r2, [pc, #180]	; (8007648 <RadioSetRxConfig+0x40c>)
 8007592:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007594:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8007596:	e002      	b.n	800759e <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8007598:	4a2b      	ldr	r2, [pc, #172]	; (8007648 <RadioSetRxConfig+0x40c>)
 800759a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800759c:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800759e:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80075a2:	4b29      	ldr	r3, [pc, #164]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075a4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80075a6:	4b29      	ldr	r3, [pc, #164]	; (800764c <RadioSetRxConfig+0x410>)
 80075a8:	781a      	ldrb	r2, [r3, #0]
 80075aa:	4b27      	ldr	r3, [pc, #156]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075ac:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80075ae:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80075b2:	4b25      	ldr	r3, [pc, #148]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075b4:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80075b8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80075bc:	4b22      	ldr	r3, [pc, #136]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80075c2:	f000 fbba 	bl	8007d3a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80075c6:	4b20      	ldr	r3, [pc, #128]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	bf14      	ite	ne
 80075d0:	2301      	movne	r3, #1
 80075d2:	2300      	moveq	r3, #0
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7ff fd7a 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80075dc:	481c      	ldr	r0, [pc, #112]	; (8007650 <RadioSetRxConfig+0x414>)
 80075de:	f001 fc5f 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80075e2:	481c      	ldr	r0, [pc, #112]	; (8007654 <RadioSetRxConfig+0x418>)
 80075e4:	f001 fd2a 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80075e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	4618      	mov	r0, r3
 80075ee:	f001 fa23 	bl	8008a38 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80075f2:	4b15      	ldr	r3, [pc, #84]	; (8007648 <RadioSetRxConfig+0x40c>)
 80075f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d10d      	bne.n	8007618 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 80075fc:	f240 7036 	movw	r0, #1846	; 0x736
 8007600:	f001 fe84 	bl	800930c <SUBGRF_ReadRegister>
 8007604:	4603      	mov	r3, r0
 8007606:	f023 0304 	bic.w	r3, r3, #4
 800760a:	b2db      	uxtb	r3, r3
 800760c:	4619      	mov	r1, r3
 800760e:	f240 7036 	movw	r0, #1846	; 0x736
 8007612:	f001 fe67 	bl	80092e4 <SUBGRF_WriteRegister>
 8007616:	e00c      	b.n	8007632 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8007618:	f240 7036 	movw	r0, #1846	; 0x736
 800761c:	f001 fe76 	bl	800930c <SUBGRF_ReadRegister>
 8007620:	4603      	mov	r3, r0
 8007622:	f043 0304 	orr.w	r3, r3, #4
 8007626:	b2db      	uxtb	r3, r3
 8007628:	4619      	mov	r1, r3
 800762a:	f240 7036 	movw	r0, #1846	; 0x736
 800762e:	f001 fe59 	bl	80092e4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8007632:	4b05      	ldr	r3, [pc, #20]	; (8007648 <RadioSetRxConfig+0x40c>)
 8007634:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007638:	609a      	str	r2, [r3, #8]
            break;
 800763a:	e000      	b.n	800763e <RadioSetRxConfig+0x402>
            break;
 800763c:	bf00      	nop
    }
}
 800763e:	bf00      	nop
 8007640:	3728      	adds	r7, #40	; 0x28
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	20001b9c 	.word	0x20001b9c
 800764c:	20000010 	.word	0x20000010
 8007650:	20001bd4 	.word	0x20001bd4
 8007654:	20001baa 	.word	0x20001baa

08007658 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	60ba      	str	r2, [r7, #8]
 8007660:	607b      	str	r3, [r7, #4]
 8007662:	4603      	mov	r3, r0
 8007664:	73fb      	strb	r3, [r7, #15]
 8007666:	460b      	mov	r3, r1
 8007668:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 800766a:	7bfb      	ldrb	r3, [r7, #15]
 800766c:	2b03      	cmp	r3, #3
 800766e:	d007      	beq.n	8007680 <RadioSetTxConfig+0x28>
 8007670:	2b03      	cmp	r3, #3
 8007672:	f300 80e5 	bgt.w	8007840 <RadioSetTxConfig+0x1e8>
 8007676:	2b00      	cmp	r3, #0
 8007678:	d014      	beq.n	80076a4 <RadioSetTxConfig+0x4c>
 800767a:	2b01      	cmp	r3, #1
 800767c:	d073      	beq.n	8007766 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 800767e:	e0df      	b.n	8007840 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8007680:	2003      	movs	r0, #3
 8007682:	f7ff fd25 	bl	80070d0 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8007686:	4b89      	ldr	r3, [pc, #548]	; (80078ac <RadioSetTxConfig+0x254>)
 8007688:	2202      	movs	r2, #2
 800768a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800768e:	4a87      	ldr	r2, [pc, #540]	; (80078ac <RadioSetTxConfig+0x254>)
 8007690:	6a3b      	ldr	r3, [r7, #32]
 8007692:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8007694:	4b85      	ldr	r3, [pc, #532]	; (80078ac <RadioSetTxConfig+0x254>)
 8007696:	2216      	movs	r2, #22
 8007698:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800769c:	4884      	ldr	r0, [pc, #528]	; (80078b0 <RadioSetTxConfig+0x258>)
 800769e:	f001 fbff 	bl	8008ea0 <SUBGRF_SetModulationParams>
            break;
 80076a2:	e0ce      	b.n	8007842 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80076a4:	4b81      	ldr	r3, [pc, #516]	; (80078ac <RadioSetTxConfig+0x254>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80076ac:	4a7f      	ldr	r2, [pc, #508]	; (80078ac <RadioSetTxConfig+0x254>)
 80076ae:	6a3b      	ldr	r3, [r7, #32]
 80076b0:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80076b2:	4b7e      	ldr	r3, [pc, #504]	; (80078ac <RadioSetTxConfig+0x254>)
 80076b4:	220b      	movs	r2, #11
 80076b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff fc72 	bl	8006fa4 <RadioGetFskBandwidthRegValue>
 80076c0:	4603      	mov	r3, r0
 80076c2:	461a      	mov	r2, r3
 80076c4:	4b79      	ldr	r3, [pc, #484]	; (80078ac <RadioSetTxConfig+0x254>)
 80076c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80076ca:	4a78      	ldr	r2, [pc, #480]	; (80078ac <RadioSetTxConfig+0x254>)
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80076d0:	4b76      	ldr	r3, [pc, #472]	; (80078ac <RadioSetTxConfig+0x254>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80076d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80076d8:	00db      	lsls	r3, r3, #3
 80076da:	b29a      	uxth	r2, r3
 80076dc:	4b73      	ldr	r3, [pc, #460]	; (80078ac <RadioSetTxConfig+0x254>)
 80076de:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80076e0:	4b72      	ldr	r3, [pc, #456]	; (80078ac <RadioSetTxConfig+0x254>)
 80076e2:	2204      	movs	r2, #4
 80076e4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80076e6:	4b71      	ldr	r3, [pc, #452]	; (80078ac <RadioSetTxConfig+0x254>)
 80076e8:	2218      	movs	r2, #24
 80076ea:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80076ec:	4b6f      	ldr	r3, [pc, #444]	; (80078ac <RadioSetTxConfig+0x254>)
 80076ee:	2200      	movs	r2, #0
 80076f0:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80076f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80076f6:	f083 0301 	eor.w	r3, r3, #1
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	461a      	mov	r2, r3
 80076fe:	4b6b      	ldr	r3, [pc, #428]	; (80078ac <RadioSetTxConfig+0x254>)
 8007700:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8007702:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8007706:	2b00      	cmp	r3, #0
 8007708:	d003      	beq.n	8007712 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800770a:	4b68      	ldr	r3, [pc, #416]	; (80078ac <RadioSetTxConfig+0x254>)
 800770c:	22f2      	movs	r2, #242	; 0xf2
 800770e:	75da      	strb	r2, [r3, #23]
 8007710:	e002      	b.n	8007718 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8007712:	4b66      	ldr	r3, [pc, #408]	; (80078ac <RadioSetTxConfig+0x254>)
 8007714:	2201      	movs	r2, #1
 8007716:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8007718:	4b64      	ldr	r3, [pc, #400]	; (80078ac <RadioSetTxConfig+0x254>)
 800771a:	2201      	movs	r2, #1
 800771c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 800771e:	f000 fb0c 	bl	8007d3a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8007722:	4b62      	ldr	r3, [pc, #392]	; (80078ac <RadioSetTxConfig+0x254>)
 8007724:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007728:	2b00      	cmp	r3, #0
 800772a:	bf14      	ite	ne
 800772c:	2301      	movne	r3, #1
 800772e:	2300      	moveq	r3, #0
 8007730:	b2db      	uxtb	r3, r3
 8007732:	4618      	mov	r0, r3
 8007734:	f7ff fccc 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007738:	485d      	ldr	r0, [pc, #372]	; (80078b0 <RadioSetTxConfig+0x258>)
 800773a:	f001 fbb1 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800773e:	485d      	ldr	r0, [pc, #372]	; (80078b4 <RadioSetTxConfig+0x25c>)
 8007740:	f001 fc7c 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8007744:	4a5c      	ldr	r2, [pc, #368]	; (80078b8 <RadioSetTxConfig+0x260>)
 8007746:	f107 0310 	add.w	r3, r7, #16
 800774a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800774e:	e883 0003 	stmia.w	r3, {r0, r1}
 8007752:	f107 0310 	add.w	r3, r7, #16
 8007756:	4618      	mov	r0, r3
 8007758:	f000 ff7f 	bl	800865a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800775c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007760:	f000 ffca 	bl	80086f8 <SUBGRF_SetWhiteningSeed>
            break;
 8007764:	e06d      	b.n	8007842 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8007766:	4b51      	ldr	r3, [pc, #324]	; (80078ac <RadioSetTxConfig+0x254>)
 8007768:	2201      	movs	r2, #1
 800776a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	b2da      	uxtb	r2, r3
 8007772:	4b4e      	ldr	r3, [pc, #312]	; (80078ac <RadioSetTxConfig+0x254>)
 8007774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8007778:	4a50      	ldr	r2, [pc, #320]	; (80078bc <RadioSetTxConfig+0x264>)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4413      	add	r3, r2
 800777e:	781a      	ldrb	r2, [r3, #0]
 8007780:	4b4a      	ldr	r3, [pc, #296]	; (80078ac <RadioSetTxConfig+0x254>)
 8007782:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8007786:	4a49      	ldr	r2, [pc, #292]	; (80078ac <RadioSetTxConfig+0x254>)
 8007788:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800778c:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d105      	bne.n	80077a2 <RadioSetTxConfig+0x14a>
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	2b0b      	cmp	r3, #11
 800779a:	d008      	beq.n	80077ae <RadioSetTxConfig+0x156>
 800779c:	6a3b      	ldr	r3, [r7, #32]
 800779e:	2b0c      	cmp	r3, #12
 80077a0:	d005      	beq.n	80077ae <RadioSetTxConfig+0x156>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d107      	bne.n	80077b8 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80077a8:	6a3b      	ldr	r3, [r7, #32]
 80077aa:	2b0c      	cmp	r3, #12
 80077ac:	d104      	bne.n	80077b8 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80077ae:	4b3f      	ldr	r3, [pc, #252]	; (80078ac <RadioSetTxConfig+0x254>)
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80077b6:	e003      	b.n	80077c0 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80077b8:	4b3c      	ldr	r3, [pc, #240]	; (80078ac <RadioSetTxConfig+0x254>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80077c0:	4b3a      	ldr	r3, [pc, #232]	; (80078ac <RadioSetTxConfig+0x254>)
 80077c2:	2201      	movs	r2, #1
 80077c4:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077c6:	4b39      	ldr	r3, [pc, #228]	; (80078ac <RadioSetTxConfig+0x254>)
 80077c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80077cc:	2b05      	cmp	r3, #5
 80077ce:	d004      	beq.n	80077da <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80077d0:	4b36      	ldr	r3, [pc, #216]	; (80078ac <RadioSetTxConfig+0x254>)
 80077d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80077d6:	2b06      	cmp	r3, #6
 80077d8:	d10a      	bne.n	80077f0 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 80077da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077dc:	2b0b      	cmp	r3, #11
 80077de:	d803      	bhi.n	80077e8 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80077e0:	4b32      	ldr	r3, [pc, #200]	; (80078ac <RadioSetTxConfig+0x254>)
 80077e2:	220c      	movs	r2, #12
 80077e4:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80077e6:	e006      	b.n	80077f6 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80077e8:	4a30      	ldr	r2, [pc, #192]	; (80078ac <RadioSetTxConfig+0x254>)
 80077ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077ec:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80077ee:	e002      	b.n	80077f6 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80077f0:	4a2e      	ldr	r2, [pc, #184]	; (80078ac <RadioSetTxConfig+0x254>)
 80077f2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077f4:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80077f6:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80077fa:	4b2c      	ldr	r3, [pc, #176]	; (80078ac <RadioSetTxConfig+0x254>)
 80077fc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80077fe:	4b30      	ldr	r3, [pc, #192]	; (80078c0 <RadioSetTxConfig+0x268>)
 8007800:	781a      	ldrb	r2, [r3, #0]
 8007802:	4b2a      	ldr	r3, [pc, #168]	; (80078ac <RadioSetTxConfig+0x254>)
 8007804:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8007806:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800780a:	4b28      	ldr	r3, [pc, #160]	; (80078ac <RadioSetTxConfig+0x254>)
 800780c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8007810:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8007814:	4b25      	ldr	r3, [pc, #148]	; (80078ac <RadioSetTxConfig+0x254>)
 8007816:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 800781a:	f000 fa8e 	bl	8007d3a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 800781e:	4b23      	ldr	r3, [pc, #140]	; (80078ac <RadioSetTxConfig+0x254>)
 8007820:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007824:	2b00      	cmp	r3, #0
 8007826:	bf14      	ite	ne
 8007828:	2301      	movne	r3, #1
 800782a:	2300      	moveq	r3, #0
 800782c:	b2db      	uxtb	r3, r3
 800782e:	4618      	mov	r0, r3
 8007830:	f7ff fc4e 	bl	80070d0 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8007834:	481e      	ldr	r0, [pc, #120]	; (80078b0 <RadioSetTxConfig+0x258>)
 8007836:	f001 fb33 	bl	8008ea0 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800783a:	481e      	ldr	r0, [pc, #120]	; (80078b4 <RadioSetTxConfig+0x25c>)
 800783c:	f001 fbfe 	bl	800903c <SUBGRF_SetPacketParams>
            break;
 8007840:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8007842:	7bfb      	ldrb	r3, [r7, #15]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d112      	bne.n	800786e <RadioSetTxConfig+0x216>
 8007848:	4b18      	ldr	r3, [pc, #96]	; (80078ac <RadioSetTxConfig+0x254>)
 800784a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800784e:	2b06      	cmp	r3, #6
 8007850:	d10d      	bne.n	800786e <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8007852:	f640 0089 	movw	r0, #2185	; 0x889
 8007856:	f001 fd59 	bl	800930c <SUBGRF_ReadRegister>
 800785a:	4603      	mov	r3, r0
 800785c:	f023 0304 	bic.w	r3, r3, #4
 8007860:	b2db      	uxtb	r3, r3
 8007862:	4619      	mov	r1, r3
 8007864:	f640 0089 	movw	r0, #2185	; 0x889
 8007868:	f001 fd3c 	bl	80092e4 <SUBGRF_WriteRegister>
 800786c:	e00c      	b.n	8007888 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 800786e:	f640 0089 	movw	r0, #2185	; 0x889
 8007872:	f001 fd4b 	bl	800930c <SUBGRF_ReadRegister>
 8007876:	4603      	mov	r3, r0
 8007878:	f043 0304 	orr.w	r3, r3, #4
 800787c:	b2db      	uxtb	r3, r3
 800787e:	4619      	mov	r1, r3
 8007880:	f640 0089 	movw	r0, #2185	; 0x889
 8007884:	f001 fd2e 	bl	80092e4 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8007888:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800788c:	4618      	mov	r0, r3
 800788e:	f001 fdcd 	bl	800942c <SUBGRF_SetRfTxPower>
 8007892:	4603      	mov	r3, r0
 8007894:	461a      	mov	r2, r3
 8007896:	4b05      	ldr	r3, [pc, #20]	; (80078ac <RadioSetTxConfig+0x254>)
 8007898:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 800789c:	4a03      	ldr	r2, [pc, #12]	; (80078ac <RadioSetTxConfig+0x254>)
 800789e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078a0:	6053      	str	r3, [r2, #4]
}
 80078a2:	bf00      	nop
 80078a4:	3718      	adds	r7, #24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	20001b9c 	.word	0x20001b9c
 80078b0:	20001bd4 	.word	0x20001bd4
 80078b4:	20001baa 	.word	0x20001baa
 80078b8:	08009c4c 	.word	0x08009c4c
 80078bc:	08009e9c 	.word	0x08009e9c
 80078c0:	20000010 	.word	0x20000010

080078c4 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
    return true;
 80078cc:	2301      	movs	r3, #1
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bc80      	pop	{r7}
 80078d6:	4770      	bx	lr

080078d8 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80078d8:	b480      	push	{r7}
 80078da:	b085      	sub	sp, #20
 80078dc:	af00      	add	r7, sp, #0
 80078de:	4603      	mov	r3, r0
 80078e0:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80078e2:	2300      	movs	r3, #0
 80078e4:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	2b0a      	cmp	r3, #10
 80078ea:	d83e      	bhi.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
 80078ec:	a201      	add	r2, pc, #4	; (adr r2, 80078f4 <RadioGetLoRaBandwidthInHz+0x1c>)
 80078ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f2:	bf00      	nop
 80078f4:	08007921 	.word	0x08007921
 80078f8:	08007931 	.word	0x08007931
 80078fc:	08007941 	.word	0x08007941
 8007900:	08007951 	.word	0x08007951
 8007904:	08007959 	.word	0x08007959
 8007908:	0800795f 	.word	0x0800795f
 800790c:	08007965 	.word	0x08007965
 8007910:	0800796b 	.word	0x0800796b
 8007914:	08007929 	.word	0x08007929
 8007918:	08007939 	.word	0x08007939
 800791c:	08007949 	.word	0x08007949
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8007920:	f641 6384 	movw	r3, #7812	; 0x1e84
 8007924:	60fb      	str	r3, [r7, #12]
        break;
 8007926:	e020      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8007928:	f642 03b1 	movw	r3, #10417	; 0x28b1
 800792c:	60fb      	str	r3, [r7, #12]
        break;
 800792e:	e01c      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8007930:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007934:	60fb      	str	r3, [r7, #12]
        break;
 8007936:	e018      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8007938:	f245 1361 	movw	r3, #20833	; 0x5161
 800793c:	60fb      	str	r3, [r7, #12]
        break;
 800793e:	e014      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8007940:	f647 2312 	movw	r3, #31250	; 0x7a12
 8007944:	60fb      	str	r3, [r7, #12]
        break;
 8007946:	e010      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8007948:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 800794c:	60fb      	str	r3, [r7, #12]
        break;
 800794e:	e00c      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8007950:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007954:	60fb      	str	r3, [r7, #12]
        break;
 8007956:	e008      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8007958:	4b07      	ldr	r3, [pc, #28]	; (8007978 <RadioGetLoRaBandwidthInHz+0xa0>)
 800795a:	60fb      	str	r3, [r7, #12]
        break;
 800795c:	e005      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 800795e:	4b07      	ldr	r3, [pc, #28]	; (800797c <RadioGetLoRaBandwidthInHz+0xa4>)
 8007960:	60fb      	str	r3, [r7, #12]
        break;
 8007962:	e002      	b.n	800796a <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8007964:	4b06      	ldr	r3, [pc, #24]	; (8007980 <RadioGetLoRaBandwidthInHz+0xa8>)
 8007966:	60fb      	str	r3, [r7, #12]
        break;
 8007968:	bf00      	nop
    }

    return bandwidthInHz;
 800796a:	68fb      	ldr	r3, [r7, #12]
}
 800796c:	4618      	mov	r0, r3
 800796e:	3714      	adds	r7, #20
 8007970:	46bd      	mov	sp, r7
 8007972:	bc80      	pop	{r7}
 8007974:	4770      	bx	lr
 8007976:	bf00      	nop
 8007978:	0001e848 	.word	0x0001e848
 800797c:	0003d090 	.word	0x0003d090
 8007980:	0007a120 	.word	0x0007a120

08007984 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8007984:	b480      	push	{r7}
 8007986:	b083      	sub	sp, #12
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	4608      	mov	r0, r1
 800798e:	4611      	mov	r1, r2
 8007990:	461a      	mov	r2, r3
 8007992:	4603      	mov	r3, r0
 8007994:	70fb      	strb	r3, [r7, #3]
 8007996:	460b      	mov	r3, r1
 8007998:	803b      	strh	r3, [r7, #0]
 800799a:	4613      	mov	r3, r2
 800799c:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 800799e:	883b      	ldrh	r3, [r7, #0]
 80079a0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079a2:	78ba      	ldrb	r2, [r7, #2]
 80079a4:	f082 0201 	eor.w	r2, r2, #1
 80079a8:	b2d2      	uxtb	r2, r2
 80079aa:	2a00      	cmp	r2, #0
 80079ac:	d001      	beq.n	80079b2 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80079ae:	2208      	movs	r2, #8
 80079b0:	e000      	b.n	80079b4 <RadioGetGfskTimeOnAirNumerator+0x30>
 80079b2:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80079b4:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079b6:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80079ba:	7c3b      	ldrb	r3, [r7, #16]
 80079bc:	7d39      	ldrb	r1, [r7, #20]
 80079be:	2900      	cmp	r1, #0
 80079c0:	d001      	beq.n	80079c6 <RadioGetGfskTimeOnAirNumerator+0x42>
 80079c2:	2102      	movs	r1, #2
 80079c4:	e000      	b.n	80079c8 <RadioGetGfskTimeOnAirNumerator+0x44>
 80079c6:	2100      	movs	r1, #0
 80079c8:	440b      	add	r3, r1
 80079ca:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80079cc:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80079d8:	b480      	push	{r7}
 80079da:	b08b      	sub	sp, #44	; 0x2c
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	4611      	mov	r1, r2
 80079e4:	461a      	mov	r2, r3
 80079e6:	460b      	mov	r3, r1
 80079e8:	71fb      	strb	r3, [r7, #7]
 80079ea:	4613      	mov	r3, r2
 80079ec:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80079ee:	79fb      	ldrb	r3, [r7, #7]
 80079f0:	3304      	adds	r3, #4
 80079f2:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80079f4:	2300      	movs	r3, #0
 80079f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2b05      	cmp	r3, #5
 80079fe:	d002      	beq.n	8007a06 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	2b06      	cmp	r3, #6
 8007a04:	d104      	bne.n	8007a10 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8007a06:	88bb      	ldrh	r3, [r7, #4]
 8007a08:	2b0b      	cmp	r3, #11
 8007a0a:	d801      	bhi.n	8007a10 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8007a0c:	230c      	movs	r3, #12
 8007a0e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d105      	bne.n	8007a22 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2b0b      	cmp	r3, #11
 8007a1a:	d008      	beq.n	8007a2e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	2b0c      	cmp	r3, #12
 8007a20:	d005      	beq.n	8007a2e <RadioGetLoRaTimeOnAirNumerator+0x56>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d105      	bne.n	8007a34 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	2b0c      	cmp	r3, #12
 8007a2c:	d102      	bne.n	8007a34 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a34:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8007a38:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8007a3a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007a3e:	2a00      	cmp	r2, #0
 8007a40:	d001      	beq.n	8007a46 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8007a42:	2210      	movs	r2, #16
 8007a44:	e000      	b.n	8007a48 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8007a46:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a48:	4413      	add	r3, r2
 8007a4a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8007a50:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8007a52:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8007a56:	2a00      	cmp	r2, #0
 8007a58:	d001      	beq.n	8007a5e <RadioGetLoRaTimeOnAirNumerator+0x86>
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	e000      	b.n	8007a60 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8007a5e:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8007a60:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8007a62:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2b06      	cmp	r3, #6
 8007a68:	d803      	bhi.n	8007a72 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	623b      	str	r3, [r7, #32]
 8007a70:	e00e      	b.n	8007a90 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8007a72:	69fb      	ldr	r3, [r7, #28]
 8007a74:	3308      	adds	r3, #8
 8007a76:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8007a78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d004      	beq.n	8007a8a <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	3b02      	subs	r3, #2
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	623b      	str	r3, [r7, #32]
 8007a88:	e002      	b.n	8007a90 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	da01      	bge.n	8007a9a <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8007a96:	2300      	movs	r3, #0
 8007a98:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8007a9a:	69fa      	ldr	r2, [r7, #28]
 8007a9c:	6a3b      	ldr	r3, [r7, #32]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	1e5a      	subs	r2, r3, #1
 8007aa2:	6a3b      	ldr	r3, [r7, #32]
 8007aa4:	fb92 f3f3 	sdiv	r3, r2, r3
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	fb02 f203 	mul.w	r2, r2, r3
 8007aae:	88bb      	ldrh	r3, [r7, #4]
 8007ab0:	4413      	add	r3, r2
    int32_t intermediate =
 8007ab2:	330c      	adds	r3, #12
 8007ab4:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	2b06      	cmp	r3, #6
 8007aba:	d802      	bhi.n	8007ac2 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	3302      	adds	r3, #2
 8007ac0:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	009b      	lsls	r3, r3, #2
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	3b02      	subs	r3, #2
 8007acc:	fa02 f303 	lsl.w	r3, r2, r3
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	372c      	adds	r7, #44	; 0x2c
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bc80      	pop	{r7}
 8007ad8:	4770      	bx	lr
	...

08007adc <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b08a      	sub	sp, #40	; 0x28
 8007ae0:	af04      	add	r7, sp, #16
 8007ae2:	60b9      	str	r1, [r7, #8]
 8007ae4:	607a      	str	r2, [r7, #4]
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	4603      	mov	r3, r0
 8007aea:	73fb      	strb	r3, [r7, #15]
 8007aec:	4613      	mov	r3, r2
 8007aee:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8007af0:	2300      	movs	r3, #0
 8007af2:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8007af4:	2301      	movs	r3, #1
 8007af6:	613b      	str	r3, [r7, #16]

    switch( modem )
 8007af8:	7bfb      	ldrb	r3, [r7, #15]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d002      	beq.n	8007b04 <RadioTimeOnAir+0x28>
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d017      	beq.n	8007b32 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8007b02:	e035      	b.n	8007b70 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8007b04:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8007b08:	8c3a      	ldrh	r2, [r7, #32]
 8007b0a:	7bb9      	ldrb	r1, [r7, #14]
 8007b0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b10:	9301      	str	r3, [sp, #4]
 8007b12:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	4603      	mov	r3, r0
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f7ff ff32 	bl	8007984 <RadioGetGfskTimeOnAirNumerator>
 8007b20:	4603      	mov	r3, r0
 8007b22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b26:	fb02 f303 	mul.w	r3, r2, r3
 8007b2a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	613b      	str	r3, [r7, #16]
        break;
 8007b30:	e01e      	b.n	8007b70 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8007b32:	8c39      	ldrh	r1, [r7, #32]
 8007b34:	7bba      	ldrb	r2, [r7, #14]
 8007b36:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b3a:	9302      	str	r3, [sp, #8]
 8007b3c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b40:	9301      	str	r3, [sp, #4]
 8007b42:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007b46:	9300      	str	r3, [sp, #0]
 8007b48:	460b      	mov	r3, r1
 8007b4a:	6879      	ldr	r1, [r7, #4]
 8007b4c:	68b8      	ldr	r0, [r7, #8]
 8007b4e:	f7ff ff43 	bl	80079d8 <RadioGetLoRaTimeOnAirNumerator>
 8007b52:	4603      	mov	r3, r0
 8007b54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b58:	fb02 f303 	mul.w	r3, r2, r3
 8007b5c:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8007b5e:	4a0a      	ldr	r2, [pc, #40]	; (8007b88 <RadioTimeOnAir+0xac>)
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	4413      	add	r3, r2
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7ff feb6 	bl	80078d8 <RadioGetLoRaBandwidthInHz>
 8007b6c:	6138      	str	r0, [r7, #16]
        break;
 8007b6e:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	4413      	add	r3, r2
 8007b76:	1e5a      	subs	r2, r3, #1
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3718      	adds	r7, #24
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	08009e9c 	.word	0x08009e9c

08007b8c <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b08c      	sub	sp, #48	; 0x30
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	460b      	mov	r3, r1
 8007b96:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8007b98:	2300      	movs	r3, #0
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	f240 2101 	movw	r1, #513	; 0x201
 8007ba0:	f240 2001 	movw	r0, #513	; 0x201
 8007ba4:	f001 f848 	bl	8008c38 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8007ba8:	4b57      	ldr	r3, [pc, #348]	; (8007d08 <RadioSend+0x17c>)
 8007baa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007bae:	2101      	movs	r1, #1
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f001 fc13 	bl	80093dc <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8007bb6:	4b54      	ldr	r3, [pc, #336]	; (8007d08 <RadioSend+0x17c>)
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	2b03      	cmp	r3, #3
 8007bbc:	f200 8095 	bhi.w	8007cea <RadioSend+0x15e>
 8007bc0:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <RadioSend+0x3c>)
 8007bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc6:	bf00      	nop
 8007bc8:	08007bf3 	.word	0x08007bf3
 8007bcc:	08007bd9 	.word	0x08007bd9
 8007bd0:	08007c0d 	.word	0x08007c0d
 8007bd4:	08007c2d 	.word	0x08007c2d
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8007bd8:	4a4b      	ldr	r2, [pc, #300]	; (8007d08 <RadioSend+0x17c>)
 8007bda:	78fb      	ldrb	r3, [r7, #3]
 8007bdc:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007bde:	484b      	ldr	r0, [pc, #300]	; (8007d0c <RadioSend+0x180>)
 8007be0:	f001 fa2c 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007be4:	78fb      	ldrb	r3, [r7, #3]
 8007be6:	2200      	movs	r2, #0
 8007be8:	4619      	mov	r1, r3
 8007bea:	6878      	ldr	r0, [r7, #4]
 8007bec:	f000 fd22 	bl	8008634 <SUBGRF_SendPayload>
            break;
 8007bf0:	e07c      	b.n	8007cec <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8007bf2:	4a45      	ldr	r2, [pc, #276]	; (8007d08 <RadioSend+0x17c>)
 8007bf4:	78fb      	ldrb	r3, [r7, #3]
 8007bf6:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007bf8:	4844      	ldr	r0, [pc, #272]	; (8007d0c <RadioSend+0x180>)
 8007bfa:	f001 fa1f 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007bfe:	78fb      	ldrb	r3, [r7, #3]
 8007c00:	2200      	movs	r2, #0
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 fd15 	bl	8008634 <SUBGRF_SendPayload>
            break;
 8007c0a:	e06f      	b.n	8007cec <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007c0c:	4b3e      	ldr	r3, [pc, #248]	; (8007d08 <RadioSend+0x17c>)
 8007c0e:	2202      	movs	r2, #2
 8007c10:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8007c12:	4a3d      	ldr	r2, [pc, #244]	; (8007d08 <RadioSend+0x17c>)
 8007c14:	78fb      	ldrb	r3, [r7, #3]
 8007c16:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c18:	483c      	ldr	r0, [pc, #240]	; (8007d0c <RadioSend+0x180>)
 8007c1a:	f001 fa0f 	bl	800903c <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8007c1e:	78fb      	ldrb	r3, [r7, #3]
 8007c20:	2200      	movs	r2, #0
 8007c22:	4619      	mov	r1, r3
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fd05 	bl	8008634 <SUBGRF_SendPayload>
            break;
 8007c2a:	e05f      	b.n	8007cec <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	60bb      	str	r3, [r7, #8]
 8007c30:	f107 030c 	add.w	r3, r7, #12
 8007c34:	221f      	movs	r2, #31
 8007c36:	2100      	movs	r1, #0
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 ffc7 	bl	8009bcc <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8007c3e:	78fa      	ldrb	r2, [r7, #3]
 8007c40:	f107 0308 	add.w	r3, r7, #8
 8007c44:	6879      	ldr	r1, [r7, #4]
 8007c46:	4618      	mov	r0, r3
 8007c48:	f000 fbe1 	bl	800840e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8007c4c:	4b2e      	ldr	r3, [pc, #184]	; (8007d08 <RadioSend+0x17c>)
 8007c4e:	2202      	movs	r2, #2
 8007c50:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8007c52:	78fb      	ldrb	r3, [r7, #3]
 8007c54:	3301      	adds	r3, #1
 8007c56:	b2da      	uxtb	r2, r3
 8007c58:	4b2b      	ldr	r3, [pc, #172]	; (8007d08 <RadioSend+0x17c>)
 8007c5a:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007c5c:	482b      	ldr	r0, [pc, #172]	; (8007d0c <RadioSend+0x180>)
 8007c5e:	f001 f9ed 	bl	800903c <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8007c62:	4b29      	ldr	r3, [pc, #164]	; (8007d08 <RadioSend+0x17c>)
 8007c64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c66:	2b64      	cmp	r3, #100	; 0x64
 8007c68:	d110      	bne.n	8007c8c <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8007c6a:	2100      	movs	r1, #0
 8007c6c:	20f1      	movs	r0, #241	; 0xf1
 8007c6e:	f000 f930 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8007c72:	2100      	movs	r1, #0
 8007c74:	20f0      	movs	r0, #240	; 0xf0
 8007c76:	f000 f92c 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8007c7a:	2170      	movs	r1, #112	; 0x70
 8007c7c:	20f3      	movs	r0, #243	; 0xf3
 8007c7e:	f000 f928 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8007c82:	211d      	movs	r1, #29
 8007c84:	20f2      	movs	r0, #242	; 0xf2
 8007c86:	f000 f924 	bl	8007ed2 <RadioWrite>
 8007c8a:	e00f      	b.n	8007cac <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	20f1      	movs	r0, #241	; 0xf1
 8007c90:	f000 f91f 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8007c94:	2100      	movs	r1, #0
 8007c96:	20f0      	movs	r0, #240	; 0xf0
 8007c98:	f000 f91b 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8007c9c:	21e1      	movs	r1, #225	; 0xe1
 8007c9e:	20f3      	movs	r0, #243	; 0xf3
 8007ca0:	f000 f917 	bl	8007ed2 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8007ca4:	2104      	movs	r1, #4
 8007ca6:	20f2      	movs	r0, #242	; 0xf2
 8007ca8:	f000 f913 	bl	8007ed2 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8007cac:	78fb      	ldrb	r3, [r7, #3]
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	00db      	lsls	r3, r3, #3
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	3302      	adds	r3, #2
 8007cb6:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8007cb8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007cba:	0a1b      	lsrs	r3, r3, #8
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	20f4      	movs	r0, #244	; 0xf4
 8007cc4:	f000 f905 	bl	8007ed2 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8007cc8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	4619      	mov	r1, r3
 8007cce:	20f5      	movs	r0, #245	; 0xf5
 8007cd0:	f000 f8ff 	bl	8007ed2 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8007cd4:	78fb      	ldrb	r3, [r7, #3]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	b2d9      	uxtb	r1, r3
 8007cda:	f107 0308 	add.w	r3, r7, #8
 8007cde:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	f000 fca6 	bl	8008634 <SUBGRF_SendPayload>
            break;
 8007ce8:	e000      	b.n	8007cec <RadioSend+0x160>
        }
        default:
            break;
 8007cea:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8007cec:	4b06      	ldr	r3, [pc, #24]	; (8007d08 <RadioSend+0x17c>)
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	4807      	ldr	r0, [pc, #28]	; (8007d10 <RadioSend+0x184>)
 8007cf4:	f001 fe4c 	bl	8009990 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8007cf8:	4805      	ldr	r0, [pc, #20]	; (8007d10 <RadioSend+0x184>)
 8007cfa:	f001 fd6b 	bl	80097d4 <UTIL_TIMER_Start>
}
 8007cfe:	bf00      	nop
 8007d00:	3730      	adds	r7, #48	; 0x30
 8007d02:	46bd      	mov	sp, r7
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	20001b9c 	.word	0x20001b9c
 8007d0c:	20001baa 	.word	0x20001baa
 8007d10:	20001bf4 	.word	0x20001bf4

08007d14 <RadioSleep>:

static void RadioSleep( void )
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8007d1e:	793b      	ldrb	r3, [r7, #4]
 8007d20:	f043 0304 	orr.w	r3, r3, #4
 8007d24:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8007d26:	7938      	ldrb	r0, [r7, #4]
 8007d28:	f000 fd60 	bl	80087ec <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8007d2c:	2002      	movs	r0, #2
 8007d2e:	f7f8 ff47 	bl	8000bc0 <HAL_Delay>
}
 8007d32:	bf00      	nop
 8007d34:	3708      	adds	r7, #8
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}

08007d3a <RadioStandby>:

static void RadioStandby( void )
{
 8007d3a:	b580      	push	{r7, lr}
 8007d3c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8007d3e:	2000      	movs	r0, #0
 8007d40:	f000 fd88 	bl	8008854 <SUBGRF_SetStandby>
}
 8007d44:	bf00      	nop
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b082      	sub	sp, #8
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8007d50:	2300      	movs	r3, #0
 8007d52:	2200      	movs	r2, #0
 8007d54:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007d58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007d5c:	f000 ff6c 	bl	8008c38 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d006      	beq.n	8007d74 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8007d66:	6879      	ldr	r1, [r7, #4]
 8007d68:	480f      	ldr	r0, [pc, #60]	; (8007da8 <RadioRx+0x60>)
 8007d6a:	f001 fe11 	bl	8009990 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8007d6e:	480e      	ldr	r0, [pc, #56]	; (8007da8 <RadioRx+0x60>)
 8007d70:	f001 fd30 	bl	80097d4 <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007d74:	4b0d      	ldr	r3, [pc, #52]	; (8007dac <RadioRx+0x64>)
 8007d76:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f001 fb2d 	bl	80093dc <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8007d82:	4b0a      	ldr	r3, [pc, #40]	; (8007dac <RadioRx+0x64>)
 8007d84:	785b      	ldrb	r3, [r3, #1]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d004      	beq.n	8007d94 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8007d8a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8007d8e:	f000 fda1 	bl	80088d4 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8007d92:	e005      	b.n	8007da0 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8007d94:	4b05      	ldr	r3, [pc, #20]	; (8007dac <RadioRx+0x64>)
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	019b      	lsls	r3, r3, #6
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 fd9a 	bl	80088d4 <SUBGRF_SetRx>
}
 8007da0:	bf00      	nop
 8007da2:	3708      	adds	r7, #8
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	20001c0c 	.word	0x20001c0c
 8007dac:	20001b9c 	.word	0x20001b9c

08007db0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8007db8:	2300      	movs	r3, #0
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007dc0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007dc4:	f000 ff38 	bl	8008c38 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d006      	beq.n	8007ddc <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8007dce:	6879      	ldr	r1, [r7, #4]
 8007dd0:	480f      	ldr	r0, [pc, #60]	; (8007e10 <RadioRxBoosted+0x60>)
 8007dd2:	f001 fddd 	bl	8009990 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8007dd6:	480e      	ldr	r0, [pc, #56]	; (8007e10 <RadioRxBoosted+0x60>)
 8007dd8:	f001 fcfc 	bl	80097d4 <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007ddc:	4b0d      	ldr	r3, [pc, #52]	; (8007e14 <RadioRxBoosted+0x64>)
 8007dde:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007de2:	2100      	movs	r1, #0
 8007de4:	4618      	mov	r0, r3
 8007de6:	f001 faf9 	bl	80093dc <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8007dea:	4b0a      	ldr	r3, [pc, #40]	; (8007e14 <RadioRxBoosted+0x64>)
 8007dec:	785b      	ldrb	r3, [r3, #1]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d004      	beq.n	8007dfc <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8007df2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8007df6:	f000 fd8f 	bl	8008918 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8007dfa:	e005      	b.n	8007e08 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8007dfc:	4b05      	ldr	r3, [pc, #20]	; (8007e14 <RadioRxBoosted+0x64>)
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	019b      	lsls	r3, r3, #6
 8007e02:	4618      	mov	r0, r3
 8007e04:	f000 fd88 	bl	8008918 <SUBGRF_SetRxBoosted>
}
 8007e08:	bf00      	nop
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	20001c0c 	.word	0x20001c0c
 8007e14:	20001b9c 	.word	0x20001b9c

08007e18 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8007e22:	4b07      	ldr	r3, [pc, #28]	; (8007e40 <RadioSetRxDutyCycle+0x28>)
 8007e24:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8007e28:	2100      	movs	r1, #0
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f001 fad6 	bl	80093dc <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8007e30:	6839      	ldr	r1, [r7, #0]
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fd96 	bl	8008964 <SUBGRF_SetRxDutyCycle>
}
 8007e38:	bf00      	nop
 8007e3a:	3708      	adds	r7, #8
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	20001b9c 	.word	0x20001b9c

08007e44 <RadioStartCad>:

static void RadioStartCad( void )
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8007e48:	2300      	movs	r3, #0
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8007e50:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8007e54:	f000 fef0 	bl	8008c38 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8007e58:	f000 fdb2 	bl	80089c0 <SUBGRF_SetCad>
}
 8007e5c:	bf00      	nop
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	70fb      	strb	r3, [r7, #3]
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8007e70:	883b      	ldrh	r3, [r7, #0]
 8007e72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e76:	fb02 f303 	mul.w	r3, r2, r3
 8007e7a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f000 ff3b 	bl	8008cf8 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8007e82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e86:	4618      	mov	r0, r3
 8007e88:	f001 fad0 	bl	800942c <SUBGRF_SetRfTxPower>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8007e90:	7afb      	ldrb	r3, [r7, #11]
 8007e92:	2101      	movs	r1, #1
 8007e94:	4618      	mov	r0, r3
 8007e96:	f001 faa1 	bl	80093dc <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8007e9a:	f000 fda3 	bl	80089e4 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8007e9e:	68f9      	ldr	r1, [r7, #12]
 8007ea0:	4804      	ldr	r0, [pc, #16]	; (8007eb4 <RadioSetTxContinuousWave+0x54>)
 8007ea2:	f001 fd75 	bl	8009990 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8007ea6:	4803      	ldr	r0, [pc, #12]	; (8007eb4 <RadioSetTxContinuousWave+0x54>)
 8007ea8:	f001 fc94 	bl	80097d4 <UTIL_TIMER_Start>
}
 8007eac:	bf00      	nop
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	20001bf4 	.word	0x20001bf4

08007eb8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b082      	sub	sp, #8
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8007ec2:	f001 f975 	bl	80091b0 <SUBGRF_GetRssiInst>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	b21b      	sxth	r3, r3
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8007ed2:	b580      	push	{r7, lr}
 8007ed4:	b082      	sub	sp, #8
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	4603      	mov	r3, r0
 8007eda:	460a      	mov	r2, r1
 8007edc:	80fb      	strh	r3, [r7, #6]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8007ee2:	797a      	ldrb	r2, [r7, #5]
 8007ee4:	88fb      	ldrh	r3, [r7, #6]
 8007ee6:	4611      	mov	r1, r2
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f001 f9fb 	bl	80092e4 <SUBGRF_WriteRegister>
}
 8007eee:	bf00      	nop
 8007ef0:	3708      	adds	r7, #8
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b082      	sub	sp, #8
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	4603      	mov	r3, r0
 8007efe:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8007f00:	88fb      	ldrh	r3, [r7, #6]
 8007f02:	4618      	mov	r0, r3
 8007f04:	f001 fa02 	bl	800930c <SUBGRF_ReadRegister>
 8007f08:	4603      	mov	r3, r0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3708      	adds	r7, #8
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b082      	sub	sp, #8
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	4603      	mov	r3, r0
 8007f1a:	6039      	str	r1, [r7, #0]
 8007f1c:	80fb      	strh	r3, [r7, #6]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8007f22:	797b      	ldrb	r3, [r7, #5]
 8007f24:	b29a      	uxth	r2, r3
 8007f26:	88fb      	ldrh	r3, [r7, #6]
 8007f28:	6839      	ldr	r1, [r7, #0]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f001 fa02 	bl	8009334 <SUBGRF_WriteRegisters>
}
 8007f30:	bf00      	nop
 8007f32:	3708      	adds	r7, #8
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	4603      	mov	r3, r0
 8007f40:	6039      	str	r1, [r7, #0]
 8007f42:	80fb      	strh	r3, [r7, #6]
 8007f44:	4613      	mov	r3, r2
 8007f46:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8007f48:	797b      	ldrb	r3, [r7, #5]
 8007f4a:	b29a      	uxth	r2, r3
 8007f4c:	88fb      	ldrh	r3, [r7, #6]
 8007f4e:	6839      	ldr	r1, [r7, #0]
 8007f50:	4618      	mov	r0, r3
 8007f52:	f001 fa03 	bl	800935c <SUBGRF_ReadRegisters>
}
 8007f56:	bf00      	nop
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}
	...

08007f60 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	4603      	mov	r3, r0
 8007f68:	460a      	mov	r2, r1
 8007f6a:	71fb      	strb	r3, [r7, #7]
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8007f70:	79fb      	ldrb	r3, [r7, #7]
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d10a      	bne.n	8007f8c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8007f76:	4a0e      	ldr	r2, [pc, #56]	; (8007fb0 <RadioSetMaxPayloadLength+0x50>)
 8007f78:	79bb      	ldrb	r3, [r7, #6]
 8007f7a:	7013      	strb	r3, [r2, #0]
 8007f7c:	4b0c      	ldr	r3, [pc, #48]	; (8007fb0 <RadioSetMaxPayloadLength+0x50>)
 8007f7e:	781a      	ldrb	r2, [r3, #0]
 8007f80:	4b0c      	ldr	r3, [pc, #48]	; (8007fb4 <RadioSetMaxPayloadLength+0x54>)
 8007f82:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007f84:	480c      	ldr	r0, [pc, #48]	; (8007fb8 <RadioSetMaxPayloadLength+0x58>)
 8007f86:	f001 f859 	bl	800903c <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8007f8a:	e00d      	b.n	8007fa8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8007f8c:	4b09      	ldr	r3, [pc, #36]	; (8007fb4 <RadioSetMaxPayloadLength+0x54>)
 8007f8e:	7d5b      	ldrb	r3, [r3, #21]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d109      	bne.n	8007fa8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8007f94:	4a06      	ldr	r2, [pc, #24]	; (8007fb0 <RadioSetMaxPayloadLength+0x50>)
 8007f96:	79bb      	ldrb	r3, [r7, #6]
 8007f98:	7013      	strb	r3, [r2, #0]
 8007f9a:	4b05      	ldr	r3, [pc, #20]	; (8007fb0 <RadioSetMaxPayloadLength+0x50>)
 8007f9c:	781a      	ldrb	r2, [r3, #0]
 8007f9e:	4b05      	ldr	r3, [pc, #20]	; (8007fb4 <RadioSetMaxPayloadLength+0x54>)
 8007fa0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8007fa2:	4805      	ldr	r0, [pc, #20]	; (8007fb8 <RadioSetMaxPayloadLength+0x58>)
 8007fa4:	f001 f84a 	bl	800903c <SUBGRF_SetPacketParams>
}
 8007fa8:	bf00      	nop
 8007faa:	3708      	adds	r7, #8
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20000010 	.word	0x20000010
 8007fb4:	20001b9c 	.word	0x20001b9c
 8007fb8:	20001baa 	.word	0x20001baa

08007fbc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8007fc6:	4a13      	ldr	r2, [pc, #76]	; (8008014 <RadioSetPublicNetwork+0x58>)
 8007fc8:	79fb      	ldrb	r3, [r7, #7]
 8007fca:	7313      	strb	r3, [r2, #12]
 8007fcc:	4b11      	ldr	r3, [pc, #68]	; (8008014 <RadioSetPublicNetwork+0x58>)
 8007fce:	7b1a      	ldrb	r2, [r3, #12]
 8007fd0:	4b10      	ldr	r3, [pc, #64]	; (8008014 <RadioSetPublicNetwork+0x58>)
 8007fd2:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8007fd4:	2001      	movs	r0, #1
 8007fd6:	f7ff f87b 	bl	80070d0 <RadioSetModem>
    if( enable == true )
 8007fda:	79fb      	ldrb	r3, [r7, #7]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d00a      	beq.n	8007ff6 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8007fe0:	2134      	movs	r1, #52	; 0x34
 8007fe2:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8007fe6:	f001 f97d 	bl	80092e4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8007fea:	2144      	movs	r1, #68	; 0x44
 8007fec:	f240 7041 	movw	r0, #1857	; 0x741
 8007ff0:	f001 f978 	bl	80092e4 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8007ff4:	e009      	b.n	800800a <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8007ff6:	2114      	movs	r1, #20
 8007ff8:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8007ffc:	f001 f972 	bl	80092e4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8008000:	2124      	movs	r1, #36	; 0x24
 8008002:	f240 7041 	movw	r0, #1857	; 0x741
 8008006:	f001 f96d 	bl	80092e4 <SUBGRF_WriteRegister>
}
 800800a:	bf00      	nop
 800800c:	3708      	adds	r7, #8
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	20001b9c 	.word	0x20001b9c

08008018 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 800801c:	f001 fa3a 	bl	8009494 <SUBGRF_GetRadioWakeUpTime>
 8008020:	4603      	mov	r3, r0
 8008022:	3303      	adds	r3, #3
}
 8008024:	4618      	mov	r0, r3
 8008026:	bd80      	pop	{r7, pc}

08008028 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8008030:	4b08      	ldr	r3, [pc, #32]	; (8008054 <RadioOnTxTimeoutIrq+0x2c>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d008      	beq.n	800804a <RadioOnTxTimeoutIrq+0x22>
 8008038:	4b06      	ldr	r3, [pc, #24]	; (8008054 <RadioOnTxTimeoutIrq+0x2c>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	685b      	ldr	r3, [r3, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d003      	beq.n	800804a <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8008042:	4b04      	ldr	r3, [pc, #16]	; (8008054 <RadioOnTxTimeoutIrq+0x2c>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	4798      	blx	r3
    }
}
 800804a:	bf00      	nop
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20001a38 	.word	0x20001a38

08008058 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008060:	4b08      	ldr	r3, [pc, #32]	; (8008084 <RadioOnRxTimeoutIrq+0x2c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d008      	beq.n	800807a <RadioOnRxTimeoutIrq+0x22>
 8008068:	4b06      	ldr	r3, [pc, #24]	; (8008084 <RadioOnRxTimeoutIrq+0x2c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	68db      	ldr	r3, [r3, #12]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d003      	beq.n	800807a <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8008072:	4b04      	ldr	r3, [pc, #16]	; (8008084 <RadioOnRxTimeoutIrq+0x2c>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	4798      	blx	r3
    }
}
 800807a:	bf00      	nop
 800807c:	3708      	adds	r7, #8
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20001a38 	.word	0x20001a38

08008088 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	4603      	mov	r3, r0
 8008090:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8008092:	4a05      	ldr	r2, [pc, #20]	; (80080a8 <RadioOnDioIrq+0x20>)
 8008094:	88fb      	ldrh	r3, [r7, #6]
 8008096:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 800809a:	f000 f807 	bl	80080ac <RadioIrqProcess>
}
 800809e:	bf00      	nop
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	20001b9c 	.word	0x20001b9c

080080ac <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 80080ac:	b590      	push	{r4, r7, lr}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 80080b2:	4bb2      	ldr	r3, [pc, #712]	; (800837c <RadioIrqProcess+0x2d0>)
 80080b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80080b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080bc:	f000 8109 	beq.w	80082d2 <RadioIrqProcess+0x226>
 80080c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080c4:	f300 8152 	bgt.w	800836c <RadioIrqProcess+0x2c0>
 80080c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080cc:	f000 80ef 	beq.w	80082ae <RadioIrqProcess+0x202>
 80080d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080d4:	f300 814a 	bgt.w	800836c <RadioIrqProcess+0x2c0>
 80080d8:	2b80      	cmp	r3, #128	; 0x80
 80080da:	f000 80d6 	beq.w	800828a <RadioIrqProcess+0x1de>
 80080de:	2b80      	cmp	r3, #128	; 0x80
 80080e0:	f300 8144 	bgt.w	800836c <RadioIrqProcess+0x2c0>
 80080e4:	2b20      	cmp	r3, #32
 80080e6:	dc49      	bgt.n	800817c <RadioIrqProcess+0xd0>
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f340 813f 	ble.w	800836c <RadioIrqProcess+0x2c0>
 80080ee:	3b01      	subs	r3, #1
 80080f0:	2b1f      	cmp	r3, #31
 80080f2:	f200 813b 	bhi.w	800836c <RadioIrqProcess+0x2c0>
 80080f6:	a201      	add	r2, pc, #4	; (adr r2, 80080fc <RadioIrqProcess+0x50>)
 80080f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080fc:	08008183 	.word	0x08008183
 8008100:	080081af 	.word	0x080081af
 8008104:	0800836d 	.word	0x0800836d
 8008108:	0800836d 	.word	0x0800836d
 800810c:	0800836d 	.word	0x0800836d
 8008110:	0800836d 	.word	0x0800836d
 8008114:	0800836d 	.word	0x0800836d
 8008118:	0800836d 	.word	0x0800836d
 800811c:	0800836d 	.word	0x0800836d
 8008120:	0800836d 	.word	0x0800836d
 8008124:	0800836d 	.word	0x0800836d
 8008128:	0800836d 	.word	0x0800836d
 800812c:	0800836d 	.word	0x0800836d
 8008130:	0800836d 	.word	0x0800836d
 8008134:	0800836d 	.word	0x0800836d
 8008138:	0800836d 	.word	0x0800836d
 800813c:	0800836d 	.word	0x0800836d
 8008140:	0800836d 	.word	0x0800836d
 8008144:	0800836d 	.word	0x0800836d
 8008148:	0800836d 	.word	0x0800836d
 800814c:	0800836d 	.word	0x0800836d
 8008150:	0800836d 	.word	0x0800836d
 8008154:	0800836d 	.word	0x0800836d
 8008158:	0800836d 	.word	0x0800836d
 800815c:	0800836d 	.word	0x0800836d
 8008160:	0800836d 	.word	0x0800836d
 8008164:	0800836d 	.word	0x0800836d
 8008168:	0800836d 	.word	0x0800836d
 800816c:	0800836d 	.word	0x0800836d
 8008170:	0800836d 	.word	0x0800836d
 8008174:	0800836d 	.word	0x0800836d
 8008178:	08008337 	.word	0x08008337
 800817c:	2b40      	cmp	r3, #64	; 0x40
 800817e:	d06c      	beq.n	800825a <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8008180:	e0f4      	b.n	800836c <RadioIrqProcess+0x2c0>
    TimerStop( &TxTimeoutTimer );
 8008182:	487f      	ldr	r0, [pc, #508]	; (8008380 <RadioIrqProcess+0x2d4>)
 8008184:	f001 fb94 	bl	80098b0 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8008188:	2000      	movs	r0, #0
 800818a:	f000 fb63 	bl	8008854 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 800818e:	4b7d      	ldr	r3, [pc, #500]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 80ec 	beq.w	8008370 <RadioIrqProcess+0x2c4>
 8008198:	4b7a      	ldr	r3, [pc, #488]	; (8008384 <RadioIrqProcess+0x2d8>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 80e6 	beq.w	8008370 <RadioIrqProcess+0x2c4>
      RadioEvents->TxDone( );
 80081a4:	4b77      	ldr	r3, [pc, #476]	; (8008384 <RadioIrqProcess+0x2d8>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4798      	blx	r3
    break;
 80081ac:	e0e0      	b.n	8008370 <RadioIrqProcess+0x2c4>
    TimerStop( &RxTimeoutTimer );
 80081ae:	4876      	ldr	r0, [pc, #472]	; (8008388 <RadioIrqProcess+0x2dc>)
 80081b0:	f001 fb7e 	bl	80098b0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80081b4:	4b71      	ldr	r3, [pc, #452]	; (800837c <RadioIrqProcess+0x2d0>)
 80081b6:	785b      	ldrb	r3, [r3, #1]
 80081b8:	f083 0301 	eor.w	r3, r3, #1
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d014      	beq.n	80081ec <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 80081c2:	2000      	movs	r0, #0
 80081c4:	f000 fb46 	bl	8008854 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 80081c8:	2100      	movs	r1, #0
 80081ca:	f640 1002 	movw	r0, #2306	; 0x902
 80081ce:	f001 f889 	bl	80092e4 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80081d2:	f640 1044 	movw	r0, #2372	; 0x944
 80081d6:	f001 f899 	bl	800930c <SUBGRF_ReadRegister>
 80081da:	4603      	mov	r3, r0
 80081dc:	f043 0302 	orr.w	r3, r3, #2
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	4619      	mov	r1, r3
 80081e4:	f640 1044 	movw	r0, #2372	; 0x944
 80081e8:	f001 f87c 	bl	80092e4 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 80081ec:	1dfb      	adds	r3, r7, #7
 80081ee:	22ff      	movs	r2, #255	; 0xff
 80081f0:	4619      	mov	r1, r3
 80081f2:	4866      	ldr	r0, [pc, #408]	; (800838c <RadioIrqProcess+0x2e0>)
 80081f4:	f000 f9fc 	bl	80085f0 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 80081f8:	4865      	ldr	r0, [pc, #404]	; (8008390 <RadioIrqProcess+0x2e4>)
 80081fa:	f001 f81f 	bl	800923c <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80081fe:	4b61      	ldr	r3, [pc, #388]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d027      	beq.n	8008256 <RadioIrqProcess+0x1aa>
 8008206:	4b5f      	ldr	r3, [pc, #380]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d022      	beq.n	8008256 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8008210:	4b5a      	ldr	r3, [pc, #360]	; (800837c <RadioIrqProcess+0x2d0>)
 8008212:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008216:	2b01      	cmp	r3, #1
 8008218:	d10e      	bne.n	8008238 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 800821a:	4b5a      	ldr	r3, [pc, #360]	; (8008384 <RadioIrqProcess+0x2d8>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	689c      	ldr	r4, [r3, #8]
 8008220:	79fb      	ldrb	r3, [r7, #7]
 8008222:	b299      	uxth	r1, r3
 8008224:	4b55      	ldr	r3, [pc, #340]	; (800837c <RadioIrqProcess+0x2d0>)
 8008226:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 800822a:	b21a      	sxth	r2, r3
 800822c:	4b53      	ldr	r3, [pc, #332]	; (800837c <RadioIrqProcess+0x2d0>)
 800822e:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8008232:	4856      	ldr	r0, [pc, #344]	; (800838c <RadioIrqProcess+0x2e0>)
 8008234:	47a0      	blx	r4
        break;
 8008236:	e00f      	b.n	8008258 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8008238:	4b52      	ldr	r3, [pc, #328]	; (8008384 <RadioIrqProcess+0x2d8>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	689c      	ldr	r4, [r3, #8]
 800823e:	79fb      	ldrb	r3, [r7, #7]
 8008240:	b299      	uxth	r1, r3
 8008242:	4b4e      	ldr	r3, [pc, #312]	; (800837c <RadioIrqProcess+0x2d0>)
 8008244:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8008248:	b21a      	sxth	r2, r3
 800824a:	4b4c      	ldr	r3, [pc, #304]	; (800837c <RadioIrqProcess+0x2d0>)
 800824c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824e:	b25b      	sxtb	r3, r3
 8008250:	484e      	ldr	r0, [pc, #312]	; (800838c <RadioIrqProcess+0x2e0>)
 8008252:	47a0      	blx	r4
        break;
 8008254:	e000      	b.n	8008258 <RadioIrqProcess+0x1ac>
    }
 8008256:	bf00      	nop
    break;
 8008258:	e0a1      	b.n	800839e <RadioIrqProcess+0x2f2>
    if( SubgRf.RxContinuous == false )
 800825a:	4b48      	ldr	r3, [pc, #288]	; (800837c <RadioIrqProcess+0x2d0>)
 800825c:	785b      	ldrb	r3, [r3, #1]
 800825e:	f083 0301 	eor.w	r3, r3, #1
 8008262:	b2db      	uxtb	r3, r3
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8008268:	2000      	movs	r0, #0
 800826a:	f000 faf3 	bl	8008854 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 800826e:	4b45      	ldr	r3, [pc, #276]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d07e      	beq.n	8008374 <RadioIrqProcess+0x2c8>
 8008276:	4b43      	ldr	r3, [pc, #268]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d079      	beq.n	8008374 <RadioIrqProcess+0x2c8>
      RadioEvents->RxError( );
 8008280:	4b40      	ldr	r3, [pc, #256]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	4798      	blx	r3
    break;
 8008288:	e074      	b.n	8008374 <RadioIrqProcess+0x2c8>
    SUBGRF_SetStandby( STDBY_RC );
 800828a:	2000      	movs	r0, #0
 800828c:	f000 fae2 	bl	8008854 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8008290:	4b3c      	ldr	r3, [pc, #240]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d06f      	beq.n	8008378 <RadioIrqProcess+0x2cc>
 8008298:	4b3a      	ldr	r3, [pc, #232]	; (8008384 <RadioIrqProcess+0x2d8>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	699b      	ldr	r3, [r3, #24]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d06a      	beq.n	8008378 <RadioIrqProcess+0x2cc>
      RadioEvents->CadDone( false );
 80082a2:	4b38      	ldr	r3, [pc, #224]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	699b      	ldr	r3, [r3, #24]
 80082a8:	2000      	movs	r0, #0
 80082aa:	4798      	blx	r3
    break;
 80082ac:	e064      	b.n	8008378 <RadioIrqProcess+0x2cc>
    SUBGRF_SetStandby( STDBY_RC );
 80082ae:	2000      	movs	r0, #0
 80082b0:	f000 fad0 	bl	8008854 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80082b4:	4b33      	ldr	r3, [pc, #204]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d06b      	beq.n	8008394 <RadioIrqProcess+0x2e8>
 80082bc:	4b31      	ldr	r3, [pc, #196]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d066      	beq.n	8008394 <RadioIrqProcess+0x2e8>
      RadioEvents->CadDone( true );
 80082c6:	4b2f      	ldr	r3, [pc, #188]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	699b      	ldr	r3, [r3, #24]
 80082cc:	2001      	movs	r0, #1
 80082ce:	4798      	blx	r3
    break;
 80082d0:	e060      	b.n	8008394 <RadioIrqProcess+0x2e8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80082d2:	f000 f973 	bl	80085bc <SUBGRF_GetOperatingMode>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b04      	cmp	r3, #4
 80082da:	d113      	bne.n	8008304 <RadioIrqProcess+0x258>
      TimerStop( &TxTimeoutTimer );
 80082dc:	4828      	ldr	r0, [pc, #160]	; (8008380 <RadioIrqProcess+0x2d4>)
 80082de:	f001 fae7 	bl	80098b0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 80082e2:	2000      	movs	r0, #0
 80082e4:	f000 fab6 	bl	8008854 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80082e8:	4b26      	ldr	r3, [pc, #152]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d053      	beq.n	8008398 <RadioIrqProcess+0x2ec>
 80082f0:	4b24      	ldr	r3, [pc, #144]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d04e      	beq.n	8008398 <RadioIrqProcess+0x2ec>
        RadioEvents->TxTimeout( );
 80082fa:	4b22      	ldr	r3, [pc, #136]	; (8008384 <RadioIrqProcess+0x2d8>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	4798      	blx	r3
    break;
 8008302:	e049      	b.n	8008398 <RadioIrqProcess+0x2ec>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8008304:	f000 f95a 	bl	80085bc <SUBGRF_GetOperatingMode>
 8008308:	4603      	mov	r3, r0
 800830a:	2b05      	cmp	r3, #5
 800830c:	d144      	bne.n	8008398 <RadioIrqProcess+0x2ec>
      TimerStop( &RxTimeoutTimer );
 800830e:	481e      	ldr	r0, [pc, #120]	; (8008388 <RadioIrqProcess+0x2dc>)
 8008310:	f001 face 	bl	80098b0 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8008314:	2000      	movs	r0, #0
 8008316:	f000 fa9d 	bl	8008854 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800831a:	4b1a      	ldr	r3, [pc, #104]	; (8008384 <RadioIrqProcess+0x2d8>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d03a      	beq.n	8008398 <RadioIrqProcess+0x2ec>
 8008322:	4b18      	ldr	r3, [pc, #96]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d035      	beq.n	8008398 <RadioIrqProcess+0x2ec>
        RadioEvents->RxTimeout( );
 800832c:	4b15      	ldr	r3, [pc, #84]	; (8008384 <RadioIrqProcess+0x2d8>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	4798      	blx	r3
    break;
 8008334:	e030      	b.n	8008398 <RadioIrqProcess+0x2ec>
    TimerStop( &RxTimeoutTimer );
 8008336:	4814      	ldr	r0, [pc, #80]	; (8008388 <RadioIrqProcess+0x2dc>)
 8008338:	f001 faba 	bl	80098b0 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 800833c:	4b0f      	ldr	r3, [pc, #60]	; (800837c <RadioIrqProcess+0x2d0>)
 800833e:	785b      	ldrb	r3, [r3, #1]
 8008340:	f083 0301 	eor.w	r3, r3, #1
 8008344:	b2db      	uxtb	r3, r3
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <RadioIrqProcess+0x2a4>
      SUBGRF_SetStandby( STDBY_RC );
 800834a:	2000      	movs	r0, #0
 800834c:	f000 fa82 	bl	8008854 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8008350:	4b0c      	ldr	r3, [pc, #48]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d021      	beq.n	800839c <RadioIrqProcess+0x2f0>
 8008358:	4b0a      	ldr	r3, [pc, #40]	; (8008384 <RadioIrqProcess+0x2d8>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d01c      	beq.n	800839c <RadioIrqProcess+0x2f0>
      RadioEvents->RxTimeout( );
 8008362:	4b08      	ldr	r3, [pc, #32]	; (8008384 <RadioIrqProcess+0x2d8>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	4798      	blx	r3
    break;
 800836a:	e017      	b.n	800839c <RadioIrqProcess+0x2f0>
    break;
 800836c:	bf00      	nop
 800836e:	e016      	b.n	800839e <RadioIrqProcess+0x2f2>
    break;
 8008370:	bf00      	nop
 8008372:	e014      	b.n	800839e <RadioIrqProcess+0x2f2>
    break;
 8008374:	bf00      	nop
 8008376:	e012      	b.n	800839e <RadioIrqProcess+0x2f2>
    break;
 8008378:	bf00      	nop
 800837a:	e010      	b.n	800839e <RadioIrqProcess+0x2f2>
 800837c:	20001b9c 	.word	0x20001b9c
 8008380:	20001bf4 	.word	0x20001bf4
 8008384:	20001a38 	.word	0x20001a38
 8008388:	20001c0c 	.word	0x20001c0c
 800838c:	20001938 	.word	0x20001938
 8008390:	20001bc0 	.word	0x20001bc0
    break;
 8008394:	bf00      	nop
 8008396:	e002      	b.n	800839e <RadioIrqProcess+0x2f2>
    break;
 8008398:	bf00      	nop
 800839a:	e000      	b.n	800839e <RadioIrqProcess+0x2f2>
    break;
 800839c:	bf00      	nop

  }
}
 800839e:	bf00      	nop
 80083a0:	370c      	adds	r7, #12
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd90      	pop	{r4, r7, pc}
 80083a6:	bf00      	nop

080083a8 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 80083ac:	4b09      	ldr	r3, [pc, #36]	; (80083d4 <RadioTxPrbs+0x2c>)
 80083ae:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80083b2:	2101      	movs	r1, #1
 80083b4:	4618      	mov	r0, r3
 80083b6:	f001 f811 	bl	80093dc <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 80083ba:	4b07      	ldr	r3, [pc, #28]	; (80083d8 <RadioTxPrbs+0x30>)
 80083bc:	212d      	movs	r1, #45	; 0x2d
 80083be:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80083c2:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 80083c4:	f000 fb1a 	bl	80089fc <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 80083c8:	4804      	ldr	r0, [pc, #16]	; (80083dc <RadioTxPrbs+0x34>)
 80083ca:	f000 fa61 	bl	8008890 <SUBGRF_SetTx>
}
 80083ce:	bf00      	nop
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	20001b9c 	.word	0x20001b9c
 80083d8:	08007ed3 	.word	0x08007ed3
 80083dc:	000fffff 	.word	0x000fffff

080083e0 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b084      	sub	sp, #16
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	4603      	mov	r3, r0
 80083e8:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 80083ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f001 f81c 	bl	800942c <SUBGRF_SetRfTxPower>
 80083f4:	4603      	mov	r3, r0
 80083f6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 80083f8:	7bfb      	ldrb	r3, [r7, #15]
 80083fa:	2101      	movs	r1, #1
 80083fc:	4618      	mov	r0, r3
 80083fe:	f000 ffed 	bl	80093dc <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8008402:	f000 faef 	bl	80089e4 <SUBGRF_SetTxContinuousWave>
}
 8008406:	bf00      	nop
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 800840e:	b480      	push	{r7}
 8008410:	b089      	sub	sp, #36	; 0x24
 8008412:	af00      	add	r7, sp, #0
 8008414:	60f8      	str	r0, [r7, #12]
 8008416:	60b9      	str	r1, [r7, #8]
 8008418:	4613      	mov	r3, r2
 800841a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 800841c:	2300      	movs	r3, #0
 800841e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8008420:	2300      	movs	r3, #0
 8008422:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8008424:	2300      	movs	r3, #0
 8008426:	61bb      	str	r3, [r7, #24]
 8008428:	e011      	b.n	800844e <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 800842a:	69bb      	ldr	r3, [r7, #24]
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	4413      	add	r3, r2
 8008430:	781a      	ldrb	r2, [r3, #0]
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	68b9      	ldr	r1, [r7, #8]
 8008436:	440b      	add	r3, r1
 8008438:	43d2      	mvns	r2, r2
 800843a:	b2d2      	uxtb	r2, r2
 800843c:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	4413      	add	r3, r2
 8008444:	2200      	movs	r2, #0
 8008446:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	3301      	adds	r3, #1
 800844c:	61bb      	str	r3, [r7, #24]
 800844e:	79fb      	ldrb	r3, [r7, #7]
 8008450:	69ba      	ldr	r2, [r7, #24]
 8008452:	429a      	cmp	r2, r3
 8008454:	dbe9      	blt.n	800842a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8008456:	2300      	movs	r3, #0
 8008458:	61bb      	str	r3, [r7, #24]
 800845a:	e049      	b.n	80084f0 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 800845c:	69bb      	ldr	r3, [r7, #24]
 800845e:	425a      	negs	r2, r3
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	f002 0207 	and.w	r2, r2, #7
 8008468:	bf58      	it	pl
 800846a:	4253      	negpl	r3, r2
 800846c:	b2db      	uxtb	r3, r3
 800846e:	f1c3 0307 	rsb	r3, r3, #7
 8008472:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	2b00      	cmp	r3, #0
 8008478:	da00      	bge.n	800847c <payload_integration+0x6e>
 800847a:	3307      	adds	r3, #7
 800847c:	10db      	asrs	r3, r3, #3
 800847e:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	3301      	adds	r3, #1
 8008484:	425a      	negs	r2, r3
 8008486:	f003 0307 	and.w	r3, r3, #7
 800848a:	f002 0207 	and.w	r2, r2, #7
 800848e:	bf58      	it	pl
 8008490:	4253      	negpl	r3, r2
 8008492:	b2db      	uxtb	r3, r3
 8008494:	f1c3 0307 	rsb	r3, r3, #7
 8008498:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	3301      	adds	r3, #1
 800849e:	2b00      	cmp	r3, #0
 80084a0:	da00      	bge.n	80084a4 <payload_integration+0x96>
 80084a2:	3307      	adds	r3, #7
 80084a4:	10db      	asrs	r3, r3, #3
 80084a6:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 80084a8:	7dbb      	ldrb	r3, [r7, #22]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	4413      	add	r3, r2
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	461a      	mov	r2, r3
 80084b2:	7dfb      	ldrb	r3, [r7, #23]
 80084b4:	fa42 f303 	asr.w	r3, r2, r3
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f003 0301 	and.w	r3, r3, #1
 80084be:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 80084c0:	7ffa      	ldrb	r2, [r7, #31]
 80084c2:	7cfb      	ldrb	r3, [r7, #19]
 80084c4:	4053      	eors	r3, r2
 80084c6:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 80084c8:	7d3b      	ldrb	r3, [r7, #20]
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	4413      	add	r3, r2
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	b25a      	sxtb	r2, r3
 80084d2:	7ff9      	ldrb	r1, [r7, #31]
 80084d4:	7d7b      	ldrb	r3, [r7, #21]
 80084d6:	fa01 f303 	lsl.w	r3, r1, r3
 80084da:	b25b      	sxtb	r3, r3
 80084dc:	4313      	orrs	r3, r2
 80084de:	b259      	sxtb	r1, r3
 80084e0:	7d3b      	ldrb	r3, [r7, #20]
 80084e2:	68fa      	ldr	r2, [r7, #12]
 80084e4:	4413      	add	r3, r2
 80084e6:	b2ca      	uxtb	r2, r1
 80084e8:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	3301      	adds	r3, #1
 80084ee:	61bb      	str	r3, [r7, #24]
 80084f0:	79fb      	ldrb	r3, [r7, #7]
 80084f2:	00db      	lsls	r3, r3, #3
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	429a      	cmp	r2, r3
 80084f8:	dbb0      	blt.n	800845c <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 80084fa:	7ffb      	ldrb	r3, [r7, #31]
 80084fc:	01db      	lsls	r3, r3, #7
 80084fe:	b25a      	sxtb	r2, r3
 8008500:	7ffb      	ldrb	r3, [r7, #31]
 8008502:	019b      	lsls	r3, r3, #6
 8008504:	b25b      	sxtb	r3, r3
 8008506:	4313      	orrs	r3, r2
 8008508:	b25b      	sxtb	r3, r3
 800850a:	7ffa      	ldrb	r2, [r7, #31]
 800850c:	2a00      	cmp	r2, #0
 800850e:	d101      	bne.n	8008514 <payload_integration+0x106>
 8008510:	2220      	movs	r2, #32
 8008512:	e000      	b.n	8008516 <payload_integration+0x108>
 8008514:	2200      	movs	r2, #0
 8008516:	4313      	orrs	r3, r2
 8008518:	b259      	sxtb	r1, r3
 800851a:	79fb      	ldrb	r3, [r7, #7]
 800851c:	68fa      	ldr	r2, [r7, #12]
 800851e:	4413      	add	r3, r2
 8008520:	b2ca      	uxtb	r2, r1
 8008522:	701a      	strb	r2, [r3, #0]
}
 8008524:	bf00      	nop
 8008526:	3724      	adds	r7, #36	; 0x24
 8008528:	46bd      	mov	sp, r7
 800852a:	bc80      	pop	{r7}
 800852c:	4770      	bx	lr
	...

08008530 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d002      	beq.n	8008544 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800853e:	4a1c      	ldr	r2, [pc, #112]	; (80085b0 <SUBGRF_Init+0x80>)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8008544:	2002      	movs	r0, #2
 8008546:	f000 ffac 	bl	80094a2 <Radio_SMPS_Set>

    RADIO_INIT();
 800854a:	f7f8 f977 	bl	800083c <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 800854e:	4b19      	ldr	r3, [pc, #100]	; (80085b4 <SUBGRF_Init+0x84>)
 8008550:	2200      	movs	r2, #0
 8008552:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8008554:	2000      	movs	r0, #0
 8008556:	f000 f97d 	bl	8008854 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800855a:	f001 f8db 	bl	8009714 <RBI_IsTCXO>
 800855e:	4603      	mov	r3, r0
 8008560:	2b01      	cmp	r3, #1
 8008562:	d112      	bne.n	800858a <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8008564:	f001 f8cf 	bl	8009706 <RBI_GetWakeUpTime>
 8008568:	4603      	mov	r3, r0
 800856a:	019b      	lsls	r3, r3, #6
 800856c:	4619      	mov	r1, r3
 800856e:	2001      	movs	r0, #1
 8008570:	f000 fb9e 	bl	8008cb0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8008574:	2100      	movs	r1, #0
 8008576:	f640 1011 	movw	r0, #2321	; 0x911
 800857a:	f000 feb3 	bl	80092e4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800857e:	237f      	movs	r3, #127	; 0x7f
 8008580:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8008582:	7b38      	ldrb	r0, [r7, #12]
 8008584:	f000 faa4 	bl	8008ad0 <SUBGRF_Calibrate>
 8008588:	e009      	b.n	800859e <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800858a:	2120      	movs	r1, #32
 800858c:	f640 1011 	movw	r0, #2321	; 0x911
 8008590:	f000 fea8 	bl	80092e4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8008594:	2120      	movs	r1, #32
 8008596:	f640 1012 	movw	r0, #2322	; 0x912
 800859a:	f000 fea3 	bl	80092e4 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 800859e:	f001 f811 	bl	80095c4 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80085a2:	4b05      	ldr	r3, [pc, #20]	; (80085b8 <SUBGRF_Init+0x88>)
 80085a4:	2201      	movs	r2, #1
 80085a6:	701a      	strb	r2, [r3, #0]
}
 80085a8:	bf00      	nop
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	20001a48 	.word	0x20001a48
 80085b4:	20001a44 	.word	0x20001a44
 80085b8:	20001a3c 	.word	0x20001a3c

080085bc <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80085bc:	b480      	push	{r7}
 80085be:	af00      	add	r7, sp, #0
    return OperatingMode;
 80085c0:	4b02      	ldr	r3, [pc, #8]	; (80085cc <SUBGRF_GetOperatingMode+0x10>)
 80085c2:	781b      	ldrb	r3, [r3, #0]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bc80      	pop	{r7}
 80085ca:	4770      	bx	lr
 80085cc:	20001a3c 	.word	0x20001a3c

080085d0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b082      	sub	sp, #8
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	460b      	mov	r3, r1
 80085da:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 80085dc:	78fb      	ldrb	r3, [r7, #3]
 80085de:	461a      	mov	r2, r3
 80085e0:	6879      	ldr	r1, [r7, #4]
 80085e2:	2000      	movs	r0, #0
 80085e4:	f000 fece 	bl	8009384 <SUBGRF_WriteBuffer>
}
 80085e8:	bf00      	nop
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b086      	sub	sp, #24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	4613      	mov	r3, r2
 80085fc:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 80085fe:	2300      	movs	r3, #0
 8008600:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8008602:	f107 0317 	add.w	r3, r7, #23
 8008606:	4619      	mov	r1, r3
 8008608:	68b8      	ldr	r0, [r7, #8]
 800860a:	f000 fde9 	bl	80091e0 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	79fa      	ldrb	r2, [r7, #7]
 8008614:	429a      	cmp	r2, r3
 8008616:	d201      	bcs.n	800861c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8008618:	2301      	movs	r3, #1
 800861a:	e007      	b.n	800862c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800861c:	7df8      	ldrb	r0, [r7, #23]
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	461a      	mov	r2, r3
 8008624:	68f9      	ldr	r1, [r7, #12]
 8008626:	f000 fec3 	bl	80093b0 <SUBGRF_ReadBuffer>
    return 0;
 800862a:	2300      	movs	r3, #0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3718      	adds	r7, #24
 8008630:	46bd      	mov	sp, r7
 8008632:	bd80      	pop	{r7, pc}

08008634 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b084      	sub	sp, #16
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	460b      	mov	r3, r1
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8008642:	7afb      	ldrb	r3, [r7, #11]
 8008644:	4619      	mov	r1, r3
 8008646:	68f8      	ldr	r0, [r7, #12]
 8008648:	f7ff ffc2 	bl	80085d0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 f91f 	bl	8008890 <SUBGRF_SetTx>
}
 8008652:	bf00      	nop
 8008654:	3710      	adds	r7, #16
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}

0800865a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 800865a:	b580      	push	{r7, lr}
 800865c:	b082      	sub	sp, #8
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8008662:	2208      	movs	r2, #8
 8008664:	6879      	ldr	r1, [r7, #4]
 8008666:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 800866a:	f000 fe63 	bl	8009334 <SUBGRF_WriteRegisters>
    return 0;
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	4603      	mov	r3, r0
 8008680:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8008682:	88fb      	ldrh	r3, [r7, #6]
 8008684:	0a1b      	lsrs	r3, r3, #8
 8008686:	b29b      	uxth	r3, r3
 8008688:	b2db      	uxtb	r3, r3
 800868a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 800868c:	88fb      	ldrh	r3, [r7, #6]
 800868e:	b2db      	uxtb	r3, r3
 8008690:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8008692:	f000 fb93 	bl	8008dbc <SUBGRF_GetPacketType>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d108      	bne.n	80086ae <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 800869c:	f107 030c 	add.w	r3, r7, #12
 80086a0:	2202      	movs	r2, #2
 80086a2:	4619      	mov	r1, r3
 80086a4:	f240 60bc 	movw	r0, #1724	; 0x6bc
 80086a8:	f000 fe44 	bl	8009334 <SUBGRF_WriteRegisters>
            break;
 80086ac:	e000      	b.n	80086b0 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80086ae:	bf00      	nop
    }
}
 80086b0:	bf00      	nop
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	4603      	mov	r3, r0
 80086c0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80086c2:	88fb      	ldrh	r3, [r7, #6]
 80086c4:	0a1b      	lsrs	r3, r3, #8
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80086cc:	88fb      	ldrh	r3, [r7, #6]
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80086d2:	f000 fb73 	bl	8008dbc <SUBGRF_GetPacketType>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d108      	bne.n	80086ee <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80086dc:	f107 030c 	add.w	r3, r7, #12
 80086e0:	2202      	movs	r2, #2
 80086e2:	4619      	mov	r1, r3
 80086e4:	f240 60be 	movw	r0, #1726	; 0x6be
 80086e8:	f000 fe24 	bl	8009334 <SUBGRF_WriteRegisters>
            break;
 80086ec:	e000      	b.n	80086f0 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80086ee:	bf00      	nop
    }
}
 80086f0:	bf00      	nop
 80086f2:	3710      	adds	r7, #16
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}

080086f8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	4603      	mov	r3, r0
 8008700:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8008702:	2300      	movs	r3, #0
 8008704:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8008706:	f000 fb59 	bl	8008dbc <SUBGRF_GetPacketType>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d121      	bne.n	8008754 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8008710:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8008714:	f000 fdfa 	bl	800930c <SUBGRF_ReadRegister>
 8008718:	4603      	mov	r3, r0
 800871a:	f023 0301 	bic.w	r3, r3, #1
 800871e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8008720:	88fb      	ldrh	r3, [r7, #6]
 8008722:	0a1b      	lsrs	r3, r3, #8
 8008724:	b29b      	uxth	r3, r3
 8008726:	b25b      	sxtb	r3, r3
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	b25a      	sxtb	r2, r3
 800872e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008732:	4313      	orrs	r3, r2
 8008734:	b25b      	sxtb	r3, r3
 8008736:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	4619      	mov	r1, r3
 800873c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8008740:	f000 fdd0 	bl	80092e4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8008744:	88fb      	ldrh	r3, [r7, #6]
 8008746:	b2db      	uxtb	r3, r3
 8008748:	4619      	mov	r1, r3
 800874a:	f240 60b9 	movw	r0, #1721	; 0x6b9
 800874e:	f000 fdc9 	bl	80092e4 <SUBGRF_WriteRegister>
            break;
 8008752:	e000      	b.n	8008756 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8008754:	bf00      	nop
    }
}
 8008756:	bf00      	nop
 8008758:	3710      	adds	r7, #16
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}

0800875e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 800875e:	b580      	push	{r7, lr}
 8008760:	b082      	sub	sp, #8
 8008762:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8008764:	2300      	movs	r3, #0
 8008766:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8008768:	2300      	movs	r3, #0
 800876a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 800876c:	2300      	movs	r3, #0
 800876e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8008770:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8008774:	f000 fdca 	bl	800930c <SUBGRF_ReadRegister>
 8008778:	4603      	mov	r3, r0
 800877a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800877c:	79fb      	ldrb	r3, [r7, #7]
 800877e:	f023 0301 	bic.w	r3, r3, #1
 8008782:	b2db      	uxtb	r3, r3
 8008784:	4619      	mov	r1, r3
 8008786:	f640 00e2 	movw	r0, #2274	; 0x8e2
 800878a:	f000 fdab 	bl	80092e4 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800878e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8008792:	f000 fdbb 	bl	800930c <SUBGRF_ReadRegister>
 8008796:	4603      	mov	r3, r0
 8008798:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 800879a:	79bb      	ldrb	r3, [r7, #6]
 800879c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	4619      	mov	r1, r3
 80087a4:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80087a8:	f000 fd9c 	bl	80092e4 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80087ac:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80087b0:	f000 f890 	bl	80088d4 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80087b4:	463b      	mov	r3, r7
 80087b6:	2204      	movs	r2, #4
 80087b8:	4619      	mov	r1, r3
 80087ba:	f640 0019 	movw	r0, #2073	; 0x819
 80087be:	f000 fdcd 	bl	800935c <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80087c2:	2000      	movs	r0, #0
 80087c4:	f000 f846 	bl	8008854 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	4619      	mov	r1, r3
 80087cc:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80087d0:	f000 fd88 	bl	80092e4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80087d4:	79bb      	ldrb	r3, [r7, #6]
 80087d6:	4619      	mov	r1, r3
 80087d8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80087dc:	f000 fd82 	bl	80092e4 <SUBGRF_WriteRegister>

    return number;
 80087e0:	683b      	ldr	r3, [r7, #0]
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3708      	adds	r7, #8
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
	...

080087ec <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 80087f4:	2000      	movs	r0, #0
 80087f6:	f000 ff23 	bl	8009640 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80087fa:	2002      	movs	r0, #2
 80087fc:	f000 fe51 	bl	80094a2 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008800:	793b      	ldrb	r3, [r7, #4]
 8008802:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008806:	b2db      	uxtb	r3, r3
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 800880c:	793b      	ldrb	r3, [r7, #4]
 800880e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008812:	b2db      	uxtb	r3, r3
 8008814:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8008816:	b25b      	sxtb	r3, r3
 8008818:	4313      	orrs	r3, r2
 800881a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800881c:	793b      	ldrb	r3, [r7, #4]
 800881e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008822:	b2db      	uxtb	r3, r3
 8008824:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8008826:	4313      	orrs	r3, r2
 8008828:	b25b      	sxtb	r3, r3
 800882a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800882c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 800882e:	f107 020f 	add.w	r2, r7, #15
 8008832:	2301      	movs	r3, #1
 8008834:	2184      	movs	r1, #132	; 0x84
 8008836:	4805      	ldr	r0, [pc, #20]	; (800884c <SUBGRF_SetSleep+0x60>)
 8008838:	f7fa f988 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 800883c:	4b04      	ldr	r3, [pc, #16]	; (8008850 <SUBGRF_SetSleep+0x64>)
 800883e:	2200      	movs	r2, #0
 8008840:	701a      	strb	r2, [r3, #0]
}
 8008842:	bf00      	nop
 8008844:	3710      	adds	r7, #16
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}
 800884a:	bf00      	nop
 800884c:	20001abc 	.word	0x20001abc
 8008850:	20001a3c 	.word	0x20001a3c

08008854 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	4603      	mov	r3, r0
 800885c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800885e:	1dfa      	adds	r2, r7, #7
 8008860:	2301      	movs	r3, #1
 8008862:	2180      	movs	r1, #128	; 0x80
 8008864:	4808      	ldr	r0, [pc, #32]	; (8008888 <SUBGRF_SetStandby+0x34>)
 8008866:	f7fa f971 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 800886a:	79fb      	ldrb	r3, [r7, #7]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d103      	bne.n	8008878 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8008870:	4b06      	ldr	r3, [pc, #24]	; (800888c <SUBGRF_SetStandby+0x38>)
 8008872:	2201      	movs	r2, #1
 8008874:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8008876:	e002      	b.n	800887e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8008878:	4b04      	ldr	r3, [pc, #16]	; (800888c <SUBGRF_SetStandby+0x38>)
 800887a:	2202      	movs	r2, #2
 800887c:	701a      	strb	r2, [r3, #0]
}
 800887e:	bf00      	nop
 8008880:	3708      	adds	r7, #8
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	20001abc 	.word	0x20001abc
 800888c:	20001a3c 	.word	0x20001a3c

08008890 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8008898:	4b0c      	ldr	r3, [pc, #48]	; (80088cc <SUBGRF_SetTx+0x3c>)
 800889a:	2204      	movs	r2, #4
 800889c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	0c1b      	lsrs	r3, r3, #16
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	0a1b      	lsrs	r3, r3, #8
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80088b4:	f107 020c 	add.w	r2, r7, #12
 80088b8:	2303      	movs	r3, #3
 80088ba:	2183      	movs	r1, #131	; 0x83
 80088bc:	4804      	ldr	r0, [pc, #16]	; (80088d0 <SUBGRF_SetTx+0x40>)
 80088be:	f7fa f945 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 80088c2:	bf00      	nop
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	bf00      	nop
 80088cc:	20001a3c 	.word	0x20001a3c
 80088d0:	20001abc 	.word	0x20001abc

080088d4 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b084      	sub	sp, #16
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80088dc:	4b0c      	ldr	r3, [pc, #48]	; (8008910 <SUBGRF_SetRx+0x3c>)
 80088de:	2205      	movs	r2, #5
 80088e0:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	0c1b      	lsrs	r3, r3, #16
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	0a1b      	lsrs	r3, r3, #8
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80088f8:	f107 020c 	add.w	r2, r7, #12
 80088fc:	2303      	movs	r3, #3
 80088fe:	2182      	movs	r1, #130	; 0x82
 8008900:	4804      	ldr	r0, [pc, #16]	; (8008914 <SUBGRF_SetRx+0x40>)
 8008902:	f7fa f923 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008906:	bf00      	nop
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20001a3c 	.word	0x20001a3c
 8008914:	20001abc 	.word	0x20001abc

08008918 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8008920:	4b0e      	ldr	r3, [pc, #56]	; (800895c <SUBGRF_SetRxBoosted+0x44>)
 8008922:	2205      	movs	r2, #5
 8008924:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8008926:	2197      	movs	r1, #151	; 0x97
 8008928:	f640 00ac 	movw	r0, #2220	; 0x8ac
 800892c:	f000 fcda 	bl	80092e4 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	0c1b      	lsrs	r3, r3, #16
 8008934:	b2db      	uxtb	r3, r3
 8008936:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	0a1b      	lsrs	r3, r3, #8
 800893c:	b2db      	uxtb	r3, r3
 800893e:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	b2db      	uxtb	r3, r3
 8008944:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8008946:	f107 020c 	add.w	r2, r7, #12
 800894a:	2303      	movs	r3, #3
 800894c:	2182      	movs	r1, #130	; 0x82
 800894e:	4804      	ldr	r0, [pc, #16]	; (8008960 <SUBGRF_SetRxBoosted+0x48>)
 8008950:	f7fa f8fc 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008954:	bf00      	nop
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}
 800895c:	20001a3c 	.word	0x20001a3c
 8008960:	20001abc 	.word	0x20001abc

08008964 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b084      	sub	sp, #16
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	0c1b      	lsrs	r3, r3, #16
 8008972:	b2db      	uxtb	r3, r3
 8008974:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	0a1b      	lsrs	r3, r3, #8
 800897a:	b2db      	uxtb	r3, r3
 800897c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	b2db      	uxtb	r3, r3
 8008982:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	0c1b      	lsrs	r3, r3, #16
 8008988:	b2db      	uxtb	r3, r3
 800898a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	0a1b      	lsrs	r3, r3, #8
 8008990:	b2db      	uxtb	r3, r3
 8008992:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 800899a:	f107 0208 	add.w	r2, r7, #8
 800899e:	2306      	movs	r3, #6
 80089a0:	2194      	movs	r1, #148	; 0x94
 80089a2:	4805      	ldr	r0, [pc, #20]	; (80089b8 <SUBGRF_SetRxDutyCycle+0x54>)
 80089a4:	f7fa f8d2 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 80089a8:	4b04      	ldr	r3, [pc, #16]	; (80089bc <SUBGRF_SetRxDutyCycle+0x58>)
 80089aa:	2206      	movs	r2, #6
 80089ac:	701a      	strb	r2, [r3, #0]
}
 80089ae:	bf00      	nop
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	20001abc 	.word	0x20001abc
 80089bc:	20001a3c 	.word	0x20001a3c

080089c0 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80089c4:	2300      	movs	r3, #0
 80089c6:	2200      	movs	r2, #0
 80089c8:	21c5      	movs	r1, #197	; 0xc5
 80089ca:	4804      	ldr	r0, [pc, #16]	; (80089dc <SUBGRF_SetCad+0x1c>)
 80089cc:	f7fa f8be 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80089d0:	4b03      	ldr	r3, [pc, #12]	; (80089e0 <SUBGRF_SetCad+0x20>)
 80089d2:	2207      	movs	r2, #7
 80089d4:	701a      	strb	r2, [r3, #0]
}
 80089d6:	bf00      	nop
 80089d8:	bd80      	pop	{r7, pc}
 80089da:	bf00      	nop
 80089dc:	20001abc 	.word	0x20001abc
 80089e0:	20001a3c 	.word	0x20001a3c

080089e4 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 80089e8:	2300      	movs	r3, #0
 80089ea:	2200      	movs	r2, #0
 80089ec:	21d1      	movs	r1, #209	; 0xd1
 80089ee:	4802      	ldr	r0, [pc, #8]	; (80089f8 <SUBGRF_SetTxContinuousWave+0x14>)
 80089f0:	f7fa f8ac 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 80089f4:	bf00      	nop
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	20001abc 	.word	0x20001abc

080089fc <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8008a00:	2300      	movs	r3, #0
 8008a02:	2200      	movs	r2, #0
 8008a04:	21d2      	movs	r1, #210	; 0xd2
 8008a06:	4802      	ldr	r0, [pc, #8]	; (8008a10 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8008a08:	f7fa f8a0 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008a0c:	bf00      	nop
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	20001abc 	.word	0x20001abc

08008a14 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b082      	sub	sp, #8
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8008a1e:	1dfa      	adds	r2, r7, #7
 8008a20:	2301      	movs	r3, #1
 8008a22:	219f      	movs	r1, #159	; 0x9f
 8008a24:	4803      	ldr	r0, [pc, #12]	; (8008a34 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 8008a26:	f7fa f891 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008a2a:	bf00      	nop
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	20001abc 	.word	0x20001abc

08008a38 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	4603      	mov	r3, r0
 8008a40:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8008a42:	1dfa      	adds	r2, r7, #7
 8008a44:	2301      	movs	r3, #1
 8008a46:	21a0      	movs	r1, #160	; 0xa0
 8008a48:	4813      	ldr	r0, [pc, #76]	; (8008a98 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 8008a4a:	f7fa f87f 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 8008a4e:	79fb      	ldrb	r3, [r7, #7]
 8008a50:	2b3f      	cmp	r3, #63	; 0x3f
 8008a52:	d91c      	bls.n	8008a8e <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8008a54:	79fb      	ldrb	r3, [r7, #7]
 8008a56:	085b      	lsrs	r3, r3, #1
 8008a58:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8008a62:	e005      	b.n	8008a70 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8008a64:	7bfb      	ldrb	r3, [r7, #15]
 8008a66:	089b      	lsrs	r3, r3, #2
 8008a68:	73fb      	strb	r3, [r7, #15]
            exp++;
 8008a6a:	7bbb      	ldrb	r3, [r7, #14]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8008a70:	7bfb      	ldrb	r3, [r7, #15]
 8008a72:	2b1f      	cmp	r3, #31
 8008a74:	d8f6      	bhi.n	8008a64 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8008a76:	7bfb      	ldrb	r3, [r7, #15]
 8008a78:	00db      	lsls	r3, r3, #3
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	7bbb      	ldrb	r3, [r7, #14]
 8008a7e:	4413      	add	r3, r2
 8008a80:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8008a82:	7b7b      	ldrb	r3, [r7, #13]
 8008a84:	4619      	mov	r1, r3
 8008a86:	f240 7006 	movw	r0, #1798	; 0x706
 8008a8a:	f000 fc2b 	bl	80092e4 <SUBGRF_WriteRegister>
    }
}
 8008a8e:	bf00      	nop
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	20001abc 	.word	0x20001abc

08008a9c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b082      	sub	sp, #8
 8008aa0:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8008aa2:	f000 fe3e 	bl	8009722 <RBI_IsDCDC>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d102      	bne.n	8008ab2 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8008aac:	2301      	movs	r3, #1
 8008aae:	71fb      	strb	r3, [r7, #7]
 8008ab0:	e001      	b.n	8008ab6 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8008ab6:	1dfa      	adds	r2, r7, #7
 8008ab8:	2301      	movs	r3, #1
 8008aba:	2196      	movs	r1, #150	; 0x96
 8008abc:	4803      	ldr	r0, [pc, #12]	; (8008acc <SUBGRF_SetRegulatorMode+0x30>)
 8008abe:	f7fa f845 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008ac2:	bf00      	nop
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
 8008aca:	bf00      	nop
 8008acc:	20001abc 	.word	0x20001abc

08008ad0 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b084      	sub	sp, #16
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008ad8:	793b      	ldrb	r3, [r7, #4]
 8008ada:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	019b      	lsls	r3, r3, #6
 8008ae2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008ae4:	793b      	ldrb	r3, [r7, #4]
 8008ae6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008aee:	b25b      	sxtb	r3, r3
 8008af0:	4313      	orrs	r3, r2
 8008af2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008af4:	793b      	ldrb	r3, [r7, #4]
 8008af6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008afa:	b2db      	uxtb	r3, r3
 8008afc:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8008afe:	b25b      	sxtb	r3, r3
 8008b00:	4313      	orrs	r3, r2
 8008b02:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008b04:	793b      	ldrb	r3, [r7, #4]
 8008b06:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8008b0e:	b25b      	sxtb	r3, r3
 8008b10:	4313      	orrs	r3, r2
 8008b12:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008b14:	793b      	ldrb	r3, [r7, #4]
 8008b16:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8008b1e:	b25b      	sxtb	r3, r3
 8008b20:	4313      	orrs	r3, r2
 8008b22:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008b24:	793b      	ldrb	r3, [r7, #4]
 8008b26:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8008b2e:	b25b      	sxtb	r3, r3
 8008b30:	4313      	orrs	r3, r2
 8008b32:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8008b34:	793b      	ldrb	r3, [r7, #4]
 8008b36:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	b25b      	sxtb	r3, r3
 8008b42:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8008b44:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8008b46:	f107 020f 	add.w	r2, r7, #15
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	2189      	movs	r1, #137	; 0x89
 8008b4e:	4803      	ldr	r0, [pc, #12]	; (8008b5c <SUBGRF_Calibrate+0x8c>)
 8008b50:	f7f9 fffc 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008b54:	bf00      	nop
 8008b56:	3710      	adds	r7, #16
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bd80      	pop	{r7, pc}
 8008b5c:	20001abc 	.word	0x20001abc

08008b60 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a1b      	ldr	r2, [pc, #108]	; (8008bd8 <SUBGRF_CalibrateImage+0x78>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d904      	bls.n	8008b7a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8008b70:	23e1      	movs	r3, #225	; 0xe1
 8008b72:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8008b74:	23e9      	movs	r3, #233	; 0xe9
 8008b76:	737b      	strb	r3, [r7, #13]
 8008b78:	e022      	b.n	8008bc0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4a17      	ldr	r2, [pc, #92]	; (8008bdc <SUBGRF_CalibrateImage+0x7c>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d904      	bls.n	8008b8c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8008b82:	23d7      	movs	r3, #215	; 0xd7
 8008b84:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8008b86:	23db      	movs	r3, #219	; 0xdb
 8008b88:	737b      	strb	r3, [r7, #13]
 8008b8a:	e019      	b.n	8008bc0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	4a14      	ldr	r2, [pc, #80]	; (8008be0 <SUBGRF_CalibrateImage+0x80>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d904      	bls.n	8008b9e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8008b94:	23c1      	movs	r3, #193	; 0xc1
 8008b96:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8008b98:	23c5      	movs	r3, #197	; 0xc5
 8008b9a:	737b      	strb	r3, [r7, #13]
 8008b9c:	e010      	b.n	8008bc0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a10      	ldr	r2, [pc, #64]	; (8008be4 <SUBGRF_CalibrateImage+0x84>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d904      	bls.n	8008bb0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8008ba6:	2375      	movs	r3, #117	; 0x75
 8008ba8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8008baa:	2381      	movs	r3, #129	; 0x81
 8008bac:	737b      	strb	r3, [r7, #13]
 8008bae:	e007      	b.n	8008bc0 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	4a0d      	ldr	r2, [pc, #52]	; (8008be8 <SUBGRF_CalibrateImage+0x88>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d903      	bls.n	8008bc0 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8008bb8:	236b      	movs	r3, #107	; 0x6b
 8008bba:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8008bbc:	236f      	movs	r3, #111	; 0x6f
 8008bbe:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8008bc0:	f107 020c 	add.w	r2, r7, #12
 8008bc4:	2302      	movs	r3, #2
 8008bc6:	2198      	movs	r1, #152	; 0x98
 8008bc8:	4808      	ldr	r0, [pc, #32]	; (8008bec <SUBGRF_CalibrateImage+0x8c>)
 8008bca:	f7f9 ffbf 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008bce:	bf00      	nop
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	35a4e900 	.word	0x35a4e900
 8008bdc:	32a9f880 	.word	0x32a9f880
 8008be0:	2de54480 	.word	0x2de54480
 8008be4:	1b6b0b00 	.word	0x1b6b0b00
 8008be8:	1954fc40 	.word	0x1954fc40
 8008bec:	20001abc 	.word	0x20001abc

08008bf0 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8008bf0:	b590      	push	{r4, r7, lr}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	4604      	mov	r4, r0
 8008bf8:	4608      	mov	r0, r1
 8008bfa:	4611      	mov	r1, r2
 8008bfc:	461a      	mov	r2, r3
 8008bfe:	4623      	mov	r3, r4
 8008c00:	71fb      	strb	r3, [r7, #7]
 8008c02:	4603      	mov	r3, r0
 8008c04:	71bb      	strb	r3, [r7, #6]
 8008c06:	460b      	mov	r3, r1
 8008c08:	717b      	strb	r3, [r7, #5]
 8008c0a:	4613      	mov	r3, r2
 8008c0c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8008c0e:	79fb      	ldrb	r3, [r7, #7]
 8008c10:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8008c12:	79bb      	ldrb	r3, [r7, #6]
 8008c14:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8008c16:	797b      	ldrb	r3, [r7, #5]
 8008c18:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8008c1a:	793b      	ldrb	r3, [r7, #4]
 8008c1c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8008c1e:	f107 020c 	add.w	r2, r7, #12
 8008c22:	2304      	movs	r3, #4
 8008c24:	2195      	movs	r1, #149	; 0x95
 8008c26:	4803      	ldr	r0, [pc, #12]	; (8008c34 <SUBGRF_SetPaConfig+0x44>)
 8008c28:	f7f9 ff90 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008c2c:	bf00      	nop
 8008c2e:	3714      	adds	r7, #20
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd90      	pop	{r4, r7, pc}
 8008c34:	20001abc 	.word	0x20001abc

08008c38 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8008c38:	b590      	push	{r4, r7, lr}
 8008c3a:	b085      	sub	sp, #20
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	4604      	mov	r4, r0
 8008c40:	4608      	mov	r0, r1
 8008c42:	4611      	mov	r1, r2
 8008c44:	461a      	mov	r2, r3
 8008c46:	4623      	mov	r3, r4
 8008c48:	80fb      	strh	r3, [r7, #6]
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	80bb      	strh	r3, [r7, #4]
 8008c4e:	460b      	mov	r3, r1
 8008c50:	807b      	strh	r3, [r7, #2]
 8008c52:	4613      	mov	r3, r2
 8008c54:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8008c56:	88fb      	ldrh	r3, [r7, #6]
 8008c58:	0a1b      	lsrs	r3, r3, #8
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8008c60:	88fb      	ldrh	r3, [r7, #6]
 8008c62:	b2db      	uxtb	r3, r3
 8008c64:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8008c66:	88bb      	ldrh	r3, [r7, #4]
 8008c68:	0a1b      	lsrs	r3, r3, #8
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8008c70:	88bb      	ldrh	r3, [r7, #4]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8008c76:	887b      	ldrh	r3, [r7, #2]
 8008c78:	0a1b      	lsrs	r3, r3, #8
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8008c80:	887b      	ldrh	r3, [r7, #2]
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8008c86:	883b      	ldrh	r3, [r7, #0]
 8008c88:	0a1b      	lsrs	r3, r3, #8
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	b2db      	uxtb	r3, r3
 8008c8e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8008c90:	883b      	ldrh	r3, [r7, #0]
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8008c96:	f107 0208 	add.w	r2, r7, #8
 8008c9a:	2308      	movs	r3, #8
 8008c9c:	2108      	movs	r1, #8
 8008c9e:	4803      	ldr	r0, [pc, #12]	; (8008cac <SUBGRF_SetDioIrqParams+0x74>)
 8008ca0:	f7f9 ff54 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008ca4:	bf00      	nop
 8008ca6:	3714      	adds	r7, #20
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd90      	pop	{r4, r7, pc}
 8008cac:	20001abc 	.word	0x20001abc

08008cb0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	6039      	str	r1, [r7, #0]
 8008cba:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8008cbc:	79fb      	ldrb	r3, [r7, #7]
 8008cbe:	f003 0307 	and.w	r3, r3, #7
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	0c1b      	lsrs	r3, r3, #16
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	0a1b      	lsrs	r3, r3, #8
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8008cd6:	683b      	ldr	r3, [r7, #0]
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8008cdc:	f107 020c 	add.w	r2, r7, #12
 8008ce0:	2304      	movs	r3, #4
 8008ce2:	2197      	movs	r1, #151	; 0x97
 8008ce4:	4803      	ldr	r0, [pc, #12]	; (8008cf4 <SUBGRF_SetTcxoMode+0x44>)
 8008ce6:	f7f9 ff31 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008cea:	bf00      	nop
 8008cec:	3710      	adds	r7, #16
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}
 8008cf2:	bf00      	nop
 8008cf4:	20001abc 	.word	0x20001abc

08008cf8 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8008cf8:	b5b0      	push	{r4, r5, r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8008d04:	4b1b      	ldr	r3, [pc, #108]	; (8008d74 <SUBGRF_SetRfFrequency+0x7c>)
 8008d06:	781b      	ldrb	r3, [r3, #0]
 8008d08:	f083 0301 	eor.w	r3, r3, #1
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d005      	beq.n	8008d1e <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f7ff ff24 	bl	8008b60 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8008d18:	4b16      	ldr	r3, [pc, #88]	; (8008d74 <SUBGRF_SetRfFrequency+0x7c>)
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	461a      	mov	r2, r3
 8008d22:	f04f 0300 	mov.w	r3, #0
 8008d26:	09d5      	lsrs	r5, r2, #7
 8008d28:	0654      	lsls	r4, r2, #25
 8008d2a:	4a13      	ldr	r2, [pc, #76]	; (8008d78 <SUBGRF_SetRfFrequency+0x80>)
 8008d2c:	f04f 0300 	mov.w	r3, #0
 8008d30:	4620      	mov	r0, r4
 8008d32:	4629      	mov	r1, r5
 8008d34:	f7f7 fa24 	bl	8000180 <__aeabi_uldivmod>
 8008d38:	4602      	mov	r2, r0
 8008d3a:	460b      	mov	r3, r1
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	0e1b      	lsrs	r3, r3, #24
 8008d44:	b2db      	uxtb	r3, r3
 8008d46:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	0c1b      	lsrs	r3, r3, #16
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	0a1b      	lsrs	r3, r3, #8
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8008d5e:	f107 0208 	add.w	r2, r7, #8
 8008d62:	2304      	movs	r3, #4
 8008d64:	2186      	movs	r1, #134	; 0x86
 8008d66:	4805      	ldr	r0, [pc, #20]	; (8008d7c <SUBGRF_SetRfFrequency+0x84>)
 8008d68:	f7f9 fef0 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008d6c:	bf00      	nop
 8008d6e:	3710      	adds	r7, #16
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bdb0      	pop	{r4, r5, r7, pc}
 8008d74:	20001a44 	.word	0x20001a44
 8008d78:	01e84800 	.word	0x01e84800
 8008d7c:	20001abc 	.word	0x20001abc

08008d80 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8008d8a:	79fa      	ldrb	r2, [r7, #7]
 8008d8c:	4b09      	ldr	r3, [pc, #36]	; (8008db4 <SUBGRF_SetPacketType+0x34>)
 8008d8e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d104      	bne.n	8008da0 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8008d96:	2100      	movs	r1, #0
 8008d98:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8008d9c:	f000 faa2 	bl	80092e4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8008da0:	1dfa      	adds	r2, r7, #7
 8008da2:	2301      	movs	r3, #1
 8008da4:	218a      	movs	r1, #138	; 0x8a
 8008da6:	4804      	ldr	r0, [pc, #16]	; (8008db8 <SUBGRF_SetPacketType+0x38>)
 8008da8:	f7f9 fed0 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008dac:	bf00      	nop
 8008dae:	3708      	adds	r7, #8
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	20001a3d 	.word	0x20001a3d
 8008db8:	20001abc 	.word	0x20001abc

08008dbc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	af00      	add	r7, sp, #0
    return PacketType;
 8008dc0:	4b02      	ldr	r3, [pc, #8]	; (8008dcc <SUBGRF_GetPacketType+0x10>)
 8008dc2:	781b      	ldrb	r3, [r3, #0]
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bc80      	pop	{r7}
 8008dca:	4770      	bx	lr
 8008dcc:	20001a3d 	.word	0x20001a3d

08008dd0 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	71fb      	strb	r3, [r7, #7]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	71bb      	strb	r3, [r7, #6]
 8008dde:	4613      	mov	r3, r2
 8008de0:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8008de2:	79fb      	ldrb	r3, [r7, #7]
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d124      	bne.n	8008e32 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8008de8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008dec:	2b0f      	cmp	r3, #15
 8008dee:	d106      	bne.n	8008dfe <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8008df0:	2301      	movs	r3, #1
 8008df2:	2201      	movs	r2, #1
 8008df4:	2100      	movs	r1, #0
 8008df6:	2006      	movs	r0, #6
 8008df8:	f7ff fefa 	bl	8008bf0 <SUBGRF_SetPaConfig>
 8008dfc:	e005      	b.n	8008e0a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8008dfe:	2301      	movs	r3, #1
 8008e00:	2201      	movs	r2, #1
 8008e02:	2100      	movs	r1, #0
 8008e04:	2004      	movs	r0, #4
 8008e06:	f7ff fef3 	bl	8008bf0 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8008e0a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e0e:	2b0d      	cmp	r3, #13
 8008e10:	dd02      	ble.n	8008e18 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8008e12:	230e      	movs	r3, #14
 8008e14:	71bb      	strb	r3, [r7, #6]
 8008e16:	e006      	b.n	8008e26 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8008e18:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e1c:	f113 0f11 	cmn.w	r3, #17
 8008e20:	da01      	bge.n	8008e26 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8008e22:	23ef      	movs	r3, #239	; 0xef
 8008e24:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8008e26:	2118      	movs	r1, #24
 8008e28:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8008e2c:	f000 fa5a 	bl	80092e4 <SUBGRF_WriteRegister>
 8008e30:	e025      	b.n	8008e7e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8008e32:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8008e36:	f000 fa69 	bl	800930c <SUBGRF_ReadRegister>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	f043 031e 	orr.w	r3, r3, #30
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	4619      	mov	r1, r3
 8008e44:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8008e48:	f000 fa4c 	bl	80092e4 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	2200      	movs	r2, #0
 8008e50:	2107      	movs	r1, #7
 8008e52:	2004      	movs	r0, #4
 8008e54:	f7ff fecc 	bl	8008bf0 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8008e58:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e5c:	2b16      	cmp	r3, #22
 8008e5e:	dd02      	ble.n	8008e66 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8008e60:	2316      	movs	r3, #22
 8008e62:	71bb      	strb	r3, [r7, #6]
 8008e64:	e006      	b.n	8008e74 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8008e66:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008e6a:	f113 0f09 	cmn.w	r3, #9
 8008e6e:	da01      	bge.n	8008e74 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8008e70:	23f7      	movs	r3, #247	; 0xf7
 8008e72:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8008e74:	2138      	movs	r1, #56	; 0x38
 8008e76:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8008e7a:	f000 fa33 	bl	80092e4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8008e7e:	79bb      	ldrb	r3, [r7, #6]
 8008e80:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8008e82:	797b      	ldrb	r3, [r7, #5]
 8008e84:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8008e86:	f107 020c 	add.w	r2, r7, #12
 8008e8a:	2302      	movs	r3, #2
 8008e8c:	218e      	movs	r1, #142	; 0x8e
 8008e8e:	4803      	ldr	r0, [pc, #12]	; (8008e9c <SUBGRF_SetTxParams+0xcc>)
 8008e90:	f7f9 fe5c 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 8008e94:	bf00      	nop
 8008e96:	3710      	adds	r7, #16
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	20001abc 	.word	0x20001abc

08008ea0 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8008ea0:	b5b0      	push	{r4, r5, r7, lr}
 8008ea2:	b086      	sub	sp, #24
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8008eac:	4a5e      	ldr	r2, [pc, #376]	; (8009028 <SUBGRF_SetModulationParams+0x188>)
 8008eae:	f107 0308 	add.w	r3, r7, #8
 8008eb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008eb6:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	781a      	ldrb	r2, [r3, #0]
 8008ebe:	4b5b      	ldr	r3, [pc, #364]	; (800902c <SUBGRF_SetModulationParams+0x18c>)
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	429a      	cmp	r2, r3
 8008ec4:	d004      	beq.n	8008ed0 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7ff ff58 	bl	8008d80 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	781b      	ldrb	r3, [r3, #0]
 8008ed4:	2b03      	cmp	r3, #3
 8008ed6:	f200 80a2 	bhi.w	800901e <SUBGRF_SetModulationParams+0x17e>
 8008eda:	a201      	add	r2, pc, #4	; (adr r2, 8008ee0 <SUBGRF_SetModulationParams+0x40>)
 8008edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee0:	08008ef1 	.word	0x08008ef1
 8008ee4:	08008fad 	.word	0x08008fad
 8008ee8:	08008f6f 	.word	0x08008f6f
 8008eec:	08008fdb 	.word	0x08008fdb
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8008ef0:	2308      	movs	r3, #8
 8008ef2:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	4a4d      	ldr	r2, [pc, #308]	; (8009030 <SUBGRF_SetModulationParams+0x190>)
 8008efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efe:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	0c1b      	lsrs	r3, r3, #16
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	0a1b      	lsrs	r3, r3, #8
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	7b1b      	ldrb	r3, [r3, #12]
 8008f1a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	7b5b      	ldrb	r3, [r3, #13]
 8008f20:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	689b      	ldr	r3, [r3, #8]
 8008f26:	461a      	mov	r2, r3
 8008f28:	f04f 0300 	mov.w	r3, #0
 8008f2c:	09d5      	lsrs	r5, r2, #7
 8008f2e:	0654      	lsls	r4, r2, #25
 8008f30:	4a40      	ldr	r2, [pc, #256]	; (8009034 <SUBGRF_SetModulationParams+0x194>)
 8008f32:	f04f 0300 	mov.w	r3, #0
 8008f36:	4620      	mov	r0, r4
 8008f38:	4629      	mov	r1, r5
 8008f3a:	f7f7 f921 	bl	8000180 <__aeabi_uldivmod>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	460b      	mov	r3, r1
 8008f42:	4613      	mov	r3, r2
 8008f44:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	0c1b      	lsrs	r3, r3, #16
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	0a1b      	lsrs	r3, r3, #8
 8008f52:	b2db      	uxtb	r3, r3
 8008f54:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008f5c:	7cfb      	ldrb	r3, [r7, #19]
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	f107 0208 	add.w	r2, r7, #8
 8008f64:	218b      	movs	r1, #139	; 0x8b
 8008f66:	4834      	ldr	r0, [pc, #208]	; (8009038 <SUBGRF_SetModulationParams+0x198>)
 8008f68:	f7f9 fdf0 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
        break;
 8008f6c:	e058      	b.n	8009020 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8008f6e:	2304      	movs	r3, #4
 8008f70:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	4a2e      	ldr	r2, [pc, #184]	; (8009030 <SUBGRF_SetModulationParams+0x190>)
 8008f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f7c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	0c1b      	lsrs	r3, r3, #16
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	0a1b      	lsrs	r3, r3, #8
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	b2db      	uxtb	r3, r3
 8008f92:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	7d1b      	ldrb	r3, [r3, #20]
 8008f98:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008f9a:	7cfb      	ldrb	r3, [r7, #19]
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	f107 0208 	add.w	r2, r7, #8
 8008fa2:	218b      	movs	r1, #139	; 0x8b
 8008fa4:	4824      	ldr	r0, [pc, #144]	; (8009038 <SUBGRF_SetModulationParams+0x198>)
 8008fa6:	f7f9 fdd1 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
        break;
 8008faa:	e039      	b.n	8009020 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8008fac:	2304      	movs	r3, #4
 8008fae:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	7e1b      	ldrb	r3, [r3, #24]
 8008fb4:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	7e5b      	ldrb	r3, [r3, #25]
 8008fba:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	7e9b      	ldrb	r3, [r3, #26]
 8008fc0:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	7edb      	ldrb	r3, [r3, #27]
 8008fc6:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8008fc8:	7cfb      	ldrb	r3, [r7, #19]
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	f107 0208 	add.w	r2, r7, #8
 8008fd0:	218b      	movs	r1, #139	; 0x8b
 8008fd2:	4819      	ldr	r0, [pc, #100]	; (8009038 <SUBGRF_SetModulationParams+0x198>)
 8008fd4:	f7f9 fdba 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>

        break;
 8008fd8:	e022      	b.n	8009020 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8008fda:	2305      	movs	r3, #5
 8008fdc:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	4a13      	ldr	r2, [pc, #76]	; (8009030 <SUBGRF_SetModulationParams+0x190>)
 8008fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fe8:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	0c1b      	lsrs	r3, r3, #16
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	0a1b      	lsrs	r3, r3, #8
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	7b1b      	ldrb	r3, [r3, #12]
 8009004:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	7b5b      	ldrb	r3, [r3, #13]
 800900a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 800900c:	7cfb      	ldrb	r3, [r7, #19]
 800900e:	b29b      	uxth	r3, r3
 8009010:	f107 0208 	add.w	r2, r7, #8
 8009014:	218b      	movs	r1, #139	; 0x8b
 8009016:	4808      	ldr	r0, [pc, #32]	; (8009038 <SUBGRF_SetModulationParams+0x198>)
 8009018:	f7f9 fd98 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
        break;
 800901c:	e000      	b.n	8009020 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 800901e:	bf00      	nop
    }
}
 8009020:	bf00      	nop
 8009022:	3718      	adds	r7, #24
 8009024:	46bd      	mov	sp, r7
 8009026:	bdb0      	pop	{r4, r5, r7, pc}
 8009028:	08009c54 	.word	0x08009c54
 800902c:	20001a3d 	.word	0x20001a3d
 8009030:	3d090000 	.word	0x3d090000
 8009034:	01e84800 	.word	0x01e84800
 8009038:	20001abc 	.word	0x20001abc

0800903c <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8009044:	2300      	movs	r3, #0
 8009046:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8009048:	4a48      	ldr	r2, [pc, #288]	; (800916c <SUBGRF_SetPacketParams+0x130>)
 800904a:	f107 030c 	add.w	r3, r7, #12
 800904e:	ca07      	ldmia	r2, {r0, r1, r2}
 8009050:	c303      	stmia	r3!, {r0, r1}
 8009052:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	781a      	ldrb	r2, [r3, #0]
 8009058:	4b45      	ldr	r3, [pc, #276]	; (8009170 <SUBGRF_SetPacketParams+0x134>)
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	429a      	cmp	r2, r3
 800905e:	d004      	beq.n	800906a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	4618      	mov	r0, r3
 8009066:	f7ff fe8b 	bl	8008d80 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	2b03      	cmp	r3, #3
 8009070:	d878      	bhi.n	8009164 <SUBGRF_SetPacketParams+0x128>
 8009072:	a201      	add	r2, pc, #4	; (adr r2, 8009078 <SUBGRF_SetPacketParams+0x3c>)
 8009074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009078:	08009089 	.word	0x08009089
 800907c:	08009119 	.word	0x08009119
 8009080:	0800910d 	.word	0x0800910d
 8009084:	08009089 	.word	0x08009089
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	7a5b      	ldrb	r3, [r3, #9]
 800908c:	2bf1      	cmp	r3, #241	; 0xf1
 800908e:	d10a      	bne.n	80090a6 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8009090:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8009094:	f7ff faf0 	bl	8008678 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8009098:	f248 0005 	movw	r0, #32773	; 0x8005
 800909c:	f7ff fb0c 	bl	80086b8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 80090a0:	2302      	movs	r3, #2
 80090a2:	75bb      	strb	r3, [r7, #22]
 80090a4:	e011      	b.n	80090ca <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	7a5b      	ldrb	r3, [r3, #9]
 80090aa:	2bf2      	cmp	r3, #242	; 0xf2
 80090ac:	d10a      	bne.n	80090c4 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 80090ae:	f641 500f 	movw	r0, #7439	; 0x1d0f
 80090b2:	f7ff fae1 	bl	8008678 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 80090b6:	f241 0021 	movw	r0, #4129	; 0x1021
 80090ba:	f7ff fafd 	bl	80086b8 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 80090be:	2306      	movs	r3, #6
 80090c0:	75bb      	strb	r3, [r7, #22]
 80090c2:	e002      	b.n	80090ca <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	7a5b      	ldrb	r3, [r3, #9]
 80090c8:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80090ca:	2309      	movs	r3, #9
 80090cc:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	885b      	ldrh	r3, [r3, #2]
 80090d2:	0a1b      	lsrs	r3, r3, #8
 80090d4:	b29b      	uxth	r3, r3
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	885b      	ldrh	r3, [r3, #2]
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	791b      	ldrb	r3, [r3, #4]
 80090e6:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	795b      	ldrb	r3, [r3, #5]
 80090ec:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	799b      	ldrb	r3, [r3, #6]
 80090f2:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	79db      	ldrb	r3, [r3, #7]
 80090f8:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	7a1b      	ldrb	r3, [r3, #8]
 80090fe:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8009100:	7dbb      	ldrb	r3, [r7, #22]
 8009102:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	7a9b      	ldrb	r3, [r3, #10]
 8009108:	753b      	strb	r3, [r7, #20]
        break;
 800910a:	e022      	b.n	8009152 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 800910c:	2301      	movs	r3, #1
 800910e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	7b1b      	ldrb	r3, [r3, #12]
 8009114:	733b      	strb	r3, [r7, #12]
        break;
 8009116:	e01c      	b.n	8009152 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8009118:	2306      	movs	r3, #6
 800911a:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	89db      	ldrh	r3, [r3, #14]
 8009120:	0a1b      	lsrs	r3, r3, #8
 8009122:	b29b      	uxth	r3, r3
 8009124:	b2db      	uxtb	r3, r3
 8009126:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	89db      	ldrh	r3, [r3, #14]
 800912c:	b2db      	uxtb	r3, r3
 800912e:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7c1a      	ldrb	r2, [r3, #16]
 8009134:	4b0f      	ldr	r3, [pc, #60]	; (8009174 <SUBGRF_SetPacketParams+0x138>)
 8009136:	4611      	mov	r1, r2
 8009138:	7019      	strb	r1, [r3, #0]
 800913a:	4613      	mov	r3, r2
 800913c:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	7c5b      	ldrb	r3, [r3, #17]
 8009142:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	7c9b      	ldrb	r3, [r3, #18]
 8009148:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	7cdb      	ldrb	r3, [r3, #19]
 800914e:	747b      	strb	r3, [r7, #17]
        break;
 8009150:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8009152:	7dfb      	ldrb	r3, [r7, #23]
 8009154:	b29b      	uxth	r3, r3
 8009156:	f107 020c 	add.w	r2, r7, #12
 800915a:	218c      	movs	r1, #140	; 0x8c
 800915c:	4806      	ldr	r0, [pc, #24]	; (8009178 <SUBGRF_SetPacketParams+0x13c>)
 800915e:	f7f9 fcf5 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
 8009162:	e000      	b.n	8009166 <SUBGRF_SetPacketParams+0x12a>
        return;
 8009164:	bf00      	nop
}
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	08009c5c 	.word	0x08009c5c
 8009170:	20001a3d 	.word	0x20001a3d
 8009174:	20001a3e 	.word	0x20001a3e
 8009178:	20001abc 	.word	0x20001abc

0800917c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	4603      	mov	r3, r0
 8009184:	460a      	mov	r2, r1
 8009186:	71fb      	strb	r3, [r7, #7]
 8009188:	4613      	mov	r3, r2
 800918a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800918c:	79fb      	ldrb	r3, [r7, #7]
 800918e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8009190:	79bb      	ldrb	r3, [r7, #6]
 8009192:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8009194:	f107 020c 	add.w	r2, r7, #12
 8009198:	2302      	movs	r3, #2
 800919a:	218f      	movs	r1, #143	; 0x8f
 800919c:	4803      	ldr	r0, [pc, #12]	; (80091ac <SUBGRF_SetBufferBaseAddress+0x30>)
 800919e:	f7f9 fcd5 	bl	8002b4c <HAL_SUBGHZ_ExecSetCmd>
}
 80091a2:	bf00      	nop
 80091a4:	3710      	adds	r7, #16
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
 80091aa:	bf00      	nop
 80091ac:	20001abc 	.word	0x20001abc

080091b0 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 80091b6:	2300      	movs	r3, #0
 80091b8:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80091ba:	1d3a      	adds	r2, r7, #4
 80091bc:	2301      	movs	r3, #1
 80091be:	2115      	movs	r1, #21
 80091c0:	4806      	ldr	r0, [pc, #24]	; (80091dc <SUBGRF_GetRssiInst+0x2c>)
 80091c2:	f7f9 fd22 	bl	8002c0a <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 80091c6:	793b      	ldrb	r3, [r7, #4]
 80091c8:	425b      	negs	r3, r3
 80091ca:	105b      	asrs	r3, r3, #1
 80091cc:	71fb      	strb	r3, [r7, #7]
    return rssi;
 80091ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	20001abc 	.word	0x20001abc

080091e0 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80091ea:	f107 020c 	add.w	r2, r7, #12
 80091ee:	2302      	movs	r3, #2
 80091f0:	2113      	movs	r1, #19
 80091f2:	4810      	ldr	r0, [pc, #64]	; (8009234 <SUBGRF_GetRxBufferStatus+0x54>)
 80091f4:	f7f9 fd09 	bl	8002c0a <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80091f8:	f7ff fde0 	bl	8008dbc <SUBGRF_GetPacketType>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d10d      	bne.n	800921e <SUBGRF_GetRxBufferStatus+0x3e>
 8009202:	4b0d      	ldr	r3, [pc, #52]	; (8009238 <SUBGRF_GetRxBufferStatus+0x58>)
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	b2db      	uxtb	r3, r3
 8009208:	2b01      	cmp	r3, #1
 800920a:	d108      	bne.n	800921e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 800920c:	f240 7002 	movw	r0, #1794	; 0x702
 8009210:	f000 f87c 	bl	800930c <SUBGRF_ReadRegister>
 8009214:	4603      	mov	r3, r0
 8009216:	461a      	mov	r2, r3
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	701a      	strb	r2, [r3, #0]
 800921c:	e002      	b.n	8009224 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 800921e:	7b3a      	ldrb	r2, [r7, #12]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8009224:	7b7a      	ldrb	r2, [r7, #13]
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	701a      	strb	r2, [r3, #0]
}
 800922a:	bf00      	nop
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	20001abc 	.word	0x20001abc
 8009238:	20001a3e 	.word	0x20001a3e

0800923c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b084      	sub	sp, #16
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8009244:	f107 020c 	add.w	r2, r7, #12
 8009248:	2303      	movs	r3, #3
 800924a:	2114      	movs	r1, #20
 800924c:	4823      	ldr	r0, [pc, #140]	; (80092dc <SUBGRF_GetPacketStatus+0xa0>)
 800924e:	f7f9 fcdc 	bl	8002c0a <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8009252:	f7ff fdb3 	bl	8008dbc <SUBGRF_GetPacketType>
 8009256:	4603      	mov	r3, r0
 8009258:	461a      	mov	r2, r3
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d002      	beq.n	800926c <SUBGRF_GetPacketStatus+0x30>
 8009266:	2b01      	cmp	r3, #1
 8009268:	d013      	beq.n	8009292 <SUBGRF_GetPacketStatus+0x56>
 800926a:	e02a      	b.n	80092c2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 800926c:	7b3a      	ldrb	r2, [r7, #12]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8009272:	7b7b      	ldrb	r3, [r7, #13]
 8009274:	425b      	negs	r3, r3
 8009276:	105b      	asrs	r3, r3, #1
 8009278:	b25a      	sxtb	r2, r3
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 800927e:	7bbb      	ldrb	r3, [r7, #14]
 8009280:	425b      	negs	r3, r3
 8009282:	105b      	asrs	r3, r3, #1
 8009284:	b25a      	sxtb	r2, r3
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	609a      	str	r2, [r3, #8]
            break;
 8009290:	e020      	b.n	80092d4 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8009292:	7b3b      	ldrb	r3, [r7, #12]
 8009294:	425b      	negs	r3, r3
 8009296:	105b      	asrs	r3, r3, #1
 8009298:	b25a      	sxtb	r2, r3
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 800929e:	7b7b      	ldrb	r3, [r7, #13]
 80092a0:	b25b      	sxtb	r3, r3
 80092a2:	3302      	adds	r3, #2
 80092a4:	109b      	asrs	r3, r3, #2
 80092a6:	b25a      	sxtb	r2, r3
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80092ac:	7bbb      	ldrb	r3, [r7, #14]
 80092ae:	425b      	negs	r3, r3
 80092b0:	105b      	asrs	r3, r3, #1
 80092b2:	b25a      	sxtb	r2, r3
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80092b8:	4b09      	ldr	r3, [pc, #36]	; (80092e0 <SUBGRF_GetPacketStatus+0xa4>)
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	611a      	str	r2, [r3, #16]
            break;
 80092c0:	e008      	b.n	80092d4 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 80092c2:	2214      	movs	r2, #20
 80092c4:	2100      	movs	r1, #0
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 fa32 	bl	8009730 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	220f      	movs	r2, #15
 80092d0:	701a      	strb	r2, [r3, #0]
            break;
 80092d2:	bf00      	nop
    }
}
 80092d4:	bf00      	nop
 80092d6:	3710      	adds	r7, #16
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}
 80092dc:	20001abc 	.word	0x20001abc
 80092e0:	20001a40 	.word	0x20001a40

080092e4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b082      	sub	sp, #8
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	4603      	mov	r3, r0
 80092ec:	460a      	mov	r2, r1
 80092ee:	80fb      	strh	r3, [r7, #6]
 80092f0:	4613      	mov	r3, r2
 80092f2:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80092f4:	1d7a      	adds	r2, r7, #5
 80092f6:	88f9      	ldrh	r1, [r7, #6]
 80092f8:	2301      	movs	r3, #1
 80092fa:	4803      	ldr	r0, [pc, #12]	; (8009308 <SUBGRF_WriteRegister+0x24>)
 80092fc:	f7f9 fb66 	bl	80029cc <HAL_SUBGHZ_WriteRegisters>
}
 8009300:	bf00      	nop
 8009302:	3708      	adds	r7, #8
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	20001abc 	.word	0x20001abc

0800930c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	4603      	mov	r3, r0
 8009314:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8009316:	f107 020f 	add.w	r2, r7, #15
 800931a:	88f9      	ldrh	r1, [r7, #6]
 800931c:	2301      	movs	r3, #1
 800931e:	4804      	ldr	r0, [pc, #16]	; (8009330 <SUBGRF_ReadRegister+0x24>)
 8009320:	f7f9 fbb3 	bl	8002a8a <HAL_SUBGHZ_ReadRegisters>
    return data;
 8009324:	7bfb      	ldrb	r3, [r7, #15]
}
 8009326:	4618      	mov	r0, r3
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	20001abc 	.word	0x20001abc

08009334 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	4603      	mov	r3, r0
 800933c:	6039      	str	r1, [r7, #0]
 800933e:	80fb      	strh	r3, [r7, #6]
 8009340:	4613      	mov	r3, r2
 8009342:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8009344:	88bb      	ldrh	r3, [r7, #4]
 8009346:	88f9      	ldrh	r1, [r7, #6]
 8009348:	683a      	ldr	r2, [r7, #0]
 800934a:	4803      	ldr	r0, [pc, #12]	; (8009358 <SUBGRF_WriteRegisters+0x24>)
 800934c:	f7f9 fb3e 	bl	80029cc <HAL_SUBGHZ_WriteRegisters>
}
 8009350:	bf00      	nop
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}
 8009358:	20001abc 	.word	0x20001abc

0800935c <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	4603      	mov	r3, r0
 8009364:	6039      	str	r1, [r7, #0]
 8009366:	80fb      	strh	r3, [r7, #6]
 8009368:	4613      	mov	r3, r2
 800936a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 800936c:	88bb      	ldrh	r3, [r7, #4]
 800936e:	88f9      	ldrh	r1, [r7, #6]
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	4803      	ldr	r0, [pc, #12]	; (8009380 <SUBGRF_ReadRegisters+0x24>)
 8009374:	f7f9 fb89 	bl	8002a8a <HAL_SUBGHZ_ReadRegisters>
}
 8009378:	bf00      	nop
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	20001abc 	.word	0x20001abc

08009384 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	4603      	mov	r3, r0
 800938c:	6039      	str	r1, [r7, #0]
 800938e:	71fb      	strb	r3, [r7, #7]
 8009390:	4613      	mov	r3, r2
 8009392:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8009394:	79bb      	ldrb	r3, [r7, #6]
 8009396:	b29b      	uxth	r3, r3
 8009398:	79f9      	ldrb	r1, [r7, #7]
 800939a:	683a      	ldr	r2, [r7, #0]
 800939c:	4803      	ldr	r0, [pc, #12]	; (80093ac <SUBGRF_WriteBuffer+0x28>)
 800939e:	f7f9 fc88 	bl	8002cb2 <HAL_SUBGHZ_WriteBuffer>
}
 80093a2:	bf00      	nop
 80093a4:	3708      	adds	r7, #8
 80093a6:	46bd      	mov	sp, r7
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	20001abc 	.word	0x20001abc

080093b0 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	4603      	mov	r3, r0
 80093b8:	6039      	str	r1, [r7, #0]
 80093ba:	71fb      	strb	r3, [r7, #7]
 80093bc:	4613      	mov	r3, r2
 80093be:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80093c0:	79bb      	ldrb	r3, [r7, #6]
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	79f9      	ldrb	r1, [r7, #7]
 80093c6:	683a      	ldr	r2, [r7, #0]
 80093c8:	4803      	ldr	r0, [pc, #12]	; (80093d8 <SUBGRF_ReadBuffer+0x28>)
 80093ca:	f7f9 fcc5 	bl	8002d58 <HAL_SUBGHZ_ReadBuffer>
}
 80093ce:	bf00      	nop
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	20001abc 	.word	0x20001abc

080093dc <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	4603      	mov	r3, r0
 80093e4:	460a      	mov	r2, r1
 80093e6:	71fb      	strb	r3, [r7, #7]
 80093e8:	4613      	mov	r3, r2
 80093ea:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80093ec:	2301      	movs	r3, #1
 80093ee:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 80093f0:	79bb      	ldrb	r3, [r7, #6]
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d10d      	bne.n	8009412 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	2b01      	cmp	r3, #1
 80093fa:	d104      	bne.n	8009406 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 80093fc:	2302      	movs	r3, #2
 80093fe:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8009400:	2004      	movs	r0, #4
 8009402:	f000 f84e 	bl	80094a2 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8009406:	79fb      	ldrb	r3, [r7, #7]
 8009408:	2b02      	cmp	r3, #2
 800940a:	d107      	bne.n	800941c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800940c:	2303      	movs	r3, #3
 800940e:	73fb      	strb	r3, [r7, #15]
 8009410:	e004      	b.n	800941c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8009412:	79bb      	ldrb	r3, [r7, #6]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d101      	bne.n	800941c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8009418:	2301      	movs	r3, #1
 800941a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800941c:	7bfb      	ldrb	r3, [r7, #15]
 800941e:	4618      	mov	r0, r3
 8009420:	f000 f90e 	bl	8009640 <RBI_ConfigRFSwitch>
}
 8009424:	bf00      	nop
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	4603      	mov	r3, r0
 8009434:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8009436:	2301      	movs	r3, #1
 8009438:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800943a:	f000 f95d 	bl	80096f8 <RBI_GetTxConfig>
 800943e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	2b02      	cmp	r3, #2
 8009444:	d016      	beq.n	8009474 <SUBGRF_SetRfTxPower+0x48>
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	2b02      	cmp	r3, #2
 800944a:	dc16      	bgt.n	800947a <SUBGRF_SetRfTxPower+0x4e>
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d003      	beq.n	800945a <SUBGRF_SetRfTxPower+0x2e>
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	2b01      	cmp	r3, #1
 8009456:	d00a      	beq.n	800946e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8009458:	e00f      	b.n	800947a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 800945a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800945e:	2b0f      	cmp	r3, #15
 8009460:	dd02      	ble.n	8009468 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8009462:	2302      	movs	r3, #2
 8009464:	73fb      	strb	r3, [r7, #15]
            break;
 8009466:	e009      	b.n	800947c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8009468:	2301      	movs	r3, #1
 800946a:	73fb      	strb	r3, [r7, #15]
            break;
 800946c:	e006      	b.n	800947c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 800946e:	2301      	movs	r3, #1
 8009470:	73fb      	strb	r3, [r7, #15]
            break;
 8009472:	e003      	b.n	800947c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8009474:	2302      	movs	r3, #2
 8009476:	73fb      	strb	r3, [r7, #15]
            break;
 8009478:	e000      	b.n	800947c <SUBGRF_SetRfTxPower+0x50>
            break;
 800947a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800947c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8009480:	7bfb      	ldrb	r3, [r7, #15]
 8009482:	2202      	movs	r2, #2
 8009484:	4618      	mov	r0, r3
 8009486:	f7ff fca3 	bl	8008dd0 <SUBGRF_SetTxParams>

    return paSelect;
 800948a:	7bfb      	ldrb	r3, [r7, #15]
}
 800948c:	4618      	mov	r0, r3
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8009494:	b580      	push	{r7, lr}
 8009496:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8009498:	f000 f935 	bl	8009706 <RBI_GetWakeUpTime>
 800949c:	4603      	mov	r3, r0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
}

static void Radio_SMPS_Set(uint8_t level)
{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b084      	sub	sp, #16
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	4603      	mov	r3, r0
 80094aa:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 80094ac:	f000 f939 	bl	8009722 <RBI_IsDCDC>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d112      	bne.n	80094dc <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 80094b6:	f640 1023 	movw	r0, #2339	; 0x923
 80094ba:	f7ff ff27 	bl	800930c <SUBGRF_ReadRegister>
 80094be:	4603      	mov	r3, r0
 80094c0:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 80094c2:	7bfb      	ldrb	r3, [r7, #15]
 80094c4:	f023 0306 	bic.w	r3, r3, #6
 80094c8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 80094ca:	7bfa      	ldrb	r2, [r7, #15]
 80094cc:	79fb      	ldrb	r3, [r7, #7]
 80094ce:	4313      	orrs	r3, r2
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	4619      	mov	r1, r3
 80094d4:	f640 1023 	movw	r0, #2339	; 0x923
 80094d8:	f7ff ff04 	bl	80092e4 <SUBGRF_WriteRegister>
  }
}
 80094dc:	bf00      	nop
 80094de:	3710      	adds	r7, #16
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80094e8:	f7f7 f9c5 	bl	8000876 <SystemApp_Init>
  SubghzApp_Init();
 80094ec:	f000 f802 	bl	80094f4 <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80094f0:	bf00      	nop
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <SubghzApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SubghzApp_Init(void)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SubghzApp_Init_1 */

  /* USER CODE END SubghzApp_Init_1 */

  /* Radio initialization */
  RadioEvents.TxDone = OnTxDone;
 80094f8:	4b0a      	ldr	r3, [pc, #40]	; (8009524 <SubghzApp_Init+0x30>)
 80094fa:	4a0b      	ldr	r2, [pc, #44]	; (8009528 <SubghzApp_Init+0x34>)
 80094fc:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 80094fe:	4b09      	ldr	r3, [pc, #36]	; (8009524 <SubghzApp_Init+0x30>)
 8009500:	4a0a      	ldr	r2, [pc, #40]	; (800952c <SubghzApp_Init+0x38>)
 8009502:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8009504:	4b07      	ldr	r3, [pc, #28]	; (8009524 <SubghzApp_Init+0x30>)
 8009506:	4a0a      	ldr	r2, [pc, #40]	; (8009530 <SubghzApp_Init+0x3c>)
 8009508:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800950a:	4b06      	ldr	r3, [pc, #24]	; (8009524 <SubghzApp_Init+0x30>)
 800950c:	4a09      	ldr	r2, [pc, #36]	; (8009534 <SubghzApp_Init+0x40>)
 800950e:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 8009510:	4b04      	ldr	r3, [pc, #16]	; (8009524 <SubghzApp_Init+0x30>)
 8009512:	4a09      	ldr	r2, [pc, #36]	; (8009538 <SubghzApp_Init+0x44>)
 8009514:	611a      	str	r2, [r3, #16]

  Radio.Init(&RadioEvents);
 8009516:	4b09      	ldr	r3, [pc, #36]	; (800953c <SubghzApp_Init+0x48>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4802      	ldr	r0, [pc, #8]	; (8009524 <SubghzApp_Init+0x30>)
 800951c:	4798      	blx	r3

  /* USER CODE BEGIN SubghzApp_Init_2 */

  /* USER CODE END SubghzApp_Init_2 */
}
 800951e:	bf00      	nop
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	20001a4c 	.word	0x20001a4c
 8009528:	08009541 	.word	0x08009541
 800952c:	0800954d 	.word	0x0800954d
 8009530:	08009571 	.word	0x08009571
 8009534:	0800957d 	.word	0x0800957d
 8009538:	08009589 	.word	0x08009589
 800953c:	08009d70 	.word	0x08009d70

08009540 <OnTxDone>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void OnTxDone(void)
{
 8009540:	b480      	push	{r7}
 8009542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxDone_1 */

  /* USER CODE END OnTxDone_1 */
}
 8009544:	bf00      	nop
 8009546:	46bd      	mov	sp, r7
 8009548:	bc80      	pop	{r7}
 800954a:	4770      	bx	lr

0800954c <OnRxDone>:

static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 800954c:	b480      	push	{r7}
 800954e:	b085      	sub	sp, #20
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	4608      	mov	r0, r1
 8009556:	4611      	mov	r1, r2
 8009558:	461a      	mov	r2, r3
 800955a:	4603      	mov	r3, r0
 800955c:	817b      	strh	r3, [r7, #10]
 800955e:	460b      	mov	r3, r1
 8009560:	813b      	strh	r3, [r7, #8]
 8009562:	4613      	mov	r3, r2
 8009564:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnRxDone_1 */

  /* USER CODE END OnRxDone_1 */
}
 8009566:	bf00      	nop
 8009568:	3714      	adds	r7, #20
 800956a:	46bd      	mov	sp, r7
 800956c:	bc80      	pop	{r7}
 800956e:	4770      	bx	lr

08009570 <OnTxTimeout>:

static void OnTxTimeout(void)
{
 8009570:	b480      	push	{r7}
 8009572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnTxTimeout_1 */

  /* USER CODE END OnTxTimeout_1 */
}
 8009574:	bf00      	nop
 8009576:	46bd      	mov	sp, r7
 8009578:	bc80      	pop	{r7}
 800957a:	4770      	bx	lr

0800957c <OnRxTimeout>:

static void OnRxTimeout(void)
{
 800957c:	b480      	push	{r7}
 800957e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxTimeout_1 */

  /* USER CODE END OnRxTimeout_1 */
}
 8009580:	bf00      	nop
 8009582:	46bd      	mov	sp, r7
 8009584:	bc80      	pop	{r7}
 8009586:	4770      	bx	lr

08009588 <OnRxError>:

static void OnRxError(void)
{
 8009588:	b480      	push	{r7}
 800958a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnRxError_1 */

  /* USER CODE END OnRxError_1 */
}
 800958c:	bf00      	nop
 800958e:	46bd      	mov	sp, r7
 8009590:	bc80      	pop	{r7}
 8009592:	4770      	bx	lr

08009594 <LL_AHB2_GRP1_EnableClock>:
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800959c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80095a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80095ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	4013      	ands	r3, r2
 80095b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80095b8:	68fb      	ldr	r3, [r7, #12]
}
 80095ba:	bf00      	nop
 80095bc:	3714      	adds	r7, #20
 80095be:	46bd      	mov	sp, r7
 80095c0:	bc80      	pop	{r7}
 80095c2:	4770      	bx	lr

080095c4 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 80095ca:	1d3b      	adds	r3, r7, #4
 80095cc:	2200      	movs	r2, #0
 80095ce:	601a      	str	r2, [r3, #0]
 80095d0:	605a      	str	r2, [r3, #4]
 80095d2:	609a      	str	r2, [r3, #8]
 80095d4:	60da      	str	r2, [r3, #12]
 80095d6:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 80095d8:	2004      	movs	r0, #4
 80095da:	f7ff ffdb 	bl	8009594 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 80095de:	2310      	movs	r3, #16
 80095e0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80095e2:	2301      	movs	r3, #1
 80095e4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 80095e6:	2300      	movs	r3, #0
 80095e8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80095ea:	2303      	movs	r3, #3
 80095ec:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 80095ee:	1d3b      	adds	r3, r7, #4
 80095f0:	4619      	mov	r1, r3
 80095f2:	4812      	ldr	r0, [pc, #72]	; (800963c <RBI_Init+0x78>)
 80095f4:	f7f7 fbe6 	bl	8000dc4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80095f8:	2320      	movs	r3, #32
 80095fa:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80095fc:	1d3b      	adds	r3, r7, #4
 80095fe:	4619      	mov	r1, r3
 8009600:	480e      	ldr	r0, [pc, #56]	; (800963c <RBI_Init+0x78>)
 8009602:	f7f7 fbdf 	bl	8000dc4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8009606:	2308      	movs	r3, #8
 8009608:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800960a:	1d3b      	adds	r3, r7, #4
 800960c:	4619      	mov	r1, r3
 800960e:	480b      	ldr	r0, [pc, #44]	; (800963c <RBI_Init+0x78>)
 8009610:	f7f7 fbd8 	bl	8000dc4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8009614:	2200      	movs	r2, #0
 8009616:	2120      	movs	r1, #32
 8009618:	4808      	ldr	r0, [pc, #32]	; (800963c <RBI_Init+0x78>)
 800961a:	f7f7 fd33 	bl	8001084 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800961e:	2200      	movs	r2, #0
 8009620:	2110      	movs	r1, #16
 8009622:	4806      	ldr	r0, [pc, #24]	; (800963c <RBI_Init+0x78>)
 8009624:	f7f7 fd2e 	bl	8001084 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009628:	2200      	movs	r2, #0
 800962a:	2108      	movs	r1, #8
 800962c:	4803      	ldr	r0, [pc, #12]	; (800963c <RBI_Init+0x78>)
 800962e:	f7f7 fd29 	bl	8001084 <HAL_GPIO_WritePin>

  return 0;
 8009632:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8009634:	4618      	mov	r0, r3
 8009636:	3718      	adds	r7, #24
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	48000800 	.word	0x48000800

08009640 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	4603      	mov	r3, r0
 8009648:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 800964a:	79fb      	ldrb	r3, [r7, #7]
 800964c:	2b03      	cmp	r3, #3
 800964e:	d84b      	bhi.n	80096e8 <RBI_ConfigRFSwitch+0xa8>
 8009650:	a201      	add	r2, pc, #4	; (adr r2, 8009658 <RBI_ConfigRFSwitch+0x18>)
 8009652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009656:	bf00      	nop
 8009658:	08009669 	.word	0x08009669
 800965c:	08009689 	.word	0x08009689
 8009660:	080096a9 	.word	0x080096a9
 8009664:	080096c9 	.word	0x080096c9
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8009668:	2200      	movs	r2, #0
 800966a:	2108      	movs	r1, #8
 800966c:	4821      	ldr	r0, [pc, #132]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 800966e:	f7f7 fd09 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8009672:	2200      	movs	r2, #0
 8009674:	2110      	movs	r1, #16
 8009676:	481f      	ldr	r0, [pc, #124]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 8009678:	f7f7 fd04 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800967c:	2200      	movs	r2, #0
 800967e:	2120      	movs	r1, #32
 8009680:	481c      	ldr	r0, [pc, #112]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 8009682:	f7f7 fcff 	bl	8001084 <HAL_GPIO_WritePin>
      break;
 8009686:	e030      	b.n	80096ea <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8009688:	2201      	movs	r2, #1
 800968a:	2108      	movs	r1, #8
 800968c:	4819      	ldr	r0, [pc, #100]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 800968e:	f7f7 fcf9 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8009692:	2201      	movs	r2, #1
 8009694:	2110      	movs	r1, #16
 8009696:	4817      	ldr	r0, [pc, #92]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 8009698:	f7f7 fcf4 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800969c:	2200      	movs	r2, #0
 800969e:	2120      	movs	r1, #32
 80096a0:	4814      	ldr	r0, [pc, #80]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096a2:	f7f7 fcef 	bl	8001084 <HAL_GPIO_WritePin>
      break;
 80096a6:	e020      	b.n	80096ea <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80096a8:	2201      	movs	r2, #1
 80096aa:	2108      	movs	r1, #8
 80096ac:	4811      	ldr	r0, [pc, #68]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096ae:	f7f7 fce9 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 80096b2:	2201      	movs	r2, #1
 80096b4:	2110      	movs	r1, #16
 80096b6:	480f      	ldr	r0, [pc, #60]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096b8:	f7f7 fce4 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80096bc:	2201      	movs	r2, #1
 80096be:	2120      	movs	r1, #32
 80096c0:	480c      	ldr	r0, [pc, #48]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096c2:	f7f7 fcdf 	bl	8001084 <HAL_GPIO_WritePin>
      break;
 80096c6:	e010      	b.n	80096ea <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80096c8:	2201      	movs	r2, #1
 80096ca:	2108      	movs	r1, #8
 80096cc:	4809      	ldr	r0, [pc, #36]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096ce:	f7f7 fcd9 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80096d2:	2200      	movs	r2, #0
 80096d4:	2110      	movs	r1, #16
 80096d6:	4807      	ldr	r0, [pc, #28]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096d8:	f7f7 fcd4 	bl	8001084 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 80096dc:	2201      	movs	r2, #1
 80096de:	2120      	movs	r1, #32
 80096e0:	4804      	ldr	r0, [pc, #16]	; (80096f4 <RBI_ConfigRFSwitch+0xb4>)
 80096e2:	f7f7 fccf 	bl	8001084 <HAL_GPIO_WritePin>
      break;
 80096e6:	e000      	b.n	80096ea <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 80096e8:	bf00      	nop
  }

  return 0;
 80096ea:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3708      	adds	r7, #8
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	48000800 	.word	0x48000800

080096f8 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80096f8:	b480      	push	{r7}
 80096fa:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 80096fc:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 80096fe:	4618      	mov	r0, r3
 8009700:	46bd      	mov	sp, r7
 8009702:	bc80      	pop	{r7}
 8009704:	4770      	bx	lr

08009706 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8009706:	b480      	push	{r7}
 8009708:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 800970a:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 800970c:	4618      	mov	r0, r3
 800970e:	46bd      	mov	sp, r7
 8009710:	bc80      	pop	{r7}
 8009712:	4770      	bx	lr

08009714 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8009714:	b480      	push	{r7}
 8009716:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 8009718:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 800971a:	4618      	mov	r0, r3
 800971c:	46bd      	mov	sp, r7
 800971e:	bc80      	pop	{r7}
 8009720:	4770      	bx	lr

08009722 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8009722:	b480      	push	{r7}
 8009724:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8009726:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8009728:	4618      	mov	r0, r3
 800972a:	46bd      	mov	sp, r7
 800972c:	bc80      	pop	{r7}
 800972e:	4770      	bx	lr

08009730 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	460b      	mov	r3, r1
 800973a:	70fb      	strb	r3, [r7, #3]
 800973c:	4613      	mov	r3, r2
 800973e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8009744:	e004      	b.n	8009750 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	1c5a      	adds	r2, r3, #1
 800974a:	60fa      	str	r2, [r7, #12]
 800974c:	78fa      	ldrb	r2, [r7, #3]
 800974e:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8009750:	883b      	ldrh	r3, [r7, #0]
 8009752:	1e5a      	subs	r2, r3, #1
 8009754:	803a      	strh	r2, [r7, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d1f5      	bne.n	8009746 <UTIL_MEM_set_8+0x16>
  }
}
 800975a:	bf00      	nop
 800975c:	bf00      	nop
 800975e:	3714      	adds	r7, #20
 8009760:	46bd      	mov	sp, r7
 8009762:	bc80      	pop	{r7}
 8009764:	4770      	bx	lr
	...

08009768 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	60f8      	str	r0, [r7, #12]
 8009770:	60b9      	str	r1, [r7, #8]
 8009772:	603b      	str	r3, [r7, #0]
 8009774:	4613      	mov	r3, r2
 8009776:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d023      	beq.n	80097c6 <UTIL_TIMER_Create+0x5e>
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d020      	beq.n	80097c6 <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 800978a:	4b11      	ldr	r3, [pc, #68]	; (80097d0 <UTIL_TIMER_Create+0x68>)
 800978c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978e:	68b8      	ldr	r0, [r7, #8]
 8009790:	4798      	blx	r3
 8009792:	4602      	mov	r2, r0
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2200      	movs	r2, #0
 800979c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	2200      	movs	r2, #0
 80097a2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2200      	movs	r2, #0
 80097a8:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	683a      	ldr	r2, [r7, #0]
 80097ae:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	69ba      	ldr	r2, [r7, #24]
 80097b4:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	79fa      	ldrb	r2, [r7, #7]
 80097ba:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2200      	movs	r2, #0
 80097c0:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80097c2:	2300      	movs	r3, #0
 80097c4:	e000      	b.n	80097c8 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80097c6:	2301      	movs	r3, #1
  }
}
 80097c8:	4618      	mov	r0, r3
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	08009d2c 	.word	0x08009d2c

080097d4 <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b08a      	sub	sp, #40	; 0x28
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d056      	beq.n	8009896 <UTIL_TIMER_Start+0xc2>
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 f929 	bl	8009a40 <TimerExists>
 80097ee:	4603      	mov	r3, r0
 80097f0:	f083 0301 	eor.w	r3, r3, #1
 80097f4:	b2db      	uxtb	r3, r3
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d04d      	beq.n	8009896 <UTIL_TIMER_Start+0xc2>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	7a5b      	ldrb	r3, [r3, #9]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d149      	bne.n	8009896 <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009802:	f3ef 8310 	mrs	r3, PRIMASK
 8009806:	613b      	str	r3, [r7, #16]
  return(result);
 8009808:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 800980a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800980c:	b672      	cpsid	i
}
 800980e:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8009816:	4b24      	ldr	r3, [pc, #144]	; (80098a8 <UTIL_TIMER_Start+0xd4>)
 8009818:	6a1b      	ldr	r3, [r3, #32]
 800981a:	4798      	blx	r3
 800981c:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 800981e:	6a3a      	ldr	r2, [r7, #32]
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	429a      	cmp	r2, r3
 8009824:	d201      	bcs.n	800982a <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6a3a      	ldr	r2, [r7, #32]
 800982e:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2201      	movs	r2, #1
 800983a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8009842:	4b1a      	ldr	r3, [pc, #104]	; (80098ac <UTIL_TIMER_Start+0xd8>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d106      	bne.n	8009858 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 800984a:	4b17      	ldr	r3, [pc, #92]	; (80098a8 <UTIL_TIMER_Start+0xd4>)
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f96b 	bl	8009b2c <TimerInsertNewHeadTimer>
 8009856:	e017      	b.n	8009888 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8009858:	4b13      	ldr	r3, [pc, #76]	; (80098a8 <UTIL_TIMER_Start+0xd4>)
 800985a:	699b      	ldr	r3, [r3, #24]
 800985c:	4798      	blx	r3
 800985e:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681a      	ldr	r2, [r3, #0]
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	441a      	add	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	4b0e      	ldr	r3, [pc, #56]	; (80098ac <UTIL_TIMER_Start+0xd8>)
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	429a      	cmp	r2, r3
 8009878:	d203      	bcs.n	8009882 <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 f956 	bl	8009b2c <TimerInsertNewHeadTimer>
 8009880:	e002      	b.n	8009888 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 f922 	bl	8009acc <TimerInsertTimer>
 8009888:	69fb      	ldr	r3, [r7, #28]
 800988a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f383 8810 	msr	PRIMASK, r3
}
 8009892:	bf00      	nop
  {
 8009894:	e002      	b.n	800989c <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8009896:	2301      	movs	r3, #1
 8009898:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 800989c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3728      	adds	r7, #40	; 0x28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	08009d2c 	.word	0x08009d2c
 80098ac:	20001a68 	.word	0x20001a68

080098b0 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b088      	sub	sp, #32
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80098b8:	2300      	movs	r3, #0
 80098ba:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d05b      	beq.n	800997a <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80098c2:	f3ef 8310 	mrs	r3, PRIMASK
 80098c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80098c8:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80098ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80098cc:	b672      	cpsid	i
}
 80098ce:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80098d0:	4b2d      	ldr	r3, [pc, #180]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80098d6:	4b2c      	ldr	r3, [pc, #176]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 80098e2:	4b29      	ldr	r3, [pc, #164]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d041      	beq.n	800996e <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 80098f0:	4b25      	ldr	r3, [pc, #148]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d134      	bne.n	8009964 <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 80098fa:	4b23      	ldr	r3, [pc, #140]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2200      	movs	r2, #0
 8009900:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8009902:	4b21      	ldr	r3, [pc, #132]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	695b      	ldr	r3, [r3, #20]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d00a      	beq.n	8009922 <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 800990c:	4b1e      	ldr	r3, [pc, #120]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	695b      	ldr	r3, [r3, #20]
 8009912:	4a1d      	ldr	r2, [pc, #116]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 8009914:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8009916:	4b1c      	ldr	r3, [pc, #112]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	4618      	mov	r0, r3
 800991c:	f000 f8ac 	bl	8009a78 <TimerSetTimeout>
 8009920:	e023      	b.n	800996a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8009922:	4b1a      	ldr	r3, [pc, #104]	; (800998c <UTIL_TIMER_Stop+0xdc>)
 8009924:	68db      	ldr	r3, [r3, #12]
 8009926:	4798      	blx	r3
            TimerListHead = NULL;
 8009928:	4b17      	ldr	r3, [pc, #92]	; (8009988 <UTIL_TIMER_Stop+0xd8>)
 800992a:	2200      	movs	r2, #0
 800992c:	601a      	str	r2, [r3, #0]
 800992e:	e01c      	b.n	800996a <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8009930:	697a      	ldr	r2, [r7, #20]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	429a      	cmp	r2, r3
 8009936:	d110      	bne.n	800995a <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	695b      	ldr	r3, [r3, #20]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d006      	beq.n	800994e <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	695b      	ldr	r3, [r3, #20]
 8009944:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	697a      	ldr	r2, [r7, #20]
 800994a:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 800994c:	e00d      	b.n	800996a <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 800994e:	2300      	movs	r3, #0
 8009950:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	697a      	ldr	r2, [r7, #20]
 8009956:	615a      	str	r2, [r3, #20]
            break;
 8009958:	e007      	b.n	800996a <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	695b      	ldr	r3, [r3, #20]
 8009962:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1e2      	bne.n	8009930 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 800996a:	2300      	movs	r3, #0
 800996c:	77fb      	strb	r3, [r7, #31]
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	f383 8810 	msr	PRIMASK, r3
}
 8009978:	e001      	b.n	800997e <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 800997a:	2301      	movs	r3, #1
 800997c:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800997e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009980:	4618      	mov	r0, r3
 8009982:	3720      	adds	r7, #32
 8009984:	46bd      	mov	sp, r7
 8009986:	bd80      	pop	{r7, pc}
 8009988:	20001a68 	.word	0x20001a68
 800998c:	08009d2c 	.word	0x08009d2c

08009990 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d102      	bne.n	80099aa <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 80099a4:	2301      	movs	r3, #1
 80099a6:	73fb      	strb	r3, [r7, #15]
 80099a8:	e014      	b.n	80099d4 <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80099aa:	4b0d      	ldr	r3, [pc, #52]	; (80099e0 <UTIL_TIMER_SetPeriod+0x50>)
 80099ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ae:	6838      	ldr	r0, [r7, #0]
 80099b0:	4798      	blx	r3
 80099b2:	4602      	mov	r2, r0
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 f841 	bl	8009a40 <TimerExists>
 80099be:	4603      	mov	r3, r0
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d007      	beq.n	80099d4 <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f7ff ff73 	bl	80098b0 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7ff ff02 	bl	80097d4 <UTIL_TIMER_Start>
 80099d0:	4603      	mov	r3, r0
 80099d2:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80099d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	08009d2c 	.word	0x08009d2c

080099e4 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 80099ea:	4b06      	ldr	r3, [pc, #24]	; (8009a04 <UTIL_TIMER_GetCurrentTime+0x20>)
 80099ec:	69db      	ldr	r3, [r3, #28]
 80099ee:	4798      	blx	r3
 80099f0:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 80099f2:	4b04      	ldr	r3, [pc, #16]	; (8009a04 <UTIL_TIMER_GetCurrentTime+0x20>)
 80099f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	4798      	blx	r3
 80099fa:	4603      	mov	r3, r0
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3708      	adds	r7, #8
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}
 8009a04:	08009d2c 	.word	0x08009d2c

08009a08 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b084      	sub	sp, #16
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8009a10:	4b0a      	ldr	r3, [pc, #40]	; (8009a3c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009a12:	69db      	ldr	r3, [r3, #28]
 8009a14:	4798      	blx	r3
 8009a16:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8009a18:	4b08      	ldr	r3, [pc, #32]	; (8009a3c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	4798      	blx	r3
 8009a20:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8009a22:	4b06      	ldr	r3, [pc, #24]	; (8009a3c <UTIL_TIMER_GetElapsedTime+0x34>)
 8009a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	68ba      	ldr	r2, [r7, #8]
 8009a2a:	1a8a      	subs	r2, r1, r2
 8009a2c:	4610      	mov	r0, r2
 8009a2e:	4798      	blx	r3
 8009a30:	4603      	mov	r3, r0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	08009d2c 	.word	0x08009d2c

08009a40 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8009a40:	b480      	push	{r7}
 8009a42:	b085      	sub	sp, #20
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009a48:	4b0a      	ldr	r3, [pc, #40]	; (8009a74 <TimerExists+0x34>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8009a4e:	e008      	b.n	8009a62 <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8009a50:	68fa      	ldr	r2, [r7, #12]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d101      	bne.n	8009a5c <TimerExists+0x1c>
    {
      return true;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	e006      	b.n	8009a6a <TimerExists+0x2a>
    }
    cur = cur->Next;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	695b      	ldr	r3, [r3, #20]
 8009a60:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d1f3      	bne.n	8009a50 <TimerExists+0x10>
  }
  return false;
 8009a68:	2300      	movs	r3, #0
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3714      	adds	r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bc80      	pop	{r7}
 8009a72:	4770      	bx	lr
 8009a74:	20001a68 	.word	0x20001a68

08009a78 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8009a78:	b590      	push	{r4, r7, lr}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8009a80:	4b11      	ldr	r3, [pc, #68]	; (8009ac8 <TimerSetTimeout+0x50>)
 8009a82:	6a1b      	ldr	r3, [r3, #32]
 8009a84:	4798      	blx	r3
 8009a86:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681c      	ldr	r4, [r3, #0]
 8009a92:	4b0d      	ldr	r3, [pc, #52]	; (8009ac8 <TimerSetTimeout+0x50>)
 8009a94:	699b      	ldr	r3, [r3, #24]
 8009a96:	4798      	blx	r3
 8009a98:	4602      	mov	r2, r0
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	4413      	add	r3, r2
 8009a9e:	429c      	cmp	r4, r3
 8009aa0:	d207      	bcs.n	8009ab2 <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8009aa2:	4b09      	ldr	r3, [pc, #36]	; (8009ac8 <TimerSetTimeout+0x50>)
 8009aa4:	699b      	ldr	r3, [r3, #24]
 8009aa6:	4798      	blx	r3
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	441a      	add	r2, r3
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8009ab2:	4b05      	ldr	r3, [pc, #20]	; (8009ac8 <TimerSetTimeout+0x50>)
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	6812      	ldr	r2, [r2, #0]
 8009aba:	4610      	mov	r0, r2
 8009abc:	4798      	blx	r3
}
 8009abe:	bf00      	nop
 8009ac0:	3714      	adds	r7, #20
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd90      	pop	{r4, r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	08009d2c 	.word	0x08009d2c

08009acc <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b085      	sub	sp, #20
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009ad4:	4b14      	ldr	r3, [pc, #80]	; (8009b28 <TimerInsertTimer+0x5c>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8009ada:	4b13      	ldr	r3, [pc, #76]	; (8009b28 <TimerInsertTimer+0x5c>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8009ae2:	e012      	b.n	8009b0a <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d905      	bls.n	8009afc <TimerInsertTimer+0x30>
    {
        cur = next;
 8009af0:	68bb      	ldr	r3, [r7, #8]
 8009af2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	695b      	ldr	r3, [r3, #20]
 8009af8:	60bb      	str	r3, [r7, #8]
 8009afa:	e006      	b.n	8009b0a <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	615a      	str	r2, [r3, #20]
        return;
 8009b08:	e009      	b.n	8009b1e <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	695b      	ldr	r3, [r3, #20]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e8      	bne.n	8009ae4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	687a      	ldr	r2, [r7, #4]
 8009b16:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	615a      	str	r2, [r3, #20]
}
 8009b1e:	3714      	adds	r7, #20
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bc80      	pop	{r7}
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	20001a68 	.word	0x20001a68

08009b2c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b084      	sub	sp, #16
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8009b34:	4b0b      	ldr	r3, [pc, #44]	; (8009b64 <TimerInsertNewHeadTimer+0x38>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d002      	beq.n	8009b46 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2200      	movs	r2, #0
 8009b44:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8009b4c:	4a05      	ldr	r2, [pc, #20]	; (8009b64 <TimerInsertNewHeadTimer+0x38>)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8009b52:	4b04      	ldr	r3, [pc, #16]	; (8009b64 <TimerInsertNewHeadTimer+0x38>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7ff ff8e 	bl	8009a78 <TimerSetTimeout>
}
 8009b5c:	bf00      	nop
 8009b5e:	3710      	adds	r7, #16
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	20001a68 	.word	0x20001a68

08009b68 <__libc_init_array>:
 8009b68:	b570      	push	{r4, r5, r6, lr}
 8009b6a:	4d0d      	ldr	r5, [pc, #52]	; (8009ba0 <__libc_init_array+0x38>)
 8009b6c:	4c0d      	ldr	r4, [pc, #52]	; (8009ba4 <__libc_init_array+0x3c>)
 8009b6e:	1b64      	subs	r4, r4, r5
 8009b70:	10a4      	asrs	r4, r4, #2
 8009b72:	2600      	movs	r6, #0
 8009b74:	42a6      	cmp	r6, r4
 8009b76:	d109      	bne.n	8009b8c <__libc_init_array+0x24>
 8009b78:	4d0b      	ldr	r5, [pc, #44]	; (8009ba8 <__libc_init_array+0x40>)
 8009b7a:	4c0c      	ldr	r4, [pc, #48]	; (8009bac <__libc_init_array+0x44>)
 8009b7c:	f000 f82e 	bl	8009bdc <_init>
 8009b80:	1b64      	subs	r4, r4, r5
 8009b82:	10a4      	asrs	r4, r4, #2
 8009b84:	2600      	movs	r6, #0
 8009b86:	42a6      	cmp	r6, r4
 8009b88:	d105      	bne.n	8009b96 <__libc_init_array+0x2e>
 8009b8a:	bd70      	pop	{r4, r5, r6, pc}
 8009b8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b90:	4798      	blx	r3
 8009b92:	3601      	adds	r6, #1
 8009b94:	e7ee      	b.n	8009b74 <__libc_init_array+0xc>
 8009b96:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b9a:	4798      	blx	r3
 8009b9c:	3601      	adds	r6, #1
 8009b9e:	e7f2      	b.n	8009b86 <__libc_init_array+0x1e>
 8009ba0:	08009ea8 	.word	0x08009ea8
 8009ba4:	08009ea8 	.word	0x08009ea8
 8009ba8:	08009ea8 	.word	0x08009ea8
 8009bac:	08009eac 	.word	0x08009eac

08009bb0 <memcpy>:
 8009bb0:	440a      	add	r2, r1
 8009bb2:	4291      	cmp	r1, r2
 8009bb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009bb8:	d100      	bne.n	8009bbc <memcpy+0xc>
 8009bba:	4770      	bx	lr
 8009bbc:	b510      	push	{r4, lr}
 8009bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009bc6:	4291      	cmp	r1, r2
 8009bc8:	d1f9      	bne.n	8009bbe <memcpy+0xe>
 8009bca:	bd10      	pop	{r4, pc}

08009bcc <memset>:
 8009bcc:	4402      	add	r2, r0
 8009bce:	4603      	mov	r3, r0
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d100      	bne.n	8009bd6 <memset+0xa>
 8009bd4:	4770      	bx	lr
 8009bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8009bda:	e7f9      	b.n	8009bd0 <memset+0x4>

08009bdc <_init>:
 8009bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bde:	bf00      	nop
 8009be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009be2:	bc08      	pop	{r3}
 8009be4:	469e      	mov	lr, r3
 8009be6:	4770      	bx	lr

08009be8 <_fini>:
 8009be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bea:	bf00      	nop
 8009bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bee:	bc08      	pop	{r3}
 8009bf0:	469e      	mov	lr, r3
 8009bf2:	4770      	bx	lr
