<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="TDMA_batch" language="c" vlnv="xilinx.com:hls:TDMA_batch:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="1" workGroupSize="1" debug="false" compileOptions=" -I /home/vasan/git/Tridsolver-FPGA/FPGA/lib" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM5" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM6" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM7" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM8" mode="master" range="0xFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="d" addressQualifier="1" id="0" port="M_AXI_GMEM3" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="u" addressQualifier="1" id="1" port="M_AXI_GMEM3" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="acc_1" addressQualifier="1" id="2" port="M_AXI_GMEM4" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="acc_2" addressQualifier="1" id="3" port="M_AXI_GMEM4" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="buffer1" addressQualifier="1" id="4" port="M_AXI_GMEM5" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="buffer2" addressQualifier="1" id="5" port="M_AXI_GMEM6" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="buffer3" addressQualifier="1" id="6" port="M_AXI_GMEM7" size="0x8" offset="0x58" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="buffer4" addressQualifier="1" id="7" port="M_AXI_GMEM8" size="0x8" offset="0x64" hostOffset="0x0" hostSize="0x8" type="ap_uint&lt;512>*"/>
      <arg name="M" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="N" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="B" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="iters" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="count_w" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="count_b" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="count_r" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
