<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ambiq NeuralSPOT: UART0_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="am_intelligence.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ambiq NeuralSPOT<span id="projectnumber">&#160;Beta</span>
   </div>
   <div id="projectbrief">NeuralSPOT is Ambiq&#39;s collection of AI libraries and tools</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_u_a_r_t0___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">UART0_Type Struct Reference<div class="ingroups"><a class="el" href="group___ambiq.html">Micro</a> &raquo; <a class="el" href="group__apollo4p.html">Apollo4p</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Serial UART (UART0)  
 <a href="struct_u_a_r_t0___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="apollo4p_8h_source.html">apollo4p.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27aa1afd6f959a0c78d68f5b3d3d7c96"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa5f0a8406777165de6c0c3f4cd751610"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aa5f0a8406777165de6c0c3f4cd751610">DR</a></td></tr>
<tr class="separator:aa5f0a8406777165de6c0c3f4cd751610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdb2ff7d364439159c387436d6ba722"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad6f66ed46796520a338eb3c3c198c8f1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ad6f66ed46796520a338eb3c3c198c8f1">DATA</a>: 8</td></tr>
<tr class="separator:ad6f66ed46796520a338eb3c3c198c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc3d1bb3e99953e07191aa61dba7c2aa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#acc3d1bb3e99953e07191aa61dba7c2aa">FEDATA</a>: 1</td></tr>
<tr class="separator:acc3d1bb3e99953e07191aa61dba7c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c20ca83cb03275621f1631c2033b5c2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a7c20ca83cb03275621f1631c2033b5c2">PEDATA</a>: 1</td></tr>
<tr class="separator:a7c20ca83cb03275621f1631c2033b5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5dfbd16a997bde8b5934cf60e2f518"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a8d5dfbd16a997bde8b5934cf60e2f518">BEDATA</a>: 1</td></tr>
<tr class="separator:a8d5dfbd16a997bde8b5934cf60e2f518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b10ffdb3337818630170cf9733b436"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a21b10ffdb3337818630170cf9733b436">OEDATA</a>: 1</td></tr>
<tr class="separator:a21b10ffdb3337818630170cf9733b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 20</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdb2ff7d364439159c387436d6ba722"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aefdb2ff7d364439159c387436d6ba722">DR_b</a></td></tr>
<tr class="separator:aefdb2ff7d364439159c387436d6ba722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27aa1afd6f959a0c78d68f5b3d3d7c96"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a27aa1afd6f959a0c78d68f5b3d3d7c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3356716904926ff410cbe2a4acb715"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af27329659832346f58986c7b31e3e9ff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af27329659832346f58986c7b31e3e9ff">RSR</a></td></tr>
<tr class="separator:af27329659832346f58986c7b31e3e9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f797fc88f6b4eeafa5cb9e61e8b13c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1e64721c0aa09d7fa065a40df102f2fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1e64721c0aa09d7fa065a40df102f2fd">FESTAT</a>: 1</td></tr>
<tr class="separator:a1e64721c0aa09d7fa065a40df102f2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7366c7b54b9571de03786e66ee7e3d4d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a7366c7b54b9571de03786e66ee7e3d4d">PESTAT</a>: 1</td></tr>
<tr class="separator:a7366c7b54b9571de03786e66ee7e3d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036417b32f5cd9a6b2df4d0a64c4fed4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a036417b32f5cd9a6b2df4d0a64c4fed4">BESTAT</a>: 1</td></tr>
<tr class="separator:a036417b32f5cd9a6b2df4d0a64c4fed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4be3af5807a7e748ef00ea357fdc16"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a4c4be3af5807a7e748ef00ea357fdc16">OESTAT</a>: 1</td></tr>
<tr class="separator:a4c4be3af5807a7e748ef00ea357fdc16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 28</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f797fc88f6b4eeafa5cb9e61e8b13c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a66f797fc88f6b4eeafa5cb9e61e8b13c">RSR_b</a></td></tr>
<tr class="separator:a66f797fc88f6b4eeafa5cb9e61e8b13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3356716904926ff410cbe2a4acb715"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1e3356716904926ff410cbe2a4acb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901d7ceb51d5d13cac436c71cd383eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t0___type.html#a901d7ceb51d5d13cac436c71cd383eb0">RESERVED</a> [4]</td></tr>
<tr class="separator:a901d7ceb51d5d13cac436c71cd383eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cb24f490cfb1cac85d242b20cfa704"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a323afd67188a775a1feaacdb59a77544"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a323afd67188a775a1feaacdb59a77544">FR</a></td></tr>
<tr class="separator:a323afd67188a775a1feaacdb59a77544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac485efc8148c91221b9b4fe2860f570c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a61d5f92192bad2a2163acbecbaa79fe4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a61d5f92192bad2a2163acbecbaa79fe4">CTS</a>: 1</td></tr>
<tr class="separator:a61d5f92192bad2a2163acbecbaa79fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b1c279eb7d4486dcc6d811e923f688"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ac8b1c279eb7d4486dcc6d811e923f688">DSR</a>: 1</td></tr>
<tr class="separator:ac8b1c279eb7d4486dcc6d811e923f688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0bbe33049c322c3477535ac9c4ece6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3c0bbe33049c322c3477535ac9c4ece6">DCD</a>: 1</td></tr>
<tr class="separator:a3c0bbe33049c322c3477535ac9c4ece6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ad843c32e29ccc59b41f6b4c837330"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ab4ad843c32e29ccc59b41f6b4c837330">BUSY</a>: 1</td></tr>
<tr class="separator:ab4ad843c32e29ccc59b41f6b4c837330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bea2060aa7026a45573ed8ee0e6947d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a0bea2060aa7026a45573ed8ee0e6947d">RXFE</a>: 1</td></tr>
<tr class="separator:a0bea2060aa7026a45573ed8ee0e6947d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a181da243a5b83864451c768551a64"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a35a181da243a5b83864451c768551a64">TXFF</a>: 1</td></tr>
<tr class="separator:a35a181da243a5b83864451c768551a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f0aecb56ba315e9b229667ade2a13a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a10f0aecb56ba315e9b229667ade2a13a">RXFF</a>: 1</td></tr>
<tr class="separator:a10f0aecb56ba315e9b229667ade2a13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cad213e9a5e0a4cc28b4ec4daacfd97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a7cad213e9a5e0a4cc28b4ec4daacfd97">TXFE</a>: 1</td></tr>
<tr class="separator:a7cad213e9a5e0a4cc28b4ec4daacfd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261dbacac8604b4f0e8da955195b365"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af261dbacac8604b4f0e8da955195b365">TXBUSY</a>: 1</td></tr>
<tr class="separator:af261dbacac8604b4f0e8da955195b365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 23</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac485efc8148c91221b9b4fe2860f570c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ac485efc8148c91221b9b4fe2860f570c">FR_b</a></td></tr>
<tr class="separator:ac485efc8148c91221b9b4fe2860f570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cb24f490cfb1cac85d242b20cfa704"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae0cb24f490cfb1cac85d242b20cfa704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6f713372a320d4410e88c69ed900125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t0___type.html#ae6f713372a320d4410e88c69ed900125">RESERVED1</a></td></tr>
<tr class="separator:ae6f713372a320d4410e88c69ed900125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1382b3a22a25f4b6b0fa7b0ec53bc1b9"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ae48e15b7ec2d2da657cd82d999651057"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae48e15b7ec2d2da657cd82d999651057">ILPR</a></td></tr>
<tr class="separator:ae48e15b7ec2d2da657cd82d999651057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7249f5823382c0012e191ad72c37dc"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a901d2affbea9121ed69dd3fa44138d97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a901d2affbea9121ed69dd3fa44138d97">ILPDVSR</a>: 8</td></tr>
<tr class="separator:a901d2affbea9121ed69dd3fa44138d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7249f5823382c0012e191ad72c37dc"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#adc7249f5823382c0012e191ad72c37dc">ILPR_b</a></td></tr>
<tr class="separator:adc7249f5823382c0012e191ad72c37dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1382b3a22a25f4b6b0fa7b0ec53bc1b9"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a1382b3a22a25f4b6b0fa7b0ec53bc1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d90d487b7d5511b594c66a506b55fc5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aef46c0d3c6450c3997c47d924cd5d36a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aef46c0d3c6450c3997c47d924cd5d36a">IBRD</a></td></tr>
<tr class="separator:aef46c0d3c6450c3997c47d924cd5d36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542b14788a0d5f8045b3bb18283a4d6f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8001a44968afd7f9cffae6334564814a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a8001a44968afd7f9cffae6334564814a">DIVINT</a>: 16</td></tr>
<tr class="separator:a8001a44968afd7f9cffae6334564814a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542b14788a0d5f8045b3bb18283a4d6f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a542b14788a0d5f8045b3bb18283a4d6f">IBRD_b</a></td></tr>
<tr class="separator:a542b14788a0d5f8045b3bb18283a4d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d90d487b7d5511b594c66a506b55fc5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d90d487b7d5511b594c66a506b55fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502d3add93603b6b5a46b53b31d2eec4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa0eec1ab80bb7a0bac1ef87aab53d11a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aa0eec1ab80bb7a0bac1ef87aab53d11a">FBRD</a></td></tr>
<tr class="separator:aa0eec1ab80bb7a0bac1ef87aab53d11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae558ba6dfa77fe7e69a7c1a1eb24ab8b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4fe1e5a27aed2b60eb6800a72b3f7271"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a4fe1e5a27aed2b60eb6800a72b3f7271">DIVFRAC</a>: 6</td></tr>
<tr class="separator:a4fe1e5a27aed2b60eb6800a72b3f7271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae558ba6dfa77fe7e69a7c1a1eb24ab8b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae558ba6dfa77fe7e69a7c1a1eb24ab8b">FBRD_b</a></td></tr>
<tr class="separator:ae558ba6dfa77fe7e69a7c1a1eb24ab8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502d3add93603b6b5a46b53b31d2eec4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a502d3add93603b6b5a46b53b31d2eec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad977bb8bb3e75615d737671290adca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a6b1c6c518f8344cb7b9bcf57654c0eda"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a6b1c6c518f8344cb7b9bcf57654c0eda">LCRH</a></td></tr>
<tr class="separator:a6b1c6c518f8344cb7b9bcf57654c0eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271ba46b8981f5272ec0f798e448449b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a33b43bbb7a33158af88f9c94a4d0089d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a33b43bbb7a33158af88f9c94a4d0089d">BRK</a>: 1</td></tr>
<tr class="separator:a33b43bbb7a33158af88f9c94a4d0089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace14f48b5e180f9f0492e615cb02d175"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ace14f48b5e180f9f0492e615cb02d175">PEN</a>: 1</td></tr>
<tr class="separator:ace14f48b5e180f9f0492e615cb02d175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e76b17842aadd4f426cac4c6c93abfa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a9e76b17842aadd4f426cac4c6c93abfa">EPS</a>: 1</td></tr>
<tr class="separator:a9e76b17842aadd4f426cac4c6c93abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80db37af1dded71c99b7d136d3d7394c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a80db37af1dded71c99b7d136d3d7394c">STP2</a>: 1</td></tr>
<tr class="separator:a80db37af1dded71c99b7d136d3d7394c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd9d26c6cb2ad1ea510caacccbbfb0d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#adcd9d26c6cb2ad1ea510caacccbbfb0d">FEN</a>: 1</td></tr>
<tr class="separator:adcd9d26c6cb2ad1ea510caacccbbfb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e753f3d415ec694a12721cd1ede408"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae0e753f3d415ec694a12721cd1ede408">WLEN</a>: 2</td></tr>
<tr class="separator:ae0e753f3d415ec694a12721cd1ede408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd29befbc9fbb5e0dba097e42a4d2d9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aecd29befbc9fbb5e0dba097e42a4d2d9">SPS</a>: 1</td></tr>
<tr class="separator:aecd29befbc9fbb5e0dba097e42a4d2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 24</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271ba46b8981f5272ec0f798e448449b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a271ba46b8981f5272ec0f798e448449b">LCRH_b</a></td></tr>
<tr class="separator:a271ba46b8981f5272ec0f798e448449b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad977bb8bb3e75615d737671290adca"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9ad977bb8bb3e75615d737671290adca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a657a17b5e642dfb87e9c68458f359d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a10e4b0d52a1683e587437b67bdf0efc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a10e4b0d52a1683e587437b67bdf0efc5">CR</a></td></tr>
<tr class="separator:a10e4b0d52a1683e587437b67bdf0efc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af095aca543bed917cfb45c4862dd8dde"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae3a52a4e683252008eefb8b20c8032e8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae3a52a4e683252008eefb8b20c8032e8">UARTEN</a>: 1</td></tr>
<tr class="separator:ae3a52a4e683252008eefb8b20c8032e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcda641a27bac15824789bed801ba0f0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#abcda641a27bac15824789bed801ba0f0">SIREN</a>: 1</td></tr>
<tr class="separator:abcda641a27bac15824789bed801ba0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc4b1ec4646705a488118f5ea969955"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3dc4b1ec4646705a488118f5ea969955">SIRLP</a>: 1</td></tr>
<tr class="separator:a3dc4b1ec4646705a488118f5ea969955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5a5342f004ec33f427546e1e7942cc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aef5a5342f004ec33f427546e1e7942cc">CLKEN</a>: 1</td></tr>
<tr class="separator:aef5a5342f004ec33f427546e1e7942cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759d6908e3b9c22edb52792d7b01d210"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a759d6908e3b9c22edb52792d7b01d210">CLKSEL</a>: 3</td></tr>
<tr class="separator:a759d6908e3b9c22edb52792d7b01d210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2206944692953b1362f35c000c65d7f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae2206944692953b1362f35c000c65d7f">LBE</a>: 1</td></tr>
<tr class="separator:ae2206944692953b1362f35c000c65d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47282e29842701777ebaaa4c2256115d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a47282e29842701777ebaaa4c2256115d">TXE</a>: 1</td></tr>
<tr class="separator:a47282e29842701777ebaaa4c2256115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f412cc3ab3e1893e0dc019ed889981"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a66f412cc3ab3e1893e0dc019ed889981">RXE</a>: 1</td></tr>
<tr class="separator:a66f412cc3ab3e1893e0dc019ed889981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4784b1c3ab9fd7a5f313796854076c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a8a4784b1c3ab9fd7a5f313796854076c">DTR</a>: 1</td></tr>
<tr class="separator:a8a4784b1c3ab9fd7a5f313796854076c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1246caa3ea646f7b211809893ca0b19a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1246caa3ea646f7b211809893ca0b19a">RTS</a>: 1</td></tr>
<tr class="separator:a1246caa3ea646f7b211809893ca0b19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08efa84c0691564b5056eba53b4c0c43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a08efa84c0691564b5056eba53b4c0c43">OUT1</a>: 1</td></tr>
<tr class="separator:a08efa84c0691564b5056eba53b4c0c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9456e550b076512e67a0a44ec4a06bfa"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a9456e550b076512e67a0a44ec4a06bfa">OUT2</a>: 1</td></tr>
<tr class="separator:a9456e550b076512e67a0a44ec4a06bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9ee0a41b951e7cd7eeffada06dcba1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a5b9ee0a41b951e7cd7eeffada06dcba1">RTSEN</a>: 1</td></tr>
<tr class="separator:a5b9ee0a41b951e7cd7eeffada06dcba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4df9f0314277c91500ca8a896ea074f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae4df9f0314277c91500ca8a896ea074f">CTSEN</a>: 1</td></tr>
<tr class="separator:ae4df9f0314277c91500ca8a896ea074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 16</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af095aca543bed917cfb45c4862dd8dde"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af095aca543bed917cfb45c4862dd8dde">CR_b</a></td></tr>
<tr class="separator:af095aca543bed917cfb45c4862dd8dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a657a17b5e642dfb87e9c68458f359d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5a657a17b5e642dfb87e9c68458f359d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41581eb5a4973b01b61540ab488d1bc0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a1646a955a96652d05fc95e8e55f9c83a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1646a955a96652d05fc95e8e55f9c83a">IFLS</a></td></tr>
<tr class="separator:a1646a955a96652d05fc95e8e55f9c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec77493ec0f44f56d85363fe02f7ac2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa8461ab440e7e5ba3ddb38993e940761"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aa8461ab440e7e5ba3ddb38993e940761">TXIFLSEL</a>: 3</td></tr>
<tr class="separator:aa8461ab440e7e5ba3ddb38993e940761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f0d9fb6b5d3d6a2d6e3727e3740175"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a33f0d9fb6b5d3d6a2d6e3727e3740175">RXIFLSEL</a>: 3</td></tr>
<tr class="separator:a33f0d9fb6b5d3d6a2d6e3727e3740175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 26</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec77493ec0f44f56d85363fe02f7ac2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a5ec77493ec0f44f56d85363fe02f7ac2">IFLS_b</a></td></tr>
<tr class="separator:a5ec77493ec0f44f56d85363fe02f7ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41581eb5a4973b01b61540ab488d1bc0"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a41581eb5a4973b01b61540ab488d1bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414e6e6ef2dbe43b45f870ab62905035"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab5e4679e3f6f65eecb0a8f8515bc7738"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ab5e4679e3f6f65eecb0a8f8515bc7738">IER</a></td></tr>
<tr class="separator:ab5e4679e3f6f65eecb0a8f8515bc7738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f7c5d31487f673ad7797dd1befbf5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9b81c709ba26ab9d5b99359a6f26b0c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a9b81c709ba26ab9d5b99359a6f26b0c0">TXCMPMIM</a>: 1</td></tr>
<tr class="separator:a9b81c709ba26ab9d5b99359a6f26b0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cd89dde4f4c5a1676d40240949ff61"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a38cd89dde4f4c5a1676d40240949ff61">CTSMIM</a>: 1</td></tr>
<tr class="separator:a38cd89dde4f4c5a1676d40240949ff61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a739e9247f0f07456b8450d868d8c26c6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a739e9247f0f07456b8450d868d8c26c6">DCDMIM</a>: 1</td></tr>
<tr class="separator:a739e9247f0f07456b8450d868d8c26c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1363be3b79dee796ede2bc54b90686d4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1363be3b79dee796ede2bc54b90686d4">DSRMIM</a>: 1</td></tr>
<tr class="separator:a1363be3b79dee796ede2bc54b90686d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ade98b1cf08c83f453ab4046c4b44be"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a7ade98b1cf08c83f453ab4046c4b44be">RXIM</a>: 1</td></tr>
<tr class="separator:a7ade98b1cf08c83f453ab4046c4b44be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848bad367e2be209f1c911a2db8df82b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a848bad367e2be209f1c911a2db8df82b">TXIM</a>: 1</td></tr>
<tr class="separator:a848bad367e2be209f1c911a2db8df82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad6d8b0ddf429815a0e3628cf6d4b91"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aaad6d8b0ddf429815a0e3628cf6d4b91">RTIM</a>: 1</td></tr>
<tr class="separator:aaad6d8b0ddf429815a0e3628cf6d4b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61ab10d20fee215ddf87a4b5dcb7a43"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af61ab10d20fee215ddf87a4b5dcb7a43">FEIM</a>: 1</td></tr>
<tr class="separator:af61ab10d20fee215ddf87a4b5dcb7a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad3dca7edeadee4eb2385de8442a5a5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#adad3dca7edeadee4eb2385de8442a5a5">PEIM</a>: 1</td></tr>
<tr class="separator:adad3dca7edeadee4eb2385de8442a5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8235ce03c72a8e7d8ea1bbf1eb85528"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae8235ce03c72a8e7d8ea1bbf1eb85528">BEIM</a>: 1</td></tr>
<tr class="separator:ae8235ce03c72a8e7d8ea1bbf1eb85528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0370193c90ef3a007c58b50f67edc493"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a0370193c90ef3a007c58b50f67edc493">OEIM</a>: 1</td></tr>
<tr class="separator:a0370193c90ef3a007c58b50f67edc493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f7c5d31487f673ad7797dd1befbf5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a87f7c5d31487f673ad7797dd1befbf5b">IER_b</a></td></tr>
<tr class="separator:a87f7c5d31487f673ad7797dd1befbf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414e6e6ef2dbe43b45f870ab62905035"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a414e6e6ef2dbe43b45f870ab62905035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a56500b0893f8cb2228c5596de4816"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9385312d61fda9d7e1b8f0b1deda5697"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a9385312d61fda9d7e1b8f0b1deda5697">IES</a></td></tr>
<tr class="separator:a9385312d61fda9d7e1b8f0b1deda5697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25790b44babc50b88de3ea2edac71402"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4d96bcc1d2f793067315079118dfc362"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a4d96bcc1d2f793067315079118dfc362">TXCMPMRIS</a>: 1</td></tr>
<tr class="separator:a4d96bcc1d2f793067315079118dfc362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5638bb0720d229bdd35b2d94f8fdde93"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a5638bb0720d229bdd35b2d94f8fdde93">CTSMRIS</a>: 1</td></tr>
<tr class="separator:a5638bb0720d229bdd35b2d94f8fdde93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35262157b18a75bbde30caae16f0bf6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ab35262157b18a75bbde30caae16f0bf6">DCDMRIS</a>: 1</td></tr>
<tr class="separator:ab35262157b18a75bbde30caae16f0bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f86a6fcefd0e9b2ed96449c72f931e2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a2f86a6fcefd0e9b2ed96449c72f931e2">DSRMRIS</a>: 1</td></tr>
<tr class="separator:a2f86a6fcefd0e9b2ed96449c72f931e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a2133cfef2879f1cb8dc8fe41086c5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a23a2133cfef2879f1cb8dc8fe41086c5">RXRIS</a>: 1</td></tr>
<tr class="separator:a23a2133cfef2879f1cb8dc8fe41086c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18663358231da926c628a3c88c5797dd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a18663358231da926c628a3c88c5797dd">TXRIS</a>: 1</td></tr>
<tr class="separator:a18663358231da926c628a3c88c5797dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabef19b49ff1714591e332443cba9a48"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aabef19b49ff1714591e332443cba9a48">RTRIS</a>: 1</td></tr>
<tr class="separator:aabef19b49ff1714591e332443cba9a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af887517cc795612512659f164b42a800"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af887517cc795612512659f164b42a800">FERIS</a>: 1</td></tr>
<tr class="separator:af887517cc795612512659f164b42a800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0dbc7a461a9c67c1c5d0b8e968b18eb"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae0dbc7a461a9c67c1c5d0b8e968b18eb">PERIS</a>: 1</td></tr>
<tr class="separator:ae0dbc7a461a9c67c1c5d0b8e968b18eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27f67ac255a1981083335dddef931d0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af27f67ac255a1981083335dddef931d0">BERIS</a>: 1</td></tr>
<tr class="separator:af27f67ac255a1981083335dddef931d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25687588f77829e8728f201d131cfe44"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a25687588f77829e8728f201d131cfe44">OERIS</a>: 1</td></tr>
<tr class="separator:a25687588f77829e8728f201d131cfe44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25790b44babc50b88de3ea2edac71402"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a25790b44babc50b88de3ea2edac71402">IES_b</a></td></tr>
<tr class="separator:a25790b44babc50b88de3ea2edac71402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a56500b0893f8cb2228c5596de4816"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a62a56500b0893f8cb2228c5596de4816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd2892b51cffd1798fe323985a2eda"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af28824b401bb92d550b67b24f302880a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af28824b401bb92d550b67b24f302880a">MIS</a></td></tr>
<tr class="separator:af28824b401bb92d550b67b24f302880a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5257c67ce94d24b1aaedf6c002690ac3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac6b9ab4441e80f1d0b80310660964eee"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ac6b9ab4441e80f1d0b80310660964eee">TXCMPMMIS</a>: 1</td></tr>
<tr class="separator:ac6b9ab4441e80f1d0b80310660964eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc42b16ca86b36f8982d0dfc3ab24b0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#adbc42b16ca86b36f8982d0dfc3ab24b0">CTSMMIS</a>: 1</td></tr>
<tr class="separator:adbc42b16ca86b36f8982d0dfc3ab24b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15c68438f1ae95d0beb61fb51c6fd9e5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a15c68438f1ae95d0beb61fb51c6fd9e5">DCDMMIS</a>: 1</td></tr>
<tr class="separator:a15c68438f1ae95d0beb61fb51c6fd9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f87153d63b528171b358689412c124"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a04f87153d63b528171b358689412c124">DSRMMIS</a>: 1</td></tr>
<tr class="separator:a04f87153d63b528171b358689412c124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e4e255944ac89075ba2dd787d448c1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a51e4e255944ac89075ba2dd787d448c1">RXMIS</a>: 1</td></tr>
<tr class="separator:a51e4e255944ac89075ba2dd787d448c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3734a41a955ef692c08cdd4d2dc66d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a2c3734a41a955ef692c08cdd4d2dc66d">TXMIS</a>: 1</td></tr>
<tr class="separator:a2c3734a41a955ef692c08cdd4d2dc66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b5bba9072a764da467772676aa255f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ab8b5bba9072a764da467772676aa255f">RTMIS</a>: 1</td></tr>
<tr class="separator:ab8b5bba9072a764da467772676aa255f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c6b9e691664edd9aa07b3aff51f9ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#af6c6b9e691664edd9aa07b3aff51f9ca">FEMIS</a>: 1</td></tr>
<tr class="separator:af6c6b9e691664edd9aa07b3aff51f9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27384e3db6fa1b0498747cb7cc2efb27"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a27384e3db6fa1b0498747cb7cc2efb27">PEMIS</a>: 1</td></tr>
<tr class="separator:a27384e3db6fa1b0498747cb7cc2efb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d609692c2673fa282a80e9cdc17cda5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a7d609692c2673fa282a80e9cdc17cda5">BEMIS</a>: 1</td></tr>
<tr class="separator:a7d609692c2673fa282a80e9cdc17cda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae2505e635ebedf9874a72873f65857"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a5ae2505e635ebedf9874a72873f65857">OEMIS</a>: 1</td></tr>
<tr class="separator:a5ae2505e635ebedf9874a72873f65857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5257c67ce94d24b1aaedf6c002690ac3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a5257c67ce94d24b1aaedf6c002690ac3">MIS_b</a></td></tr>
<tr class="separator:a5257c67ce94d24b1aaedf6c002690ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cd2892b51cffd1798fe323985a2eda"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a08cd2892b51cffd1798fe323985a2eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f538e65da7c5ab789a8e3df41c049b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a2087d57984ffa7c08ba420cd139b56b9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a2087d57984ffa7c08ba420cd139b56b9">IEC</a></td></tr>
<tr class="separator:a2087d57984ffa7c08ba420cd139b56b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da90f7ec0d338d374f0dd137ff44216"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1aeca77121e38ac9c7494a4207740a9d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1aeca77121e38ac9c7494a4207740a9d">TXCMPMIC</a>: 1</td></tr>
<tr class="separator:a1aeca77121e38ac9c7494a4207740a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4668749ebdb01ef956ab3c52cceae88d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a4668749ebdb01ef956ab3c52cceae88d">CTSMIC</a>: 1</td></tr>
<tr class="separator:a4668749ebdb01ef956ab3c52cceae88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9deb1d850d59b0054d6d31d92e31bbc8"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a9deb1d850d59b0054d6d31d92e31bbc8">DCDMIC</a>: 1</td></tr>
<tr class="separator:a9deb1d850d59b0054d6d31d92e31bbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39f9193c4a78c3b2c85f001ea75ba0b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ad39f9193c4a78c3b2c85f001ea75ba0b">DSRMIC</a>: 1</td></tr>
<tr class="separator:ad39f9193c4a78c3b2c85f001ea75ba0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e9c7408cf21b3b3b1da5ca3a8fee34"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae4e9c7408cf21b3b3b1da5ca3a8fee34">RXIC</a>: 1</td></tr>
<tr class="separator:ae4e9c7408cf21b3b3b1da5ca3a8fee34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab031e4f3343365271428ee69495bf61c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ab031e4f3343365271428ee69495bf61c">TXIC</a>: 1</td></tr>
<tr class="separator:ab031e4f3343365271428ee69495bf61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33968685ce00d9e206254f4ae14075a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aa33968685ce00d9e206254f4ae14075a">RTIC</a>: 1</td></tr>
<tr class="separator:aa33968685ce00d9e206254f4ae14075a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7">FEIC</a>: 1</td></tr>
<tr class="separator:ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59da7b0898794bd18e4e7b2529e8d6f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#ae59da7b0898794bd18e4e7b2529e8d6f">PEIC</a>: 1</td></tr>
<tr class="separator:ae59da7b0898794bd18e4e7b2529e8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d8f278c3f99602365665ae2330eb39"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#aa1d8f278c3f99602365665ae2330eb39">BEIC</a>: 1</td></tr>
<tr class="separator:aa1d8f278c3f99602365665ae2330eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0dbdad414b1fa2bd76607df6358108"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a1b0dbdad414b1fa2bd76607df6358108">OEIC</a>: 1</td></tr>
<tr class="separator:a1b0dbdad414b1fa2bd76607df6358108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a3e57c2ef1c3ffb36722f000cc1156824">__pad0__</a>: 21</td></tr>
<tr class="separator:a3e57c2ef1c3ffb36722f000cc1156824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da90f7ec0d338d374f0dd137ff44216"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t0___type.html#a0da90f7ec0d338d374f0dd137ff44216">IEC_b</a></td></tr>
<tr class="separator:a0da90f7ec0d338d374f0dd137ff44216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f538e65da7c5ab789a8e3df41c049b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa3f538e65da7c5ab789a8e3df41c049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Serial UART (UART0) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a27aa1afd6f959a0c78d68f5b3d3d7c96" name="a27aa1afd6f959a0c78d68f5b3d3d7c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27aa1afd6f959a0c78d68f5b3d3d7c96">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4327</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >&lt; (@ 0x4001C000) UART0 Structure <br  />
 </p>

</div>
</div>
<a id="a1e3356716904926ff410cbe2a4acb715" name="a1e3356716904926ff410cbe2a4acb715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e3356716904926ff410cbe2a4acb715">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4329</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0cb24f490cfb1cac85d242b20cfa704" name="ae0cb24f490cfb1cac85d242b20cfa704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cb24f490cfb1cac85d242b20cfa704">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4331</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1382b3a22a25f4b6b0fa7b0ec53bc1b9" name="a1382b3a22a25f4b6b0fa7b0ec53bc1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1382b3a22a25f4b6b0fa7b0ec53bc1b9">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4333</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d90d487b7d5511b594c66a506b55fc5" name="a4d90d487b7d5511b594c66a506b55fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d90d487b7d5511b594c66a506b55fc5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4335</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a502d3add93603b6b5a46b53b31d2eec4" name="a502d3add93603b6b5a46b53b31d2eec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a502d3add93603b6b5a46b53b31d2eec4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4337</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad977bb8bb3e75615d737671290adca" name="a9ad977bb8bb3e75615d737671290adca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad977bb8bb3e75615d737671290adca">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4339</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a657a17b5e642dfb87e9c68458f359d" name="a5a657a17b5e642dfb87e9c68458f359d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a657a17b5e642dfb87e9c68458f359d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4341</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41581eb5a4973b01b61540ab488d1bc0" name="a41581eb5a4973b01b61540ab488d1bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41581eb5a4973b01b61540ab488d1bc0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4343</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a414e6e6ef2dbe43b45f870ab62905035" name="a414e6e6ef2dbe43b45f870ab62905035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414e6e6ef2dbe43b45f870ab62905035">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4345</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62a56500b0893f8cb2228c5596de4816" name="a62a56500b0893f8cb2228c5596de4816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a56500b0893f8cb2228c5596de4816">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4347</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08cd2892b51cffd1798fe323985a2eda" name="a08cd2892b51cffd1798fe323985a2eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08cd2892b51cffd1798fe323985a2eda">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4349</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3f538e65da7c5ab789a8e3df41c049b" name="aa3f538e65da7c5ab789a8e3df41c049b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f538e65da7c5ab789a8e3df41c049b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  @4351</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e57c2ef1c3ffb36722f000cc1156824" name="a3e57c2ef1c3ffb36722f000cc1156824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e57c2ef1c3ffb36722f000cc1156824">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d5dfbd16a997bde8b5934cf60e2f518" name="a8d5dfbd16a997bde8b5934cf60e2f518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5dfbd16a997bde8b5934cf60e2f518">&#9670;&nbsp;</a></span>BEDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This is the break error indicator. <br  />
 </p>

</div>
</div>
<a id="aa1d8f278c3f99602365665ae2330eb39" name="aa1d8f278c3f99602365665ae2330eb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d8f278c3f99602365665ae2330eb39">&#9670;&nbsp;</a></span>BEIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This bit holds the break error interrupt clear. <br  />
 </p>

</div>
</div>
<a id="ae8235ce03c72a8e7d8ea1bbf1eb85528" name="ae8235ce03c72a8e7d8ea1bbf1eb85528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8235ce03c72a8e7d8ea1bbf1eb85528">&#9670;&nbsp;</a></span>BEIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This bit holds the break error interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a7d609692c2673fa282a80e9cdc17cda5" name="a7d609692c2673fa282a80e9cdc17cda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d609692c2673fa282a80e9cdc17cda5">&#9670;&nbsp;</a></span>BEMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BEMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This bit holds the break error interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="af27f67ac255a1981083335dddef931d0" name="af27f67ac255a1981083335dddef931d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27f67ac255a1981083335dddef931d0">&#9670;&nbsp;</a></span>BERIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BERIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This bit holds the break error interrupt status. <br  />
 </p>

</div>
</div>
<a id="a036417b32f5cd9a6b2df4d0a64c4fed4" name="a036417b32f5cd9a6b2df4d0a64c4fed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036417b32f5cd9a6b2df4d0a64c4fed4">&#9670;&nbsp;</a></span>BESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BESTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This is the break error indicator. <br  />
 </p>

</div>
</div>
<a id="a33b43bbb7a33158af88f9c94a4d0089d" name="a33b43bbb7a33158af88f9c94a4d0089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33b43bbb7a33158af88f9c94a4d0089d">&#9670;&nbsp;</a></span>BRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the break set. <br  />
 </p>

</div>
</div>
<a id="ab4ad843c32e29ccc59b41f6b4c837330" name="ab4ad843c32e29ccc59b41f6b4c837330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ad843c32e29ccc59b41f6b4c837330">&#9670;&nbsp;</a></span>BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t BUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the busy indicator. <br  />
 </p>

</div>
</div>
<a id="aef5a5342f004ec33f427546e1e7942cc" name="aef5a5342f004ec33f427546e1e7942cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5a5342f004ec33f427546e1e7942cc">&#9670;&nbsp;</a></span>CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit is the UART clock enable. <br  />
 </p>

</div>
</div>
<a id="a759d6908e3b9c22edb52792d7b01d210" name="a759d6908e3b9c22edb52792d7b01d210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d6908e3b9c22edb52792d7b01d210">&#9670;&nbsp;</a></span>CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..4] This bitfield is the UART clock select. <br  />
 </p>

</div>
</div>
<a id="a10e4b0d52a1683e587437b67bdf0efc5" name="a10e4b0d52a1683e587437b67bdf0efc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e4b0d52a1683e587437b67bdf0efc5">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000030) Control <br  />
 </p>

</div>
</div>
<a id="af095aca543bed917cfb45c4862dd8dde" name="af095aca543bed917cfb45c4862dd8dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af095aca543bed917cfb45c4862dd8dde">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  CR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d5f92192bad2a2163acbecbaa79fe4" name="a61d5f92192bad2a2163acbecbaa79fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d5f92192bad2a2163acbecbaa79fe4">&#9670;&nbsp;</a></span>CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the clear to send indicator. <br  />
 </p>

</div>
</div>
<a id="ae4df9f0314277c91500ca8a896ea074f" name="ae4df9f0314277c91500ca8a896ea074f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4df9f0314277c91500ca8a896ea074f">&#9670;&nbsp;</a></span>CTSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..15] This bit enables CTS hardware flow control. <br  />
 </p>

</div>
</div>
<a id="a4668749ebdb01ef956ab3c52cceae88d" name="a4668749ebdb01ef956ab3c52cceae88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4668749ebdb01ef956ab3c52cceae88d">&#9670;&nbsp;</a></span>CTSMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSMIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the modem CTS interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a38cd89dde4f4c5a1676d40240949ff61" name="a38cd89dde4f4c5a1676d40240949ff61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cd89dde4f4c5a1676d40240949ff61">&#9670;&nbsp;</a></span>CTSMIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSMIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the modem CTS interrupt enable. <br  />
 </p>

</div>
</div>
<a id="adbc42b16ca86b36f8982d0dfc3ab24b0" name="adbc42b16ca86b36f8982d0dfc3ab24b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc42b16ca86b36f8982d0dfc3ab24b0">&#9670;&nbsp;</a></span>CTSMMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSMMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the modem CTS interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a5638bb0720d229bdd35b2d94f8fdde93" name="a5638bb0720d229bdd35b2d94f8fdde93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5638bb0720d229bdd35b2d94f8fdde93">&#9670;&nbsp;</a></span>CTSMRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t CTSMRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the modem CTS interrupt status. <br  />
 </p>

</div>
</div>
<a id="ad6f66ed46796520a338eb3c3c198c8f1" name="ad6f66ed46796520a338eb3c3c198c8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f66ed46796520a338eb3c3c198c8f1">&#9670;&nbsp;</a></span>DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] This is the UART data port. <br  />
 </p>

</div>
</div>
<a id="a3c0bbe33049c322c3477535ac9c4ece6" name="a3c0bbe33049c322c3477535ac9c4ece6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c0bbe33049c322c3477535ac9c4ece6">&#9670;&nbsp;</a></span>DCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the data carrier detect indicator. <br  />
 </p>

</div>
</div>
<a id="a9deb1d850d59b0054d6d31d92e31bbc8" name="a9deb1d850d59b0054d6d31d92e31bbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9deb1d850d59b0054d6d31d92e31bbc8">&#9670;&nbsp;</a></span>DCDMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCDMIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the modem DCD interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a739e9247f0f07456b8450d868d8c26c6" name="a739e9247f0f07456b8450d868d8c26c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739e9247f0f07456b8450d868d8c26c6">&#9670;&nbsp;</a></span>DCDMIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCDMIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the modem DCD interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a15c68438f1ae95d0beb61fb51c6fd9e5" name="a15c68438f1ae95d0beb61fb51c6fd9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15c68438f1ae95d0beb61fb51c6fd9e5">&#9670;&nbsp;</a></span>DCDMMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCDMMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the modem DCD interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="ab35262157b18a75bbde30caae16f0bf6" name="ab35262157b18a75bbde30caae16f0bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35262157b18a75bbde30caae16f0bf6">&#9670;&nbsp;</a></span>DCDMRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DCDMRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the modem DCD interrupt status. <br  />
 </p>

</div>
</div>
<a id="a4fe1e5a27aed2b60eb6800a72b3f7271" name="a4fe1e5a27aed2b60eb6800a72b3f7271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe1e5a27aed2b60eb6800a72b3f7271">&#9670;&nbsp;</a></span>DIVFRAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIVFRAC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..0] These bits hold the baud fractional divisor. <br  />
 </p>

</div>
</div>
<a id="a8001a44968afd7f9cffae6334564814a" name="a8001a44968afd7f9cffae6334564814a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8001a44968afd7f9cffae6334564814a">&#9670;&nbsp;</a></span>DIVINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DIVINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[15..0] These bits hold the baud integer divisor. <br  />
 </p>

</div>
</div>
<a id="aa5f0a8406777165de6c0c3f4cd751610" name="aa5f0a8406777165de6c0c3f4cd751610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f0a8406777165de6c0c3f4cd751610">&#9670;&nbsp;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000000) UART Data <br  />
 </p>

</div>
</div>
<a id="aefdb2ff7d364439159c387436d6ba722" name="aefdb2ff7d364439159c387436d6ba722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdb2ff7d364439159c387436d6ba722">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  DR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8b1c279eb7d4486dcc6d811e923f688" name="ac8b1c279eb7d4486dcc6d811e923f688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b1c279eb7d4486dcc6d811e923f688">&#9670;&nbsp;</a></span>DSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the data set ready indicator. <br  />
 </p>

</div>
</div>
<a id="ad39f9193c4a78c3b2c85f001ea75ba0b" name="ad39f9193c4a78c3b2c85f001ea75ba0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39f9193c4a78c3b2c85f001ea75ba0b">&#9670;&nbsp;</a></span>DSRMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSRMIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the modem DSR interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a1363be3b79dee796ede2bc54b90686d4" name="a1363be3b79dee796ede2bc54b90686d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1363be3b79dee796ede2bc54b90686d4">&#9670;&nbsp;</a></span>DSRMIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSRMIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the modem DSR interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a04f87153d63b528171b358689412c124" name="a04f87153d63b528171b358689412c124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f87153d63b528171b358689412c124">&#9670;&nbsp;</a></span>DSRMMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSRMMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the modem DSR interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a2f86a6fcefd0e9b2ed96449c72f931e2" name="a2f86a6fcefd0e9b2ed96449c72f931e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f86a6fcefd0e9b2ed96449c72f931e2">&#9670;&nbsp;</a></span>DSRMRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DSRMRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the modem DSR interrupt status. <br  />
 </p>

</div>
</div>
<a id="a8a4784b1c3ab9fd7a5f313796854076c" name="a8a4784b1c3ab9fd7a5f313796854076c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4784b1c3ab9fd7a5f313796854076c">&#9670;&nbsp;</a></span>DTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit enables data transmit ready. <br  />
 </p>

</div>
</div>
<a id="a9e76b17842aadd4f426cac4c6c93abfa" name="a9e76b17842aadd4f426cac4c6c93abfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e76b17842aadd4f426cac4c6c93abfa">&#9670;&nbsp;</a></span>EPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit holds the even parity select. <br  />
 </p>

</div>
</div>
<a id="aa0eec1ab80bb7a0bac1ef87aab53d11a" name="aa0eec1ab80bb7a0bac1ef87aab53d11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0eec1ab80bb7a0bac1ef87aab53d11a">&#9670;&nbsp;</a></span>FBRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FBRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000028) Fractional Baud Rate Divisor <br  />
 </p>

</div>
</div>
<a id="ae558ba6dfa77fe7e69a7c1a1eb24ab8b" name="ae558ba6dfa77fe7e69a7c1a1eb24ab8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae558ba6dfa77fe7e69a7c1a1eb24ab8b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FBRD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc3d1bb3e99953e07191aa61dba7c2aa" name="acc3d1bb3e99953e07191aa61dba7c2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc3d1bb3e99953e07191aa61dba7c2aa">&#9670;&nbsp;</a></span>FEDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FEDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This is the framing error indicator. <br  />
 </p>

</div>
</div>
<a id="ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7" name="ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a97b4b0bcfb6b7b3c5b6d52b10bcc7">&#9670;&nbsp;</a></span>FEIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FEIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the framing error interrupt clear. <br  />
 </p>

</div>
</div>
<a id="af61ab10d20fee215ddf87a4b5dcb7a43" name="af61ab10d20fee215ddf87a4b5dcb7a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af61ab10d20fee215ddf87a4b5dcb7a43">&#9670;&nbsp;</a></span>FEIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FEIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the framing error interrupt enable. <br  />
 </p>

</div>
</div>
<a id="af6c6b9e691664edd9aa07b3aff51f9ca" name="af6c6b9e691664edd9aa07b3aff51f9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c6b9e691664edd9aa07b3aff51f9ca">&#9670;&nbsp;</a></span>FEMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FEMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the framing error interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="adcd9d26c6cb2ad1ea510caacccbbfb0d" name="adcd9d26c6cb2ad1ea510caacccbbfb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd9d26c6cb2ad1ea510caacccbbfb0d">&#9670;&nbsp;</a></span>FEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the FIFO enable. <br  />
 </p>

</div>
</div>
<a id="af887517cc795612512659f164b42a800" name="af887517cc795612512659f164b42a800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af887517cc795612512659f164b42a800">&#9670;&nbsp;</a></span>FERIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FERIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the framing error interrupt status. <br  />
 </p>

</div>
</div>
<a id="a1e64721c0aa09d7fa065a40df102f2fd" name="a1e64721c0aa09d7fa065a40df102f2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e64721c0aa09d7fa065a40df102f2fd">&#9670;&nbsp;</a></span>FESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FESTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This is the framing error indicator. <br  />
 </p>

</div>
</div>
<a id="a323afd67188a775a1feaacdb59a77544" name="a323afd67188a775a1feaacdb59a77544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323afd67188a775a1feaacdb59a77544">&#9670;&nbsp;</a></span>FR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t FR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000018) Flags <br  />
 </p>

</div>
</div>
<a id="ac485efc8148c91221b9b4fe2860f570c" name="ac485efc8148c91221b9b4fe2860f570c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac485efc8148c91221b9b4fe2860f570c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  FR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef46c0d3c6450c3997c47d924cd5d36a" name="aef46c0d3c6450c3997c47d924cd5d36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef46c0d3c6450c3997c47d924cd5d36a">&#9670;&nbsp;</a></span>IBRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IBRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000024) Integer Baud Rate Divisor <br  />
 </p>

</div>
</div>
<a id="a542b14788a0d5f8045b3bb18283a4d6f" name="a542b14788a0d5f8045b3bb18283a4d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542b14788a0d5f8045b3bb18283a4d6f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IBRD_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2087d57984ffa7c08ba420cd139b56b9" name="a2087d57984ffa7c08ba420cd139b56b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2087d57984ffa7c08ba420cd139b56b9">&#9670;&nbsp;</a></span>IEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000044) Interrupt Clear <br  />
 </p>

</div>
</div>
<a id="a0da90f7ec0d338d374f0dd137ff44216" name="a0da90f7ec0d338d374f0dd137ff44216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da90f7ec0d338d374f0dd137ff44216">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IEC_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5e4679e3f6f65eecb0a8f8515bc7738" name="ab5e4679e3f6f65eecb0a8f8515bc7738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5e4679e3f6f65eecb0a8f8515bc7738">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000038) Interrupt Enable <br  />
 </p>

</div>
</div>
<a id="a87f7c5d31487f673ad7797dd1befbf5b" name="a87f7c5d31487f673ad7797dd1befbf5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f7c5d31487f673ad7797dd1befbf5b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IER_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9385312d61fda9d7e1b8f0b1deda5697" name="a9385312d61fda9d7e1b8f0b1deda5697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9385312d61fda9d7e1b8f0b1deda5697">&#9670;&nbsp;</a></span>IES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IES</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000003C) Interrupt Status <br  />
 </p>

</div>
</div>
<a id="a25790b44babc50b88de3ea2edac71402" name="a25790b44babc50b88de3ea2edac71402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25790b44babc50b88de3ea2edac71402">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IES_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1646a955a96652d05fc95e8e55f9c83a" name="a1646a955a96652d05fc95e8e55f9c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1646a955a96652d05fc95e8e55f9c83a">&#9670;&nbsp;</a></span>IFLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t IFLS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000034) FIFO Interrupt Level Select <br  />
 </p>

</div>
</div>
<a id="a5ec77493ec0f44f56d85363fe02f7ac2" name="a5ec77493ec0f44f56d85363fe02f7ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec77493ec0f44f56d85363fe02f7ac2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  IFLS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a901d2affbea9121ed69dd3fa44138d97" name="a901d2affbea9121ed69dd3fa44138d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901d2affbea9121ed69dd3fa44138d97">&#9670;&nbsp;</a></span>ILPDVSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ILPDVSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..0] These bits hold the IrDA counter divisor. <br  />
 </p>

</div>
</div>
<a id="ae48e15b7ec2d2da657cd82d999651057" name="ae48e15b7ec2d2da657cd82d999651057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48e15b7ec2d2da657cd82d999651057">&#9670;&nbsp;</a></span>ILPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t ILPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000020) IrDA Counter <br  />
 </p>

</div>
</div>
<a id="adc7249f5823382c0012e191ad72c37dc" name="adc7249f5823382c0012e191ad72c37dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7249f5823382c0012e191ad72c37dc">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  ILPR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2206944692953b1362f35c000c65d7f" name="ae2206944692953b1362f35c000c65d7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2206944692953b1362f35c000c65d7f">&#9670;&nbsp;</a></span>LBE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LBE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit is the loopback enable. <br  />
 </p>

</div>
</div>
<a id="a6b1c6c518f8344cb7b9bcf57654c0eda" name="a6b1c6c518f8344cb7b9bcf57654c0eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1c6c518f8344cb7b9bcf57654c0eda">&#9670;&nbsp;</a></span>LCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t LCRH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x0000002C) Line Control High <br  />
 </p>

</div>
</div>
<a id="a271ba46b8981f5272ec0f798e448449b" name="a271ba46b8981f5272ec0f798e448449b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271ba46b8981f5272ec0f798e448449b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  LCRH_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af28824b401bb92d550b67b24f302880a" name="af28824b401bb92d550b67b24f302880a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28824b401bb92d550b67b24f302880a">&#9670;&nbsp;</a></span>MIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t MIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000040) Masked Interrupt Status <br  />
 </p>

</div>
</div>
<a id="a5257c67ce94d24b1aaedf6c002690ac3" name="a5257c67ce94d24b1aaedf6c002690ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5257c67ce94d24b1aaedf6c002690ac3">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  MIS_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21b10ffdb3337818630170cf9733b436" name="a21b10ffdb3337818630170cf9733b436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b10ffdb3337818630170cf9733b436">&#9670;&nbsp;</a></span>OEDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] This is the overrun error indicator. <br  />
 </p>

</div>
</div>
<a id="a1b0dbdad414b1fa2bd76607df6358108" name="a1b0dbdad414b1fa2bd76607df6358108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0dbdad414b1fa2bd76607df6358108">&#9670;&nbsp;</a></span>OEIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit holds the overflow interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a0370193c90ef3a007c58b50f67edc493" name="a0370193c90ef3a007c58b50f67edc493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0370193c90ef3a007c58b50f67edc493">&#9670;&nbsp;</a></span>OEIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit holds the overflow interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a5ae2505e635ebedf9874a72873f65857" name="a5ae2505e635ebedf9874a72873f65857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae2505e635ebedf9874a72873f65857">&#9670;&nbsp;</a></span>OEMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OEMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit holds the overflow interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a25687588f77829e8728f201d131cfe44" name="a25687588f77829e8728f201d131cfe44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25687588f77829e8728f201d131cfe44">&#9670;&nbsp;</a></span>OERIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OERIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[10..10] This bit holds the overflow interrupt status. <br  />
 </p>

</div>
</div>
<a id="a4c4be3af5807a7e748ef00ea357fdc16" name="a4c4be3af5807a7e748ef00ea357fdc16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4be3af5807a7e748ef00ea357fdc16">&#9670;&nbsp;</a></span>OESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OESTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This is the overrun error indicator. <br  />
 </p>

</div>
</div>
<a id="a08efa84c0691564b5056eba53b4c0c43" name="a08efa84c0691564b5056eba53b4c0c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08efa84c0691564b5056eba53b4c0c43">&#9670;&nbsp;</a></span>OUT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[12..12] This bit holds modem Out1. <br  />
 </p>

</div>
</div>
<a id="a9456e550b076512e67a0a44ec4a06bfa" name="a9456e550b076512e67a0a44ec4a06bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9456e550b076512e67a0a44ec4a06bfa">&#9670;&nbsp;</a></span>OUT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t OUT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[13..13] This bit holds modem Out2. <br  />
 </p>

</div>
</div>
<a id="a7c20ca83cb03275621f1631c2033b5c2" name="a7c20ca83cb03275621f1631c2033b5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c20ca83cb03275621f1631c2033b5c2">&#9670;&nbsp;</a></span>PEDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PEDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This is the parity error indicator. <br  />
 </p>

</div>
</div>
<a id="ae59da7b0898794bd18e4e7b2529e8d6f" name="ae59da7b0898794bd18e4e7b2529e8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae59da7b0898794bd18e4e7b2529e8d6f">&#9670;&nbsp;</a></span>PEIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PEIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit holds the parity error interrupt clear. <br  />
 </p>

</div>
</div>
<a id="adad3dca7edeadee4eb2385de8442a5a5" name="adad3dca7edeadee4eb2385de8442a5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad3dca7edeadee4eb2385de8442a5a5">&#9670;&nbsp;</a></span>PEIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PEIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit holds the parity error interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a27384e3db6fa1b0498747cb7cc2efb27" name="a27384e3db6fa1b0498747cb7cc2efb27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27384e3db6fa1b0498747cb7cc2efb27">&#9670;&nbsp;</a></span>PEMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PEMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit holds the parity error interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="ace14f48b5e180f9f0492e615cb02d175" name="ace14f48b5e180f9f0492e615cb02d175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace14f48b5e180f9f0492e615cb02d175">&#9670;&nbsp;</a></span>PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit holds the parity enable. <br  />
 </p>

</div>
</div>
<a id="ae0dbc7a461a9c67c1c5d0b8e968b18eb" name="ae0dbc7a461a9c67c1c5d0b8e968b18eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0dbc7a461a9c67c1c5d0b8e968b18eb">&#9670;&nbsp;</a></span>PERIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PERIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit holds the parity error interrupt status. <br  />
 </p>

</div>
</div>
<a id="a7366c7b54b9571de03786e66ee7e3d4d" name="a7366c7b54b9571de03786e66ee7e3d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7366c7b54b9571de03786e66ee7e3d4d">&#9670;&nbsp;</a></span>PESTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t PESTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This is the parity error indicator. <br  />
 </p>

</div>
</div>
<a id="a901d7ceb51d5d13cac436c71cd383eb0" name="a901d7ceb51d5d13cac436c71cd383eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901d7ceb51d5d13cac436c71cd383eb0">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6f713372a320d4410e88c69ed900125" name="ae6f713372a320d4410e88c69ed900125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6f713372a320d4410e88c69ed900125">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a> uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af27329659832346f58986c7b31e3e9ff" name="af27329659832346f58986c7b31e3e9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27329659832346f58986c7b31e3e9ff">&#9670;&nbsp;</a></span>RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >(@ 0x00000004) UART Status <br  />
 </p>

</div>
</div>
<a id="a66f797fc88f6b4eeafa5cb9e61e8b13c" name="a66f797fc88f6b4eeafa5cb9e61e8b13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f797fc88f6b4eeafa5cb9e61e8b13c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  RSR_b</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33968685ce00d9e206254f4ae14075a" name="aa33968685ce00d9e206254f4ae14075a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33968685ce00d9e206254f4ae14075a">&#9670;&nbsp;</a></span>RTIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit holds the receive timeout interrupt clear. <br  />
 </p>

</div>
</div>
<a id="aaad6d8b0ddf429815a0e3628cf6d4b91" name="aaad6d8b0ddf429815a0e3628cf6d4b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaad6d8b0ddf429815a0e3628cf6d4b91">&#9670;&nbsp;</a></span>RTIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit holds the receive timeout interrupt enable. <br  />
 </p>

</div>
</div>
<a id="ab8b5bba9072a764da467772676aa255f" name="ab8b5bba9072a764da467772676aa255f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b5bba9072a764da467772676aa255f">&#9670;&nbsp;</a></span>RTMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit holds the receive timeout interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="aabef19b49ff1714591e332443cba9a48" name="aabef19b49ff1714591e332443cba9a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabef19b49ff1714591e332443cba9a48">&#9670;&nbsp;</a></span>RTRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit holds the receive timeout interrupt status. <br  />
 </p>

</div>
</div>
<a id="a1246caa3ea646f7b211809893ca0b19a" name="a1246caa3ea646f7b211809893ca0b19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1246caa3ea646f7b211809893ca0b19a">&#9670;&nbsp;</a></span>RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[11..11] This bit enables request to send. <br  />
 </p>

</div>
</div>
<a id="a5b9ee0a41b951e7cd7eeffada06dcba1" name="a5b9ee0a41b951e7cd7eeffada06dcba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9ee0a41b951e7cd7eeffada06dcba1">&#9670;&nbsp;</a></span>RTSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RTSEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[14..14] This bit enables RTS hardware flow control. <br  />
 </p>

</div>
</div>
<a id="a66f412cc3ab3e1893e0dc019ed889981" name="a66f412cc3ab3e1893e0dc019ed889981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f412cc3ab3e1893e0dc019ed889981">&#9670;&nbsp;</a></span>RXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[9..9] This bit is the receive enable. <br  />
 </p>

</div>
</div>
<a id="a0bea2060aa7026a45573ed8ee0e6947d" name="a0bea2060aa7026a45573ed8ee0e6947d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bea2060aa7026a45573ed8ee0e6947d">&#9670;&nbsp;</a></span>RXFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the receive FIFO empty indicator. <br  />
 </p>

</div>
</div>
<a id="a10f0aecb56ba315e9b229667ade2a13a" name="a10f0aecb56ba315e9b229667ade2a13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f0aecb56ba315e9b229667ade2a13a">&#9670;&nbsp;</a></span>RXFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..6] This bit holds the receive FIFO full indicator. <br  />
 </p>

</div>
</div>
<a id="ae4e9c7408cf21b3b3b1da5ca3a8fee34" name="ae4e9c7408cf21b3b3b1da5ca3a8fee34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e9c7408cf21b3b3b1da5ca3a8fee34">&#9670;&nbsp;</a></span>RXIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the receive interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a33f0d9fb6b5d3d6a2d6e3727e3740175" name="a33f0d9fb6b5d3d6a2d6e3727e3740175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f0d9fb6b5d3d6a2d6e3727e3740175">&#9670;&nbsp;</a></span>RXIFLSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXIFLSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..3] These bits hold the receive FIFO interrupt level. <br  />
 </p>

</div>
</div>
<a id="a7ade98b1cf08c83f453ab4046c4b44be" name="a7ade98b1cf08c83f453ab4046c4b44be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ade98b1cf08c83f453ab4046c4b44be">&#9670;&nbsp;</a></span>RXIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the receive interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a51e4e255944ac89075ba2dd787d448c1" name="a51e4e255944ac89075ba2dd787d448c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e4e255944ac89075ba2dd787d448c1">&#9670;&nbsp;</a></span>RXMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the receive interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a23a2133cfef2879f1cb8dc8fe41086c5" name="a23a2133cfef2879f1cb8dc8fe41086c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a2133cfef2879f1cb8dc8fe41086c5">&#9670;&nbsp;</a></span>RXRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t RXRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[4..4] This bit holds the receive interrupt status. <br  />
 </p>

</div>
</div>
<a id="abcda641a27bac15824789bed801ba0f0" name="abcda641a27bac15824789bed801ba0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcda641a27bac15824789bed801ba0f0">&#9670;&nbsp;</a></span>SIREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIREN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[1..1] This bit is the SIR ENDEC enable. <br  />
 </p>

</div>
</div>
<a id="a3dc4b1ec4646705a488118f5ea969955" name="a3dc4b1ec4646705a488118f5ea969955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc4b1ec4646705a488118f5ea969955">&#9670;&nbsp;</a></span>SIRLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SIRLP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..2] This bit is the SIR low power select. <br  />
 </p>

</div>
</div>
<a id="aecd29befbc9fbb5e0dba097e42a4d2d9" name="aecd29befbc9fbb5e0dba097e42a4d2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd29befbc9fbb5e0dba097e42a4d2d9">&#9670;&nbsp;</a></span>SPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t SPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the stick parity select. <br  />
 </p>

</div>
</div>
<a id="a80db37af1dded71c99b7d136d3d7394c" name="a80db37af1dded71c99b7d136d3d7394c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80db37af1dded71c99b7d136d3d7394c">&#9670;&nbsp;</a></span>STP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t STP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[3..3] This bit holds the two stop bits select. <br  />
 </p>

</div>
</div>
<a id="af261dbacac8604b4f0e8da955195b365" name="af261dbacac8604b4f0e8da955195b365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261dbacac8604b4f0e8da955195b365">&#9670;&nbsp;</a></span>TXBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit holds the transmit BUSY indicator. <br  />
 </p>

</div>
</div>
<a id="a1aeca77121e38ac9c7494a4207740a9d" name="a1aeca77121e38ac9c7494a4207740a9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aeca77121e38ac9c7494a4207740a9d">&#9670;&nbsp;</a></span>TXCMPMIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCMPMIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the modem TXCMP interrupt clear. <br  />
 </p>

</div>
</div>
<a id="a9b81c709ba26ab9d5b99359a6f26b0c0" name="a9b81c709ba26ab9d5b99359a6f26b0c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b81c709ba26ab9d5b99359a6f26b0c0">&#9670;&nbsp;</a></span>TXCMPMIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCMPMIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the modem TXCMP interrupt enable. <br  />
 </p>

</div>
</div>
<a id="ac6b9ab4441e80f1d0b80310660964eee" name="ac6b9ab4441e80f1d0b80310660964eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b9ab4441e80f1d0b80310660964eee">&#9670;&nbsp;</a></span>TXCMPMMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCMPMMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the modem TXCMP interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a4d96bcc1d2f793067315079118dfc362" name="a4d96bcc1d2f793067315079118dfc362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d96bcc1d2f793067315079118dfc362">&#9670;&nbsp;</a></span>TXCMPMRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXCMPMRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit holds the modem TXCMP interrupt status. <br  />
 </p>

</div>
</div>
<a id="a47282e29842701777ebaaa4c2256115d" name="a47282e29842701777ebaaa4c2256115d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47282e29842701777ebaaa4c2256115d">&#9670;&nbsp;</a></span>TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[8..8] This bit is the transmit enable. <br  />
 </p>

</div>
</div>
<a id="a7cad213e9a5e0a4cc28b4ec4daacfd97" name="a7cad213e9a5e0a4cc28b4ec4daacfd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cad213e9a5e0a4cc28b4ec4daacfd97">&#9670;&nbsp;</a></span>TXFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[7..7] This bit holds the transmit FIFO empty indicator. <br  />
 </p>

</div>
</div>
<a id="a35a181da243a5b83864451c768551a64" name="a35a181da243a5b83864451c768551a64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a181da243a5b83864451c768551a64">&#9670;&nbsp;</a></span>TXFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit holds the transmit FIFO full indicator. <br  />
 </p>

</div>
</div>
<a id="ab031e4f3343365271428ee69495bf61c" name="ab031e4f3343365271428ee69495bf61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab031e4f3343365271428ee69495bf61c">&#9670;&nbsp;</a></span>TXIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit holds the transmit interrupt clear. <br  />
 </p>

</div>
</div>
<a id="aa8461ab440e7e5ba3ddb38993e940761" name="aa8461ab440e7e5ba3ddb38993e940761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8461ab440e7e5ba3ddb38993e940761">&#9670;&nbsp;</a></span>TXIFLSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXIFLSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[2..0] These bits hold the transmit FIFO interrupt level. <br  />
 </p>

</div>
</div>
<a id="a848bad367e2be209f1c911a2db8df82b" name="a848bad367e2be209f1c911a2db8df82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848bad367e2be209f1c911a2db8df82b">&#9670;&nbsp;</a></span>TXIM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXIM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit holds the transmit interrupt enable. <br  />
 </p>

</div>
</div>
<a id="a2c3734a41a955ef692c08cdd4d2dc66d" name="a2c3734a41a955ef692c08cdd4d2dc66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3734a41a955ef692c08cdd4d2dc66d">&#9670;&nbsp;</a></span>TXMIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXMIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit holds the transmit interrupt status masked. <br  />
 </p>

</div>
</div>
<a id="a18663358231da926c628a3c88c5797dd" name="a18663358231da926c628a3c88c5797dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18663358231da926c628a3c88c5797dd">&#9670;&nbsp;</a></span>TXRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t TXRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[5..5] This bit holds the transmit interrupt status. <br  />
 </p>

</div>
</div>
<a id="ae3a52a4e683252008eefb8b20c8032e8" name="ae3a52a4e683252008eefb8b20c8032e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a52a4e683252008eefb8b20c8032e8">&#9670;&nbsp;</a></span>UARTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t UARTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0..0] This bit is the UART enable. <br  />
 </p>

</div>
</div>
<a id="ae0e753f3d415ec694a12721cd1ede408" name="ae0e753f3d415ec694a12721cd1ede408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e753f3d415ec694a12721cd1ede408">&#9670;&nbsp;</a></span>WLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t WLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[6..5] These bits hold the write length. <br  />
 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_u_a_r_t0___type.html">UART0_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
