#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 07 16:49:42 2016
# Process ID: 6124
# Current directory: C:/Kristian/GitHub/TFE4141/project/Term_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6036 C:\Kristian\GitHub\TFE4141\project\Term_Project\Term_Project.xpr
# Log file: C:/Kristian/GitHub/TFE4141/project/Term_Project/vivado.log
# Journal file: C:/Kristian/GitHub/TFE4141/project/Term_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Kristian/GitHub/TFE4141/project/Term_Project/Term_Project.xpr
update_compile_order -fileset sources_1
update_files -from_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/EdgeCounter.vhd}} -to_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/NegEdgeCounter_tb.vhd -filesets [get_filesets *]
update_files -from_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/SIPO.vhd}} -to_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/negEdgeSipo_tb.vhd -filesets [get_filesets *]
update_files -from_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/EdgeCounter_tb.vhd -to_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/EdgeCounter.vhd}} -filesets [get_filesets *]
update_files -from_files C:/Kristian/GitHub/TFE4141/project/Term_Project/testbenches/Sipo_tb.vhd -to_files {{C:/Kristian/GitHub/TFE4141/project/Term_Project/VHDL sources/SIPO.vhd}} -filesets [get_filesets *]
set_property top EdgeCounter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
set_property top RSACore [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
source RSACore.tcl
set_property top EdgeCounter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source EdgeCounter_tb.tcl
relaunch_sim
relaunch_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
set_property top Sipo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source Sipo_tb.tcl
current_sim simulation_2
close_sim
close_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 400 ns
run 400 ns
run 400 ns
run 400 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property top RSACORE_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
relaunch_sim
