

================================================================
== Vivado HLS Report for 'mem_read_input'
================================================================
* Date:           Tue May 21 19:25:24 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv3d_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.55|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   13|  5866|   13|  5866|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    0|  5853|        23|          1|          1| 0 ~ 5832 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      2|        -|       -|
|Expression       |        -|      -|     2753|    2250|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|     60|     2300|     808|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     284|
|Register         |        -|      -|     2376|     288|
+-----------------+---------+-------+---------+--------+
|Total            |        0|     62|     7429|    3630|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      8|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |conv3d_layer_mul_hbi_x_U380  |conv3d_layer_mul_hbi  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U372  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U373  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U374  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U377  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U378  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U379  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U381  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U382  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_jbC_x_U383  |conv3d_layer_mul_jbC  |        0|      4|  166|   49|
    |conv3d_layer_mul_kbM_x_U375  |conv3d_layer_mul_kbM  |        0|      4|  199|   69|
    |conv3d_layer_mul_lbW_x_U376  |conv3d_layer_mul_lbW  |        0|     16|  441|  249|
    +-----------------------------+----------------------+---------+-------+-----+-----+
    |Total                        |                      |        0|     60| 2300|  808|
    +-----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-----------------------------+----------------------+---------------------+
    |           Instance          |        Module        |      Expression     |
    +-----------------------------+----------------------+---------------------+
    |conv3d_layer_ama_pcA_x_U385  |conv3d_layer_ama_pcA  | i0 + i1 * (i2 + i3) |
    |conv3d_layer_mul_ocq_x_U384  |conv3d_layer_mul_ocq  |       i0 * i1       |
    +-----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |i_cc_4_fu_929_p2                    |     +    |      0|   17|   10|           4|           1|
    |i_d_fu_607_p2                       |     +    |      0|  101|   38|          32|          32|
    |i_d_mid1_fu_723_p2                  |     +    |      0|  101|   38|          32|          32|
    |i_x_fu_641_p2                       |     +    |      0|  101|   38|          32|          32|
    |i_x_mid1_fu_1072_p2                 |     +    |      0|  101|   38|          32|          32|
    |i_y_fu_621_p2                       |     +    |      0|  101|   38|          32|          32|
    |i_y_mid1_fu_991_p2                  |     +    |      0|  101|   38|          32|          32|
    |iid_2_fu_700_p2                     |     +    |      0|   98|   37|           1|          31|
    |iix_2_fu_879_p2                     |     +    |      0|   98|   37|           1|          31|
    |iiy_2_fu_823_p2                     |     +    |      0|   98|   37|           1|          31|
    |indvar_flatten49_op_fu_949_p2       |     +    |      0|  209|   74|          68|           1|
    |indvar_flatten_next1_1_fu_694_p2    |     +    |      0|  302|  105|          99|           1|
    |indvar_flatten_op_fu_935_p2         |     +    |      0|  113|   42|          36|           1|
    |tmp11_fu_1177_p2                    |     +    |      0|    0|   32|          32|          32|
    |tmp6_fu_1169_p2                     |     +    |      0|  101|   38|          32|          32|
    |tmp8_fu_1161_p2                     |     +    |      0|  101|   38|          32|          32|
    |tmp9_fu_1149_p2                     |     +    |      0|  101|   38|          32|          32|
    |tmp_117_fu_1136_p2                  |     +    |      0|  101|   38|          32|          32|
    |tmp_121_fu_1181_p2                  |     +    |      0|    0|   32|          32|          32|
    |tmp_95_fu_458_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp_97_fu_463_p2                    |     +    |      0|  101|   38|          32|          32|
    |tmp_s_fu_528_p2                     |     +    |      0|  101|   38|          32|          32|
    |p_neg_fu_493_p2                     |     -    |      0|  101|   38|           1|          32|
    |p_neg_t_fu_512_p2                   |     -    |      0|  101|   38|           1|          32|
    |tmp_101_fu_577_p2                   |     -    |      0|  101|   38|          32|          32|
    |tmp_103_fu_581_p2                   |     -    |      0|  101|   38|          32|          32|
    |tmp_99_fu_573_p2                    |     -    |      0|  101|   38|          32|          32|
    |ap_block_pp0_stage0_flag00001001    |    and   |      0|    0|    2|           1|           1|
    |ap_block_state27_io                 |    and   |      0|    0|    2|           1|           1|
    |ap_block_state34_pp0_stage0_iter21  |    and   |      0|    0|    2|           1|           1|
    |ap_condition_779                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_792                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_805                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_818                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_831                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_844                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_856                    |    and   |      0|    0|    2|           1|           1|
    |ap_condition_869                    |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op240_readreq_state27  |    and   |      0|    0|    2|           1|           1|
    |ap_predicate_op255_read_state34     |    and   |      0|    0|    2|           1|           1|
    |exitcond_mid4_fu_865_p2             |    and   |      0|    0|    2|           1|           1|
    |exitcond_mid_fu_805_p2              |    and   |      0|    0|    2|           1|           1|
    |or_cond4_fu_683_p2                  |    and   |      0|    0|    2|           1|           1|
    |or_cond4_mid1_fu_1120_p2            |    and   |      0|    0|    2|           1|           1|
    |or_cond4_mid4_fu_1056_p2            |    and   |      0|    0|    2|           1|           1|
    |or_cond4_mid_fu_787_p2              |    and   |      0|    0|    2|           1|           1|
    |tmp3_fu_677_p2                      |    and   |      0|    0|    2|           1|           1|
    |tmp3_mid1_fu_1114_p2                |    and   |      0|    0|    2|           1|           1|
    |tmp3_mid2_fu_1051_p2                |    and   |      0|    0|    2|           1|           1|
    |tmp3_mid_fu_782_p2                  |    and   |      0|    0|    2|           1|           1|
    |tmp4_fu_631_p2                      |    and   |      0|    0|    2|           1|           1|
    |tmp4_mid1_fu_1008_p2                |    and   |      0|    0|    2|           1|           1|
    |tmp4_mid_fu_753_p2                  |    and   |      0|    0|    2|           1|           1|
    |exitcond_flatten5_fu_706_p2         |   icmp   |      0|    0|   34|          68|          68|
    |exitcond_flatten6_fu_811_p2         |   icmp   |      0|    0|   20|          36|          36|
    |exitcond_flatten_fu_689_p2          |   icmp   |      0|    0|   61|          99|          99|
    |exitcond_flatten_mid_fu_488_p2      |   icmp   |      0|    0|   16|          32|           1|
    |exitcond_fu_799_p2                  |   icmp   |      0|    0|    2|           4|           5|
    |tmp_106_fu_612_p2                   |   icmp   |      0|    0|   16|          32|          32|
    |tmp_106_mid1_fu_736_p2              |   icmp   |      0|    0|   16|          32|          32|
    |tmp_109_fu_626_p2                   |   icmp   |      0|    0|   16|          32|          32|
    |tmp_109_mid1_fu_1003_p2             |   icmp   |      0|    0|   16|          32|          32|
    |tmp_109_mid_fu_591_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_115_fu_672_p2                   |   icmp   |      0|    0|   16|          32|          32|
    |tmp_115_mid1_fu_1109_p2             |   icmp   |      0|    0|   16|          32|          32|
    |tmp_115_mid_fu_597_p2               |   icmp   |      0|    0|   16|          32|          32|
    |tmp_118_fu_1141_p2                  |   icmp   |      0|    0|   16|          32|          32|
    |ap_block_pp0_stage0_flag00011001    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_772                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_788                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_801                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_814                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_827                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_840                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_852                    |    or    |      0|    0|    2|           1|           1|
    |ap_condition_865                    |    or    |      0|    0|    2|           1|           1|
    |tmp2_fu_646_p2                      |    or    |      0|    0|   32|          32|          32|
    |tmp2_mid1_fu_1084_p2                |    or    |      0|    0|   32|          32|          32|
    |tmp2_mid4_fu_1027_p2                |    or    |      0|    0|   32|          32|          32|
    |tmp2_mid_fu_758_p2                  |    or    |      0|    0|   32|          32|          32|
    |tmp_113_fu_652_p2                   |    or    |      0|    0|   32|          32|          32|
    |tmp_113_mid1_fu_1089_p2             |    or    |      0|    0|   32|          32|          32|
    |tmp_113_mid2_fu_1031_p2             |    or    |      0|    0|   32|          32|          32|
    |tmp_113_mid_fu_763_p2               |    or    |      0|    0|   32|          32|          32|
    |tmp_424_fu_829_p2                   |    or    |      0|    0|    2|           1|           1|
    |tmp_427_fu_885_p2                   |    or    |      0|    0|    2|           1|           1|
    |tmp_447_fu_891_p2                   |    or    |      0|    0|    2|           1|           1|
    |exitcond_flatten_mid_9_fu_816_p3    |  select  |      0|    0|    2|           1|           1|
    |i_cc_mid2_fu_897_p3                 |  select  |      0|    0|    4|           1|           1|
    |i_d_mid2_fu_728_p3                  |  select  |      0|    0|   32|           1|          32|
    |i_x_mid2_fu_1077_p3                 |  select  |      0|    0|   32|           1|          32|
    |i_x_mid4_fu_1021_p3                 |  select  |      0|    0|   32|           1|          32|
    |i_x_mid_fu_978_p3                   |  select  |      0|    0|   32|           1|          32|
    |i_y_mid2_fu_996_p3                  |  select  |      0|    0|   32|           1|          32|
    |i_y_mid_fu_968_p3                   |  select  |      0|    0|   32|           1|          32|
    |iix_mid2_fu_921_p3                  |  select  |      0|    0|   31|           1|          31|
    |iix_mid_fu_835_p3                   |  select  |      0|    0|   31|           1|           1|
    |iiy_mid2_fu_871_p3                  |  select  |      0|    0|   31|           1|          31|
    |iiy_mid_fu_711_p3                   |  select  |      0|    0|   31|           1|           1|
    |indvar_flatten_next1_fu_955_p3      |  select  |      0|    0|   68|           1|           1|
    |indvar_flatten_next_fu_941_p3       |  select  |      0|    0|   36|           1|           1|
    |or_cond4_mid2_fu_1126_p3            |  select  |      0|    0|    2|           1|           1|
    |or_cond4_mid3_fu_983_p3             |  select  |      0|    0|    2|           1|           1|
    |or_cond4_mid5_fu_1062_p3            |  select  |      0|    0|    2|           1|           1|
    |pad_fu_521_p3                       |  select  |      0|    0|   32|           1|          32|
    |tmp4_mid2_fu_1014_p3                |  select  |      0|    0|    2|           1|           1|
    |tmp4_mid4_fu_973_p3                 |  select  |      0|    0|    2|           1|           1|
    |tmp_106_mid2_fu_963_p3              |  select  |      0|    0|    2|           1|           1|
    |tmp_107_mid2_v_fu_741_p3            |  select  |      0|    0|   31|           1|          31|
    |tmp_445_fu_851_p3                   |  select  |      0|    0|   17|           1|          17|
    |tmp_451_fu_913_p3                   |  select  |      0|    0|   17|           1|          17|
    |ap_enable_pp0                       |    xor   |      0|    0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|    2|           1|           2|
    |not_exitcond_flatten_4_fu_859_p2    |    xor   |      0|    0|    2|           1|           2|
    |not_exitcond_flatten_fu_793_p2      |    xor   |      0|    0|    2|           1|           2|
    |rev15_fu_776_p2                     |    xor   |      0|    0|    2|           1|           2|
    |rev16_fu_1045_p2                    |    xor   |      0|    0|    2|           1|           2|
    |rev17_fu_1103_p2                    |    xor   |      0|    0|    2|           1|           2|
    |rev_fu_666_p2                       |    xor   |      0|    0|    2|           1|           2|
    +------------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                               |          |      0| 2753| 2250|        1641|        1907|
    +------------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  63|         15|    1|         15|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter22          |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_mem_ARREADY  |   9|          2|    1|          2|
    |i_cc_reg_412                      |   9|          2|    4|          8|
    |iid_phi_fu_361_p4                 |   9|          2|   31|         62|
    |iid_reg_357                       |   9|          2|   31|         62|
    |iix_reg_401                       |   9|          2|   31|         62|
    |iiy_reg_379                       |   9|          2|   31|         62|
    |indvar_flatten1_reg_346           |   9|          2|   99|        198|
    |indvar_flatten2_reg_368           |   9|          2|   68|        136|
    |indvar_flatten_reg_390            |   9|          2|   36|         72|
    |inputBRAM_0_d0                    |  13|          3|   32|         96|
    |inputBRAM_1_d0                    |  13|          3|   32|         96|
    |inputBRAM_2_d0                    |  13|          3|   32|         96|
    |inputBRAM_3_d0                    |  13|          3|   32|         96|
    |inputBRAM_4_d0                    |  13|          3|   32|         96|
    |inputBRAM_5_d0                    |  13|          3|   32|         96|
    |inputBRAM_6_d0                    |  13|          3|   32|         96|
    |inputBRAM_7_d0                    |  13|          3|   32|         96|
    |mem_blk_n_AR                      |   9|          2|    1|          2|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 284|         65|  593|       1455|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_mem_ARREADY   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_445_reg_1549  |  17|   0|   17|          0|
    |ap_reg_pp0_iter1_tmp_451_reg_1577  |  17|   0|   17|          0|
    |bound6_cast_reg_1440               |  67|   0|   68|          1|
    |bound6_reg_1318                    |  67|   0|   67|          0|
    |bound7_reg_1445                    |  99|   0|   99|          0|
    |bound_reg_1435                     |  32|   0|   36|          4|
    |exitcond_flatten5_reg_1495         |   1|   0|    1|          0|
    |exitcond_flatten_mid_9_reg_1536    |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_1296      |   1|   0|    1|          0|
    |exitcond_flatten_reg_1486          |   1|   0|    1|          0|
    |exitcond_mid4_reg_1554             |   1|   0|    1|          0|
    |i_cc_mid2_reg_1570                 |   4|   0|    4|          0|
    |i_cc_reg_412                       |   4|   0|    4|          0|
    |i_d_mid2_reg_1504                  |  32|   0|   32|          0|
    |i_x_mid2_reg_1612                  |  32|   0|   32|          0|
    |i_x_reg_1476                       |  32|   0|   32|          0|
    |i_y_mid2_reg_1607                  |  32|   0|   32|          0|
    |i_y_reg_1466                       |  32|   0|   32|          0|
    |iid_reg_357                        |  31|   0|   31|          0|
    |iix_2_reg_1565                     |  31|   0|   31|          0|
    |iix_reg_401                        |  31|   0|   31|          0|
    |iiy_2_reg_1544                     |  31|   0|   31|          0|
    |iiy_reg_379                        |  31|   0|   31|          0|
    |indvar_flatten1_reg_346            |  99|   0|   99|          0|
    |indvar_flatten2_reg_368            |  68|   0|   68|          0|
    |indvar_flatten_reg_390             |  36|   0|   36|          0|
    |input_offset_cast_reg_1401         |  32|   0|   32|          0|
    |mem_addr_read_reg_1679             |  32|   0|   32|          0|
    |or_cond4_mid2_reg_1617             |   1|   0|    1|          0|
    |or_cond4_mid_reg_1531              |   1|   0|    1|          0|
    |or_cond4_reg_1481                  |   1|   0|    1|          0|
    |p_lshr_f_reg_1265                  |  31|   0|   31|          0|
    |pad_reg_1306                       |  32|   0|   32|          0|
    |tmp1_reg_1663                      |  32|   0|   32|          0|
    |tmp4_mid_reg_1526                  |   1|   0|    1|          0|
    |tmp4_reg_1471                      |   1|   0|    1|          0|
    |tmp5_reg_1643                      |  32|   0|   32|          0|
    |tmp6_reg_1658                      |  32|   0|   32|          0|
    |tmp7_reg_1653                      |  32|   0|   32|          0|
    |tmp8_reg_1648                      |  32|   0|   32|          0|
    |tmp9_reg_1629                      |  32|   0|   32|          0|
    |tmp_100_reg_1365                   |  32|   0|   32|          0|
    |tmp_101_reg_1416                   |  32|   0|   32|          0|
    |tmp_102_reg_1370                   |  32|   0|   32|          0|
    |tmp_103_reg_1424                   |  32|   0|   32|          0|
    |tmp_104_reg_1430                   |  32|   0|   32|          0|
    |tmp_106_mid1_reg_1511              |   1|   0|    1|          0|
    |tmp_106_reg_1461                   |   1|   0|    1|          0|
    |tmp_107_mid2_v_reg_1516            |  31|   0|   31|          0|
    |tmp_109_mid_reg_1450               |   1|   0|    1|          0|
    |tmp_115_mid_reg_1455               |   1|   0|    1|          0|
    |tmp_118_reg_1621                   |   1|   0|    1|          0|
    |tmp_121_reg_1668                   |  32|   0|   32|          0|
    |tmp_420_reg_1281                   |  32|   0|   35|          3|
    |tmp_423_reg_1602                   |  17|   0|   17|          0|
    |tmp_428_reg_1638                   |  17|   0|   17|          0|
    |tmp_439_reg_1260                   |   1|   0|    1|          0|
    |tmp_441_reg_1521                   |  17|   0|   17|          0|
    |tmp_445_reg_1549                   |  17|   0|   17|          0|
    |tmp_451_reg_1577                   |  17|   0|   17|          0|
    |tmp_452_reg_1625                   |   3|   0|    3|          0|
    |tmp_453_reg_1634                   |   3|   0|    3|          0|
    |tmp_94_reg_1239                    |  32|   0|   32|          0|
    |tmp_95_reg_1270                    |  32|   0|   32|          0|
    |tmp_96_reg_1244                    |  32|   0|   32|          0|
    |tmp_97_reg_1275                    |  32|   0|   32|          0|
    |tmp_98_reg_1360                    |  32|   0|   32|          0|
    |tmp_99_reg_1406                    |  32|   0|   32|          0|
    |tmp_reg_1301                       |  32|   0|   32|          0|
    |tmp_s_reg_1313                     |  32|   0|   32|          0|
    |exitcond_flatten_reg_1486          |  64|  32|    1|          0|
    |i_d_mid2_reg_1504                  |  64|  32|   32|          0|
    |i_x_mid2_reg_1612                  |  64|  32|   32|          0|
    |i_y_mid2_reg_1607                  |  64|  32|   32|          0|
    |or_cond4_mid2_reg_1617             |  64|  32|    1|          0|
    |tmp_118_reg_1621                   |  64|  32|    1|          0|
    |tmp_428_reg_1638                   |  64|  32|   17|          0|
    |tmp_452_reg_1625                   |  64|  32|    3|          0|
    |tmp_453_reg_1634                   |  64|  32|    3|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2376| 288| 1930|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | mem_read_input | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | mem_read_input | return value |
|ap_start              |  in |    1| ap_ctrl_hs | mem_read_input | return value |
|ap_done               | out |    1| ap_ctrl_hs | mem_read_input | return value |
|ap_idle               | out |    1| ap_ctrl_hs | mem_read_input | return value |
|ap_ready              | out |    1| ap_ctrl_hs | mem_read_input | return value |
|m_axi_mem_AWVALID     | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWREADY     |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWADDR      | out |   64|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWID        | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWLEN       | out |   32|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWSIZE      | out |    3|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWBURST     | out |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWLOCK      | out |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWCACHE     | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWPROT      | out |    3|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWQOS       | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWREGION    | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_AWUSER      | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WVALID      | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WREADY      |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WDATA       | out |   32|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WSTRB       | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WLAST       | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WID         | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_WUSER       | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARVALID     | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARREADY     |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARADDR      | out |   64|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARID        | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARLEN       | out |   32|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARSIZE      | out |    3|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARBURST     | out |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARLOCK      | out |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARCACHE     | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARPROT      | out |    3|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARQOS       | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARREGION    | out |    4|    m_axi   |       mem      |    pointer   |
|m_axi_mem_ARUSER      | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RVALID      |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RREADY      | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RDATA       |  in |   32|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RLAST       |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RID         |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RUSER       |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_RRESP       |  in |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_BVALID      |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_BREADY      | out |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_BRESP       |  in |    2|    m_axi   |       mem      |    pointer   |
|m_axi_mem_BID         |  in |    1|    m_axi   |       mem      |    pointer   |
|m_axi_mem_BUSER       |  in |    1|    m_axi   |       mem      |    pointer   |
|input_offset          |  in |   30|   ap_none  |  input_offset  |    scalar    |
|inputBRAM_0_address0  | out |   16|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_0_ce0       | out |    1|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_0_we0       | out |    1|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_0_d0        | out |   32|  ap_memory |   inputBRAM_0  |     array    |
|inputBRAM_1_address0  | out |   16|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_1_ce0       | out |    1|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_1_we0       | out |    1|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_1_d0        | out |   32|  ap_memory |   inputBRAM_1  |     array    |
|inputBRAM_2_address0  | out |   16|  ap_memory |   inputBRAM_2  |     array    |
|inputBRAM_2_ce0       | out |    1|  ap_memory |   inputBRAM_2  |     array    |
|inputBRAM_2_we0       | out |    1|  ap_memory |   inputBRAM_2  |     array    |
|inputBRAM_2_d0        | out |   32|  ap_memory |   inputBRAM_2  |     array    |
|inputBRAM_3_address0  | out |   16|  ap_memory |   inputBRAM_3  |     array    |
|inputBRAM_3_ce0       | out |    1|  ap_memory |   inputBRAM_3  |     array    |
|inputBRAM_3_we0       | out |    1|  ap_memory |   inputBRAM_3  |     array    |
|inputBRAM_3_d0        | out |   32|  ap_memory |   inputBRAM_3  |     array    |
|inputBRAM_4_address0  | out |   16|  ap_memory |   inputBRAM_4  |     array    |
|inputBRAM_4_ce0       | out |    1|  ap_memory |   inputBRAM_4  |     array    |
|inputBRAM_4_we0       | out |    1|  ap_memory |   inputBRAM_4  |     array    |
|inputBRAM_4_d0        | out |   32|  ap_memory |   inputBRAM_4  |     array    |
|inputBRAM_5_address0  | out |   16|  ap_memory |   inputBRAM_5  |     array    |
|inputBRAM_5_ce0       | out |    1|  ap_memory |   inputBRAM_5  |     array    |
|inputBRAM_5_we0       | out |    1|  ap_memory |   inputBRAM_5  |     array    |
|inputBRAM_5_d0        | out |   32|  ap_memory |   inputBRAM_5  |     array    |
|inputBRAM_6_address0  | out |   16|  ap_memory |   inputBRAM_6  |     array    |
|inputBRAM_6_ce0       | out |    1|  ap_memory |   inputBRAM_6  |     array    |
|inputBRAM_6_we0       | out |    1|  ap_memory |   inputBRAM_6  |     array    |
|inputBRAM_6_d0        | out |   32|  ap_memory |   inputBRAM_6  |     array    |
|inputBRAM_7_address0  | out |   16|  ap_memory |   inputBRAM_7  |     array    |
|inputBRAM_7_ce0       | out |    1|  ap_memory |   inputBRAM_7  |     array    |
|inputBRAM_7_we0       | out |    1|  ap_memory |   inputBRAM_7  |     array    |
|inputBRAM_7_d0        | out |   32|  ap_memory |   inputBRAM_7  |     array    |
|ic                    |  in |   32|   ap_none  |       ic       |    scalar    |
|id                    |  in |   32|   ap_none  |       id       |    scalar    |
|ix                    |  in |   32|   ap_none  |       ix       |    scalar    |
|iy                    |  in |   32|   ap_none  |       iy       |    scalar    |
|k                     |  in |   32|   ap_none  |        k       |    scalar    |
|s                     |  in |   32|   ap_none  |        s       |    scalar    |
|bb                    |  in |   31|   ap_none  |       bb       |    scalar    |
|o_y                   |  in |   32|   ap_none  |       o_y      |    scalar    |
|o_x                   |  in |   32|   ap_none  |       o_x      |    scalar    |
|o_d                   |  in |   32|   ap_none  |       o_d      |    scalar    |
|i_c                   |  in |   32|   ap_none  |       i_c      |    scalar    |
|oy_limit              |  in |   32|   ap_none  |    oy_limit    |    scalar    |
|ox_limit              |  in |   32|   ap_none  |    ox_limit    |    scalar    |
|od_limit              |  in |   32|   ap_none  |    od_limit    |    scalar    |
+----------------------+-----+-----+------------+----------------+--------------+

