#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Mar 05 08:43:41 2015
# Process ID: 3080
# Log file: d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/design_1_wrapper.vds
# Journal file: d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.cache/wt [current_project]
# set_property parent.project_path d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/imports/hdl/design_1_wrapper.v
# read_xdc d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc
# set_property used_in_implementation false [get_files d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 286.438 ; gain = 91.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:264]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:701]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (3#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:701]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (4#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:264]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:220]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:162]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/baudrate.vhd:124]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (5#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_rx.vhd:161]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (7#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (8#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (9#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (10#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (11#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (12#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_tx.vhd:151]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (12#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (13#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (14#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (15#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (15#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (15#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (15#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (16#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (17#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (18#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite__parameterized0' (19#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (20#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' requires 22 connections, but only 21 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:142]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (21#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (22#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (23#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (24#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (25#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:104' bound to instance 'U0' of component 'MDM' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:1198]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:2046]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:2113]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:2237]
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:95' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:784]
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:94' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:351]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:595]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:612]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:616]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:616]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:616]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:616]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:616]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:681]
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:712]
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:726]
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:789]
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:803]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (26#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (27#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (28#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (29#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:115]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:90004' bound to instance 'U0' of component 'MicroBlaze' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:751]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:90696]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze_Core' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:85970' bound to instance 'MicroBlaze_Core_I' of component 'MicroBlaze_Core' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:92012]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:86692]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'mb_sync_bit' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4020' bound to instance 'Reset_DFF' of component 'mb_sync_bit' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:88263]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4042]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized0' (30#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_ICACHE_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DCACHE_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TARGET bound to: 17 - type: integer 
	Parameter AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter USE_FAULT_TOLERANT bound to: 0 - type: bool 
	Parameter USE_I_AXI bound to: 0 - type: bool 
	Parameter USE_I_LMB bound to: 1 - type: bool 
	Parameter USE_ICACHE bound to: 0 - type: bool 
	Parameter ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter USE_D_AXI bound to: 1 - type: bool 
	Parameter USE_D_LMB bound to: 1 - type: bool 
	Parameter USE_D_Ext bound to: 1 - type: bool 
	Parameter USE_DCACHE bound to: 0 - type: bool 
	Parameter ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter DCACHE_ALLOW_WT bound to: 0 - type: bool 
	Parameter USE_BARREL bound to: 0 - type: bool 
	Parameter USE_DIV bound to: 0 - type: bool 
	Parameter USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter USE_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter USE_AXI_DC_EXCLUSIVE bound to: 0 - type: bool 
	Parameter USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter M_AXI_D_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter M_AXI_I_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter USE_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter USE_MUL64 bound to: 0 - type: bool 
	Parameter INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter EDGE_IS_POSITIVE bound to: 1 - type: bool 
	Parameter USE_BTC bound to: 0 - type: bool 
	Parameter USE_INTERRUPT bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter USE_EXT_BRK bound to: 0 - type: bool 
	Parameter USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter ASYNC_INTERRUPT bound to: 0 - type: bool 
	Parameter USE_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_I_Ext_bool bound to: 0 - type: bool 
	Parameter FAULT_TOLERANT bound to: 0 - type: bool 
	Parameter ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-3491] module 'MicroBlaze_GTi' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:80569' bound to instance 'Core' of component 'MicroBlaze_GTi' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:89272]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_GTi__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:81206]
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_ICACHE_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DCACHE_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TARGET bound to: 17 - type: integer 
	Parameter AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter USE_FAULT_TOLERANT bound to: 0 - type: bool 
	Parameter USE_I_AXI bound to: 0 - type: bool 
	Parameter USE_I_LMB bound to: 1 - type: bool 
	Parameter USE_ICACHE bound to: 0 - type: bool 
	Parameter ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter USE_D_AXI bound to: 1 - type: bool 
	Parameter USE_D_LMB bound to: 1 - type: bool 
	Parameter USE_D_Ext bound to: 1 - type: bool 
	Parameter USE_DCACHE bound to: 0 - type: bool 
	Parameter ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter DCACHE_ALLOW_WT bound to: 0 - type: bool 
	Parameter USE_BARREL bound to: 0 - type: bool 
	Parameter USE_DIV bound to: 0 - type: bool 
	Parameter USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter USE_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter USE_AXI_DC_EXCLUSIVE bound to: 0 - type: bool 
	Parameter USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter M_AXI_D_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter M_AXI_I_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter USE_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter USE_MUL64 bound to: 0 - type: bool 
	Parameter INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter EDGE_IS_POSITIVE bound to: 1 - type: bool 
	Parameter USE_BTC bound to: 0 - type: bool 
	Parameter USE_INTERRUPT bound to: 0 - type: bool 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter USE_EXT_BRK bound to: 0 - type: bool 
	Parameter USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter ASYNC_INTERRUPT bound to: 0 - type: bool 
	Parameter USE_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter USE_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_I_Ext_bool bound to: 0 - type: bool 
	Parameter FAULT_TOLERANT bound to: 0 - type: bool 
	Parameter ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'interrupt_mode_converter' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72386' bound to instance 'interrupt_mode_converter_I' of component 'interrupt_mode_converter' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:83508]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72400]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (31#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72400]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Decode_gti' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:38970' bound to instance 'Decode_I' of component 'Decode_gti' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:83531]
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39348]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39784]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'PC_Module_gti' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13524' bound to instance 'PC_Module_I' of component 'PC_Module_gti' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:40121]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13601]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3900]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3911]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3918]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY__parameterized0' (32#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3900]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3884' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13773]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF7__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2302]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2312]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF7__parameterized0' (33#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2302]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
INFO: [Synth 8-638] synthesizing module 'MB_FDR__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3012]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3041]
INFO: [Synth 8-256] done synthesizing module 'MB_FDR__parameterized0' (34#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3012]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2996' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13861]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'd:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2287' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13851]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (35#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13601]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:15634]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized0' (36#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized2' (36#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized4' (36#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'MB_FDS__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3282]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDS' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3311]
INFO: [Synth 8-256] done synthesizing module 'MB_FDS__parameterized0' (37#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3282]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized6' (37#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (38#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:15634]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_and' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5213]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2114]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MUXCY_L' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2124]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY__parameterized0' (39#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2114]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_and' (40#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5213]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized8' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized8' (40#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized10' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized10' (40#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jump_logic' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:33824]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (41#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:33824]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3080]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3109]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE__parameterized0' (42#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3080]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_or' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5349]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_or' (43#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5349]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44722]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (44#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39348]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32063]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32726]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32727]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32728]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:16608]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_RAM32M__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2450]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'RAM32M' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2536]
INFO: [Synth 8-256] done synthesizing module 'MB_RAM32M__parameterized0' (45#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2450]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (46#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:16608]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12447]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12494]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12563]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12635]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (47#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12447]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7824]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6_2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2073]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized0' (48#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (49#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized12' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized12' (49#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 16'b1111101000001010 
INFO: [Synth 8-638] synthesizing module 'MB_LUT4__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1866]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 16'b1111101000001010 
	Parameter INIT bound to: 16'b1111101000001010 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1882]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4__parameterized0' (50#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1866]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_MULT_AND__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3421]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'MULT_AND' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3431]
INFO: [Synth 8-256] done synthesizing module 'MB_MULT_AND__parameterized0' (51#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3421]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (51#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (52#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7824]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17764]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17825]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17826]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17827]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17828]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized14' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized14' (52#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized16' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized16' (52#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized18' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2000]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized18' (52#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (53#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17764]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mul_unit' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:9478]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (54#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:9478]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19107]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (55#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19107]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19753]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19478]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (56#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19478]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (57#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19753]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:18629]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (58#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:18629]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21146]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21248]
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21259]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (59#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21146]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21595]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (60#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21595]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:8663]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (61#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:8663]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6_2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2073]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized2' (61#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:22803]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4338]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6_2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2073]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized4' (61#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (62#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4338]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT6_2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2073]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized6' (62#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDE__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3148]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDE' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3175]
INFO: [Synth 8-256] done synthesizing module 'MB_FDE__parameterized0' (63#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3148]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (64#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:22803]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Fpu' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:25967]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'Fpu' (65#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:25967]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:28944]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (66#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:28944]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (67#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32063]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_D_Ext bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72280]
	Parameter C_USE_D_EXT bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (68#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72280]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:53406]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (69#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:53406]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_AND2B1L__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2200]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter IS_SRI_INVERTED bound to: 1'b0 
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'AND2B1L' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2215]
INFO: [Synth 8-256] done synthesizing module 'MB_AND2B1L__parameterized0' (70#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2200]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:71918]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (71#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:71918]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:45738]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100001 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000100000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000100000000 
	Parameter INIT bound to: 16'b0010000100000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1561]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-226] default block is never used [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:46774]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized2' (72#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec__parameterized0' (73#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 0 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
	Parameter C_LEVELS bound to: 2 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec__parameterized2' (73#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44992]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1635]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16CE_I1' to cell 'SRLC16E' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (74#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1635]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (75#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44992]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized4' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized4' (75#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
	Parameter C_LEVELS bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 1'b0 
	Parameter C_RESET_SYNCHRONOUS bound to: 1 - type: bool 
	Parameter C_RESET_ACTIVE_HIGH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (76#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:45738]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:74551]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (77#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:74551]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_GTi__parameterized0' (78#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:81206]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (79#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:86692]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (80#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:90696]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (81#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:115]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 51 connections, but only 48 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:179]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:464]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 32'b00000000001000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 8191 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 2097152 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 2097152 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 2097152 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 2097152 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 2097152 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized0' (82#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (83#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (84#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (85#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/8e441e39/hdl/vhdl/lmb_v10.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (86#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (87#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/8e441e39/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (88#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:613]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 8191 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized2' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized2' (88#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (88#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (88#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (89#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (90#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:659]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (91#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 2 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (92#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (93#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
	Parameter C_USED_WIDTH bound to: 16 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter DOUBLING_RESOURCE_FIX bound to: 0 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12506]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (93#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (93#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (94#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (95#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (96#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (97#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (98#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (99#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (100#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:464]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (101#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (101#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (102#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (103#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (104#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (105#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (106#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:250]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (107#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/xlconstant_v1_1/36911fd5/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (108#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (109#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (110#1) [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 564.828 ; gain = 369.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:24 ; elapsed = 00:02:30 . Memory (MB): peak = 564.828 ; gain = 369.641
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 531 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_tri_o'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[7]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[6]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[5]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[4]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[7]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[6]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[5]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[4]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_D[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_HREF'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_PCLK'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_SIOC'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_SIOD'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_VSYNC'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_XCLK'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_HREF'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_PCLK'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_SIOC'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_SIOD'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_VSYNC'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_XCLK'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OV7725_SIOD'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'OV7725_PCLK'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'OV7725_VSYNC'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_blue[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_red[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[3]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[2]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[1]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_green[0]'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/constrs_1/imports/Constraint/B3_MB_uart.xdc]
Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 433 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 144 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 713.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.runs/synth_1/dont_touch.xdc, line 81).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:45 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse.
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41073]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43811]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EAR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41096]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EDR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41097]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_FSR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41098]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_PVR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41099]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_BTR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41100]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SLR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41101]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SHR_reg' into 'ex_Sel_SPR_ESR_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41102]
INFO: [Synth 8-4471] merging register 'ex_Take_Intr_or_Exc_keep_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:40162]
INFO: [Synth 8-4471] merging register 'EX_CLZ_Instr_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41955]
INFO: [Synth 8-4471] merging register 'ex_is_mul_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42392]
INFO: [Synth 8-4471] merging register 'ex_is_fpu_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42411]
INFO: [Synth 8-4471] merging register 'ex_is_bs_instr_I_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42437]
INFO: [Synth 8-4471] merging register 'EX_Div_Unsigned_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42455]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43804]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43805]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43806]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43807]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43809]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43810]
INFO: [Synth 8-4471] merging register 'ex_potential_exception_reg' into 'ex_Interrupt_Brk_combo_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44011]
INFO: [Synth 8-4471] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44678]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EAR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43415]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EDR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43416]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_FSR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43417]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_PVR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43418]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_BTR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43419]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SLR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43420]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SHR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43421]
INFO: [Synth 8-4471] merging register 'ex_start_fpu_i_reg' into 'ex_Write_ICache_i_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42409]
INFO: [Synth 8-4471] merging register 'ex_Write_DCache_decode_reg' into 'ex_Write_ICache_i_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42945]
ROM "EX_CMP_Op" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EX_SWAP_Instr" won't be mapped to RAM because it is too sparse.
ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse.
ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'Performace_Debug_Control.ex_pc_brk_reg' into 'Performace_Debug_Control.ex_dbg_hit_reg[0:0]' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:48155]
ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "which_pc" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:45 ; elapsed = 00:02:52 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:92000]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 30    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 297   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 10    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 236   
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [d:/Xilinx_Proj_Mar/B3_Lab/Lab5/MB_Uart/Src/prj/MB_Uart.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:92000]
Hierarchical RTL Component report 
Module design_1_wrapper 
Detailed RTL Component Info : 
Module s00_couplers_imp_O7FAN0 
Detailed RTL Component Info : 
Module design_1_axi_interconnect_0_0 
Detailed RTL Component Info : 
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync 
Detailed RTL Component Info : 
Module dynshreg_i_f 
Detailed RTL Component Info : 
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module dynshreg_f 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f 
Detailed RTL Component Info : 
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dynshreg_i_f__parameterized0 
Detailed RTL Component Info : 
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_lite_ipif 
Detailed RTL Component Info : 
Module axi_uartlite__parameterized0 
Detailed RTL Component Info : 
Module design_1_axi_uartlite_0_0 
Detailed RTL Component Info : 
Module design_1_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
Module design_1_clk_wiz_0_0 
Detailed RTL Component Info : 
Module JTAG_CONTROL__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module MDM__parameterized0 
Detailed RTL Component Info : 
Module design_1_mdm_1_0 
Detailed RTL Component Info : 
Module mb_sync_bit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module interrupt_mode_converter__parameterized0 
Detailed RTL Component Info : 
Module MB_MUXCY_XORCY__parameterized0 
Detailed RTL Component Info : 
Module MB_MUXF7__parameterized0 
Detailed RTL Component Info : 
Module MB_FDR__parameterized0 
Detailed RTL Component Info : 
Module PC_Module_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MB_LUT6__parameterized4 
Detailed RTL Component Info : 
Module MB_FDS__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized6 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized2 
Detailed RTL Component Info : 
Module PreFetch_Buffer_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module MB_MUXCY__parameterized0 
Detailed RTL Component Info : 
Module microblaze_v9_4_carry_and 
Detailed RTL Component Info : 
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 6     
Module microblaze_v9_4_carry_or 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized8 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized10 
Detailed RTL Component Info : 
Module MB_FDRE__parameterized0 
Detailed RTL Component Info : 
Module Decode_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 109   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module MB_RAM32M__parameterized0 
Detailed RTL Component Info : 
Module Register_File_gti__parameterized0 
Detailed RTL Component Info : 
Module Operand_Select_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module MB_LUT6_2__parameterized0 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized12 
Detailed RTL Component Info : 
Module MB_LUT4__parameterized0 
Detailed RTL Component Info : 
Module MB_MULT_AND__parameterized0 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized14 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized16 
Detailed RTL Component Info : 
Module MB_LUT6__parameterized18 
Detailed RTL Component Info : 
Module Shift_Logic_Module_gti__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
Module Barrel_Shifter_gti__parameterized0 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0 
Detailed RTL Component Info : 
Module WB_Mux__parameterized0 
Detailed RTL Component Info : 
Module Zero_Detect_gti__parameterized0 
Detailed RTL Component Info : 
Module Byte_Doublet_Handle_gti__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module MB_LUT6_2__parameterized4 
Detailed RTL Component Info : 
Module mux_bus__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6_2__parameterized6 
Detailed RTL Component Info : 
Module MB_FDE__parameterized0 
Detailed RTL Component Info : 
Module exception_registers_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Fpu 
Detailed RTL Component Info : 
Module PVR__parameterized0 
Detailed RTL Component Info : 
Module MB_LUT6_2__parameterized2 
Detailed RTL Component Info : 
Module Data_Flow_gti__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_mux__parameterized0 
Detailed RTL Component Info : 
Module instr_mux__parameterized0 
Detailed RTL Component Info : 
Module MMU__parameterized0 
Detailed RTL Component Info : 
Module DAXI_interface__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MB_AND2B1L__parameterized0 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized0 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized8 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized10 
Detailed RTL Component Info : 
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_vec__parameterized0 
Detailed RTL Component Info : 
Module mb_sync_vec__parameterized2 
Detailed RTL Component Info : 
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MB_SRL16E__parameterized4 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized6 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0 
Detailed RTL Component Info : 
Module address_hit__parameterized0 
Detailed RTL Component Info : 
Module Debug__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
Module MicroBlaze_GTi__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module MicroBlaze_Core__parameterized0 
Detailed RTL Component Info : 
Module MicroBlaze__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module design_1_microblaze_0_0 
Detailed RTL Component Info : 
Module pselect_mask__parameterized0 
Detailed RTL Component Info : 
Module lmb_mux__parameterized0 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_dlmb_bram_if_cntlr_0 
Detailed RTL Component Info : 
Module lmb_v10__parameterized0 
Detailed RTL Component Info : 
Module design_1_dlmb_v10_0 
Detailed RTL Component Info : 
Module pselect_mask__parameterized2 
Detailed RTL Component Info : 
Module lmb_mux__parameterized2 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module design_1_ilmb_bram_if_cntlr_0 
Detailed RTL Component Info : 
Module design_1_ilmb_v10_0 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module design_1_lmb_bram_0 
Detailed RTL Component Info : 
Module microblaze_0_local_memory_imp_1K0VQXK 
Detailed RTL Component Info : 
Module cdc_sync__parameterized0 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module design_1_rst_clk_wiz_1_100M_0 
Detailed RTL Component Info : 
Module xlconstant 
Detailed RTL Component Info : 
Module design_1_xlconstant_1_0 
Detailed RTL Component Info : 
Module design_1 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:45 ; elapsed = 00:02:52 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse.
ROM "which_pc" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse.
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:48 ; elapsed = 00:02:55 . Memory (MB): peak = 713.508 ; gain = 518.320

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------+--------------------+----------------------+------------+----------------------+
|Module Name | RTL Object          | Inference Criteria | Size (depth X width) | Primitives | Hierarchical Name    | 
+------------+---------------------+--------------------+----------------------+------------+----------------------+
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
|MB_RAM32M   | \Using_FPGA.Native  | User Instantiated  | -                    | RAM32M X 1 | MB_RAM32M->MB_RAM32M | 
+------------+---------------------+--------------------+----------------------+------------+----------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 713.508 ; gain = 518.320

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:53 ; elapsed = 00:03:00 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:03:15 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:16 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_uartlite__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_uartlite__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_reg[15] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_reg[13] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[15] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[13] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[15] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[14] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[13] ) is unused and will be removed from module MDM__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\MDM_Core_I1/Config_Reg_reg[31] ) is unused and will be removed from module MDM__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Exclusive_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Sign_Extend_Sel_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_EE_hold_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_EE_instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Not_FPU_Instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/wb_is_fpu_instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_load_instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_DataBus_Read_Data_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Sel_MEM_Res_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_mul_instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[0] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_PVR_Select_reg[3] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_write_icache_done_i_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_store_instr_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Decode_I/mem_word_access_reg ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[0] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[1] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[2] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[3] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[4] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[5] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[6] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[7] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[8] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[9] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[10] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[11] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[12] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[13] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[14] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[15] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[16] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[17] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[18] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[19] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[20] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[21] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[22] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Synth 8-3332] Sequential element (\MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Use_LUT6.mem_BTR_reg[23] ) is unused and will be removed from module MicroBlaze__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:03:21 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/mask_0_15_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/mask_16_23_inferred :in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:23 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MDM          | MDM_Core_I1/Config_Reg_reg[26]                                                   | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|MDM          | MDM_Core_I1/Config_Reg_reg[10]                                                   | 15     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|MDM          | MDM_Core_I1/Config_Reg_reg[3]                                                    | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | PC_Buffer_reg[3]          | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__4     | ibuffer_reg[3]            | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |GND        |     2|
|5     |INV        |     2|
|6     |LUT1       |    14|
|7     |LUT2       |   135|
|8     |LUT3       |   344|
|9     |LUT4       |   134|
|10    |LUT5       |   180|
|11    |LUT6       |   528|
|12    |LUT6_2     |    80|
|13    |MMCME2_ADV |     1|
|14    |MULT_AND   |     1|
|15    |MUXCY_L    |   135|
|16    |MUXF7      |   117|
|17    |RAM32M     |    16|
|18    |RAMB36E1   |     2|
|19    |SRL16      |     1|
|20    |SRL16E     |   114|
|21    |SRLC16E    |     8|
|22    |VCC        |     1|
|23    |XORCY      |    94|
|24    |FDCE       |   263|
|25    |FDC_1      |     1|
|26    |FDE        |    32|
|27    |FDPE       |     5|
|28    |FDR        |    99|
|29    |FDRE       |  5072|
|30    |FDRE_1     |     1|
|31    |FDS        |     3|
|32    |FDSE       |    53|
|33    |IBUF       |     2|
|34    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------+-----------------------------------------+------+
|      |Instance                                                                          |Module                                   |Cells |
+------+----------------------------------------------------------------------------------+-----------------------------------------+------+
|1     |top                                                                               |                                         |  7447|
|2     |  design_1_i                                                                      |design_1                                 |  7445|
|3     |    axi_interconnect_0                                                            |design_1_axi_interconnect_0_0            |     0|
|4     |    axi_uartlite_0                                                                |design_1_axi_uartlite_0_0                |   222|
|5     |      U0                                                                          |axi_uartlite__parameterized0             |   222|
|6     |        AXI_LITE_IPIF_I                                                           |axi_lite_ipif                            |    65|
|7     |          I_SLAVE_ATTACHMENT                                                      |slave_attachment                         |    65|
|8     |            I_DECODER                                                             |address_decoder                          |    37|
|9     |        UARTLITE_CORE_I                                                           |uartlite_core                            |   157|
|10    |          BAUD_RATE_I                                                             |baudrate                                 |    25|
|11    |          UARTLITE_RX_I                                                           |uartlite_rx                              |    77|
|12    |            DELAY_16_I                                                            |dynshreg_i_f                             |    15|
|13    |            INPUT_DOUBLE_REGS3                                                    |cdc_sync                                 |     7|
|14    |            SRL_FIFO_I                                                            |srl_fifo_f_626                           |    28|
|15    |              I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f_627                       |    28|
|16    |                CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f_628                |    17|
|17    |                DYNSHREG_F_I                                                      |dynshreg_f_629                           |     9|
|18    |          UARTLITE_TX_I                                                           |uartlite_tx                              |    46|
|19    |            MID_START_BIT_SRL16_I                                                 |dynshreg_i_f__parameterized0             |     3|
|20    |            SRL_FIFO_I                                                            |srl_fifo_f                               |    28|
|21    |              I_SRL_FIFO_RBU_F                                                    |srl_fifo_rbu_f                           |    28|
|22    |                CNTR_INCR_DECR_ADDN_F_I                                           |cntr_incr_decr_addn_f                    |    16|
|23    |                DYNSHREG_F_I                                                      |dynshreg_f                               |    11|
|24    |    clk_wiz_0                                                                     |design_1_clk_wiz_0_0                     |     4|
|25    |      inst                                                                        |design_1_clk_wiz_0_0_clk_wiz             |     4|
|26    |    mdm_1                                                                         |design_1_mdm_1_0                         |   225|
|27    |      U0                                                                          |MDM__parameterized0                      |   225|
|28    |        MDM_Core_I1                                                               |MDM_Core__parameterized0                 |   222|
|29    |          JTAG_CONTROL_I                                                          |JTAG_CONTROL__parameterized0             |   172|
|30    |    microblaze_0                                                                  |design_1_microblaze_0_0                  |  6904|
|31    |      U0                                                                          |MicroBlaze__parameterized0               |  6904|
|32    |        MicroBlaze_Core_I                                                         |MicroBlaze_Core__parameterized0          |  2805|
|33    |          \Performance.Core                                                       |MicroBlaze_GTi__parameterized0           |  2795|
|34    |            Data_Flow_I                                                           |Data_Flow_gti__parameterized0            |   679|
|35    |              ALU_I                                                               |ALU__parameterized0                      |   100|
|36    |                \ALL_Bits[0].ALU_Bit_I1                                           |ALU_Bit__parameterized2                  |     6|
|37    |                  \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4__parameterized0                  |     1|
|38    |                  \Last_Bit.I_ALU_LUT_V5                                          |MB_LUT6__parameterized12                 |     1|
|39    |                  \Last_Bit.MULT_AND_I                                            |MB_MULT_AND__parameterized0              |     1|
|40    |                  \Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_624       |     2|
|41    |                  \Last_Bit.Pre_MUXCY_I                                           |MB_MUXCY__parameterized0_625             |     1|
|42    |                \ALL_Bits[10].ALU_Bit_I1                                          |ALU_Bit__parameterized0                  |     3|
|43    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_622            |     1|
|44    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_623       |     2|
|45    |                \ALL_Bits[11].ALU_Bit_I1                                          |ALU_Bit__parameterized0_532              |     3|
|46    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_620            |     1|
|47    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_621       |     2|
|48    |                \ALL_Bits[12].ALU_Bit_I1                                          |ALU_Bit__parameterized0_533              |     3|
|49    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_618            |     1|
|50    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_619       |     2|
|51    |                \ALL_Bits[13].ALU_Bit_I1                                          |ALU_Bit__parameterized0_534              |     3|
|52    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_616            |     1|
|53    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_617       |     2|
|54    |                \ALL_Bits[14].ALU_Bit_I1                                          |ALU_Bit__parameterized0_535              |     3|
|55    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_614            |     1|
|56    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_615       |     2|
|57    |                \ALL_Bits[15].ALU_Bit_I1                                          |ALU_Bit__parameterized0_536              |     3|
|58    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_612            |     1|
|59    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_613       |     2|
|60    |                \ALL_Bits[16].ALU_Bit_I1                                          |ALU_Bit__parameterized0_537              |     3|
|61    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_610            |     1|
|62    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_611       |     2|
|63    |                \ALL_Bits[17].ALU_Bit_I1                                          |ALU_Bit__parameterized0_538              |     3|
|64    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_608            |     1|
|65    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_609       |     2|
|66    |                \ALL_Bits[18].ALU_Bit_I1                                          |ALU_Bit__parameterized0_539              |     3|
|67    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_606            |     1|
|68    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_607       |     2|
|69    |                \ALL_Bits[19].ALU_Bit_I1                                          |ALU_Bit__parameterized0_540              |     3|
|70    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_604            |     1|
|71    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_605       |     2|
|72    |                \ALL_Bits[1].ALU_Bit_I1                                           |ALU_Bit__parameterized0_541              |     3|
|73    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_602            |     1|
|74    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_603       |     2|
|75    |                \ALL_Bits[20].ALU_Bit_I1                                          |ALU_Bit__parameterized0_542              |     3|
|76    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_600            |     1|
|77    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_601       |     2|
|78    |                \ALL_Bits[21].ALU_Bit_I1                                          |ALU_Bit__parameterized0_543              |     3|
|79    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_598            |     1|
|80    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_599       |     2|
|81    |                \ALL_Bits[22].ALU_Bit_I1                                          |ALU_Bit__parameterized0_544              |     3|
|82    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_596            |     1|
|83    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_597       |     2|
|84    |                \ALL_Bits[23].ALU_Bit_I1                                          |ALU_Bit__parameterized0_545              |     3|
|85    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_594            |     1|
|86    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_595       |     2|
|87    |                \ALL_Bits[24].ALU_Bit_I1                                          |ALU_Bit__parameterized0_546              |     3|
|88    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_592            |     1|
|89    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_593       |     2|
|90    |                \ALL_Bits[25].ALU_Bit_I1                                          |ALU_Bit__parameterized0_547              |     3|
|91    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_590            |     1|
|92    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_591       |     2|
|93    |                \ALL_Bits[26].ALU_Bit_I1                                          |ALU_Bit__parameterized0_548              |     3|
|94    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_588            |     1|
|95    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_589       |     2|
|96    |                \ALL_Bits[27].ALU_Bit_I1                                          |ALU_Bit__parameterized0_549              |     3|
|97    |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_586            |     1|
|98    |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_587       |     2|
|99    |                \ALL_Bits[28].ALU_Bit_I1                                          |ALU_Bit__parameterized0_550              |     3|
|100   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_584            |     1|
|101   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_585       |     2|
|102   |                \ALL_Bits[29].ALU_Bit_I1                                          |ALU_Bit__parameterized0_551              |     3|
|103   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_582            |     1|
|104   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_583       |     2|
|105   |                \ALL_Bits[2].ALU_Bit_I1                                           |ALU_Bit__parameterized0_552              |     3|
|106   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_580            |     1|
|107   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_581       |     2|
|108   |                \ALL_Bits[30].ALU_Bit_I1                                          |ALU_Bit__parameterized0_553              |     3|
|109   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_578            |     1|
|110   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_579       |     2|
|111   |                \ALL_Bits[31].ALU_Bit_I1                                          |ALU_Bit__parameterized0_554              |     3|
|112   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_576            |     1|
|113   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_577       |     2|
|114   |                \ALL_Bits[3].ALU_Bit_I1                                           |ALU_Bit__parameterized0_555              |     3|
|115   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_574            |     1|
|116   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_575       |     2|
|117   |                \ALL_Bits[4].ALU_Bit_I1                                           |ALU_Bit__parameterized0_556              |     3|
|118   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_572            |     1|
|119   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_573       |     2|
|120   |                \ALL_Bits[5].ALU_Bit_I1                                           |ALU_Bit__parameterized0_557              |     3|
|121   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_570            |     1|
|122   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_571       |     2|
|123   |                \ALL_Bits[6].ALU_Bit_I1                                           |ALU_Bit__parameterized0_558              |     3|
|124   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_568            |     1|
|125   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_569       |     2|
|126   |                \ALL_Bits[7].ALU_Bit_I1                                           |ALU_Bit__parameterized0_559              |     3|
|127   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_566            |     1|
|128   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_567       |     2|
|129   |                \ALL_Bits[8].ALU_Bit_I1                                           |ALU_Bit__parameterized0_560              |     3|
|130   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0_564            |     1|
|131   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_565       |     2|
|132   |                \ALL_Bits[9].ALU_Bit_I1                                           |ALU_Bit__parameterized0_561              |     3|
|133   |                  \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2__parameterized0                |     1|
|134   |                  \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY__parameterized0_563       |     2|
|135   |                \Use_Carry_Decoding.CarryIn_MUXCY                                 |MB_MUXCY__parameterized0_562             |     1|
|136   |              Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti__parameterized0  |    49|
|137   |              Data_Flow_Logic_I                                                   |Data_Flow_Logic__parameterized0          |    64|
|138   |                \Gen_Bits[0].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_500              |     1|
|139   |                \Gen_Bits[10].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_501              |     1|
|140   |                \Gen_Bits[11].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_502              |     1|
|141   |                \Gen_Bits[12].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_503              |     1|
|142   |                \Gen_Bits[13].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_504              |     1|
|143   |                \Gen_Bits[14].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_505              |     1|
|144   |                \Gen_Bits[15].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_506              |     1|
|145   |                \Gen_Bits[16].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_507              |     1|
|146   |                \Gen_Bits[17].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_508              |     1|
|147   |                \Gen_Bits[18].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_509              |     1|
|148   |                \Gen_Bits[19].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_510              |     1|
|149   |                \Gen_Bits[1].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_511              |     1|
|150   |                \Gen_Bits[20].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_512              |     1|
|151   |                \Gen_Bits[21].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_513              |     1|
|152   |                \Gen_Bits[22].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_514              |     1|
|153   |                \Gen_Bits[23].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_515              |     1|
|154   |                \Gen_Bits[24].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_516              |     1|
|155   |                \Gen_Bits[25].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_517              |     1|
|156   |                \Gen_Bits[26].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_518              |     1|
|157   |                \Gen_Bits[27].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_519              |     1|
|158   |                \Gen_Bits[28].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_520              |     1|
|159   |                \Gen_Bits[29].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_521              |     1|
|160   |                \Gen_Bits[2].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_522              |     1|
|161   |                \Gen_Bits[30].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_523              |     1|
|162   |                \Gen_Bits[31].MEM_EX_Result_Inst                                  |MB_FDRE__parameterized0_524              |     1|
|163   |                \Gen_Bits[3].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_525              |     1|
|164   |                \Gen_Bits[4].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_526              |     1|
|165   |                \Gen_Bits[5].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_527              |     1|
|166   |                \Gen_Bits[6].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_528              |     1|
|167   |                \Gen_Bits[7].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_529              |     1|
|168   |                \Gen_Bits[8].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_530              |     1|
|169   |                \Gen_Bits[9].MEM_EX_Result_Inst                                   |MB_FDRE__parameterized0_531              |     1|
|170   |              Operand_Select_I                                                    |Operand_Select_gti__parameterized0       |   248|
|171   |                \Gen_Bit[0].MUXF7_I1                                              |MB_MUXF7__parameterized0_468             |     1|
|172   |                \Gen_Bit[10].MUXF7_I1                                             |MB_MUXF7__parameterized0_469             |     1|
|173   |                \Gen_Bit[11].MUXF7_I1                                             |MB_MUXF7__parameterized0_470             |     1|
|174   |                \Gen_Bit[12].MUXF7_I1                                             |MB_MUXF7__parameterized0_471             |     1|
|175   |                \Gen_Bit[13].MUXF7_I1                                             |MB_MUXF7__parameterized0_472             |     1|
|176   |                \Gen_Bit[14].MUXF7_I1                                             |MB_MUXF7__parameterized0_473             |     1|
|177   |                \Gen_Bit[15].MUXF7_I1                                             |MB_MUXF7__parameterized0_474             |     1|
|178   |                \Gen_Bit[16].MUXF7_I1                                             |MB_MUXF7__parameterized0_475             |     1|
|179   |                \Gen_Bit[17].MUXF7_I1                                             |MB_MUXF7__parameterized0_476             |     1|
|180   |                \Gen_Bit[18].MUXF7_I1                                             |MB_MUXF7__parameterized0_477             |     1|
|181   |                \Gen_Bit[19].MUXF7_I1                                             |MB_MUXF7__parameterized0_478             |     1|
|182   |                \Gen_Bit[1].MUXF7_I1                                              |MB_MUXF7__parameterized0_479             |     1|
|183   |                \Gen_Bit[20].MUXF7_I1                                             |MB_MUXF7__parameterized0_480             |     1|
|184   |                \Gen_Bit[21].MUXF7_I1                                             |MB_MUXF7__parameterized0_481             |     1|
|185   |                \Gen_Bit[22].MUXF7_I1                                             |MB_MUXF7__parameterized0_482             |     1|
|186   |                \Gen_Bit[23].MUXF7_I1                                             |MB_MUXF7__parameterized0_483             |     1|
|187   |                \Gen_Bit[24].MUXF7_I1                                             |MB_MUXF7__parameterized0_484             |     1|
|188   |                \Gen_Bit[25].MUXF7_I1                                             |MB_MUXF7__parameterized0_485             |     1|
|189   |                \Gen_Bit[26].MUXF7_I1                                             |MB_MUXF7__parameterized0_486             |     1|
|190   |                \Gen_Bit[27].MUXF7_I1                                             |MB_MUXF7__parameterized0_487             |     1|
|191   |                \Gen_Bit[28].MUXF7_I1                                             |MB_MUXF7__parameterized0_488             |     1|
|192   |                \Gen_Bit[29].MUXF7_I1                                             |MB_MUXF7__parameterized0_489             |     1|
|193   |                \Gen_Bit[2].MUXF7_I1                                              |MB_MUXF7__parameterized0_490             |     1|
|194   |                \Gen_Bit[30].MUXF7_I1                                             |MB_MUXF7__parameterized0_491             |     1|
|195   |                \Gen_Bit[31].MUXF7_I1                                             |MB_MUXF7__parameterized0_492             |     1|
|196   |                \Gen_Bit[3].MUXF7_I1                                              |MB_MUXF7__parameterized0_493             |     1|
|197   |                \Gen_Bit[4].MUXF7_I1                                              |MB_MUXF7__parameterized0_494             |     1|
|198   |                \Gen_Bit[5].MUXF7_I1                                              |MB_MUXF7__parameterized0_495             |     1|
|199   |                \Gen_Bit[6].MUXF7_I1                                              |MB_MUXF7__parameterized0_496             |     1|
|200   |                \Gen_Bit[7].MUXF7_I1                                              |MB_MUXF7__parameterized0_497             |     1|
|201   |                \Gen_Bit[8].MUXF7_I1                                              |MB_MUXF7__parameterized0_498             |     1|
|202   |                \Gen_Bit[9].MUXF7_I1                                              |MB_MUXF7__parameterized0_499             |     1|
|203   |              Register_File_I                                                     |Register_File_gti__parameterized0        |    17|
|204   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M__parameterized0                |     2|
|205   |                \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M__parameterized0_453            |     1|
|206   |                \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M__parameterized0_454            |     1|
|207   |                \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M__parameterized0_455            |     1|
|208   |                \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M__parameterized0_456            |     1|
|209   |                \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M__parameterized0_457            |     1|
|210   |                \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M__parameterized0_458            |     1|
|211   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M__parameterized0_459            |     1|
|212   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M__parameterized0_460            |     1|
|213   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M__parameterized0_461            |     1|
|214   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M__parameterized0_462            |     1|
|215   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M__parameterized0_463            |     1|
|216   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M__parameterized0_464            |     1|
|217   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M__parameterized0_465            |     1|
|218   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M__parameterized0_466            |     1|
|219   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M__parameterized0_467            |     1|
|220   |              Shift_Logic_Module_I                                                |Shift_Logic_Module_gti__parameterized0   |    34|
|221   |                \ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18                 |     1|
|222   |                \ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_424             |     1|
|223   |                \ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_425             |     1|
|224   |                \ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_426             |     1|
|225   |                \ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_427             |     1|
|226   |                \ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_428             |     1|
|227   |                \ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                             |MB_LUT6__parameterized18_429             |     1|
|228   |                \ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16                 |     1|
|229   |                \ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_430             |     1|
|230   |                \ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_431             |     1|
|231   |                \ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_432             |     1|
|232   |                \ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_433             |     1|
|233   |                \ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_434             |     1|
|234   |                \ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_435             |     1|
|235   |                \ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_436             |     1|
|236   |                \ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                           |MB_LUT6__parameterized16_437             |     1|
|237   |                \ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14                 |     1|
|238   |                \ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_438             |     1|
|239   |                \ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_439             |     1|
|240   |                \ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_440             |     1|
|241   |                \ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_441             |     1|
|242   |                \ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_442             |     1|
|243   |                \ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_443             |     1|
|244   |                \ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_444             |     1|
|245   |                \ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                              |MB_LUT6__parameterized14_445             |     1|
|246   |                \ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_446             |     1|
|247   |                \ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_447             |     1|
|248   |                \ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_448             |     1|
|249   |                \ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_449             |     1|
|250   |                \ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_450             |     1|
|251   |                \ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_451             |     1|
|252   |                \ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                              |MB_LUT6__parameterized18_452             |     1|
|253   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                |MB_MUXCY__parameterized0_314             |     1|
|254   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                  |MB_MUXCY__parameterized0_315             |     1|
|255   |              \Using_DAXI_ALU_Carry.direct_lut_INST                               |MB_LUT6_2__parameterized2                |     1|
|256   |              Zero_Detect_I                                                       |Zero_Detect_gti__parameterized0          |     7|
|257   |                Part_Of_Zero_Carry_Start                                          |MB_MUXCY__parameterized0_417             |     1|
|258   |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_418             |     1|
|259   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_419             |     1|
|260   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_420             |     1|
|261   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_421             |     1|
|262   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_422             |     1|
|263   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |MB_MUXCY__parameterized0_423             |     1|
|264   |              exception_registers_I1                                              |exception_registers_gti__parameterized0  |   136|
|265   |                CarryIn_MUXCY                                                     |MB_MUXCY__parameterized0_322             |     1|
|266   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6                |     1|
|267   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_323       |     1|
|268   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE__parameterized0                   |     1|
|269   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_324            |     1|
|270   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_325       |     2|
|271   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE__parameterized0_326               |     1|
|272   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_327            |     1|
|273   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_328       |     2|
|274   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE__parameterized0_329               |     1|
|275   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_330            |     1|
|276   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_331       |     2|
|277   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE__parameterized0_332               |     1|
|278   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_333            |     1|
|279   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_334       |     2|
|280   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE__parameterized0_335               |     1|
|281   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_336            |     1|
|282   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_337       |     2|
|283   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE__parameterized0_338               |     1|
|284   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_339            |     1|
|285   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_340       |     2|
|286   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE__parameterized0_341               |     1|
|287   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_342            |     1|
|288   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_343       |     2|
|289   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE__parameterized0_344               |     2|
|290   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_345            |     1|
|291   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_346       |     2|
|292   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE__parameterized0_347               |     2|
|293   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_348            |     1|
|294   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_349       |     2|
|295   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE__parameterized0_350               |     2|
|296   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_351            |     1|
|297   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_352       |     2|
|298   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE__parameterized0_353               |     2|
|299   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_354            |     1|
|300   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_355       |     2|
|301   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE__parameterized0_356               |     1|
|302   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_357            |     1|
|303   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_358       |     2|
|304   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE__parameterized0_359               |     2|
|305   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_360            |     1|
|306   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_361       |     2|
|307   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE__parameterized0_362               |     2|
|308   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_363            |     1|
|309   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_364       |     2|
|310   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE__parameterized0_365               |     2|
|311   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_366            |     1|
|312   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_367       |     2|
|313   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE__parameterized0_368               |     2|
|314   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_369            |     1|
|315   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_370       |     2|
|316   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE__parameterized0_371               |     1|
|317   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_372            |     1|
|318   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_373       |     2|
|319   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE__parameterized0_374               |     1|
|320   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_375            |     1|
|321   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_376       |     2|
|322   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE__parameterized0_377               |     1|
|323   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_378            |     1|
|324   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_379       |     2|
|325   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE__parameterized0_380               |     1|
|326   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_381            |     1|
|327   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_382       |     2|
|328   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE__parameterized0_383               |     1|
|329   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_384            |     1|
|330   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_385       |     2|
|331   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE__parameterized0_386               |     1|
|332   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_387            |     1|
|333   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_388       |     2|
|334   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE__parameterized0_389               |     1|
|335   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_390            |     1|
|336   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_391       |     2|
|337   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE__parameterized0_392               |     1|
|338   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized6_393            |     1|
|339   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                     |MB_MUXCY_XORCY__parameterized0_394       |     2|
|340   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE__parameterized0_395               |     1|
|341   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_396            |     1|
|342   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_397       |     2|
|343   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE__parameterized0_398               |     1|
|344   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_399            |     1|
|345   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_400       |     2|
|346   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE__parameterized0_401               |     1|
|347   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_402            |     1|
|348   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_403       |     2|
|349   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE__parameterized0_404               |     1|
|350   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_405            |     1|
|351   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_406       |     2|
|352   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE__parameterized0_407               |     1|
|353   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_408            |     1|
|354   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_409       |     2|
|355   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE__parameterized0_410               |     1|
|356   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_411            |     1|
|357   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_412       |     2|
|358   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE__parameterized0_413               |     1|
|359   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized6_414            |     1|
|360   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                      |MB_MUXCY_XORCY__parameterized0_415       |     2|
|361   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE__parameterized0_416               |     1|
|362   |              msr_reg_i                                                           |msr_reg_gti__parameterized0              |    21|
|363   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |MB_FDR__parameterized0_316               |     2|
|364   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |MB_FDR__parameterized0_317               |     5|
|365   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |MB_FDR__parameterized0_318               |     2|
|366   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |MB_FDR__parameterized0_319               |     2|
|367   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |MB_FDR__parameterized0_320               |     2|
|368   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |MB_FDR__parameterized0_321               |     2|
|369   |            Decode_I                                                              |Decode_gti__parameterized0               |  1366|
|370   |              PC_Module_I                                                         |PC_Module_gti__parameterized0            |   404|
|371   |                \Incr_PC[0].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0           |     1|
|372   |                \Incr_PC[10].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_221       |     2|
|373   |                \Incr_PC[11].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_222       |     2|
|374   |                \Incr_PC[12].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_223       |     2|
|375   |                \Incr_PC[13].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_224       |     2|
|376   |                \Incr_PC[14].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_225       |     2|
|377   |                \Incr_PC[15].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_226       |     2|
|378   |                \Incr_PC[16].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_227       |     2|
|379   |                \Incr_PC[17].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_228       |     2|
|380   |                \Incr_PC[18].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_229       |     2|
|381   |                \Incr_PC[19].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_230       |     2|
|382   |                \Incr_PC[1].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_231       |     2|
|383   |                \Incr_PC[20].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_232       |     2|
|384   |                \Incr_PC[21].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_233       |     2|
|385   |                \Incr_PC[22].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_234       |     2|
|386   |                \Incr_PC[23].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_235       |     2|
|387   |                \Incr_PC[24].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_236       |     2|
|388   |                \Incr_PC[25].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_237       |     2|
|389   |                \Incr_PC[26].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_238       |     2|
|390   |                \Incr_PC[27].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_239       |     2|
|391   |                \Incr_PC[28].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_240       |     2|
|392   |                \Incr_PC[29].MUXCY_XOR_I                                          |MB_MUXCY_XORCY__parameterized0_241       |     2|
|393   |                \Incr_PC[2].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_242       |     2|
|394   |                \Incr_PC[3].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_243       |     2|
|395   |                \Incr_PC[4].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_244       |     2|
|396   |                \Incr_PC[5].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_245       |     2|
|397   |                \Incr_PC[6].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_246       |     2|
|398   |                \Incr_PC[7].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_247       |     2|
|399   |                \Incr_PC[8].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_248       |     2|
|400   |                \Incr_PC[9].MUXCY_XOR_I                                           |MB_MUXCY_XORCY__parameterized0_249       |     2|
|401   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR__parameterized0_250               |     3|
|402   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_251             |     1|
|403   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR__parameterized0_252               |     4|
|404   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_253             |     1|
|405   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR__parameterized0_254               |     4|
|406   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_255             |     1|
|407   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR__parameterized0_256               |     4|
|408   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_257             |     1|
|409   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR__parameterized0_258               |     4|
|410   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_259             |     1|
|411   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR__parameterized0_260               |     4|
|412   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_261             |     1|
|413   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR__parameterized0_262               |     4|
|414   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_263             |     1|
|415   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR__parameterized0_264               |     4|
|416   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_265             |     1|
|417   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR__parameterized0_266               |     4|
|418   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_267             |     1|
|419   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR__parameterized0_268               |     4|
|420   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_269             |     1|
|421   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR__parameterized0_270               |     4|
|422   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_271             |     1|
|423   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR__parameterized0_272               |     4|
|424   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_273             |     1|
|425   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR__parameterized0_274               |     4|
|426   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_275             |     1|
|427   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR__parameterized0_276               |     4|
|428   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_277             |     1|
|429   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR__parameterized0_278               |     4|
|430   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_279             |     1|
|431   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR__parameterized0_280               |     4|
|432   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_281             |     1|
|433   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR__parameterized0_282               |     4|
|434   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_283             |     1|
|435   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR__parameterized0_284               |     4|
|436   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_285             |     1|
|437   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR__parameterized0_286               |     4|
|438   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_287             |     1|
|439   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR__parameterized0_288               |     4|
|440   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_289             |     1|
|441   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR__parameterized0_290               |     3|
|442   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_291             |     1|
|443   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR__parameterized0_292               |     3|
|444   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_293             |     1|
|445   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR__parameterized0_294               |     4|
|446   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_295             |     1|
|447   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR__parameterized0_296               |     3|
|448   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_297             |     1|
|449   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR__parameterized0_298               |     6|
|450   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |MB_MUXF7__parameterized0_299             |     1|
|451   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR__parameterized0_300               |     4|
|452   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_301             |     1|
|453   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR__parameterized0_302               |     4|
|454   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_303             |     1|
|455   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR__parameterized0_304               |     4|
|456   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_305             |     1|
|457   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR__parameterized0_306               |     4|
|458   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_307             |     1|
|459   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR__parameterized0_308               |     4|
|460   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_309             |     1|
|461   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR__parameterized0_310               |     4|
|462   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_311             |     1|
|463   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR__parameterized0_312               |     4|
|464   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |MB_MUXF7__parameterized0_313             |     1|
|465   |              PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti__parameterized0      |   548|
|466   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR__parameterized0_127               |     7|
|467   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |MB_LUT6__parameterized0                  |     1|
|468   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR__parameterized0_128               |     2|
|469   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |MB_LUT6__parameterized0_129              |     1|
|470   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR__parameterized0_130               |     1|
|471   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |MB_LUT6__parameterized0_131              |     1|
|472   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR__parameterized0_132               |    45|
|473   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |MB_LUT6__parameterized0_133              |     1|
|474   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |MB_LUT6__parameterized2                  |     1|
|475   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |MB_MUXF7__parameterized0                 |     1|
|476   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR__parameterized0_134               |    16|
|477   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_135             |     1|
|478   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR__parameterized0_136               |     6|
|479   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_137             |     1|
|480   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR__parameterized0_138               |     2|
|481   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_139             |     1|
|482   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR__parameterized0_140               |     6|
|483   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_141             |     1|
|484   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR__parameterized0_142               |     3|
|485   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_143             |     1|
|486   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR__parameterized0_144               |     1|
|487   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_145             |     1|
|488   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR__parameterized0_146               |     1|
|489   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_147             |     1|
|490   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR__parameterized0_148               |    19|
|491   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_149             |     1|
|492   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR__parameterized0_150               |     2|
|493   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_151             |     1|
|494   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR__parameterized0_152               |     1|
|495   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_153             |     1|
|496   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR__parameterized0_154               |     1|
|497   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_155             |     1|
|498   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR__parameterized0_156               |     8|
|499   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_157             |     1|
|500   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR__parameterized0_158               |     2|
|501   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_159             |     1|
|502   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR__parameterized0_160               |     4|
|503   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_161             |     1|
|504   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR__parameterized0_162               |     2|
|505   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_163             |     1|
|506   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR__parameterized0_164               |     1|
|507   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_165             |     1|
|508   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR__parameterized0_166               |     1|
|509   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_167             |     1|
|510   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR__parameterized0_168               |     4|
|511   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_169             |     1|
|512   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR__parameterized0_170               |     3|
|513   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_171             |     1|
|514   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR__parameterized0_172               |     2|
|515   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_173             |     1|
|516   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR__parameterized0_174               |     1|
|517   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_175             |     1|
|518   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR__parameterized0_176               |     5|
|519   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_177             |     1|
|520   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR__parameterized0_178               |     3|
|521   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_179             |     1|
|522   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR__parameterized0_180               |     2|
|523   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_181             |     1|
|524   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR__parameterized0_182               |     6|
|525   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_183             |     1|
|526   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |MB_FDR__parameterized0_184               |     2|
|527   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_185             |     1|
|528   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |MB_FDR__parameterized0_186               |     1|
|529   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_187             |     1|
|530   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |MB_FDR__parameterized0_188               |     1|
|531   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_189             |     1|
|532   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |MB_FDR__parameterized0_190               |     5|
|533   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_191             |     1|
|534   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |MB_FDR__parameterized0_192               |    38|
|535   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_193             |     1|
|536   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |MB_FDR__parameterized0_194               |     3|
|537   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_195             |     1|
|538   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |MB_FDR__parameterized0_196               |     1|
|539   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_197             |     1|
|540   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |MB_FDR__parameterized0_198               |     3|
|541   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_199             |     1|
|542   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR__parameterized0_200               |     5|
|543   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_201             |     1|
|544   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |MB_FDR__parameterized0_202               |     4|
|545   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_203             |     1|
|546   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |MB_FDR__parameterized0_204               |     5|
|547   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_205             |     1|
|548   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |MB_FDR__parameterized0_206               |     3|
|549   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |MB_MUXF7__parameterized0_207             |     1|
|550   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR__parameterized0_208               |     5|
|551   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_209             |     1|
|552   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR__parameterized0_210               |    54|
|553   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_211             |     1|
|554   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR__parameterized0_212               |    19|
|555   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_213             |     1|
|556   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR__parameterized0_214               |    35|
|557   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_215             |     1|
|558   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR__parameterized0_216               |     3|
|559   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_217             |     1|
|560   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR__parameterized0_218               |     5|
|561   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |MB_MUXF7__parameterized0_219             |     1|
|562   |                Last_Sel_DFF                                                      |MB_FDS__parameterized0                   |    44|
|563   |                Mux_Select_Empty_LUT6                                             |MB_LUT6__parameterized4                  |     1|
|564   |                Mux_Select_OF_Valid_LUT6                                          |MB_LUT6__parameterized6                  |     1|
|565   |                OF_Valid_DFF                                                      |MB_FDR__parameterized0_220               |    60|
|566   |              \Use_MuxCy[10].OF_Piperun_Stage                                     |microblaze_v9_4_carry_and                |     1|
|567   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_126             |     1|
|568   |              \Use_MuxCy[1].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_70             |     1|
|569   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_125             |     1|
|570   |              \Use_MuxCy[2].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_71             |     1|
|571   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_124             |     1|
|572   |              \Use_MuxCy[3].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_72             |     1|
|573   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_123             |     1|
|574   |              \Use_MuxCy[4].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_73             |     1|
|575   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_122             |     1|
|576   |              \Use_MuxCy[5].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_74             |     1|
|577   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_121             |     1|
|578   |              \Use_MuxCy[6].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_75             |     1|
|579   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_120             |     1|
|580   |              \Use_MuxCy[7].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_76             |     1|
|581   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_119             |     1|
|582   |              \Use_MuxCy[8].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_77             |     1|
|583   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_118             |     1|
|584   |              \Use_MuxCy[9].OF_Piperun_Stage                                      |microblaze_v9_4_carry_and_78             |     1|
|585   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_117             |     1|
|586   |              \Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                         |MB_FDRE__parameterized0                  |     2|
|587   |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                         |MB_FDRE__parameterized0_79               |     2|
|588   |              \Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                         |MB_FDRE__parameterized0_80               |     2|
|589   |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                         |MB_FDRE__parameterized0_81               |     2|
|590   |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                         |MB_FDRE__parameterized0_82               |     2|
|591   |              \Using_FPGA_2.ex_byte_access_i_Inst                                 |MB_FDRE__parameterized0_83               |     1|
|592   |              \Using_FPGA_2.ex_doublet_access_i_Inst                              |MB_FDRE__parameterized0_84               |     3|
|593   |              \Using_FPGA_2.ex_is_load_instr_Inst                                 |MB_FDRE__parameterized0_85               |     4|
|594   |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |MB_FDRE__parameterized0_86               |     1|
|595   |              \Using_FPGA_2.ex_is_swx_instr_Inst                                  |MB_FDRE__parameterized0_87               |     6|
|596   |              \Using_FPGA_2.ex_load_store_instr_Inst                              |MB_FDRE__parameterized0_88               |     5|
|597   |              \Using_FPGA_2.ex_reverse_mem_access_inst                            |MB_FDRE__parameterized0_89               |     3|
|598   |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |MB_FDRE__parameterized0_90               |     4|
|599   |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |MB_FDR__parameterized0                   |     4|
|600   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |MB_LUT6__parameterized8                  |     1|
|601   |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |MB_LUT6__parameterized10                 |     1|
|602   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |MB_LUT6__parameterized8_91               |     1|
|603   |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |MB_LUT6__parameterized10_92              |     1|
|604   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |MB_LUT6__parameterized8_93               |     1|
|605   |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |MB_LUT6__parameterized10_94              |     1|
|606   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |MB_LUT6__parameterized8_95               |     1|
|607   |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |MB_LUT6__parameterized10_96              |     1|
|608   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |MB_LUT6__parameterized8_97               |     1|
|609   |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |MB_LUT6__parameterized10_98              |     1|
|610   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |MB_LUT6__parameterized8_99               |     1|
|611   |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |MB_LUT6__parameterized10_100             |     1|
|612   |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                   |microblaze_v9_4_carry_and_101            |     1|
|613   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_116             |     1|
|614   |              if_pc_incr_carry_and_0                                              |microblaze_v9_4_carry_and_102            |     1|
|615   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_115             |     1|
|616   |              if_pc_incr_carry_and_3                                              |microblaze_v9_4_carry_and_103            |     1|
|617   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_114             |     1|
|618   |              jump_logic_I1                                                       |jump_logic                               |    20|
|619   |                MUXCY_JUMP_CARRY                                                  |MB_MUXCY__parameterized0_108             |     1|
|620   |                MUXCY_JUMP_CARRY2                                                 |MB_MUXCY__parameterized0_109             |     1|
|621   |                MUXCY_JUMP_CARRY3                                                 |MB_MUXCY__parameterized0_110             |     1|
|622   |                MUXCY_JUMP_CARRY4                                                 |MB_MUXCY__parameterized0_111             |     1|
|623   |                MUXCY_JUMP_CARRY5                                                 |MB_MUXCY__parameterized0_112             |     1|
|624   |                MUXCY_JUMP_CARRY6                                                 |MB_MUXCY__parameterized0_113             |     1|
|625   |              mem_PipeRun_carry_and                                               |microblaze_v9_4_carry_and_104            |     1|
|626   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_107             |     1|
|627   |              mem_wait_on_ready_N_carry_or                                        |microblaze_v9_4_carry_or_105             |     1|
|628   |                MUXCY_I                                                           |MB_MUXCY__parameterized0_106             |     1|
|629   |            \Use_DBUS.DAXI_Interface_I1                                           |DAXI_interface__parameterized0           |   102|
|630   |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L__parameterized0               |     1|
|631   |            \Use_Debug_Logic.Master_Core.Debug_Perf                               |Debug__parameterized0                    |   527|
|632   |              SRL16E_1                                                            |MB_SRL16E__parameterized0                |     1|
|633   |              SRL16E_2                                                            |MB_SRL16E__parameterized2                |     1|
|634   |              SRL16E_3                                                            |MB_SRL16E__parameterized8                |     1|
|635   |              SRL16E_4                                                            |MB_SRL16E__parameterized10               |     5|
|636   |              SRL16E_7                                                            |MB_SRL16E__parameterized2_16             |     1|
|637   |              SRL16E_8                                                            |MB_SRL16E__parameterized2_17             |     1|
|638   |              \The_Cache_Addresses[1].SRL16E_Cache_I                              |MB_SRL16E__parameterized4                |     1|
|639   |              \The_Cache_Addresses[2].SRL16E_Cache_I                              |MB_SRL16E__parameterized6                |     2|
|640   |              \The_Cache_Addresses[3].SRL16E_Cache_I                              |MB_SRL16E__parameterized2_18             |     1|
|641   |              \The_Cache_Addresses[4].SRL16E_Cache_I                              |MB_SRL16E__parameterized2_19             |     1|
|642   |              \The_Cache_Addresses[5].SRL16E_Cache_I                              |MB_SRL16E__parameterized4_20             |     1|
|643   |              \The_Cache_Addresses[6].SRL16E_Cache_I                              |MB_SRL16E__parameterized6_21             |     2|
|644   |              \The_Cache_Addresses[7].SRL16E_Cache_I                              |MB_SRL16E__parameterized2_22             |     1|
|645   |              \The_Cache_Addresses[8].SRL16E_Cache_I                              |MB_SRL16E__parameterized2_23             |     1|
|646   |              \Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                  |address_hit__parameterized0              |    20|
|647   |                \Compare[0].MUXCY_I                                               |MB_MUXCY__parameterized0_54              |     1|
|648   |                \Compare[0].SRLC16E_I                                             |MB_SRLC16E__parameterized0               |     3|
|649   |                \Compare[1].MUXCY_I                                               |MB_MUXCY__parameterized0_55              |     1|
|650   |                \Compare[1].SRLC16E_I                                             |MB_SRLC16E__parameterized0_56            |     1|
|651   |                \Compare[2].MUXCY_I                                               |MB_MUXCY__parameterized0_57              |     1|
|652   |                \Compare[2].SRLC16E_I                                             |MB_SRLC16E__parameterized0_58            |     1|
|653   |                \Compare[3].MUXCY_I                                               |MB_MUXCY__parameterized0_59              |     1|
|654   |                \Compare[3].SRLC16E_I                                             |MB_SRLC16E__parameterized0_60            |     1|
|655   |                \Compare[4].MUXCY_I                                               |MB_MUXCY__parameterized0_61              |     1|
|656   |                \Compare[4].SRLC16E_I                                             |MB_SRLC16E__parameterized0_62            |     1|
|657   |                \Compare[5].MUXCY_I                                               |MB_MUXCY__parameterized0_63              |     1|
|658   |                \Compare[5].SRLC16E_I                                             |MB_SRLC16E__parameterized0_64            |     1|
|659   |                \Compare[6].MUXCY_I                                               |MB_MUXCY__parameterized0_65              |     1|
|660   |                \Compare[6].SRLC16E_I                                             |MB_SRLC16E__parameterized0_66            |     1|
|661   |                \Compare[7].MUXCY_I                                               |MB_MUXCY__parameterized0_67              |     1|
|662   |                \Compare[7].SRLC16E_I                                             |MB_SRLC16E__parameterized0_68            |     2|
|663   |                \The_First_BreakPoints.MUXCY_Post                                 |MB_MUXCY__parameterized0_69              |     1|
|664   |              sync_dbg_brk_hit                                                    |mb_sync_bit__parameterized2              |     2|
|665   |              sync_dbg_hit                                                        |mb_sync_vec__parameterized0              |    32|
|666   |                \sync_bits[0].sync_bit                                            |mb_sync_bit__parameterized2_38           |     2|
|667   |                \sync_bits[10].sync_bit                                           |mb_sync_bit__parameterized2_39           |     2|
|668   |                \sync_bits[11].sync_bit                                           |mb_sync_bit__parameterized2_40           |     2|
|669   |                \sync_bits[12].sync_bit                                           |mb_sync_bit__parameterized2_41           |     2|
|670   |                \sync_bits[13].sync_bit                                           |mb_sync_bit__parameterized2_42           |     2|
|671   |                \sync_bits[14].sync_bit                                           |mb_sync_bit__parameterized2_43           |     2|
|672   |                \sync_bits[15].sync_bit                                           |mb_sync_bit__parameterized2_44           |     2|
|673   |                \sync_bits[1].sync_bit                                            |mb_sync_bit__parameterized2_45           |     2|
|674   |                \sync_bits[2].sync_bit                                            |mb_sync_bit__parameterized2_46           |     2|
|675   |                \sync_bits[3].sync_bit                                            |mb_sync_bit__parameterized2_47           |     2|
|676   |                \sync_bits[4].sync_bit                                            |mb_sync_bit__parameterized2_48           |     2|
|677   |                \sync_bits[5].sync_bit                                            |mb_sync_bit__parameterized2_49           |     2|
|678   |                \sync_bits[6].sync_bit                                            |mb_sync_bit__parameterized2_50           |     2|
|679   |                \sync_bits[7].sync_bit                                            |mb_sync_bit__parameterized2_51           |     2|
|680   |                \sync_bits[8].sync_bit                                            |mb_sync_bit__parameterized2_52           |     2|
|681   |                \sync_bits[9].sync_bit                                            |mb_sync_bit__parameterized2_53           |     2|
|682   |              sync_running_clock                                                  |mb_sync_bit__parameterized2_24           |     2|
|683   |              sync_sample                                                         |mb_sync_vec__parameterized2              |    27|
|684   |                \sync_bits[0].sync_bit                                            |mb_sync_bit__parameterized0_29           |     3|
|685   |                \sync_bits[1].sync_bit                                            |mb_sync_bit__parameterized0_30           |     3|
|686   |                \sync_bits[2].sync_bit                                            |mb_sync_bit__parameterized0_31           |     3|
|687   |                \sync_bits[3].sync_bit                                            |mb_sync_bit__parameterized0_32           |     3|
|688   |                \sync_bits[4].sync_bit                                            |mb_sync_bit__parameterized0_33           |     3|
|689   |                \sync_bits[5].sync_bit                                            |mb_sync_bit__parameterized0_34           |     4|
|690   |                \sync_bits[6].sync_bit                                            |mb_sync_bit__parameterized0_35           |     3|
|691   |                \sync_bits[7].sync_bit                                            |mb_sync_bit__parameterized0_36           |     3|
|692   |                \sync_bits[8].sync_bit                                            |mb_sync_bit__parameterized0_37           |     2|
|693   |              sync_sleep                                                          |mb_sync_bit__parameterized2_25           |     2|
|694   |              sync_stack_violation_occurence                                      |mb_sync_bit__parameterized2_26           |     2|
|695   |              sync_stop_CPU                                                       |mb_sync_bit__parameterized2_27           |     2|
|696   |              sync_trig_ack_in_0                                                  |mb_sync_bit__parameterized4              |     2|
|697   |              sync_trig_out_0                                                     |mb_sync_bit__parameterized4_28           |     4|
|698   |            instr_mux_I                                                           |instr_mux__parameterized0                |    16|
|699   |              \Mux_LD.LD_inst                                                     |mux_bus__parameterized0                  |    16|
|700   |                \Mux_Loop[0].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4                |     1|
|701   |                \Mux_Loop[10].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_1              |     1|
|702   |                \Mux_Loop[11].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_2              |     1|
|703   |                \Mux_Loop[12].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_3              |     1|
|704   |                \Mux_Loop[13].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_4              |     1|
|705   |                \Mux_Loop[14].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_5              |     1|
|706   |                \Mux_Loop[15].I_MUX_LUT6                                          |MB_LUT6_2__parameterized4_6              |     1|
|707   |                \Mux_Loop[1].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_7              |     1|
|708   |                \Mux_Loop[2].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_8              |     1|
|709   |                \Mux_Loop[3].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_9              |     1|
|710   |                \Mux_Loop[4].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_10             |     1|
|711   |                \Mux_Loop[5].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_11             |     1|
|712   |                \Mux_Loop[6].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_12             |     1|
|713   |                \Mux_Loop[7].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_13             |     1|
|714   |                \Mux_Loop[8].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_14             |     1|
|715   |                \Mux_Loop[9].I_MUX_LUT6                                           |MB_LUT6_2__parameterized4_15             |     1|
|716   |            mem_databus_ready_sel_carry_or                                        |microblaze_v9_4_carry_or                 |     1|
|717   |              MUXCY_I                                                             |MB_MUXCY__parameterized0                 |     1|
|718   |          Reset_DFF                                                               |mb_sync_bit__parameterized0              |    10|
|719   |    rst_clk_wiz_1_100M                                                            |design_1_rst_clk_wiz_1_100M_0            |    68|
|720   |      U0                                                                          |proc_sys_reset__parameterized0           |    68|
|721   |        EXT_LPF                                                                   |lpf                                      |    23|
|722   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                              |cdc_sync__parameterized0                 |     5|
|723   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                              |cdc_sync__parameterized0_0               |     5|
|724   |        SEQ                                                                       |sequence                                 |    40|
|725   |          SEQ_COUNTER                                                             |upcnt_n                                  |    14|
|726   |    xlconstant_1                                                                  |design_1_xlconstant_1_0                  |     0|
|727   |    microblaze_0_local_memory                                                     |microblaze_0_local_memory_imp_1K0VQXK    |    20|
|728   |      dlmb_bram_if_cntlr                                                          |design_1_dlmb_bram_if_cntlr_0            |     8|
|729   |        U0                                                                        |lmb_bram_if_cntlr__parameterized0        |     8|
|730   |      dlmb_v10                                                                    |design_1_dlmb_v10_0                      |     1|
|731   |        U0                                                                        |lmb_v10__parameterized0__1               |     1|
|732   |      ilmb_bram_if_cntlr                                                          |design_1_ilmb_bram_if_cntlr_0            |     7|
|733   |        U0                                                                        |lmb_bram_if_cntlr__parameterized2        |     7|
|734   |      ilmb_v10                                                                    |design_1_ilmb_v10_0                      |     1|
|735   |        U0                                                                        |lmb_v10__parameterized0                  |     1|
|736   |      lmb_bram                                                                    |design_1_lmb_bram_0                      |     2|
|737   |        U0                                                                        |blk_mem_gen_v8_2__parameterized0         |     2|
|738   |          inst_blk_mem_gen                                                        |blk_mem_gen_v8_2_synth                   |     2|
|739   |            \gnative_mem_map_bmg.native_mem_map_blk_mem_gen                       |blk_mem_gen_top                          |     2|
|740   |              \valid.cstr                                                         |blk_mem_gen_generic_cstr                 |     2|
|741   |                \ramloop[0].ram.r                                                 |blk_mem_gen_prim_width                   |     1|
|742   |                  \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper                 |     1|
|743   |                \ramloop[1].ram.r                                                 |blk_mem_gen_prim_width__parameterized0   |     1|
|744   |                  \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized0 |     1|
+------+----------------------------------------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:24 . Memory (MB): peak = 713.508 ; gain = 518.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:03:08 . Memory (MB): peak = 713.508 ; gain = 309.520
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:24 . Memory (MB): peak = 713.508 ; gain = 518.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 273 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 99 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
622 Infos, 80 Warnings, 63 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:16 ; elapsed = 00:03:23 . Memory (MB): peak = 713.508 ; gain = 478.730
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 713.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 05 08:47:11 2015...
