<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/o3/dyn_inst.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_707bfd69a2555b9d128abcf1a5317e37.html">o3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dyn_inst.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="o3_2dyn__inst_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, 2016 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef __CPU_O3_DYN_INST_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define __CPU_O3_DYN_INST_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;arch/isa_traits.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2o3_2cpu_8hh.html">cpu/o3/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="isa__specific_8hh.html">cpu/o3/isa_specific.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html">cpu/base_dyn_inst.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="inst__seq_8hh.html">cpu/inst_seq.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="reg__class_8hh.html">cpu/reg_class.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">class </span><a class="code" href="classPacket.html">Packet</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html">   60</a></span>&#160;<span class="keyword">class </span><a class="code" href="classBaseO3DynInst.html">BaseO3DynInst</a> : <span class="keyword">public</span> <a class="code" href="classBaseDynInst.html">BaseDynInst</a>&lt;Impl&gt;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a80d4019e94e12f733ad4e008dac392e9">   64</a></span>&#160;    <span class="keyword">typedef</span> <span class="keyword">typename</span> Impl::O3CPU <a class="code" href="classBaseO3DynInst.html#a80d4019e94e12f733ad4e008dac392e9">O3CPU</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a191aa60ef0a828a8036320d082b1ac8f">   67</a></span>&#160;    <span class="keyword">typedef</span> <a class="code" href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">TheISA::MachInst</a> <a class="code" href="classBaseO3DynInst.html#a191aa60ef0a828a8036320d082b1ac8f">MachInst</a>;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ac591191c89f79dc467eaab791b833aec">   69</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ad415ec83f1e958d8a3805b1d8b28e0cb">   70</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> = <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#aa3f10a5856b66a5ff0c296b129242673">   71</a></span>&#160;    <span class="keyword">static</span> constexpr <span class="keyword">auto</span> <a class="code" href="classBaseO3DynInst.html#aa3f10a5856b66a5ff0c296b129242673">NumVecElemPerVecReg</a> = <a class="code" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">TheISA::NumVecElemPerVecReg</a>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#afcd5a3a3549d7b55deeb5da35f8b03ba">   72</a></span>&#160;    <span class="keyword">using</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a> = <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keyword">enum</span> {</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a6aaf8430fd16d97f36f43a1c68916d9a">   75</a></span>&#160;        <a class="code" href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a6aaf8430fd16d97f36f43a1c68916d9a">MaxInstSrcRegs</a> = <a class="code" href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">TheISA::MaxInstSrcRegs</a>,        <span class="comment">//&lt; Max source regs</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a42eafd1061c672dd54618efc98df4fa4">   76</a></span>&#160;        <a class="code" href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a42eafd1061c672dd54618efc98df4fa4">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs       <span class="comment">//&lt; Max dest regs</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    };</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="classBaseO3DynInst.html#a5cbb7d0a5bf156276d6dc3f6aae70417">BaseO3DynInst</a>(<span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            &amp;<a class="code" href="classBaseDynInst.html#a2297348934a5274a5d9527e3127ab240">macroop</a>, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a>, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="classBaseDynInst.html#ae38f8183a5a8d8822be0b892c4be3f72">predPC</a>,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, O3CPU *<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="classBaseO3DynInst.html#a5cbb7d0a5bf156276d6dc3f6aae70417">BaseO3DynInst</a>(<span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_staticInst,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_macroop);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="classBaseO3DynInst.html#a755362ce53b7618b213533041a834a05">~BaseO3DynInst</a>();</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classBaseO3DynInst.html#a031b8560c6b33a01547fde38d22102e3">execute</a>();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classBaseO3DynInst.html#a3b6ba0c86d0c8f03c71bd70de0dfe430">initiateAcc</a>();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classBaseO3DynInst.html#afda7c5fb3f35de76e8babe79e1249392">completeAcc</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a5a660ec13d21fb049a2179974aa715d1">initVars</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">using</span> <a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;::cpu</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">using</span> <a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;::_srcRegIdx</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keyword">using</span> <a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;::_destRegIdx</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a9f2335c2c5a04d1a82edbf535b1cec87">  111</a></span>&#160;    std::array&lt;RegVal, TheISA::MaxMiscDestRegs&gt; <a class="code" href="classBaseO3DynInst.html#a9f2335c2c5a04d1a82edbf535b1cec87">_destMiscRegVal</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a7f3146413377981e7cdac2a3f65bf753">  117</a></span>&#160;    std::array&lt;short, TheISA::MaxMiscDestRegs&gt; <a class="code" href="classBaseO3DynInst.html#a7f3146413377981e7cdac2a3f65bf753">_destMiscRegIdx</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">  120</a></span>&#160;    uint8_t <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">_numDestMiscRegs</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#if TRACING_ON</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> fetchTick;      <span class="comment">// instruction fetch is completed.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    int32_t decodeTick;  <span class="comment">// instruction enters decode phase</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    int32_t renameTick;  <span class="comment">// instruction enters rename phase</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    int32_t dispatchTick;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    int32_t issueTick;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    int32_t completeTick;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    int32_t commitTick;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    int32_t storeTick;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a51011754661c2414160cc846244fafff">  140</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a51011754661c2414160cc846244fafff">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> override</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readMiscReg(misc_reg, this-&gt;<a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">threadNumber</a>);</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ae36c4a97a81a5cfbb8233be43fe0292f">  149</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ae36c4a97a81a5cfbb8233be43fe0292f">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">_numDestMiscRegs</a>; idx++) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            <span class="keywordflow">if</span> (_destMiscRegIdx[idx] == misc_reg) {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;               _destMiscRegVal[idx] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;               <span class="keywordflow">return</span>;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        assert(_numDestMiscRegs &lt; <a class="code" href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">TheISA::MaxMiscDestRegs</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        _destMiscRegIdx[<a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">_numDestMiscRegs</a>] = misc_reg;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        _destMiscRegVal[<a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">_numDestMiscRegs</a>] = <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        _numDestMiscRegs++;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a69e8c4d298f82972f8e372539ab6b412">  174</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a69e8c4d298f82972f8e372539ab6b412">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readMiscReg(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), this-&gt;<a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">threadNumber</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ad3c1f39a14dafb0b9095de74c881a7ba">  185</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ad3c1f39a14dafb0b9095de74c881a7ba">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <a class="code" href="classBaseO3DynInst.html#ae36c4a97a81a5cfbb8233be43fe0292f">setMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941">  194</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941">updateMiscRegs</a>()</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="comment">// @todo: Pretty convoluted way to avoid squashing from happening when</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="comment">// using the TC during an instruction&#39;s execution (specifically for</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="comment">// instructions that have side-effects that use the TC).  Fix this.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="comment">// See cpu/o3/dyn_inst_impl.hh.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordtype">bool</span> no_squash_from_TC = this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b">thread</a>-&gt;noSquashFromTC;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b">thread</a>-&gt;noSquashFromTC = <span class="keyword">true</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">_numDestMiscRegs</a>; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setMiscReg(</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                _destMiscRegIdx[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], _destMiscRegVal[i], this-&gt;threadNumber);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b">thread</a>-&gt;noSquashFromTC = no_squash_from_TC;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a5f54b44c8c8b6e628a186b4f2b2c62c2">  210</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a5f54b44c8c8b6e628a186b4f2b2c62c2">forwardOldRegs</a>()</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; this-&gt;<a class="code" href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">numDestRegs</a>(); idx++) {</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> prev_phys_reg = this-&gt;<a class="code" href="classBaseDynInst.html#ad24d205b19efbbc4ecc0a8211d557a51">prevDestRegIdx</a>(idx);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;            <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; original_dest_reg =</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;            <span class="keywordflow">switch</span> (original_dest_reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>()) {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>:</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#a83053b6be9a4074dce97213f32d57618">setIntRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readIntReg(prev_phys_reg));</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#ac82ab6c22077c2aa11d1b16cc788694a">setFloatRegOperandBits</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readFloatReg(prev_phys_reg));</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#a354b50c51089c0503da065ad66fa01c7">setVecRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecReg(prev_phys_reg));</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>:</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#a006f6d43abe7ec61bacca8288ee3bd9b">setVecElemOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecElem(prev_phys_reg));</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#a85c5ea434b0f862d6b62e93c4b96531c">setVecPredRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecPredReg(prev_phys_reg));</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                this-&gt;<a class="code" href="classBaseO3DynInst.html#adecb5a524491aae6172a47c9b7db2ec4">setCCRegOperand</a>(this-&gt;<a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>.<a class="code" href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">get</a>(), idx,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                               this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readCCReg(prev_phys_reg));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;              <span class="keywordflow">case</span> <a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                <span class="comment">// no need to forward misc reg values</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown register class: %d&quot;</span>,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                        (<span class="keywordtype">int</span>)original_dest_reg.<a class="code" href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">classValue</a>());</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a5f60b31ae30872a507761aa2a38e0c90">trap</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;<a class="code" href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a">fault</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#ae00ab92fab4e7182c9c36d222ed81259">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault) <span class="keyword">override</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="comment">// The register accessor methods provide the index of the</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// instruction&#39;s operand (e.g., 0 or 1), not the architectural</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">// register index, to simplify the implementation of register</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">// renaming.  We find the architectural register index by indexing</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// into the instruction&#39;s own operand index table.  Note that a</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="comment">// raw pointer to the StaticInst is provided instead of a</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">// ref-counted StaticInstPtr to redice overhead.  This is fine as</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// long as these methods don&#39;t copy the pointer into any long-term</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// storage (which is pretty hard to imagine they would have reason</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// to do).</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a94bc8c43c0688ff837c0ff35e8bff211">  271</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a94bc8c43c0688ff837c0ff35e8bff211">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a5246c757261bfde7bc027c93766d3b76">  277</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a5246c757261bfde7bc027c93766d3b76">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a03c002cc343bd768a4c3d2c1ffd53061">  283</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a03c002cc343bd768a4c3d2c1ffd53061">readVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecReg(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ab267037d4717c1bab84e0707001927b2">  292</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ab267037d4717c1bab84e0707001927b2">getWritableVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;getWritableVecReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx]);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a01eb40032227023dbca7fb2bf53603e7">  301</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a01eb40032227023dbca7fb2bf53603e7">readVec8BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;template readVecLane&lt;uint8_t&gt;(<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ae4ee26e536b1b9dddb8253daad68c543">  308</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ae4ee26e536b1b9dddb8253daad68c543">readVec16BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;template readVecLane&lt;uint16_t&gt;(<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ab2466555e3f4f88f6735eeecf5766544">  315</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ab2466555e3f4f88f6735eeecf5766544">readVec32BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;template readVecLane&lt;uint32_t&gt;(<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ab554c632c1457f8e450fbf8b8f6aaf04">  322</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ab554c632c1457f8e450fbf8b8f6aaf04">readVec64BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;template readVecLane&lt;uint64_t&gt;(<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">  330</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">setVecLaneOperandT</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> LD&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;template setVecLane(<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a1726124f2941854ed608db1f047fe236">  335</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a1726124f2941854ed608db1f047fe236">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#aca04bf64e82ace233e066f188a0d960c">  341</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#aca04bf64e82ace233e066f188a0d960c">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    }</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a246df8ff0c32f0cff75b454b209d4be9">  347</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a246df8ff0c32f0cff75b454b209d4be9">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    }</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#aa33f7f5aaa3c5a01f97bb8705d7d52ed">  353</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#aa33f7f5aaa3c5a01f97bb8705d7d52ed">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ad440b7a67461ee4bb3834aac268f7b3b">  360</a></span>&#160;    <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="classBaseO3DynInst.html#ad440b7a67461ee4bb3834aac268f7b3b">readVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecElem(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#af419d4fec343558763db122a9c4fc00b">  366</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#af419d4fec343558763db122a9c4fc00b">readVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readVecPredReg(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a87f4c00c66e6ff9ca8bf59c2d64a48f9">  372</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a87f4c00c66e6ff9ca8bf59c2d64a48f9">getWritableVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;getWritableVecPredReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx]);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a20ee596d4c63e5fbe2914974090156d4">  378</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a20ee596d4c63e5fbe2914974090156d4">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;readCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">_srcRegIdx</a>[idx]);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    }</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a83053b6be9a4074dce97213f32d57618">  387</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a83053b6be9a4074dce97213f32d57618">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setIntReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <a class="code" href="classBaseDynInst.html#a3b8e10c2a60fea47d03bba5059a6ab41">BaseDynInst&lt;Impl&gt;::setIntRegOperand</a>(si, idx, val);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#ac82ab6c22077c2aa11d1b16cc788694a">  394</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#ac82ab6c22077c2aa11d1b16cc788694a">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setFloatReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        <a class="code" href="classBaseDynInst.html#a5716532ce9d0dc4b7a8e6bdfd3b13c90">BaseDynInst&lt;Impl&gt;::setFloatRegOperandBits</a>(si, idx, val);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a354b50c51089c0503da065ad66fa01c7">  401</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a354b50c51089c0503da065ad66fa01c7">setVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setVecReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <a class="code" href="classBaseDynInst.html#a53b44b01bd9e04d508150440c52cd390">BaseDynInst&lt;Impl&gt;::setVecRegOperand</a>(si, idx, val);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a006f6d43abe7ec61bacca8288ee3bd9b">  408</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#a006f6d43abe7ec61bacca8288ee3bd9b">setVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordtype">int</span> reg_idx = idx;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setVecElem(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[reg_idx], val);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <a class="code" href="classBaseDynInst.html#a1368931df33bb54bf04ff0ad3affcd4b">BaseDynInst&lt;Impl&gt;::setVecElemOperand</a>(si, idx, val);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    }</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#a85c5ea434b0f862d6b62e93c4b96531c">  417</a></span>&#160;    <a class="code" href="classBaseO3DynInst.html#a85c5ea434b0f862d6b62e93c4b96531c">setVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setVecPredReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="classBaseDynInst.html#a226a27273f0286bc08f6f45e735d0c6e">BaseDynInst&lt;Impl&gt;::setVecPredRegOperand</a>(si, idx, val);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classBaseO3DynInst.html#adecb5a524491aae6172a47c9b7db2ec4">  424</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classBaseO3DynInst.html#adecb5a524491aae6172a47c9b7db2ec4">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        this-&gt;<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;setCCReg(this-&gt;<a class="code" href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">_destRegIdx</a>[idx], val);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        <a class="code" href="classBaseDynInst.html#a837e196c48afcc928cf72266ef7c9732">BaseDynInst&lt;Impl&gt;::setCCRegOperand</a>(si, idx, val);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    }</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;};</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#endif // __CPU_O3_ALPHA_DYN_INST_HH__</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a5716532ce9d0dc4b7a8e6bdfd3b13c90"><div class="ttname"><a href="classBaseDynInst.html#a5716532ce9d0dc4b7a8e6bdfd3b13c90">BaseDynInst::setFloatRegOperandBits</a></div><div class="ttdeci">void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val)</div><div class="ttdoc">Records an fp register being set to an integer value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00691">base_dyn_inst.hh:691</a></div></div>
<div class="ttc" id="classBaseDynInst_html"><div class="ttname"><a href="classBaseDynInst.html">BaseDynInst</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00078">base_dyn_inst.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classRegId_html_ac4760027b4fd92b075febb4d7f52a1e6"><div class="ttname"><a href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">RegId::isMiscReg</a></div><div class="ttdeci">bool isMiscReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00167">reg_class.hh:167</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0aed057341e8e2e418632e8a03b42b3f39">MiscRegClass</a></div><div class="ttdoc">Control (misc) register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00065">reg_class.hh:65</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_af419d4fec343558763db122a9c4fc00b"><div class="ttname"><a href="classBaseO3DynInst.html#af419d4fec343558763db122a9c4fc00b">BaseO3DynInst::readVecPredRegOperand</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Predicate registers interface. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00366">dyn_inst.hh:366</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a01eab17f2d8c5e131a4670347f05718a"><div class="ttname"><a href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a">BaseDynInst::fault</a></div><div class="ttdeci">Fault fault</div><div class="ttdoc">The kind of fault this instruction has generated. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00165">base_dyn_inst.hh:165</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a226a27273f0286bc08f6f45e735d0c6e"><div class="ttname"><a href="classBaseDynInst.html#a226a27273f0286bc08f6f45e735d0c6e">BaseDynInst::setVecPredRegOperand</a></div><div class="ttdeci">void setVecPredRegOperand(const StaticInst *si, int idx, const VecPredRegContainer &amp;val)</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00703">base_dyn_inst.hh:703</a></div></div>
<div class="ttc" id="cpu_2o3_2cpu_8hh_html"><div class="ttname"><a href="cpu_2o3_2cpu_8hh.html">cpu.hh</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_adecb5a524491aae6172a47c9b7db2ec4"><div class="ttname"><a href="classBaseO3DynInst.html#adecb5a524491aae6172a47c9b7db2ec4">BaseO3DynInst::setCCRegOperand</a></div><div class="ttdeci">void setCCRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Records a CC register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00424">dyn_inst.hh:424</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a2d0105335e652a6141a61df16ef113e9a42eafd1061c672dd54618efc98df4fa4"><div class="ttname"><a href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a42eafd1061c672dd54618efc98df4fa4">BaseO3DynInst::MaxInstDestRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00076">dyn_inst.hh:76</a></div></div>
<div class="ttc" id="classBaseDynInst_html_af330d060a38ad8bb582dc86893efc9de"><div class="ttname"><a href="classBaseDynInst.html#af330d060a38ad8bb582dc86893efc9de">BaseDynInst::_destRegIdx</a></div><div class="ttdeci">std::array&lt; PhysRegIdPtr, TheISA::MaxInstDestRegs &gt; _destRegIdx</div><div class="ttdoc">Physical register index of the destination registers of this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00258">base_dyn_inst.hh:258</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a87f4c00c66e6ff9ca8bf59c2d64a48f9"><div class="ttname"><a href="classBaseO3DynInst.html#a87f4c00c66e6ff9ca8bf59c2d64a48f9">BaseO3DynInst::getWritableVecPredRegOperand</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Gets destination predicate register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00372">dyn_inst.hh:372</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a03c002cc343bd768a4c3d2c1ffd53061"><div class="ttname"><a href="classBaseO3DynInst.html#a03c002cc343bd768a4c3d2c1ffd53061">BaseO3DynInst::readVecRegOperand</a></div><div class="ttdeci">const VecRegContainer &amp; readVecRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Register Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00283">dyn_inst.hh:283</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a0b0383d3f1ebaddea13cd00f31bed479"><div class="ttname"><a href="classBaseO3DynInst.html#a0b0383d3f1ebaddea13cd00f31bed479">BaseO3DynInst::setVecLaneOperandT</a></div><div class="ttdeci">void setVecLaneOperandT(const StaticInst *si, int idx, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00330">dyn_inst.hh:330</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_afda7c5fb3f35de76e8babe79e1249392"><div class="ttname"><a href="classBaseO3DynInst.html#afda7c5fb3f35de76e8babe79e1249392">BaseO3DynInst::completeAcc</a></div><div class="ttdeci">Fault completeAcc(PacketPtr pkt)</div><div class="ttdoc">Completes the access. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00165">dyn_inst_impl.hh:165</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a006f6d43abe7ec61bacca8288ee3bd9b"><div class="ttname"><a href="classBaseO3DynInst.html#a006f6d43abe7ec61bacca8288ee3bd9b">BaseO3DynInst::setVecElemOperand</a></div><div class="ttdeci">void setVecElemOperand(const StaticInst *si, int idx, const VecElem val) override</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00408">dyn_inst.hh:408</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a5f60b31ae30872a507761aa2a38e0c90"><div class="ttname"><a href="classBaseO3DynInst.html#a5f60b31ae30872a507761aa2a38e0c90">BaseO3DynInst::trap</a></div><div class="ttdeci">void trap(const Fault &amp;fault)</div><div class="ttdoc">Traps to handle specified fault. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00189">dyn_inst_impl.hh:189</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abdd8d87f45e3e642b35d255fbb142607"><div class="ttname"><a href="namespaceArmISA.html#abdd8d87f45e3e642b35d255fbb142607">ArmISA::MaxInstSrcRegs</a></div><div class="ttdeci">const int MaxInstSrcRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00059">registers.hh:59</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a01eb40032227023dbca7fb2bf53603e7"><div class="ttname"><a href="classBaseO3DynInst.html#a01eb40032227023dbca7fb2bf53603e7">BaseO3DynInst::readVec8BitLaneOperand</a></div><div class="ttdeci">ConstVecLane8 readVec8BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00301">dyn_inst.hh:301</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ae00ab92fab4e7182c9c36d222ed81259"><div class="ttname"><a href="classBaseO3DynInst.html#ae00ab92fab4e7182c9c36d222ed81259">BaseO3DynInst::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdoc">Emulates a syscall. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00196">dyn_inst_impl.hh:196</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a5246c757261bfde7bc027c93766d3b76"><div class="ttname"><a href="classBaseO3DynInst.html#a5246c757261bfde7bc027c93766d3b76">BaseO3DynInst::readFloatRegOperandBits</a></div><div class="ttdeci">RegVal readFloatRegOperandBits(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a floating point register in its binary format, instead of by value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00277">dyn_inst.hh:277</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html"><div class="ttname"><a href="classBaseO3DynInst.html">BaseO3DynInst</a></div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00060">dyn_inst.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a1368931df33bb54bf04ff0ad3affcd4b"><div class="ttname"><a href="classBaseDynInst.html#a1368931df33bb54bf04ff0ad3affcd4b">BaseDynInst::setVecElemOperand</a></div><div class="ttdeci">void setVecElemOperand(const StaticInst *si, int idx, const VecElem val)</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00697">base_dyn_inst.hh:697</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a63693d656cc2bf4bdd0de3e493eabe66"><div class="ttname"><a href="namespaceAlphaISA.html#a63693d656cc2bf4bdd0de3e493eabe66">AlphaISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00040">types.hh:40</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac21e8c9cdd177b23218b8beaf6cf62e3"><div class="ttname"><a href="namespaceAlphaISA.html#ac21e8c9cdd177b23218b8beaf6cf62e3">AlphaISA::MaxMiscDestRegs</a></div><div class="ttdeci">const int MaxMiscDestRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00047">registers.hh:47</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ab267037d4717c1bab84e0707001927b2"><div class="ttname"><a href="classBaseO3DynInst.html#ab267037d4717c1bab84e0707001927b2">BaseO3DynInst::getWritableVecRegOperand</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Read destination vector register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00292">dyn_inst.hh:292</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a53469916ca59ded1955f23a592f32f41"><div class="ttname"><a href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">PowerISA::si</a></div><div class="ttdeci">Bitfield&lt; 15, 0 &gt; si</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ae4ee26e536b1b9dddb8253daad68c543"><div class="ttname"><a href="classBaseO3DynInst.html#ae4ee26e536b1b9dddb8253daad68c543">BaseO3DynInst::readVec16BitLaneOperand</a></div><div class="ttdeci">ConstVecLane16 readVec16BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00308">dyn_inst.hh:308</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a755362ce53b7618b213533041a834a05"><div class="ttname"><a href="classBaseO3DynInst.html#a755362ce53b7618b213533041a834a05">BaseO3DynInst::~BaseO3DynInst</a></div><div class="ttdeci">~BaseO3DynInst()</div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00069">dyn_inst_impl.hh:69</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a></div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00063">reg_class.hh:63</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a></div><div class="ttdoc">Vector Register Native Elem lane. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00062">reg_class.hh:62</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_abd7ce8a0a9a17783db17b79ea480d8f6"><div class="ttname"><a href="classBaseO3DynInst.html#abd7ce8a0a9a17783db17b79ea480d8f6">BaseO3DynInst::_numDestMiscRegs</a></div><div class="ttdeci">uint8_t _numDestMiscRegs</div><div class="ttdoc">Number of destination misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00120">dyn_inst.hh:120</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a354b50c51089c0503da065ad66fa01c7"><div class="ttname"><a href="classBaseO3DynInst.html#a354b50c51089c0503da065ad66fa01c7">BaseO3DynInst::setVecRegOperand</a></div><div class="ttdeci">void setVecRegOperand(const StaticInst *si, int idx, const VecRegContainer &amp;val) override</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00401">dyn_inst.hh:401</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a83053b6be9a4074dce97213f32d57618"><div class="ttname"><a href="classBaseO3DynInst.html#a83053b6be9a4074dce97213f32d57618">BaseO3DynInst::setIntRegOperand</a></div><div class="ttdeci">void setIntRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00387">dyn_inst.hh:387</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a69e8c4d298f82972f8e372539ab6b412"><div class="ttname"><a href="classBaseO3DynInst.html#a69e8c4d298f82972f8e372539ab6b412">BaseO3DynInst::readMiscRegOperand</a></div><div class="ttdeci">RegVal readMiscRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00174">dyn_inst.hh:174</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a064a631186d5db486bbad031c82540a1"><div class="ttname"><a href="classBaseDynInst.html#a064a631186d5db486bbad031c82540a1">BaseDynInst::_srcRegIdx</a></div><div class="ttdeci">std::array&lt; PhysRegIdPtr, TheISA::MaxInstSrcRegs &gt; _srcRegIdx</div><div class="ttdoc">Physical register index of the source registers of this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00263">base_dyn_inst.hh:263</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a51011754661c2414160cc846244fafff"><div class="ttname"><a href="classBaseO3DynInst.html#a51011754661c2414160cc846244fafff">BaseO3DynInst::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Reads a misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00140">dyn_inst.hh:140</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_aa33f7f5aaa3c5a01f97bb8705d7d52ed"><div class="ttname"><a href="classBaseO3DynInst.html#aa33f7f5aaa3c5a01f97bb8705d7d52ed">BaseO3DynInst::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::EightByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00353">dyn_inst.hh:353</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a7f3146413377981e7cdac2a3f65bf753"><div class="ttname"><a href="classBaseO3DynInst.html#a7f3146413377981e7cdac2a3f65bf753">BaseO3DynInst::_destMiscRegIdx</a></div><div class="ttdeci">std::array&lt; short, TheISA::MaxMiscDestRegs &gt; _destMiscRegIdx</div><div class="ttdoc">Indexes of the destination misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00117">dyn_inst.hh:117</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a5cbb7d0a5bf156276d6dc3f6aae70417"><div class="ttname"><a href="classBaseO3DynInst.html#a5cbb7d0a5bf156276d6dc3f6aae70417">BaseO3DynInst::BaseO3DynInst</a></div><div class="ttdeci">BaseO3DynInst(const StaticInstPtr &amp;staticInst, const StaticInstPtr &amp;macroop, TheISA::PCState pc, TheISA::PCState predPC, InstSeqNum seq_num, O3CPU *cpu)</div><div class="ttdoc">BaseDynInst constructor given a binary instruction. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00052">dyn_inst_impl.hh:52</a></div></div>
<div class="ttc" id="classBaseDynInst_html_adbd50f6d23e3be348eea04fbc3218571"><div class="ttname"><a href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">BaseDynInst::staticInst</a></div><div class="ttdeci">const StaticInstPtr staticInst</div><div class="ttdoc">The StaticInst used by this BaseDynInst. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00154">base_dyn_inst.hh:154</a></div></div>
<div class="ttc" id="isa__specific_8hh_html"><div class="ttname"><a href="isa__specific_8hh.html">isa_specific.hh</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a09ccdcbcfe345680ee7473917807d29c"><div class="ttname"><a href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">BaseDynInst::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">PC state for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00177">base_dyn_inst.hh:177</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a031b8560c6b33a01547fde38d22102e3"><div class="ttname"><a href="classBaseO3DynInst.html#a031b8560c6b33a01547fde38d22102e3">BaseO3DynInst::execute</a></div><div class="ttdeci">Fault execute()</div><div class="ttdoc">Executes the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00129">dyn_inst_impl.hh:129</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ad440b7a67461ee4bb3834aac268f7b3b"><div class="ttname"><a href="classBaseO3DynInst.html#ad440b7a67461ee4bb3834aac268f7b3b">BaseO3DynInst::readVecElemOperand</a></div><div class="ttdeci">VecElem readVecElemOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Elem Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00360">dyn_inst.hh:360</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ab2466555e3f4f88f6735eeecf5766544"><div class="ttname"><a href="classBaseO3DynInst.html#ab2466555e3f4f88f6735eeecf5766544">BaseO3DynInst::readVec32BitLaneOperand</a></div><div class="ttdeci">ConstVecLane32 readVec32BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00315">dyn_inst.hh:315</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ad2b9f15a062a700cff90e1cacade7941"><div class="ttname"><a href="classBaseO3DynInst.html#ad2b9f15a062a700cff90e1cacade7941">BaseO3DynInst::updateMiscRegs</a></div><div class="ttdeci">void updateMiscRegs()</div><div class="ttdoc">Called at the commit stage to update the misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00194">dyn_inst.hh:194</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_aa3f10a5856b66a5ff0c296b129242673"><div class="ttname"><a href="classBaseO3DynInst.html#aa3f10a5856b66a5ff0c296b129242673">BaseO3DynInst::NumVecElemPerVecReg</a></div><div class="ttdeci">static constexpr auto NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00071">dyn_inst.hh:71</a></div></div>
<div class="ttc" id="inst__seq_8hh_html"><div class="ttname"><a href="inst__seq_8hh.html">inst_seq.hh</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a3b8e10c2a60fea47d03bba5059a6ab41"><div class="ttname"><a href="classBaseDynInst.html#a3b8e10c2a60fea47d03bba5059a6ab41">BaseDynInst::setIntRegOperand</a></div><div class="ttdeci">void setIntRegOperand(const StaticInst *si, int idx, RegVal val)</div><div class="ttdoc">Records an integer register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00671">base_dyn_inst.hh:671</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ad24d205b19efbbc4ecc0a8211d557a51"><div class="ttname"><a href="classBaseDynInst.html#ad24d205b19efbbc4ecc0a8211d557a51">BaseDynInst::prevDestRegIdx</a></div><div class="ttdeci">PhysRegIdPtr prevDestRegIdx(int idx) const</div><div class="ttdoc">Returns the physical register index of the previous physical register that remapped to the same logic...</div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00379">base_dyn_inst.hh:379</a></div></div>
<div class="ttc" id="classPhysRegId_html"><div class="ttname"><a href="classPhysRegId.html">PhysRegId</a></div><div class="ttdoc">Physical register ID. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00229">reg_class.hh:229</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a9f2335c2c5a04d1a82edbf535b1cec87"><div class="ttname"><a href="classBaseO3DynInst.html#a9f2335c2c5a04d1a82edbf535b1cec87">BaseO3DynInst::_destMiscRegVal</a></div><div class="ttdeci">std::array&lt; RegVal, TheISA::MaxMiscDestRegs &gt; _destMiscRegVal</div><div class="ttdoc">Values to be written to the destination misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00111">dyn_inst.hh:111</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a2d0105335e652a6141a61df16ef113e9a6aaf8430fd16d97f36f43a1c68916d9a"><div class="ttname"><a href="classBaseO3DynInst.html#a2d0105335e652a6141a61df16ef113e9a6aaf8430fd16d97f36f43a1c68916d9a">BaseO3DynInst::MaxInstSrcRegs</a></div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00075">dyn_inst.hh:75</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ae36c4a97a81a5cfbb8233be43fe0292f"><div class="ttname"><a href="classBaseO3DynInst.html#ae36c4a97a81a5cfbb8233be43fe0292f">BaseO3DynInst::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Sets a misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00149">dyn_inst.hh:149</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a410d842d710bea9b65ebc4a0410cff20"><div class="ttname"><a href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">BaseDynInst::cpu</a></div><div class="ttdeci">ImplCPU * cpu</div><div class="ttdoc">Pointer to the Impl&amp;#39;s CPU object. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00157">base_dyn_inst.hh:157</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a191aa60ef0a828a8036320d082b1ac8f"><div class="ttname"><a href="classBaseO3DynInst.html#a191aa60ef0a828a8036320d082b1ac8f">BaseO3DynInst::MachInst</a></div><div class="ttdeci">TheISA::MachInst MachInst</div><div class="ttdoc">Binary machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00067">dyn_inst.hh:67</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a80d4019e94e12f733ad4e008dac392e9"><div class="ttname"><a href="classBaseO3DynInst.html#a80d4019e94e12f733ad4e008dac392e9">BaseO3DynInst::O3CPU</a></div><div class="ttdeci">Impl::O3CPU O3CPU</div><div class="ttdoc">Typedef for the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00064">dyn_inst.hh:64</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classRegId_html_a485e48f4eb0ffeabc56071195c1790a5"><div class="ttname"><a href="classRegId.html#a485e48f4eb0ffeabc56071195c1790a5">RegId::classValue</a></div><div class="ttdeci">const RegClass &amp; classValue() const</div><div class="ttdoc">Class accessor. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00206">reg_class.hh:206</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a346aadf3e96b40275f834f2d8b694d46"><div class="ttname"><a href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">BaseDynInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Returns the number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00587">base_dyn_inst.hh:587</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a85c5ea434b0f862d6b62e93c4b96531c"><div class="ttname"><a href="classBaseO3DynInst.html#a85c5ea434b0f862d6b62e93c4b96531c">BaseO3DynInst::setVecPredRegOperand</a></div><div class="ttdeci">void setVecPredRegOperand(const StaticInst *si, int idx, const VecPredRegContainer &amp;val) override</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00417">dyn_inst.hh:417</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ac82ab6c22077c2aa11d1b16cc788694a"><div class="ttname"><a href="classBaseO3DynInst.html#ac82ab6c22077c2aa11d1b16cc788694a">BaseO3DynInst::setFloatRegOperandBits</a></div><div class="ttdeci">void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Records an fp register being set to an integer value. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00394">dyn_inst.hh:394</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="reg__class_8hh_html"><div class="ttname"><a href="reg__class_8hh.html">reg_class.hh</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="base__dyn__inst_8hh_html"><div class="ttname"><a href="base__dyn__inst_8hh.html">base_dyn_inst.hh</a></div><div class="ttdoc">Defines a dynamic instruction context. </div></div>
<div class="ttc" id="classBaseDynInst_html_a2297348934a5274a5d9527e3127ab240"><div class="ttname"><a href="classBaseDynInst.html#a2297348934a5274a5d9527e3127ab240">BaseDynInst::macroop</a></div><div class="ttdeci">const StaticInstPtr macroop</div><div class="ttdoc">The Macroop if one exists. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00204">base_dyn_inst.hh:204</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a94bc8c43c0688ff837c0ff35e8bff211"><div class="ttname"><a href="classBaseO3DynInst.html#a94bc8c43c0688ff837c0ff35e8bff211">BaseO3DynInst::readIntRegOperand</a></div><div class="ttdeci">RegVal readIntRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads an integer register. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00271">dyn_inst.hh:271</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ab554c632c1457f8e450fbf8b8f6aaf04"><div class="ttname"><a href="classBaseO3DynInst.html#ab554c632c1457f8e450fbf8b8f6aaf04">BaseO3DynInst::readVec64BitLaneOperand</a></div><div class="ttdeci">ConstVecLane64 readVec64BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00322">dyn_inst.hh:322</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ae38f8183a5a8d8822be0b892c4be3f72"><div class="ttname"><a href="classBaseDynInst.html#ae38f8183a5a8d8822be0b892c4be3f72">BaseDynInst::predPC</a></div><div class="ttdeci">TheISA::PCState predPC</div><div class="ttdoc">Predicted PC state after this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00201">base_dyn_inst.hh:201</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a837e196c48afcc928cf72266ef7c9732"><div class="ttname"><a href="classBaseDynInst.html#a837e196c48afcc928cf72266ef7c9732">BaseDynInst::setCCRegOperand</a></div><div class="ttdeci">void setCCRegOperand(const StaticInst *si, int idx, RegVal val)</div><div class="ttdoc">Records a CC register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00677">base_dyn_inst.hh:677</a></div></div>
<div class="ttc" id="classBaseDynInst_html_abb6d5ab9272dbbb99ec9a767d8baf93e"><div class="ttname"><a href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">BaseDynInst::threadNumber</a></div><div class="ttdeci">ThreadID threadNumber</div><div class="ttdoc">The thread this instruction is from. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00194">base_dyn_inst.hh:194</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a246df8ff0c32f0cff75b454b209d4be9"><div class="ttname"><a href="classBaseO3DynInst.html#a246df8ff0c32f0cff75b454b209d4be9">BaseO3DynInst::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::FourByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00347">dyn_inst.hh:347</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a470123cb4b24155c8d9ca93d0311d81d"><div class="ttname"><a href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">AlphaISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00054">registers.hh:54</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a53b44b01bd9e04d508150440c52cd390"><div class="ttname"><a href="classBaseDynInst.html#a53b44b01bd9e04d508150440c52cd390">BaseDynInst::setVecRegOperand</a></div><div class="ttdeci">void setVecRegOperand(const StaticInst *si, int idx, const VecRegContainer &amp;val)</div><div class="ttdoc">Record a vector register being set to a value. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00683">base_dyn_inst.hh:683</a></div></div>
<div class="ttc" id="classExecContext_html_aa6bf511a8d84a3a95921ea34d0e6e19f"><div class="ttname"><a href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">ExecContext::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00078">exec_context.hh:78</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_ad3c1f39a14dafb0b9095de74c881a7ba"><div class="ttname"><a href="classBaseO3DynInst.html#ad3c1f39a14dafb0b9095de74c881a7ba">BaseO3DynInst::setMiscRegOperand</a></div><div class="ttdeci">void setMiscRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets a misc. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00185">dyn_inst.hh:185</a></div></div>
<div class="ttc" id="classRefCountingPtr_html_a6ba1e6ea7f4c729f327cd72d2b39d7a3"><div class="ttname"><a href="classRefCountingPtr.html#a6ba1e6ea7f4c729f327cd72d2b39d7a3">RefCountingPtr::get</a></div><div class="ttdeci">T * get() const</div><div class="ttdoc">Directly access the pointer itself without taking a reference. </div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00221">refcnt.hh:221</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_aca04bf64e82ace233e066f188a0d960c"><div class="ttname"><a href="classBaseO3DynInst.html#aca04bf64e82ace233e066f188a0d960c">BaseO3DynInst::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::TwoByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00341">dyn_inst.hh:341</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a5f54b44c8c8b6e628a186b4f2b2c62c2"><div class="ttname"><a href="classBaseO3DynInst.html#a5f54b44c8c8b6e628a186b4f2b2c62c2">BaseO3DynInst::forwardOldRegs</a></div><div class="ttdeci">void forwardOldRegs()</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00210">dyn_inst.hh:210</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a358cada4af0dc2729c677fb6f119773b"><div class="ttname"><a href="classBaseDynInst.html#a358cada4af0dc2729c677fb6f119773b">BaseDynInst::thread</a></div><div class="ttdeci">ImplState * thread</div><div class="ttdoc">Pointer to the thread state. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00162">base_dyn_inst.hh:162</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a5a660ec13d21fb049a2179974aa715d1"><div class="ttname"><a href="classBaseO3DynInst.html#a5a660ec13d21fb049a2179974aa715d1">BaseO3DynInst::initVars</a></div><div class="ttdeci">void initVars()</div><div class="ttdoc">Initializes variables. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00107">dyn_inst_impl.hh:107</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a1726124f2941854ed608db1f047fe236"><div class="ttname"><a href="classBaseO3DynInst.html#a1726124f2941854ed608db1f047fe236">BaseO3DynInst::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00335">dyn_inst.hh:335</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a20ee596d4c63e5fbe2914974090156d4"><div class="ttname"><a href="classBaseO3DynInst.html#a20ee596d4c63e5fbe2914974090156d4">BaseO3DynInst::readCCRegOperand</a></div><div class="ttdeci">RegVal readCCRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="o3_2dyn__inst_8hh_source.html#l00378">dyn_inst.hh:378</a></div></div>
<div class="ttc" id="classBaseO3DynInst_html_a3b6ba0c86d0c8f03c71bd70de0dfe430"><div class="ttname"><a href="classBaseO3DynInst.html#a3b6ba0c86d0c8f03c71bd70de0dfe430">BaseO3DynInst::initiateAcc</a></div><div class="ttdeci">Fault initiateAcc()</div><div class="ttdoc">Initiates the access. </div><div class="ttdef"><b>Definition:</b> <a href="dyn__inst__impl_8hh_source.html#l00147">dyn_inst_impl.hh:147</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
