---
Checklist: " "
---
Chp 1
- [x] Basic Tb Functionality
- [x] Directed Testing
- [x] Methodology basics
- [x] Constrained-Random Stimulus
- [x] Paths to achieve complete coverage

Chp 2
 - [x] Verilog built in data types
 - [x] SV data types - built in
 - [x] Packed & Unpacked arrays
 - [x] Multidimensional arrays
 - [x] Dynamic & Associative Arrays
 - [x] Queues
 - [x] Array Methods
 - [x] Choosing Storage types
 - [x] typedef
 - [x] Structures
 - [x] Type conversion
 - [x] Constants & strings
 - [x] Unions

Chp 3
- [ ] Functions
- [ ] Tasks
- [ ] Ref direction
- [ ] SV procedural blocks
- [ ] SV procedural statements

Chp 4
- [x] Verilog Stratified Event queue
- [x] Races within RTL
- [x] Races between RTL & TB
- [x] How do we overcome the RTL & Tb?
- [x] SV Stratified Event Queue
- [x] Program Block
- [x] Interface
- [x] Modports

Chp 5
- [x] OOP
- [x] Classes
- [x] Simple class
- [x] What is constructor?
- [x] Using one class inside another
- [x] Handle Assignment 
- [x] Out of block declarations
- [x] Shallow Copy
- [x] this
- [ ] passing objects to methods
- [ ] static class properties
**Solve the exercise problems for chp5**
