{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523352558090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523352558090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 11:29:17 2018 " "Processing started: Tue Apr 10 11:29:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523352558090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523352558090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523352558090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523352558552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hi_View_Control_Unit-RTL " "Found design unit 1: Hi_View_Control_Unit-RTL" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hi_View_Control_Unit " "Found entity 1: Hi_View_Control_Unit" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352558978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_View-RTL " "Found design unit 1: HI_View-RTL" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558982 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_View " "Found entity 1: HI_View" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352558982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Datapath-RTL " "Found design unit 1: HI_Datapath-RTL" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558986 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Datapath " "Found entity 1: HI_Datapath" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352558986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_package " "Found design unit 1: HI_package" {  } { { "hi_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352558991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Controller-RTL " "Found design unit 1: HI_Controller-RTL" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558995 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Controller " "Found entity 1: HI_Controller" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352558995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352558995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559000 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559004 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559008 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "vga_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/vga_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559016 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwareinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwareInvaders-RTL " "Found design unit 1: HardwareInvaders-RTL" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559019 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwareInvaders " "Found entity 1: HardwareInvaders" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352559019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352559019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareInvaders " "Elaborating entity \"HardwareInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523352559094 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HardwareInvaders.vhd(28) " "VHDL Signal Declaration warning at HardwareInvaders.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1523352559097 "|HardwareInvaders"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fb_draw_rect HardwareInvaders.vhd(43) " "Verilog HDL or VHDL warning at HardwareInvaders.vhd(43): object \"fb_draw_rect\" assigned a value but never read" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523352559097 "|HardwareInvaders"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6..0\] HardwareInvaders.vhd(29) " "Using initial value X (don't care) for net \"LEDG\[6..0\]\" at HardwareInvaders.vhd(29)" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559120 "|HardwareInvaders"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "HardwareInvaders.vhd" "pll" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559220 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523352559220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Framebuffer VGA_Framebuffer:vga " "Elaborating entity \"VGA_Framebuffer\" for hierarchy \"VGA_Framebuffer:vga\"" {  } { { "HardwareInvaders.vhd" "vga" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Timing VGA_Framebuffer:vga\|VGA_Timing:vga_timing " "Elaborating entity \"VGA_Timing\" for hierarchy \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\"" {  } { { "VGA_FrameBuffer.vhd" "vga_timing" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RAMDAC VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb " "Elaborating entity \"VGA_RAMDAC\" for hierarchy \"VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\"" {  } { { "VGA_FrameBuffer.vhd" "vga_fb" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hi_View_Control_Unit Hi_View_Control_Unit:view_control_unit " "Elaborating entity \"Hi_View_Control_Unit\" for hierarchy \"Hi_View_Control_Unit:view_control_unit\"" {  } { { "HardwareInvaders.vhd" "view_control_unit" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_View HI_View:view " "Elaborating entity \"HI_View\" for hierarchy \"HI_View:view\"" {  } { { "HardwareInvaders.vhd" "view" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_Datapath HI_Datapath:datapath " "Elaborating entity \"HI_Datapath\" for hierarchy \"HI_Datapath:datapath\"" {  } { { "HardwareInvaders.vhd" "datapath" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352559255 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alien_grid HI_Datapath.vhd(77) " "VHDL Process Statement warning at HI_Datapath.vhd(77): inferring latch(es) for signal or variable \"alien_grid\", which holds its previous value in one or more paths through the process" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1523352559273 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559289 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559289 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559289 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559289 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559290 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559291 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559292 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559293 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559294 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.size_x\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.size_x\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559295 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559296 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559297 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].hitbox.up_left_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].hitbox.up_left_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[2\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[2\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[2\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[2\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[1\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[1\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559298 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[1\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[1\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[0\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[0\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[1\]\[0\].sprite_indexes\[0\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[1\]\[0\].sprite_indexes\[0\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559299 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559300 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559301 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559302 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559303 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559304 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.size_x\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.size_x\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[2\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[2\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[3\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[3\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[4\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[4\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[5\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[5\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[6\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[6\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[7\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[7\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[8\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[8\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[9\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[9\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[10\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[10\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559305 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[11\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[11\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[12\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[12\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[13\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[13\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[14\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[14\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[15\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[15\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[16\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[16\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[17\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[17\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[18\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[18\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[19\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[19\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[20\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[20\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[21\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[21\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559306 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[22\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[22\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[23\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[23\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[24\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[24\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[25\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[25\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[26\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[26\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[27\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[27\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[28\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[28\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[29\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[29\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[30\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[30\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_y\[31\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_y\[31\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].hitbox.up_left_x\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].hitbox.up_left_x\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559307 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[2\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[2\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[2\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[2\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[1\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[1\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[1\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[1\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[0\]\[0\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[0\]\[0\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien_grid\[0\]\[0\].sprite_indexes\[0\]\[1\] HI_Datapath.vhd(77) " "Inferred latch for \"alien_grid\[0\]\[0\].sprite_indexes\[0\]\[1\]\" at HI_Datapath.vhd(77)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523352559308 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult0\"" {  } { { "HI_View.vhd" "Mult0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult2\"" {  } { { "HI_View.vhd" "Mult2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HI_View:view\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HI_View:view\|Div0\"" {  } { { "HI_View.vhd" "Div0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult1\"" {  } { { "HI_View.vhd" "Mult1" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HI_View:view\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HI_View:view\|Div1\"" {  } { { "HI_View.vhd" "Div1" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "HI_View:view\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"HI_View:view\|Mult3\"" {  } { { "HI_View.vhd" "Mult3" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561153 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523352561153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_mult:Mult0\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_mult:Mult0 " "Instantiated megafunction \"HI_View:view\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561215 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523352561215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_mult:Mult2\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_mult:Mult2 " "Instantiated megafunction \"HI_View:view\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561278 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523352561278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_divide:Div0\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_divide:Div0 " "Instantiated megafunction \"HI_View:view\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561309 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523352561309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523352561590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523352561590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HI_View:view\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"HI_View:view\|lpm_divide:Div1\"" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HI_View:view\|lpm_divide:Div1 " "Instantiated megafunction \"HI_View:view\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523352561606 ""}  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523352561606 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult3|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult3\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult3|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 170 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult1|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult1\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 170 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult1|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult2|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult2\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult2|mult_i1t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_mult7\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8 " "Synthesized away node \"HI_View:view\|lpm_mult:Mult0\|mult_i1t:auto_generated\|mac_out8\"" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/mult_i1t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } } { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352561872 "|HardwareInvaders|HI_View:view|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1523352561872 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1523352561872 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "292 " "Ignored 292 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "292 " "Ignored 292 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1523352562481 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1523352562481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 46 -1 0 } } { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } } { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523352562543 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523352562543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523352564356 "|HardwareInvaders|LEDG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523352564356 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|reg_sprite.logic_dim_x\[5\] High " "Register HI_View:view\|reg_sprite.logic_dim_x\[5\] will power up to High" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 51 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|HITBOX.size_y\[0\] Low " "Register HI_Datapath:datapath\|HITBOX.size_y\[0\] will power up to Low" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[5\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[5\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[3\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[3\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[1\] High " "Register HI_Datapath:datapath\|alien_grid\[1\]\[0\].hitbox.up_left_x\[1\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 22 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_Datapath:datapath\|HITBOX.size_x\[5\] High " "Register HI_Datapath:datapath\|HITBOX.size_x\[5\] will power up to High" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 16 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523352564372 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1523352564372 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "99 " "99 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523352564903 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add5~0 " "Logic cell \"HI_View:view\|Add5~0\"" {  } { { "HI_View.vhd" "Add5~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add8~18 " "Logic cell \"HI_View:view\|Add8~18\"" {  } { { "HI_View.vhd" "Add8~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 170 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~0 " "Logic cell \"HI_View:view\|Add14~0\"" {  } { { "HI_View.vhd" "Add14~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~2 " "Logic cell \"HI_View:view\|Add14~2\"" {  } { { "HI_View.vhd" "Add14~2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~4 " "Logic cell \"HI_View:view\|Add14~4\"" {  } { { "HI_View.vhd" "Add14~4" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~6 " "Logic cell \"HI_View:view\|Add14~6\"" {  } { { "HI_View.vhd" "Add14~6" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~8 " "Logic cell \"HI_View:view\|Add14~8\"" {  } { { "HI_View.vhd" "Add14~8" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~10 " "Logic cell \"HI_View:view\|Add14~10\"" {  } { { "HI_View.vhd" "Add14~10" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~12 " "Logic cell \"HI_View:view\|Add14~12\"" {  } { { "HI_View.vhd" "Add14~12" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~14 " "Logic cell \"HI_View:view\|Add14~14\"" {  } { { "HI_View.vhd" "Add14~14" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~16 " "Logic cell \"HI_View:view\|Add14~16\"" {  } { { "HI_View.vhd" "Add14~16" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add14~18 " "Logic cell \"HI_View:view\|Add14~18\"" {  } { { "HI_View.vhd" "Add14~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 172 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~0 " "Logic cell \"HI_View:view\|Add11~0\"" {  } { { "HI_View.vhd" "Add11~0" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~2 " "Logic cell \"HI_View:view\|Add11~2\"" {  } { { "HI_View.vhd" "Add11~2" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~4 " "Logic cell \"HI_View:view\|Add11~4\"" {  } { { "HI_View.vhd" "Add11~4" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~6 " "Logic cell \"HI_View:view\|Add11~6\"" {  } { { "HI_View.vhd" "Add11~6" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~8 " "Logic cell \"HI_View:view\|Add11~8\"" {  } { { "HI_View.vhd" "Add11~8" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~10 " "Logic cell \"HI_View:view\|Add11~10\"" {  } { { "HI_View.vhd" "Add11~10" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~12 " "Logic cell \"HI_View:view\|Add11~12\"" {  } { { "HI_View.vhd" "Add11~12" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~14 " "Logic cell \"HI_View:view\|Add11~14\"" {  } { { "HI_View.vhd" "Add11~14" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~16 " "Logic cell \"HI_View:view\|Add11~16\"" {  } { { "HI_View.vhd" "Add11~16" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|Add11~18 " "Logic cell \"HI_View:view\|Add11~18\"" {  } { { "HI_View.vhd" "Add11~18" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 171 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~36 " "Logic cell \"HI_View:view\|lpm_divide:Div0\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~36\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[4\]~36" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~36 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~36\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[3\]~36" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[1\]~38 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[1\]~38\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_21_result_int\[1\]~38" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/db/alt_u_div_k5f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_14~38 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_14~38\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""} { "Info" "ISCL_SCL_CELL_NAME" "HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_15~40 " "Logic cell \"HI_View:view\|lpm_divide:Div1\|lpm_divide_nto:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_15~40\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352564919 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1523352564919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523352565262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523352565450 "|HardwareInvaders|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523352565450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1440 " "Implemented 1440 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523352565450 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523352565450 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523352565450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1329 " "Implemented 1329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523352565450 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1523352565450 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1523352565450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523352565450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523352565528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 11:29:25 2018 " "Processing ended: Tue Apr 10 11:29:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523352565528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523352565528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523352565528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523352565528 ""}
