Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> 
=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/low_dcm.vhd" in Library work.
Architecture behavioral of Entity low_dcm is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/heartbeat.vhd" in Library work.
Architecture behavioral of Entity heartbeat is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/mid_dcm.vhd" in Library work.
Architecture behavioral of Entity mid_dcm is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/sram_sm.vhd" in Library work.
Architecture rtl of Entity sram_sm is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab3/sram_test/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.
CPU : 0.47 / 0.70 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 115792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

