ncverilog: 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jun 08, 2022 at 04:28:47 CST
ncverilog
	tb.v
	SW.v
	+define+tb2
file: tb.v
	module worklib.tb:v
		errors: 0, warnings: 0
file: SW.v
	module worklib.PE:v
		errors: 0, warnings: 0
	module worklib.SW:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PE:v <0x5701c08b>
			streams:   1, words:  1838
		worklib.SW:v <0x06f0fe97>
			streams: 124, words: 128466
		worklib.tb:v <0x70b0fa64>
			streams:  10, words: 18831
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18       3
		Registers:              128      68
		Scalar wires:             4       -
		Vectored wires:         165       -
		Always blocks:           24       9
		Initial blocks:           8       8
		Cont. assignments:        0       4
		Pseudo assignments:     113     113
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
./dat/ref2.dat, ./dat/query2.dat and ./dat/golden2.dat were used for this simulation.


====================== The test result is ..... PASS ========================


        *************************************************            
        **                                             **      /|____|\
        **             Congratulations !!              **    ((Â´-___- `))
        **                                             **   ///        \\\
        **  All data have been generated successfully! **  /||          ||\
        **                                             **  w|\ m      m /|w
        *************************************************    \(o)____(o)/


============================================================================
   total cycle:         276
Simulation complete via $finish(1) at time 2770 NS + 0
./tb.v:134           $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jun 08, 2022 at 04:28:51 CST  (total: 00:00:04)
