// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later
#pragma once

#include <algorithm>
#include <bit>
#include <string_view>
#include <vector>
#include "common/common_types.h"

namespace Shader::Ampere {

struct GeometryExitEnvelope {
    struct Exit {
        u32 offset;
        u32 predicate;
    };
    std::vector<Exit> exits;
    u32 handler{};
    bool has_returns{};
    u32 error_offset{};
    std::string_view error;

    explicit operator bool() const { return error.empty(); }
};

inline constexpr u32 GeometryExitSetupInstructions = 5;

template <typename Code>
GeometryExitEnvelope AnalyzeGeometryExit(const Code& code) {
    constexpr u32 ModeMask = 0xc00001ffU;
    constexpr size_t Setup = GeometryExitSetupInstructions;
    GeometryExitEnvelope result;
    const auto fail = [&](size_t index, std::string_view reason) {
        result.exits.clear();
        result.handler = 0;
        result.has_returns = false;
        result.error_offset = static_cast<u32>(index * 16);
        result.error = reason;
        return result;
    };
    const auto bits = [&](size_t index, u32 offset, u32 count) {
        const auto& words = code[index].words;
        u64 value = words[offset / 32];
        if (offset / 32 + 1 < 4) value |= u64{words[offset / 32 + 1]} << 32;
        return static_cast<u32>((value >> (offset % 32)) & ((u64{1} << count) - 1));
    };
    const auto is = [&](size_t index, u32 word0, u32 word1, u32 word2) {
        const auto& words = code[index].words;
        return words[0] == word0 && words[1] == word1 && words[2] == word2 &&
               (words[3] & ModeMask) == 0;
    };
    const auto is_exit = [&](size_t index) {
        const auto& words = code[index].words;
        return (words[0] & ~0xf000U) == 0x94d && words[1] == 0 && words[2] == 0x03800000 &&
               (words[3] & ModeMask) == 0 && bits(index, 12, 4) != 15;
    };
    const auto is_return = [&](size_t index) {
        const auto& words = code[index].words;
        const u64 raw = words[1] | (u64{words[2] & 0x3ffff} << 32);
        const s64 relative = static_cast<s64>(raw << 14) >> 14;
        return (words[0] & 0x00ffffffU) == 0x00007950 && bits(index, 24, 8) < 249 &&
               (words[2] & ~0x3ffffU) == 0x03c00000 && (words[3] & ModeMask) == 0 &&
               static_cast<s64>(index + 1) * 16 + relative == 0;
    };

    const size_t count = code.size();
    if (count < Setup + 4) return fail(count, "native exit envelope truncated");
    const u32 target = code[1].words[1];
    if (!is(0, 0x734e, 0, 0) || !is(1, 0x37802, target, 0xf00) || !is(2, 0x7210, 3, 0x07f1e0ff) ||
        !(is(3, 0x01017210, 0xff, 0x007fe4ff) || is(3, 0xff017224, 0xff, 0x000e0401)) ||
        !is(4, 0x7357, 0, 0))
        return fail(0, "native exit handler installation");
    const size_t handler = target / 16;
    if (target % 16 || handler <= Setup + 1 || handler + 3 != count)
        return fail(1, "native exit handler location");
    if (!is(handler, 0x00ff7324, 0xff, 0) || !is(handler + 1, 0x7957, 0, 0) ||
        !is(handler + 2, 0x794d, 0, 0x03800000))
        return fail(handler, "native exit handler body");
    if (!(is_exit(handler - 1) && bits(handler - 1, 12, 4) == 7) && !is_return(handler - 1))
        return fail(handler - 1, "native exit handler reached by fallthrough");

    for (size_t index = Setup; index < handler; ++index) {
        const u32 opcode = bits(index, 0, 12), family = opcode & 0x1ff;
        if (family == 0x14e || (family >= 0x154 && family <= 0x157))
            return fail(index, "native exit handler state access in body");
        if (opcode == 0x94d) {
            if (!is_exit(index)) return fail(index, "native body EXIT mode");
            result.exits.push_back({static_cast<u32>(index * 16), bits(index, 12, 4)});
            continue;
        }
        if (is_return(index)) {
            result.has_returns = true;
            continue;
        }
        if (family < 0x140 || family >= 0x160 || opcode == 0x941 || opcode == 0x942 ||
            opcode == 0x948)
            continue;
        const auto& words = code[index].words;
        const bool noinc_call = opcode == 0x944 && (words[2] & 0x400000) != 0;
        if (opcode != 0x945 && opcode != 0x947 && !noinc_call)
            return fail(index, "native control flow in exit envelope body");
        const u64 raw = words[1] | (u64{words[2] & 0x3ffff} << 32);
        const s64 relative = opcode == 0x945 ? s64{static_cast<s32>(words[1])}
                                             : static_cast<s64>(raw << 14) >> 14;
        const s64 destination = static_cast<s64>(index) * 16 + 16 + relative;
        if (destination % 16 || destination < static_cast<s64>(Setup * 16) ||
            destination >= static_cast<s64>(handler * 16))
            return fail(index, "native branch leaves exit envelope body");
    }

    u32 live_registers = 0b1011, live_predicates = 0b1;
    for (size_t index = Setup; live_registers || live_predicates; ++index) {
        const u32 opcode = bits(index, 0, 12), family = opcode & 0x1ff;
        const u32 form = (opcode >> 9) & 7, guard = bits(index, 12, 4);
        u32 reads = 0, read_predicates = 0, writes = 0, write_predicates = 0;
        const auto read_register = [&](u32 reg) { if (reg < 32) reads |= 1U << reg; };
        const auto write_register = [&](u32 reg) { if (reg < 32) writes |= 1U << reg; };
        const auto read_predicate = [&](u32 pred) { if (pred < 7) read_predicates |= 1U << pred; };
        const auto write_predicate = [&](u32 pred) { if (pred < 7) write_predicates |= 1U << pred; };
        const auto read_sources = [&](bool has_c) {
            read_register(bits(index, 24, 8));
            if (form == 1) read_register(bits(index, 32, 8));
            if (form == 2 || form == 3 || form == 7) read_register(bits(index, 64, 8));
            if (has_c && (form == 1 || form == 4 || form == 5 || form == 6)) read_register(bits(index, 64, 8));
        };
        // The uniform datapath instructions below (ULDC, UIADD3, ULEA, UIMAD, UPRMT, UMOV) are
        // guarded by a uniform predicate UPn, not Pn (lower_to_maxwell swaps it in from R239).
        const bool uniform_guard = opcode == 0xab9 || opcode == 0x290 || opcode == 0x890 ||
                                   opcode == 0x291 || opcode == 0x891 || opcode == 0x2a4 ||
                                   opcode == 0x8a4 || opcode == 0x896 || opcode == 0x882 ||
                                   opcode == 0xc82;
        if (!uniform_guard) read_predicate(guard & 7);
        if (is_exit(index)) {
            if (guard != 7)
                return fail(index, "native instruction before exit setup state is dead");
            // The handler finalizes the output through R0; the rest of the setup state may stay
            // live when the body ends without reading it.
            if ((live_registers & 1) || (read_predicates & live_predicates))
                return fail(index, "native exit handler reads exit setup state");
            break;
        }
        if (opcode == 0x919 || opcode == 0x923) {
            if (opcode == 0x923) read_register(bits(index, 24, 8));
            write_register(bits(index, 16, 8));
        } else if (opcode == 0x805) {
            // CS2R SRZ: the 64-bit form zeroes a register pair.
            write_register(bits(index, 16, 8));
            if (bits(index, 80, 1)) write_register(bits(index, 16, 8) + 1);
        } else if (opcode == 0xab9 || opcode == 0x945 || opcode == 0x290 || opcode == 0x890 ||
                   opcode == 0x291 || opcode == 0x891 || opcode == 0x2a4 || opcode == 0x8a4 ||
                   opcode == 0x896 || opcode == 0x882 || opcode == 0xc82) {
            // Uniform datapath (UIADD3, ULEA, UIMAD, UPRMT, UMOV): no general or P registers.
        } else if (opcode == 0x321) {
            // ALD: the vertex index in Rb, 1-4 components into Rd.
            read_register(bits(index, 24, 8));
            read_register(bits(index, 32, 8));
            const u32 dest = bits(index, 16, 8), components = bits(index, 74, 2) + 1;
            if (dest != 255)
                for (u32 i = 0; i < components; ++i) write_register(dest + i);
        } else if (opcode == 0xb66) {
            // TLD.SCR: a 1D or 2D .LZ fetch reads x from Ra and y from Rb; other forms read a
            // coordinate group from Ra and a level or offsets from Rb. Results go to Rd and, for
            // three or four channels, to the second destination in c.
            const u32 dimension = bits(index, 61, 3), source_a = bits(index, 24, 8),
                      source_b = bits(index, 32, 8);
            if (bits(index, 78, 1) && dimension == 1) {
                // .MS (2D): x and y in Ra, Ra+1 and the sample in Rb, as lower_to_maxwell reads.
                read_register(source_a);
                if (source_a != 255) read_register(source_a + 1);
                read_register(source_b);
            } else if (bits(index, 87, 3) != 3 && !bits(index, 76, 1) && !bits(index, 78, 1) &&
                       dimension <= 1) {
                read_register(source_a);
                if (dimension == 1) read_register(source_b);
            } else {
                for (u32 i = 0; i < 3; ++i)
                    if (source_a != 255) read_register(source_a + i);
                for (u32 i = 0; i < 2; ++i)
                    if (source_b != 255) read_register(source_b + i);
            }
            // Two channels fill Rd and Rd+1 (half results pack them into Rd); the rest go to the
            // second destination.
            const u32 dest = bits(index, 16, 8), second = bits(index, 64, 8);
            const u32 channels = std::popcount(bits(index, 72, 4));
            const bool half = bits(index, 79, 1) != 0;
            const u32 first = half ? 1 : (std::min)(channels, 2U);
            for (u32 i = 0; i < first && dest != 255; ++i) write_register(dest + i);
            if (second != 255 && channels > 2) {
                const u32 rest = half ? 1 : channels - 2;
                for (u32 i = 0; i < rest; ++i) write_register(second + i);
            }
        } else if (opcode == 0x3c2) {
            // R2UR: reads Ra into a uniform register.
            read_register(bits(index, 24, 8));
        } else if ((family == 0x020 || family == 0x021 || family == 0x023) && form != 0) {
            // FMUL, FADD, FFMA.
            read_sources(family == 0x023);
            write_register(bits(index, 16, 8));
        } else if (family == 0x00b && form != 0) {
            // FSETP, as ISETP below.
            read_sources(false);
            read_predicate(bits(index, 87, 3));
            write_predicate(bits(index, 81, 3));
            write_predicate(bits(index, 84, 3));
        } else if (opcode == 0x381 || opcode == 0x981) {
            const u32 address = bits(index, 24, 8), size = bits(index, 73, 3);
            if (opcode == 0x381) read_predicate(7 - bits(index, 64, 3));
            if (address != 255) {
                read_register(address);
                read_register(address + 1);
            }
            const u32 results = size < 5 ? 1 : size == 5 ? 2 : size == 6 ? 4 : 0;
            for (u32 i = 0; i < results; ++i) write_register(bits(index, 16, 8) + i);
        } else if (family == 0x002 && (form == 1 || form == 4 || form == 5 || form == 6)) {
            if (form == 1) read_register(bits(index, 32, 8));
            write_register(bits(index, 16, 8));
        } else if ((family == 0x024 || family == 0x016) && form != 0) {
            read_sources(true);
            if (family == 0x024 && bits(index, 74, 1)) read_predicate(bits(index, 87, 3));
            write_register(bits(index, 16, 8));
        } else if (family == 0x105 && (form == 1 || form == 5 || form == 6)) {
            // F2I: register, constant buffer or uniform source in operand b; a is unused.
            if (form == 1) read_register(bits(index, 32, 8));
            write_register(bits(index, 16, 8));
        } else if (family == 0x011 && form != 0) {
            // LEA (.X reads the carry predicate), optional carry out.
            read_sources(true);
            if (bits(index, 74, 1)) read_predicate(bits(index, 87, 3));
            write_register(bits(index, 16, 8));
            write_predicate(bits(index, 81, 3));
        } else if (opcode == 0xb82) {
            // LDC with a register index; a 64-bit load writes a pair.
            if (bits(index, 24, 8) != 255) read_register(bits(index, 24, 8));
            write_register(bits(index, 16, 8));
            if (bits(index, 73, 3) == 5) write_register(bits(index, 16, 8) + 1);
        } else if (family == 0x012 && form != 0) {
            // LOP3.LUT with an optional predicate result.
            read_sources(true);
            write_register(bits(index, 16, 8));
            write_predicate(bits(index, 81, 3));
        } else if (opcode == 0x321) {
            // ALD: loads 1-4 components into Rd.. from the vertex in b, indexed by a unless RZ.
            read_register(bits(index, 24, 8));
            read_register(bits(index, 32, 8));
            for (u32 i = 0; i <= bits(index, 74, 2); ++i) write_register(bits(index, 16, 8) + i);
        } else if (opcode == 0x324 || opcode == 0x924) {
            // OUT.EMIT/CUT: reads the output handle in a (and a register stream in b), writes the
            // next handle to Rd.
            read_sources(false);
            write_register(bits(index, 16, 8));
        } else if (opcode == 0x322) {
            // AST: stores 1-4 components from operand b for the vertex in c; writes nothing.
            const u32 value = bits(index, 32, 8), components = bits(index, 74, 2) + 1;
            if (value != 255)
                for (u32 i = 0; i < components; ++i) read_register(value + i);
            read_register(bits(index, 64, 8));
        } else if (family == 0x00c && form != 0 && !bits(index, 72, 1)) {
            read_sources(false);
            read_predicate(bits(index, 87, 3));
            write_predicate(bits(index, 81, 3));
            write_predicate(bits(index, 84, 3));
        } else {
            return fail(index, "native instruction before exit setup state is dead");
        }
        if ((reads & live_registers) || (read_predicates & live_predicates))
            return fail(index, "native body reads exit setup state");
        if (guard == 7) {
            live_registers &= ~writes;
            live_predicates &= ~write_predicates;
        }
    }
    result.handler = target;
    return result;
}

} // namespace Shader::Ampere
