# RISC-V Single Cycle Processor (Verilog)

**Äá»“ Ã¡n bá»™ xá»­ lÃ½ RISC-V 1 chu ká»³, pass toÃ n bá»™ test SC1 & SC2 trÃªn há»‡ thá»‘ng cháº¥m Ä‘iá»ƒm tá»± Ä‘á»™ng CA_Lab-2025 (UET, Äáº¡i há»c CÃ´ng nghá»‡).**

---

## ğŸ“ Cáº¥u trÃºc file

- `RISCV_Single_Cycle.v` : Top module CPU
- `ALU.v`                : Khá»‘i ALU (toÃ¡n há»c, logic, shift, slt/sltu)
- `Branch_Comp.v`        : So sÃ¡nh Ä‘iá»u kiá»‡n nhÃ¡nh
- `DMEM.v`               : Bá»™ nhá»› dá»¯ liá»‡u (256 word)
- `IMEM.v`               : Bá»™ nhá»› lá»‡nh (256 word)
- `Imm_Gen.v`            : Sinh giÃ¡ trá»‹ Immediate
- `RegisterFile.v`       : Bá»™ thanh ghi (32 x 32bit)
- `control_unit.v`       : Giáº£i mÃ£ Ä‘iá»u khiá»ƒn

---

## ğŸš€ HÆ°á»›ng dáº«n build & test

**1. Chuáº©n bá»‹ thÆ° má»¥c chá»©a toÃ n bá»™ cÃ¡c file .v bÃªn trÃªn.**

**2. Äáº£m báº£o cÃ³ Ä‘á»§ cÃ¡c file dá»¯ liá»‡u test:**
- SC1: `./mem/imem.hex`, `./mem/dmem_init.hex`, `./mem/golden_output.txt`
- SC2: `./mem/imem2.hex`, `./mem/dmem_init2.hex`, `./mem/golden_output2.txt`

**3. Cháº¡y lá»‡nh test trÃªn server:**

```bash
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc1 ALU.v Branch_Comp.v DMEM.v IMEM.v Imm_Gen.v RISCV_Single_Cycle.v RegisterFile.v control_unit.v
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc2 ALU.v Branch_Comp.v DMEM.v IMEM.v Imm_Gen.v RISCV_Single_Cycle.v RegisterFile.v control_unit.v

Káº¿t quáº£ Pass khi xuáº¥t hiá»‡n dÃ²ng:

ğŸ‰ All memory contents match golden output! All tests passed.

Náº¿u cÃ³ lá»—i/mismatch, kiá»ƒm tra file log chi tiáº¿t táº¡i:

/tmp/grade_<tÃªn_user>/sim.log

ğŸ› ï¸ MÃ´ táº£ module
ALU.v
Thá»±c hiá»‡n cÃ¡c phÃ©p cá»™ng, trá»«, and, or, xor, shift, so sÃ¡nh nhá» hÆ¡n (signed & unsigned).

control_unit.v
Giáº£i mÃ£ opcode, funct3, funct7 â†’ phÃ¡t tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn cÃ¡c khá»‘i.
Mapping Ä‘á»§ SLT, SLTU, SLTI, SLTIU (so sÃ¡nh cÃ³ dáº¥u/khÃ´ng dáº¥u).

RegisterFile.v
32 thanh ghi, x0 luÃ´n báº±ng 0, chá»‰ ghi khi RegWrite, reset Ä‘á»“ng bá»™.

Imm_Gen.v
Sinh & sign-extend giÃ¡ trá»‹ Immediate theo Ä‘Ãºng chuáº©n RISC-V cho I/S/B/J-type.

DMEM/IMEM.v
Bá»™ nhá»› Ä‘á»“ng bá»™, cÃ³ thá»ƒ load báº±ng $readmemh tá»« file test.

Branch_Comp.v
Xá»­ lÃ½ Ä‘iá»u kiá»‡n nhÃ¡nh (báº±ng, khÃ¡c, nhá» hÆ¡n, lá»›n hÆ¡n - signed/unsigned).

RISCV_Single_Cycle.v
Káº¿t ná»‘i toÃ n bá»™ datapath + control.

ğŸ† Äáº·c Ä‘iá»ƒm ná»•i báº­t
Há»— trá»£ Ä‘áº§y Ä‘á»§ cÃ¡c lá»‡nh cÆ¡ báº£n RV32I (R/I/S/B-type).

Hoáº¡t Ä‘á»™ng Ä‘Ãºng chuáº©n, pass toÃ n bá»™ test trÆ°á»ng.

TÃ¡ch module chuyÃªn nghiá»‡p, dá»… má»Ÿ rá»™ng thÃ nh pipeline/FPGA/SoC.

ğŸ“ˆ Datapath tá»•ng quÃ¡t

Instruction -->[IMEM]-->[Control + ImmGen + RegFile + ALU + DMEM]--> Káº¿t quáº£

ğŸ“š Má»Ÿ rá»™ng / Tuá»³ biáº¿n

CÃ³ thá»ƒ má»Ÿ rá»™ng thÃªm JAL, JALR, LUI, AUIPC náº¿u cáº§n.

CÃ³ thá»ƒ dÃ¹ng lÃ m ná»n táº£ng cho project CPU pipeline, FPGA, mÃ´ phá»ng cao hÆ¡n.

