# vsd_training

# Contents:

[Day 1 Introduction to open sources EDA and PDK](https://github.com/bansalharshul1/vsd_training/blob/main/README.md#day1-introduction)

[Day 2 Floorplaing and introduction to libraries](https://github.com/bansalharshul1/vsd_training/blob/main/README.md#day2---floorplaning-and-introduction-to-library-cells)


# Day1 Introduction 

Workflow -->

  --> Chip modelling to verify the spec vs complier output

  --> soft copy of hardware using Bluespec
  
  --> RTL using verilog

  --> mircroprocessor vs microcontroller ( IO/peripherals ) 
  

![1](https://github.com/user-attachments/assets/df24ac76-881a-4c5a-b0c1-0a73ce7d3e55)

Introduction to Open-source ASIC resources

![image](https://github.com/user-attachments/assets/99641a2e-b6a3-4f1f-b0ce-5ab71e8d00ea)

![image](https://github.com/user-attachments/assets/cb847228-cf27-4699-9d25-1a1992bc25cc)


# Simplified RTL2GDS flow

Backend

--> Floorplanning Macro planning, pin locations, row definations

![image](https://github.com/user-attachments/assets/31f3e526-6de7-45ae-937c-d0527d93085b)

![image](https://github.com/user-attachments/assets/d7ba955e-21cc-40cb-a209-021ca8c42b07)

--> Power planning  


![image](https://github.com/user-attachments/assets/057ec6dc-7866-4049-8878-dbba40207c07)

--> Placements   Global/detailed placements

![image](https://github.com/user-attachments/assets/9276fb7b-ac0e-4287-af6e-1d21a2c3d26c)

![image](https://github.com/user-attachments/assets/aee89839-2d85-4c98-8f33-4f18f6c3e5a8)

--> CTS 

![image](https://github.com/user-attachments/assets/04bd96c1-bef1-42bd-92e2-60e429883cb3)

--> routing

![image](https://github.com/user-attachments/assets/3e3e364c-1714-4e43-b2c6-30e07cb4f650)


-->  Physical Verification 

   DRC & LVS

--> Timing and IR signoff


# OpenLane ASIC Flow

![image](https://github.com/user-attachments/assets/33eeb813-4565-4c0e-a60d-0b50a7da9838)

![image](https://github.com/user-attachments/assets/cddd9d01-6707-430f-b2fc-2ab3c97024d6)

![image](https://github.com/user-attachments/assets/3cb3eabc-1e9d-4fe3-9c34-c526bb359464)

Magic for extraction 
Netgen for LVS

# OpenLANE EDA Tools

# Directory Structure


# Day2 - Floorplaning and introduction to library cells


















