// Seed: 1150836622
module module_0;
  tri0 id_1;
  assign module_2.id_4 = 0;
  id_2 :
  assert property (@(posedge 1) 1)
  else id_2 = id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  tri id_0,
    output tri id_1
);
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  tri   id_0,
    input  tri1  id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
