<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="structdw__iic__reg" kind="struct" prot="public">
    <compoundname>dw_iic_reg</compoundname>
    <includes refid="dw__iic_8h" local="no">dw_iic.h</includes>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="structdw__iic__reg_1a5c91d5537347ecaad229f55aa135ff0c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CON</definition>
        <argsstring></argsstring>
        <name>IC_CON</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x00) : IIC control </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="82" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="82" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a01a9b813b1ffd27c35b36edf68bf4783" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_TAR</definition>
        <argsstring></argsstring>
        <name>IC_TAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x04) : IIC target address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="83" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a26046421e5a3253804f6808fd7c578ec" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SAR</definition>
        <argsstring></argsstring>
        <name>IC_SAR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x08) : IIC slave address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="84" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1aadef12945bdba48f0e06220f3f502773" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_HS_MADDR</definition>
        <argsstring></argsstring>
        <name>IC_HS_MADDR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x0c) : IIC HS Master Mode Code address </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="85" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a51e3c68b4f9a299364035d7811a77259" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_DATA_CMD</definition>
        <argsstring></argsstring>
        <name>IC_DATA_CMD</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x10) : IIC Rx/Tx Data Buffer and Command </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="86" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a04c7c2c696910802908237ee4aeffaab" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SS_SCL_HCNT</definition>
        <argsstring></argsstring>
        <name>IC_SS_SCL_HCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x14) : Standard Speed IIC clock SCL High Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="87" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a7a4f58e7e6a1b94072d3feadc5092e4b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SS_SCL_LCNT</definition>
        <argsstring></argsstring>
        <name>IC_SS_SCL_LCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x18) : Standard Speed IIC clock SCL Low Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="88" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ad26247f98622fb4840057271b2a67cb8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_FS_SCL_HCNT</definition>
        <argsstring></argsstring>
        <name>IC_FS_SCL_HCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x1c) : Fast Speed IIC clock SCL Low Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="89" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a14561b50e2d1aa94971972b041670ab4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_FS_SCL_LCNT</definition>
        <argsstring></argsstring>
        <name>IC_FS_SCL_LCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x20) : Fast Speed IIC clock SCL Low Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="90" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="90" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a7f6015ed08bc1efe41fd241b1027b929" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_HS_SCL_HCNT</definition>
        <argsstring></argsstring>
        <name>IC_HS_SCL_HCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x24) : High Speed IIC clock SCL Low Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="91" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab6e9fa78fc11514aaecb3e068547c8a6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_HS_SCL_LCNT</definition>
        <argsstring></argsstring>
        <name>IC_HS_SCL_LCNT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x28) : High Speed IIC clock SCL Low Count </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="92" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="92" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab1c6c717f18cba4cf9c8df37873e9f2d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_INTR_STAT</definition>
        <argsstring></argsstring>
        <name>IC_INTR_STAT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x2c) : IIC Interrupt Status </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="93" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a057f693dad013ef9bb52986eb55f408e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_INTR_MASK</definition>
        <argsstring></argsstring>
        <name>IC_INTR_MASK</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x30) : IIC Interrupt Mask </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="94" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="94" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1af3293b712b0b742c8e11262d730a09f4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_RAW_INTR_STAT</definition>
        <argsstring></argsstring>
        <name>IC_RAW_INTR_STAT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x34) : IIC Raw Interrupt Status </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="95" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a5986fc544852a163cf76be0f1f8c033f" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_RX_TL</definition>
        <argsstring></argsstring>
        <name>IC_RX_TL</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x38) : IIC Receive FIFO Threshold </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="96" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1afa61cadbd873caba882f52b41deafef7" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_TX_TL</definition>
        <argsstring></argsstring>
        <name>IC_TX_TL</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x3c) : IIC Transmit FIFO Threshold </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="97" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1aa9fe0d4c920c64b5a51648cc3c62942c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_INTR</definition>
        <argsstring></argsstring>
        <name>IC_CLR_INTR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x40) : Clear combined and Individual Interrupts </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="98" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a1a778eea608eaedc5b94e2c5d7c7d949" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_RX_UNDER</definition>
        <argsstring></argsstring>
        <name>IC_CLR_RX_UNDER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x44) : Clear RX_UNDER Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="99" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="99" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a623ca984ee0841df445c456fe095bc2e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_RX_OVER</definition>
        <argsstring></argsstring>
        <name>IC_CLR_RX_OVER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x48) : Clear RX_OVER Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="100" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a55b4b72a4c90acdf0866d669ca10c202" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_TX_OVER</definition>
        <argsstring></argsstring>
        <name>IC_CLR_TX_OVER</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x4c) : Clear TX_OVER Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="101" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab2e4d5a800145c7e3a28249e3e3fe49e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_RD_REQ</definition>
        <argsstring></argsstring>
        <name>IC_CLR_RD_REQ</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x50) : Clear RQ_REQ Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="102" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1abef3c885e1b7126a2a72f9691410e0b2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_TX_ABRT</definition>
        <argsstring></argsstring>
        <name>IC_CLR_TX_ABRT</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x54) : Clear TX_ABRT Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="103" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ae82bb4a7f301e79ddb64944b815a9300" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_RX_DONE</definition>
        <argsstring></argsstring>
        <name>IC_CLR_RX_DONE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x58) : Clear RX_DONE Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="104" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a48ec192503f85ddae7e1ab93244239e8" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_ACTIVITY</definition>
        <argsstring></argsstring>
        <name>IC_CLR_ACTIVITY</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x5c) : Clear ACTIVITY Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="105" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a1b03fb0fbe2ea5fdd9447cf72bfb452c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_STOP_DET</definition>
        <argsstring></argsstring>
        <name>IC_CLR_STOP_DET</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x60) : Clear STOP_DET Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="106" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a997b60bf5beb1afb3ab0097a6a1d7f59" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_START_DET</definition>
        <argsstring></argsstring>
        <name>IC_CLR_START_DET</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x64) : Clear START_DET Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="107" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a1eae1241502dffeeb6f8fd76f90e510d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_CLR_GEN_CALL</definition>
        <argsstring></argsstring>
        <name>IC_CLR_GEN_CALL</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x68) : Clear GEN_CALL Interrupt </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="108" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab314b3a1e02b465471852812fae2c875" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_ENABLE</definition>
        <argsstring></argsstring>
        <name>IC_ENABLE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x6c) : IIC Enable </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="109" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a2ba611a6b1aabd221453d8976006925b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_STATUS</definition>
        <argsstring></argsstring>
        <name>IC_STATUS</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x70) : IIC Status </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="110" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ae2ee814ea939a186079fff3c4c67242e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_TXFLR</definition>
        <argsstring></argsstring>
        <name>IC_TXFLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x74) : Transmit FIFO Level Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="111" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a232ad6b844992c1c26d0bd4ff5a1af4a" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_RXFLR</definition>
        <argsstring></argsstring>
        <name>IC_RXFLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x78) : Receive FIFO Level Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="112" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a7d30081b32c671fcaa5b1af90c82c3cd" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SDA_HOLD</definition>
        <argsstring></argsstring>
        <name>IC_SDA_HOLD</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x7c) : SDA Hold Time Length Reg </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="113" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab6ad6bc02988ec318cb66bc940e82855" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_TX_ABRT_SOURCE</definition>
        <argsstring></argsstring>
        <name>IC_TX_ABRT_SOURCE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x80) : IIC Transmit Abort Status Reg </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="114" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a4be699d2fd0dd4c97d4f9ff19704389e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SLV_DATA_NACK_ONLY</definition>
        <argsstring></argsstring>
        <name>IC_SLV_DATA_NACK_ONLY</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x84) : Generate SLV_DATA_NACK Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="115" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ae74bd9756dda82791e4d92ff6040fff1" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_DMA_CR</definition>
        <argsstring></argsstring>
        <name>IC_DMA_CR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x88) : DMA Control Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="116" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ad660340383f80564fe615e19f7d26776" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_DMA_TDLR</definition>
        <argsstring></argsstring>
        <name>IC_DMA_TDLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x8c) : DMA Transmit Data Level </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="117" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ae7d41f00ba64280ea6dfb576ad1fb4c9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_DMA_RDLR</definition>
        <argsstring></argsstring>
        <name>IC_DMA_RDLR</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x90) : DMA Receive Data Level </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="118" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ae73a768e165388ec0cc1998953adaca3" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_SDA_SETUP</definition>
        <argsstring></argsstring>
        <name>IC_SDA_SETUP</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x94) : SDA Setup Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="119" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a328f6c45ec15f69e7916b85476a524f4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_ACK_GENERAL_CALL</definition>
        <argsstring></argsstring>
        <name>IC_ACK_GENERAL_CALL</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x98) : ACK General Call Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="120" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a3e8476da635da084dade8393de81c5a0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_ENABLE_STATUS</definition>
        <argsstring></argsstring>
        <name>IC_ENABLE_STATUS</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0x9c) : Enable Status Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="121" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a4c908aea341393ee02385ceeeeed95c9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_FS_SPKLEN</definition>
        <argsstring></argsstring>
        <name>IC_FS_SPKLEN</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xa0) : ISS and FS spike suppression limit </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="122" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab2dac17a08afbeeefd1cb8577a40dbc9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_HS_SPKLEN</definition>
        <argsstring></argsstring>
        <name>IC_HS_SPKLEN</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xa4) : HS spike suppression limit </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="123" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1aedc988b1b1bc2b2119e77694a3dad797" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::RESERVED[19]</definition>
        <argsstring>[19]</argsstring>
        <name>RESERVED</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xa8) : Reserved </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="124" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a3d1392563319967135d6039d460fa02d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_COMP_PARAM_1</definition>
        <argsstring></argsstring>
        <name>IC_COMP_PARAM_1</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xf4) : Component Parameter Register </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="125" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1a6e3daf0d28b10e1e739aa1b2bd375f24" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_COMP_VERSION</definition>
        <argsstring></argsstring>
        <name>IC_COMP_VERSION</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xf8) : Component Version ID Reg </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="126" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="structdw__iic__reg_1ab044558f82c6c46722560d419b36b4d2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t dw_iic_reg::IC_COMP_TYPE</definition>
        <argsstring></argsstring>
        <name>IC_COMP_TYPE</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>(0xfc) : Component Type Reg </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="127" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>DesignWare IIC register structure. </para>    </briefdescription>
    <detaileddescription>
<para>Detailed struct description of DesignWare IIC block register information, implementation of dev_iic_info::iic_regs </para>    </detaileddescription>
    <collaborationgraph>
      <node id="139">
        <label>dw_iic_reg</label>
        <link refid="structdw__iic__reg"/>
      </node>
    </collaborationgraph>
    <location file="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" line="81" column="1" bodyfile="/home/travis/build/qiangg/embarc_osp/device/ip/designware/iic/dw_iic.h" bodystart="81" bodyend="128"/>
    <listofallmembers>
      <member refid="structdw__iic__reg_1a328f6c45ec15f69e7916b85476a524f4" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_ACK_GENERAL_CALL</name></member>
      <member refid="structdw__iic__reg_1a48ec192503f85ddae7e1ab93244239e8" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_ACTIVITY</name></member>
      <member refid="structdw__iic__reg_1a1eae1241502dffeeb6f8fd76f90e510d" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_GEN_CALL</name></member>
      <member refid="structdw__iic__reg_1aa9fe0d4c920c64b5a51648cc3c62942c" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_INTR</name></member>
      <member refid="structdw__iic__reg_1ab2e4d5a800145c7e3a28249e3e3fe49e" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_RD_REQ</name></member>
      <member refid="structdw__iic__reg_1ae82bb4a7f301e79ddb64944b815a9300" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_RX_DONE</name></member>
      <member refid="structdw__iic__reg_1a623ca984ee0841df445c456fe095bc2e" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_RX_OVER</name></member>
      <member refid="structdw__iic__reg_1a1a778eea608eaedc5b94e2c5d7c7d949" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_RX_UNDER</name></member>
      <member refid="structdw__iic__reg_1a997b60bf5beb1afb3ab0097a6a1d7f59" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_START_DET</name></member>
      <member refid="structdw__iic__reg_1a1b03fb0fbe2ea5fdd9447cf72bfb452c" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_STOP_DET</name></member>
      <member refid="structdw__iic__reg_1abef3c885e1b7126a2a72f9691410e0b2" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_TX_ABRT</name></member>
      <member refid="structdw__iic__reg_1a55b4b72a4c90acdf0866d669ca10c202" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CLR_TX_OVER</name></member>
      <member refid="structdw__iic__reg_1a3d1392563319967135d6039d460fa02d" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_COMP_PARAM_1</name></member>
      <member refid="structdw__iic__reg_1ab044558f82c6c46722560d419b36b4d2" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_COMP_TYPE</name></member>
      <member refid="structdw__iic__reg_1a6e3daf0d28b10e1e739aa1b2bd375f24" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_COMP_VERSION</name></member>
      <member refid="structdw__iic__reg_1a5c91d5537347ecaad229f55aa135ff0c" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_CON</name></member>
      <member refid="structdw__iic__reg_1a51e3c68b4f9a299364035d7811a77259" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_DATA_CMD</name></member>
      <member refid="structdw__iic__reg_1ae74bd9756dda82791e4d92ff6040fff1" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_DMA_CR</name></member>
      <member refid="structdw__iic__reg_1ae7d41f00ba64280ea6dfb576ad1fb4c9" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_DMA_RDLR</name></member>
      <member refid="structdw__iic__reg_1ad660340383f80564fe615e19f7d26776" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_DMA_TDLR</name></member>
      <member refid="structdw__iic__reg_1ab314b3a1e02b465471852812fae2c875" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_ENABLE</name></member>
      <member refid="structdw__iic__reg_1a3e8476da635da084dade8393de81c5a0" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_ENABLE_STATUS</name></member>
      <member refid="structdw__iic__reg_1ad26247f98622fb4840057271b2a67cb8" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_FS_SCL_HCNT</name></member>
      <member refid="structdw__iic__reg_1a14561b50e2d1aa94971972b041670ab4" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_FS_SCL_LCNT</name></member>
      <member refid="structdw__iic__reg_1a4c908aea341393ee02385ceeeeed95c9" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_FS_SPKLEN</name></member>
      <member refid="structdw__iic__reg_1aadef12945bdba48f0e06220f3f502773" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_HS_MADDR</name></member>
      <member refid="structdw__iic__reg_1a7f6015ed08bc1efe41fd241b1027b929" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_HS_SCL_HCNT</name></member>
      <member refid="structdw__iic__reg_1ab6e9fa78fc11514aaecb3e068547c8a6" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_HS_SCL_LCNT</name></member>
      <member refid="structdw__iic__reg_1ab2dac17a08afbeeefd1cb8577a40dbc9" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_HS_SPKLEN</name></member>
      <member refid="structdw__iic__reg_1a057f693dad013ef9bb52986eb55f408e" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_INTR_MASK</name></member>
      <member refid="structdw__iic__reg_1ab1c6c717f18cba4cf9c8df37873e9f2d" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_INTR_STAT</name></member>
      <member refid="structdw__iic__reg_1af3293b712b0b742c8e11262d730a09f4" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_RAW_INTR_STAT</name></member>
      <member refid="structdw__iic__reg_1a5986fc544852a163cf76be0f1f8c033f" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_RX_TL</name></member>
      <member refid="structdw__iic__reg_1a232ad6b844992c1c26d0bd4ff5a1af4a" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_RXFLR</name></member>
      <member refid="structdw__iic__reg_1a26046421e5a3253804f6808fd7c578ec" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SAR</name></member>
      <member refid="structdw__iic__reg_1a7d30081b32c671fcaa5b1af90c82c3cd" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SDA_HOLD</name></member>
      <member refid="structdw__iic__reg_1ae73a768e165388ec0cc1998953adaca3" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SDA_SETUP</name></member>
      <member refid="structdw__iic__reg_1a4be699d2fd0dd4c97d4f9ff19704389e" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SLV_DATA_NACK_ONLY</name></member>
      <member refid="structdw__iic__reg_1a04c7c2c696910802908237ee4aeffaab" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SS_SCL_HCNT</name></member>
      <member refid="structdw__iic__reg_1a7a4f58e7e6a1b94072d3feadc5092e4b" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_SS_SCL_LCNT</name></member>
      <member refid="structdw__iic__reg_1a2ba611a6b1aabd221453d8976006925b" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_STATUS</name></member>
      <member refid="structdw__iic__reg_1a01a9b813b1ffd27c35b36edf68bf4783" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_TAR</name></member>
      <member refid="structdw__iic__reg_1ab6ad6bc02988ec318cb66bc940e82855" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_TX_ABRT_SOURCE</name></member>
      <member refid="structdw__iic__reg_1afa61cadbd873caba882f52b41deafef7" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_TX_TL</name></member>
      <member refid="structdw__iic__reg_1ae2ee814ea939a186079fff3c4c67242e" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>IC_TXFLR</name></member>
      <member refid="structdw__iic__reg_1aedc988b1b1bc2b2119e77694a3dad797" prot="public" virt="non-virtual"><scope>dw_iic_reg</scope><name>RESERVED</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
