
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>RISC-V - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"Xn@8rQpAMFoAADEWMgEAAABD","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"RISC-V","wgTitle":"RISC-V","wgCurRevisionId":945437268,"wgRevisionId":945437268,"wgArticleId":43653496,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Wikipedia introduction cleanup from November 2019","All pages needing cleanup","Articles covered by WikiProject Wikify from November 2019","All articles covered by WikiProject Wikify","Articles containing potentially dated statements from 2016","All articles containing potentially dated statements",
"Articles containing potentially dated statements from 2019","Articles containing potentially dated statements from August 2019","Wikipedia articles needing clarification from January 2020","Articles containing potentially dated statements from June 2015","Articles containing potentially dated statements from January 2017","Articles containing potentially dated statements from 2018","Commons category link from Wikidata","Use dmy dates from June 2016","Computer-related introductions in 2010","Instruction set architectures","Microcontrollers","Open microprocessors"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"RISC-V","wgRelevantArticleId":43653496,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en",
"pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q17637401","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","ext.pygments":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible",
"mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.pygments%2CwikimediaBadges%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.25"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=RISC-V&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=RISC-V&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/RISC-V"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-RISC-V rootpage-RISC-V skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">RISC-V</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><table class="box-Lead_too_short plainlinks metadata ambox ambox-content ambox-lead_too_short" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Wiki_letter_w.svg" class="image"><img alt="Wiki letter w.svg" src="//upload.wikimedia.org/wikipedia/en/thumb/6/6c/Wiki_letter_w.svg/40px-Wiki_letter_w.svg.png" decoding="async" width="40" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/6/6c/Wiki_letter_w.svg/60px-Wiki_letter_w.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/6/6c/Wiki_letter_w.svg/80px-Wiki_letter_w.svg.png 2x" data-file-width="44" data-file-height="44" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This article's <b><a href="/wiki/Wikipedia:Manual_of_Style/Lead_section" title="Wikipedia:Manual of Style/Lead section">lead section</a> does not adequately <a href="/wiki/Wikipedia:Summary_style" title="Wikipedia:Summary style">summarize</a> key points of its contents</b>.<span class="hide-when-compact"> Please consider expanding the lead to <a href="/wiki/Wikipedia:Manual_of_Style/Lead_section#Provide_an_accessible_overview" title="Wikipedia:Manual of Style/Lead section">provide an accessible overview</a> of all important aspects of the article. Please discuss this issue on the article's <a href="/wiki/Talk:RISC-V" title="Talk:RISC-V">talk page</a>.</span>  <small class="date-container"><i>(<span class="date">November 2019</span>)</i></small></div></td></tr></tbody></table>
<table class="infobox" style="width:22em"><caption>RISC-V</caption><tbody><tr><td colspan="2" style="text-align:center"><a href="/wiki/File:RISC-V-logo.svg" class="image"><img alt="RISC-V-logo.svg" src="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/220px-RISC-V-logo.svg.png" decoding="async" width="220" height="41" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/330px-RISC-V-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/440px-RISC-V-logo.svg.png 2x" data-file-width="753" data-file-height="142" /></a></td></tr><tr><th scope="row">Designer</th><td><a href="/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a></td></tr><tr><th scope="row">Bits</th><td>32, 64, 128</td></tr><tr><th scope="row">Introduced</th><td>2010</td></tr><tr><th scope="row">Version</th><td>Unprivileged ISA 2.2,<sup id="cite_ref-isa_1-0" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> privileged ISA 1.11<sup id="cite_ref-priv-isa_2-0" class="reference"><a href="#cite_note-priv-isa-2">&#91;2&#93;</a></sup></td></tr><tr><th scope="row"><a href="/wiki/Computer_architecture" title="Computer architecture">Design</a></th><td>RISC</td></tr><tr><th scope="row">Type</th><td>Load-store</td></tr><tr><th scope="row"><a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">Encoding</a></th><td>Variable</td></tr><tr><th scope="row"><a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">Branching</a></th><td>Compare-and-branch</td></tr><tr><th scope="row"><a href="/wiki/Endianness" title="Endianness">Endianness</a></th><td>Little<sup id="cite_ref-isa_1-1" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup></td></tr><tr><th scope="row">Page size</th><td>4 KiB</td></tr><tr><th scope="row">Extensions</th><td>M, A, F, D, Q, C</td></tr><tr><th scope="row">Open</th><td>Yes, and royalty free</td></tr><tr><th colspan="2" style="text-align:center"><a href="/wiki/Processor_register" title="Processor register">Registers</a></th></tr><tr><th scope="row"><a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">General purpose</a></th><td>16, 32 (including one always-zero register)</td></tr><tr><th scope="row"><a href="/wiki/Floating_point" class="mw-redirect" title="Floating point">Floating point</a></th><td>32 (optional)</td></tr></tbody></table>
<p><b>RISC-V</b> (pronounced "risk-five"<sup id="cite_ref-isa_1-2" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup class="reference" style="white-space:nowrap;">:<span>1</span></sup>) is an <a href="/wiki/Open_standard" title="Open standard">open standard</a> <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA) based on established <a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">reduced instruction set computer</a> (RISC) principles.
</p><p>Unlike other academic designs which are optimized only for simplicity of exposition, the designers state that the RISC-V instruction set is for practical computers. It is said to have features to increase computer speed, yet reduce cost and power use. These include a <a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store architecture</a>, bit patterns to simplify the multiplexers in a CPU, simplified standards-based floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed <a href="/wiki/Sign_extension" title="Sign extension">sign extension</a>. Sign extension is said to often be on the critical timing path.<sup id="cite_ref-isa_1-3" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The instruction set is designed for a wide range of uses. It is variable-width and extensible so that more encoding bits can always be added. It supports three word-widths, 32, 64, and 128 bits, and a variety of subsets. The definitions of each subset vary slightly for the three word-widths. The subsets support small <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>, <a href="/wiki/Personal_computer" title="Personal computer">personal computers</a>, <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> with vector processors, and warehouse-scale rack-mounted <a href="/wiki/Parallel_computing" title="Parallel computing">parallel computers</a>. The instruction set space for the 128-bit stretched version of the ISA was reserved because 60 years of industry experience has shown that the most unrecoverable error in instruction set design is a lack of memory address space. As of 2016<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, the 128-bit ISA remains undefined intentionally, because there is yet so little practical experience with such large memory systems.<sup id="cite_ref-isa_1-4" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> There are proposals to implement variable-width instructions up to 864-bits.<sup id="cite_ref-isa_1-5" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup>
</p><p>The project began in 2010 at the <a href="/wiki/University_of_California,_Berkeley" title="University of California, Berkeley">University of California, Berkeley</a>, but many contributors are volunteers not affiliated with the university.<sup id="cite_ref-contributors_5-0" class="reference"><a href="#cite_note-contributors-5">&#91;5&#93;</a></sup>
</p><p>As of June 2019, version 2.2 of the user-space ISA<sup id="cite_ref-isa_1-6" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> and version 1.11 of the privileged ISA<sup id="cite_ref-priv-isa_2-1" class="reference"><a href="#cite_note-priv-isa-2">&#91;2&#93;</a></sup> are <a href="/wiki/Freeze_(software_engineering)" title="Freeze (software engineering)">frozen</a>, permitting software and hardware development to proceed. A debug specification is available as a draft, version 0.3.<sup id="cite_ref-priv-isa_2-2" class="reference"><a href="#cite_note-priv-isa-2">&#91;2&#93;</a></sup>
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Rationale"><span class="tocnumber">1</span> <span class="toctext">Rationale</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#History"><span class="tocnumber">2</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Foundation"><span class="tocnumber">2.1</span> <span class="toctext">Foundation</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Awards"><span class="tocnumber">2.2</span> <span class="toctext">Awards</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#Design"><span class="tocnumber">3</span> <span class="toctext">Design</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#ISA_base_and_extensions"><span class="tocnumber">3.1</span> <span class="toctext">ISA base and extensions</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Register_sets"><span class="tocnumber">3.2</span> <span class="toctext">Register sets</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Memory_access"><span class="tocnumber">3.3</span> <span class="toctext">Memory access</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Immediates"><span class="tocnumber">3.4</span> <span class="toctext">Immediates</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Subroutine_calls,_jumps,_and_branches"><span class="tocnumber">3.5</span> <span class="toctext">Subroutine calls, jumps, and branches</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Arithmetic_and_logic_sets"><span class="tocnumber">3.6</span> <span class="toctext">Arithmetic and logic sets</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Atomic_memory_operations"><span class="tocnumber">3.7</span> <span class="toctext">Atomic memory operations</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Compressed_subset"><span class="tocnumber">3.8</span> <span class="toctext">Compressed subset</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Embedded_subset"><span class="tocnumber">3.9</span> <span class="toctext">Embedded subset</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Privileged_instruction_set"><span class="tocnumber">3.10</span> <span class="toctext">Privileged instruction set</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Bit_manipulation"><span class="tocnumber">3.11</span> <span class="toctext">Bit manipulation</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Packed_SIMD"><span class="tocnumber">3.12</span> <span class="toctext">Packed SIMD</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Vector_set"><span class="tocnumber">3.13</span> <span class="toctext">Vector set</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#External_debug_system"><span class="tocnumber">3.14</span> <span class="toctext">External debug system</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-20"><a href="#Implementations"><span class="tocnumber">4</span> <span class="toctext">Implementations</span></a>
<ul>
<li class="toclevel-2 tocsection-21"><a href="#Existing"><span class="tocnumber">4.1</span> <span class="toctext">Existing</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#In_development"><span class="tocnumber">4.2</span> <span class="toctext">In development</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Open_Source"><span class="tocnumber">4.3</span> <span class="toctext">Open Source</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-24"><a href="#Software"><span class="tocnumber">5</span> <span class="toctext">Software</span></a></li>
<li class="toclevel-1 tocsection-25"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-26"><a href="#References"><span class="tocnumber">7</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-27"><a href="#Further_reading"><span class="tocnumber">8</span> <span class="toctext">Further reading</span></a></li>
<li class="toclevel-1 tocsection-28"><a href="#External_links"><span class="tocnumber">9</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Rationale">Rationale</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=1" title="Edit section: Rationale">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/220px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" decoding="async" width="220" height="147" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/330px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/7/7a/Yunsup_Lee_holding_RISC_V_prototype_chip.jpg/440px-Yunsup_Lee_holding_RISC_V_prototype_chip.jpg 2x" data-file-width="4776" data-file-height="3187" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Yunsup_Lee_holding_RISC_V_prototype_chip.jpg" class="internal" title="Enlarge"></a></div>RISC-V processor prototype, January 2013</div></div></div>
<p><a href="/wiki/CPU_design" class="mw-redirect" title="CPU design">CPU design</a> requires design expertise in several specialties: electronic <a href="/wiki/Logic_gate" title="Logic gate">digital logic</a>, <a href="/wiki/Compiler" title="Compiler">compilers</a>, and <a href="/wiki/Operating_system" title="Operating system">operating systems</a>. To cover the costs of such a team, commercial vendors of computer designs, such as <a href="/wiki/ARM_Holdings" class="mw-redirect" title="ARM Holdings">ARM Holdings</a> and <a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies</a> charge <a href="/wiki/Royalty_payment" title="Royalty payment">royalties</a> for the use of their designs, <a href="/wiki/Patent" title="Patent">patents</a> and <a href="/wiki/Copyright" title="Copyright">copyrights</a>.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">&#91;6&#93;</a></sup><sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> They also often require <a href="/wiki/Non-disclosure_agreement" title="Non-disclosure agreement">non-disclosure agreements</a> before releasing documents that describe their designs' detailed advantages. In many cases, they never describe the reasons for their design choices.
</p><p>RISC-V was started to solve these problems. The goal was to make a practical ISA that was open-sourced, usable academically and in any hardware or software design without royalties.<sup id="cite_ref-isa_1-7" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-isasbfree_9-0" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup> Also, the rationales for every part of the project are explained, at least broadly. The RISC-V authors are academic but have substantial experience in computer design. The RISC-V ISA is a direct development from a series of academic computer-design projects. It was originated in part to aid such projects.<sup id="cite_ref-isa_1-8" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-isasbfree_9-1" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup>
</p><p>In order to build a large, continuing community of users and therefore accumulate designs and software, the RISC-V ISA designers planned to support a wide variety of practical uses: Small, fast, and low-power real-world implementations,<sup id="cite_ref-isa_1-9" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-rocketsspeed_10-0" class="reference"><a href="#cite_note-rocketsspeed-10">&#91;10&#93;</a></sup> without over-architecting for a particular <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>.<sup id="cite_ref-isa_1-10" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-sodor_11-0" class="reference"><a href="#cite_note-sodor-11">&#91;11&#93;</a></sup><sup id="cite_ref-shakti_12-0" class="reference"><a href="#cite_note-shakti-12">&#91;12&#93;</a></sup><sup id="cite_ref-boom_13-0" class="reference"><a href="#cite_note-boom-13">&#91;13&#93;</a></sup> A need for a large base of contributors is part of the reason why RISC-V was engineered to fit so many uses.
</p><p>The designers say that the instruction set is the main interface in a computer because it lies between the hardware and the software. If a good instruction set was open, available for use by all, it should dramatically reduce the cost of software by permitting far more reuse. It should also increase competition among hardware providers, who can use more resources for design and less for software support.<sup id="cite_ref-isasbfree_9-2" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup>
</p><p>The designers assert that new principles are becoming rare in instruction set design, as the most successful designs of the last forty years have become increasingly similar. Of those that failed, most did so because their sponsoring companies failed commercially, not because the instruction sets were poor technically. So, a well-designed open instruction set designed using well-established principles should attract long-term support by many vendors.<sup id="cite_ref-isasbfree_9-3" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup>
</p><p>RISC-V also supports the designers' academic uses. The simplicity of the integer subset permits basic student exercises. The integer subset is a simple ISA enabling software to control research machines. The variable-length ISA enables extensions for both student exercises and research.<sup id="cite_ref-isa_1-11" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> The separated privileged instruction set permits research in operating system support, without redesigning compilers.<sup id="cite_ref-isapriv_14-0" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup> RISC-V's open intellectual property allows its designs to be published, reused, and modified.<sup id="cite_ref-isa_1-12" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=2" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The term <i><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></i> dates from about 1980.<sup id="cite_ref-riscstart_15-0" class="reference"><a href="#cite_note-riscstart-15">&#91;15&#93;</a></sup> Before this, there was some knowledge that simpler computers could be effective, but the design principles were not widely described. Simple, effective computers have always been of academic interest. Academics created the RISC instruction set <a href="/wiki/DLX" title="DLX">DLX</a> for the first edition of <i>Computer Architecture: A Quantitative Approach</i> in 1990. <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David Patterson</a> was an author, and later assisted RISC-V. DLX was intended for educational use; academics and hobbyists implemented it using <a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">field-programmable gate arrays</a>, but it was not a commercial success. ARM CPUs, versions 2 and earlier, had a public-domain instruction set, and it is still supported by the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> (GCC), a popular free-software compiler. Three open-source <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a> exist for this ISA, but they have not been manufactured.<sup id="cite_ref-amber_16-0" class="reference"><a href="#cite_note-amber-16">&#91;16&#93;</a></sup><sup id="cite_ref-arm4u_17-0" class="reference"><a href="#cite_note-arm4u-17">&#91;17&#93;</a></sup> <a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a> is an open-source ISA based on DLX, with associated RISC designs. It is fully supported with GCC and <a href="/wiki/Linux" title="Linux">Linux</a> implementations. However, it has few commercial implementations.
</p><p><a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Krste Asanović</a> at the University of California, Berkeley, found many uses for an open-source computer system. In 2010, he decided to develop and publish one in a "short, three-month project over the summer". The plan was to help both academic and industrial users.<sup id="cite_ref-isasbfree_9-4" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup> <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David Patterson</a> at Berkeley also aided the effort. He originally identified the properties of <a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a>,<sup id="cite_ref-riscstart_15-1" class="reference"><a href="#cite_note-riscstart-15">&#91;15&#93;</a></sup> and RISC-V is one of his long series of cooperative RISC research projects. At this stage, students inexpensively provided initial software, simulations, and CPU designs.<sup id="cite_ref-contributors_5-1" class="reference"><a href="#cite_note-contributors-5">&#91;5&#93;</a></sup>
</p><p>The RISC-V authors and their institution originally provided the ISA documents and several CPU designs under <a href="/wiki/BSD_licenses" title="BSD licenses">BSD licenses</a>, which allow derivative works—such as RISC-V chip designs—to be either open and free, or closed and proprietary. The ISA specification itself (i.e., the encoding of the instruction set) was effectively put into the public domain when the ISA tech reports were published, though the actual tech report text (an expression of the specification) was later put under a Creative Commons license to allow it to be improved by external contributors including the RISC-V Foundation.
</p><p>A full history of RISC-V has been published on the RISC-V Foundation website.<sup id="cite_ref-history_18-0" class="reference"><a href="#cite_note-history-18">&#91;18&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Foundation">Foundation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=3" title="Edit section: Foundation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Commercial users require an ISA to be stable before they can utilize it in a product that might last many years. To address this issue, the RISC-V Foundation was formed to own, maintain and publish intellectual property related to RISC-V's definition.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup> The original authors and owners have surrendered their rights to the foundation.<sup id="cite_ref-rv5_found_20-0" class="reference"><a href="#cite_note-rv5_found-20">&#91;20&#93;</a></sup>
</p><p>In November 2019, the RISC-V Foundation announced that it would re-locate to <a href="/wiki/Switzerland" title="Switzerland">Switzerland</a>, citing concerns over U.S. trade regulations.<sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;21&#93;</a></sup>
</p><p>As of 2019<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, the foundation freely publishes the documents defining RISC-V and permits unrestricted utilization of the ISA for both software and hardware design. However, only paid members of the RISC-V Foundation can vote to approve changes or utilize the trademarked compatibility logo.<sup id="cite_ref-rv5_found_20-1" class="reference"><a href="#cite_note-rv5_found-20">&#91;20&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Awards">Awards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=4" title="Edit section: Awards">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>2017: The Linley Group's Analyst's Choice Award for Best Technology (for the instruction set)<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup></li></ul>
<h2><span class="mw-headline" id="Design">Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=5" title="Edit section: Design">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="ISA_base_and_extensions">ISA base and extensions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=6" title="Edit section: ISA base and extensions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V has a modular design, consisting of alternative base parts, with added optional extensions. The ISA base and its extensions are developed in a collective effort between industry, the research community and educational institutions. The base specifies instructions (and their encoding), control flow, registers (and their sizes), memory and addressing, logic (i.e., integer) manipulation, and ancillaries. The base alone can implement a simplified general-purpose computer, with full software support, including a general-purpose compiler.
</p><p>The standard extensions are specified to work with all of the standard bases, and with each other without conflict.
</p><p>Many RISC-V computers might implement the compact extension to reduce power consumption, code size, and memory use.<sup id="cite_ref-isa_1-13" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> There are also future plans to support <a href="/wiki/Hypervisor" title="Hypervisor">hypervisors</a> and <a href="/wiki/Virtualization" title="Virtualization">virtualization</a>.<sup id="cite_ref-isapriv_14-1" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>Together with a supervisor instruction set extension, S, an RVGC defines all instructions needed to conveniently support a general purpose <a href="/wiki/Operating_system" title="Operating system">operating system</a>.
</p>
<table class="wikitable plainrowheaders">

<caption>ISA base and extensions
</caption>
<tbody><tr>
<th scope="col">Name
</th>
<th scope="col">Description
</th>
<th scope="col">Version
</th>
<th scope="col">Status<sup id="cite_ref-frozen_23-0" class="reference"><a href="#cite_note-frozen-23">&#91;a&#93;</a></sup>
</th></tr>
<tr>
<th colspan="4">Base
</th></tr>
<tr>
<th scope="row">RV32I
</th>
<td>Base Integer Instruction Set, 32-bit</td>
<td>2.1</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">RV32E
</th>
<td>Base Integer Instruction Set (embedded), 32-bit, 16 registers</td>
<td>1.9</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">RV64I
</th>
<td>Base Integer Instruction Set, 64-bit</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">RV128I
</th>
<td>Base Integer Instruction Set, 128-bit</td>
<td>1.7</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th colspan="4">Extension
</th></tr>
<tr>
<th scope="row">M
</th>
<td>Standard Extension for Integer Multiplication and Division</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">A
</th>
<td>Standard Extension for Atomic Instructions</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">F
</th>
<td>Standard Extension for Single-Precision Floating-Point</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">D
</th>
<td>Standard Extension for Double-Precision Floating-Point</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">G
</th>
<td>Shorthand for the base and above extensions</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">N/A
</td></tr>
<tr>
<th scope="row">Q
</th>
<td>Standard Extension for Quad-Precision Floating-Point</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">L
</th>
<td>Standard Extension for Decimal Floating-Point</td>
<td>0.0</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">C
</th>
<td>Standard Extension for Compressed Instructions</td>
<td>2.0</td>
<td style="background:#9F9;vertical-align:middle;text-align:center;" class="table-yes">Frozen
</td></tr>
<tr>
<th scope="row">B
</th>
<td>Standard Extension for Bit Manipulation</td>
<td>0.92</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">J
</th>
<td>Standard Extension for Dynamically Translated Languages</td>
<td>0.0</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">T
</th>
<td>Standard Extension for Transactional Memory</td>
<td>0.0</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">P
</th>
<td>Standard Extension for Packed-SIMD Instructions</td>
<td>0.1</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">V
</th>
<td>Standard Extension for Vector Operations</td>
<td>0.8</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">N
</th>
<td>Standard Extension for User-Level Interrupts</td>
<td>1.1</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr>
<tr>
<th scope="row">H
</th>
<td>Standard Extension for Hypervisor</td>
<td>0.4</td>
<td style="background:#F99;vertical-align:middle;text-align:center;" class="table-no">Open
</td></tr></tbody></table>
<div class="reflist" style="list-style-type: lower-alpha;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-frozen-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-frozen_23-0">^</a></b></span> <span class="reference-text">Frozen parts are expected to have their final feature set and to receive only clarifications before being ratified.</span>
</li>
</ol></div></div>
<table class="wikitable" style="text-align:center;">
<caption>32-bit RISC-V instruction formats
</caption>
<tbody><tr>
<th rowspan="2">Format
</th>
<th colspan="32">Bit
</th></tr>
<tr>
<th>31</th>
<th>30</th>
<th>29</th>
<th>28</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0
</th></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Register/register
</td>
<td colspan="7" style="background:#FFCBDB;">funct7
</td>
<td colspan="5" style="background:#dfd;">rs2
</td>
<td colspan="5" style="background:#dfd;">rs1
</td>
<td colspan="3" style="background:#FFCBDB;">funct3
</td>
<td colspan="5" style="background:#ffb7b7;">rd
</td>
<td colspan="7" style="background:#FFFDD0;"><a href="/wiki/Opcode" title="Opcode">opcode</a>
</td></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Immediate
</td>
<td colspan="12" style="background:#def;">imm[11:0]
</td>
<td colspan="5" style="background:#dfd;">rs1
</td>
<td colspan="3" style="background:#FFCBDB;">funct3
</td>
<td colspan="5" style="background:#ffb7b7;">rd
</td>
<td colspan="7" style="background:#FFFDD0;">opcode
</td></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Upper immediate
</td>
<td colspan="20" style="background:#def;">imm[31:12]
</td>
<td colspan="5" style="background:#ffb7b7;">rd
</td>
<td colspan="7" style="background:#FFFDD0;">opcode
</td></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Store
</td>
<td colspan="7" style="background:#def;">imm[11:5]
</td>
<td colspan="5" style="background:#dfd;">rs2
</td>
<td colspan="5" style="background:#dfd;">rs1
</td>
<td colspan="3" style="background:#FFCBDB;">funct3
</td>
<td colspan="5" style="background:#def;">imm[4:0]
</td>
<td colspan="7" style="background:#FFFDD0;">opcode
</td></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Branch
</td>
<td style="background:#def;">[12]
</td>
<td colspan="6" style="background:#def;">imm[10:5]
</td>
<td colspan="5" style="background:#dfd;">rs2
</td>
<td colspan="5" style="background:#dfd;">rs1
</td>
<td colspan="3" style="background:#FFCBDB;">funct3
</td>
<td colspan="4" style="background:#def;">imm[4:1]
</td>
<td style="background:#def;">[11]
</td>
<td colspan="7" style="background:#FFFDD0;">opcode
</td></tr>
<tr>
<td style="background: #ececec; color: black; font-weight: bold; vertical-align: middle; text-align: left;" class="table-rh">Jump
</td>
<td style="background:#def;">[20]
</td>
<td colspan="10" style="background:#def;">imm[10:1]
</td>
<td style="background:#def;">[11]
</td>
<td colspan="8" style="background:#def;">imm[19:12]
</td>
<td colspan="5" style="background:#ffb7b7;">rd
</td>
<td colspan="7" style="background:#FFFDD0;">opcode
</td></tr>
<tr>
<td colspan="33" style="text-align:left; font-size:small;">
<p><small>
</small></p><small>
<ul><li><b>opcode (7 bits):</b> Partially specifies which of the 6 types of <i>instruction formats</i>.</li>
<li><b>funct7, and funct3 (10 bits):</b> These two fields, further than the <i>opcode</i> field, specify the operation to be performed.</li>
<li><b>rs1 (5 bits):</b> Specifies, by index, the register containing first operand (i.e., source register).</li>
<li><b>rs2 (5 bits):</b> Specifies the second operand register.</li>
<li><b>rd (5 bits):</b> Specifies the destination register to which the computation result will be directed.</li></ul>
</small><p><small></small>
</p>
</td></tr></tbody></table>
<div class="reflist" style="list-style-type: lower-alpha;">
</div>
<p>To tame the combinations of functionality that may be implemented, a nomenclature is defined to specify them.<sup id="cite_ref-isa_1-14" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> The instruction set base is specified first, coding for RISC-V, the register bit-width, and the variant; e.g., RV64I or RV32E. Then follows letters specifying implemented extensions in canonical order (as above). The base, extended integer and floating point calculations, and synchronisation primitives for multi-core computing, the base and extensions MAFD, are considered to be necessary for general-purpose computation, and thus have the shorthand, G.
</p><p>A small 32-bit computer for an <a href="/wiki/Embedded_system" title="Embedded system">embedded system</a> might be RV32EC. A large 64-bit computer might be RV64GC; i.e., shorthand for RV64IMAFDC.
</p><p>A naming scheme with Zxxx for standard extensions and Yxxx for non-standard (vendor-specific) extensions has been proposed. For example, the Ztso extension for total store ordering, an alternative memory consistency model to weak memory ordering, is under discussion.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;23&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Register_sets">Register sets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=7" title="Edit section: Register sets">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable" style="float:right; font-size:84%;">

<tbody><tr>
<th>Register<br />name</th>
<th>Symbolic<br />name</th>
<th>Description</th>
<th>Owner
</th></tr>
<tr>
<th colspan="4">32 <a href="/wiki/Integer" title="Integer">integer</a> registers
</th></tr>
<tr>
<td>x0</td>
<td>Zero</td>
<td>Always zero</td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>x1</td>
<td>ra</td>
<td><a href="/wiki/Return_statement" title="Return statement">Return address</a></td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>x2</td>
<td>sp</td>
<td><a href="/wiki/Stack_pointer" class="mw-redirect" title="Stack pointer">Stack pointer</a></td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>x3</td>
<td>gp</td>
<td><a href="/w/index.php?title=Global_pointer&amp;action=edit&amp;redlink=1" class="new" title="Global pointer (page does not exist)">Global pointer</a></td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>x4</td>
<td>tp</td>
<td><a href="/w/index.php?title=Thread_pointer&amp;action=edit&amp;redlink=1" class="new" title="Thread pointer (page does not exist)">Thread pointer</a></td>
<td data-sort-value="" style="background: #ececec; color: #2C2C2C; vertical-align: middle; font-size: smaller; text-align: center;" class="table-na">
</td></tr>
<tr>
<td>x5</td>
<td>t0</td>
<td>Temporary / alternate return address</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>x6–7</td>
<td>t1–2</td>
<td>Temporary</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>x8</td>
<td>s0/fp</td>
<td>Saved register / frame pointer</td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>x9</td>
<td>s1</td>
<td>Saved register</td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>x10–11</td>
<td>a0–1</td>
<td>Function argument / return value</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>x12–17</td>
<td>a2–7</td>
<td>Function argument</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>x18–27</td>
<td>s2–11</td>
<td>Saved register</td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>x28–31</td>
<td>t3–6</td>
<td>Temporary</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<th colspan="4">32 <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">floating-point</a> extension registers
</th></tr>
<tr>
<td>f0–7</td>
<td>ft0–7</td>
<td>Floating-point temporaries</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>f8–9</td>
<td>fs0–1</td>
<td>Floating-point saved registers</td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>f10–11</td>
<td>fa0–1</td>
<td>Floating-point arguments/return values</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>f12–17</td>
<td>fa2–7</td>
<td>Floating-point arguments</td>
<td style="background:#fffdd0;">Caller
</td></tr>
<tr>
<td>f18–27</td>
<td>fs2–11</td>
<td>Floating-point saved registers</td>
<td style="background:#def;">Callee
</td></tr>
<tr>
<td>f28–31</td>
<td>ft8–11</td>
<td>Floating-point temporaries</td>
<td style="background:#fffdd0;">Caller
</td></tr></tbody></table>
<p>RISC-V has 32 (or 16 in the embedded variant) <a href="/wiki/Integer" title="Integer">integer</a> registers, and, when the floating-point extension is implemented, 32 <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">floating-point</a> registers. Except for memory access instructions, instructions address only registers.
</p><p>The first integer register is a zero register, and the remainder are general-purpose registers. A store to the zero register has no effect, and a read always provides 0. Using the zero register as a placeholder makes for a simpler instruction set.
</p><p><code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">move rx to ry</code> becomes <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">add r0 to rx and store in ry</code>.<sup id="cite_ref-isa_1-15" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Control and status registers exist, but user-mode programs can access only those used for performance measurement and floating-point management.
</p><p>No instructions exist to save and restore multiple registers. Those were thought to be needless, too complex, and perhaps too slow.<sup id="cite_ref-isa_1-16" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Memory_access">Memory access</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=8" title="Edit section: Memory access">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Like many RISC designs, RISC-V is a <a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">load–store architecture</a>: instructions address only registers, with load and store instructions conveying to and from memory.
</p><p>Most load and store instructions include a 12-bit offset and two register identifiers. One register is the base register. The other register is the source (for a store) or destination (for a load.)
</p><p>The offset is added to a base register to get the address. Forming the address as a base register plus offset allows single instructions to access data structures. For example, if the base register points to the top of a stack, single instructions can access a subroutine's local variables in the stack. Likewise the load and store instructions can access a record-style structure or a memory-mapped I/O device. Using the constant zero register as a base address allows single instructions to access memory near address zero.<sup id="cite_ref-isa_1-17" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Memory is addressed as 8-bit bytes, with words being in <a href="/wiki/Little-endian" class="mw-redirect" title="Little-endian">little-endian</a> order.<sup id="cite_ref-isa_1-18" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> Words, up to the register size, can be accessed with the load and store instructions.
</p><p>Accessed memory addresses need not be aligned to their word-width, but accesses to aligned addresses may be faster; for example, simple CPUs may implement unaligned accesses with slow software emulation driven from an alignment failure interrupt.<sup id="cite_ref-isa_1-19" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Like many RISC instruction sets (and some <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computer</a> (CISC) instruction sets, such as <a href="/wiki/X86" title="X86">x86</a> and <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> families), RISC-V lacks address-modes that write back to the registers. For example, it does not auto-increment.<sup id="cite_ref-isa_1-20" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>RISC-V manages memory systems that are shared between CPUs or <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a> by ensuring a thread of execution always sees its memory operations in the programmed order. But between threads and I/O devices, RISC-V is simplified: It doesn't guarantee the order of memory operations, except by specific instructions, such as <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code>.
</p><p>A <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code> instruction guarantees that the results of predecessor operations are visible to successor operations of other threads or I/O devices. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code> can guarantee the order of combinations of both memory and memory-mapped I/O operations. E.g. it can separate memory read and write operations, without affecting I/O operations. Or, if a system can operate I/O devices in parallel with memory, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code> doesn't force them to wait for each other. One CPU with one thread may decode <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code> as <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">nop</code>.
</p><p>RISC-V is little-endian to resemble other familiar, successful computers, for example, <a href="/wiki/X86" title="X86">x86</a>. This also reduces a CPU's complexity and costs slightly because it reads all sizes of words in the same order. For example, the RISC-V instruction set decodes starting at the lowest-addressed byte of the instruction. The specification leaves open the possibility of non-standard big-endian or bi-endian systems.<sup id="cite_ref-isa_1-21" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Some RISC CPUs (such as <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>, <a href="/wiki/DLX" title="DLX">DLX</a>, and Berkeley's RISC-I) place 16 bits of offset in the loads and stores. They set the upper 16 bits by a <i>load upper word</i> instruction. This permits upper-halfword values to be set easily, without shifting bits. However, most use of the upper half-word instruction makes 32-bit constants, like addresses. RISC-V uses a <a href="/wiki/SPARC" title="SPARC">SPARC</a>-like combination of 12-bit offsets and 20-bit <i>set upper</i> instructions. The smaller 12-bit offset helps compact, 32-bit load and store instructions select two of 32 registers yet still have enough bits to support RISC-V's variable-length instruction coding.<sup id="cite_ref-isa_1-22" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Immediates">Immediates</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=9" title="Edit section: Immediates">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V handles 32-bit constants and addresses with instructions that set the upper 20 bits of a 32-bit register. Load upper immediate <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lui</code> loads 20 bits into bits 31 through 12. Then a second instruction such as <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">addi</code> can set the bottom 12 bits.
</p><p>This method is extended to permit <a href="/wiki/Position-independent_code" title="Position-independent code">position-independent code</a> by adding an instruction, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">auipc</code> that generates 20 upper address bits by adding an offset to the program counter and storing the result into a base register. This permits a program to generate 32-bit addresses that are relative to the program counter.
</p><p>The base register can often be used as-is with the 12-bit offsets of the loads and stores. If needed, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">addi</code> can set the lower 12-bits of a register. In 64-bit and 128-bit ISAs,<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lui</code> and <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">auipc</code> sign-extend the result to get the larger address.<sup id="cite_ref-isa_1-23" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Some fast CPUs may interpret combinations of instructions as single <i>fused</i> instructions. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lui</code> or <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">auipc</code> may be good candidates to fuse with <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">addi</code>, loads or stores.
</p>
<h3><span id="Subroutine_calls.2C_jumps.2C_and_branches"></span><span class="mw-headline" id="Subroutine_calls,_jumps,_and_branches">Subroutine calls, jumps, and branches</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=10" title="Edit section: Subroutine calls, jumps, and branches">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V's subroutine call <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code> (jump and link) places its return address in a register. This is faster in many computer designs, because it saves a memory access compared to systems that push a return address directly on a stack in memory. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code> has a 20-bit signed (2's complement) offset. The offset is multiplied by 2, then added to the PC to generate a relative address to a 32-bit instruction. If the result is not at a 32-bit address (i.e., evenly divisible by 4), the CPU may force an <a href="/wiki/Exception_handling" title="Exception handling">exception</a>.<sup id="cite_ref-isa_1-24" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>RISC-V CPUs jump to calculated addresses using a <i>jump and link-register</i>, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code> instruction. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code> is similar to <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code>, but gets its destination address by adding a 12-bit offset to a base register. (In contrast,<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code> adds a larger 20-bit offset to the PC.)
</p><p><code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code>'s bit format is like the register-relative loads and stores. Like them, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code> can be used with the instructions that set the upper 20 bits of a base register to make 32-bit branches, either to an absolute address (using <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lui</code>) or a PC-relative one (using <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">auipc</code> for <a href="/wiki/Position-independent_code" title="Position-independent code">position-independent code</a>). (Using a constant zero base address allows single-instruction calls to a small (the offset), fixed positive or negative address.)
</p><p>RISC-V recycles <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code> and <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code> to get unconditional 20-bit PC-relative jumps and unconditional register-based 12-bit jumps. Jumps just make the linkage register 0 so that no return address is saved.<sup id="cite_ref-isa_1-25" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>RISC-V also recycles <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code> to return from a subroutine: To do this, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code>'s base register is set to be the linkage register saved by <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jal</code> or <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code>. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">jalr</code>'s offset is zero and the linkage register is zero, so that there is no offset, and no return address is saved.
</p><p>Like many RISC designs, in a subroutine call, a RISC-V compiler must use individual instructions to save registers to the stack at the start, and then restore these from the stack on exit. RISC-V has no <i>save multiple</i> or <i>restore multiple</i> register instructions. These were thought to make the CPU too complex, and possibly slow.<sup id="cite_ref-riscvc_25-0" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup> This can take more code space. Designers planned to reduce code size with library routines to save and restore registers.<sup id="cite_ref-isacompressed_26-0" class="reference"><a href="#cite_note-isacompressed-26">&#91;25&#93;</a></sup>
</p><p>RISC-V has no <a href="/wiki/Condition_code_register" class="mw-redirect" title="Condition code register">condition code register</a> or <a href="/wiki/Carry_bit" class="mw-redirect" title="Carry bit">carry bit</a>. The designers believed that condition codes make fast CPUs more complex by forcing interactions between instructions in different stages of execution. This choice makes multiple-precision arithmetic more complex. Also, a few numerical tasks need more energy. As a result, <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">predication</a> (the conditional execution of instructions) is not supported. The designers claim that very fast, out-of-order CPU designs do predication anyway, by doing the comparison branch and conditional code in parallel, then discarding the unused path's effects. They also claim that even in simpler CPUs, predication is less valuable than <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>, which can prevent most stalls associated with conditional branches. Code without predication is larger, with more branches, but they also claim that a compressed instruction set (such as RISC-V's set <i>C</i>) solves that problem in most cases.<sup id="cite_ref-isa_1-26" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Instead, RISC-V has short branches that perform comparisons: equal, not-equal, less-than, unsigned less-than, greater-than or equal and unsigned greater-than or equal. Ten comparison-branch operations are implemented with only six instructions, by reversing the order of operands in the <a href="/wiki/Assembly_language" title="Assembly language">assembler</a>. For example, <i>branch if greater than</i> can be done by <i>less-than</i> with a reversed order of operands.<sup id="cite_ref-isa_1-27" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The comparing branches have a twelve-bit signed range, and jump relative to the PC.<sup id="cite_ref-isa_1-28" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>Unlike some RISC architectures, RISC-V does not include a <a href="/wiki/Branch_delay_slot" class="mw-redirect" title="Branch delay slot">branch delay slot</a>, a position after a branch instruction that can be filled with an instruction that is executed whether or not the branch is taken. RISC-V omits a branch delay slot because it complicates multicycle CPUs, superscalar CPUs, and long pipelines. Dynamic <a href="/wiki/Branch_predictor" title="Branch predictor">branch predictors</a> have succeeded well enough to reduce the need for delayed branches.<sup id="cite_ref-isa_1-29" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>RISC-V does not require <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>, but core implementations are allowed to add it. RV32I reserves a "HINT" instruction space that presently does not contain any hints on branches.<sup id="cite_ref-isa_1-30" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Arithmetic_and_logic_sets">Arithmetic and logic sets</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=11" title="Edit section: Arithmetic and logic sets">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V segregates math into a minimal set of <a href="/wiki/Integer" title="Integer">integer</a> instructions (set <i>I</i>) with <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">add, subtract, shift, bit-wise logic</a> and comparing-branches. These can simulate most of the other RISC-V instruction sets with software. (The atomic instructions are a notable exception.) RISC-V currently lacks the <i>count leading zero</i> and bit-field operations normally used to speed software floating-point in a pure-integer processor.
</p><p>The integer multiplication instructions (set <i>M</i>) includes signed and unsigned multiply and divide. Double-precision integer multiplies and divides are included, as multiplies and divides that produce the <i>high word</i> of the result. The ISA document recommends that implementors of CPUs and compilers <i>fuse</i> a standardized sequence of high and low multiply and divide instructions to one operation if possible.<sup id="cite_ref-isa_1-31" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> instructions (set <i>F</i>) includes single-precision arithmetic and also comparison-branches similar to the integer arithmetic. It requires an additional set of 32 floating-point registers. These are separate from the integer registers. The double-precision floating point instructions (set <i>D</i>) generally assume that the floating-point registers are 64-bit (i.e., double-width), and the <i>F</i> subset is coordinated with the <i>D</i> set. A quad-precision 128-bit floating-point ISA (<i>Q</i>) is also defined. RISC-V computers without floating-point can use a floating-point software library.<sup id="cite_ref-isa_1-32" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>RISC-V does not cause <a href="/wiki/Exception_handling" title="Exception handling">exceptions</a> on arithmetic errors, including <a href="/wiki/Overflow_flag" title="Overflow flag">overflow</a>, underflow, subnormal, and divide by zero. Instead, both integer and floating-point arithmetic produce reasonable default values and set status bits. Divide-by-zero can be discovered by one branch after the division. The status bits can be tested by an operating system or periodic interrupt.<sup id="cite_ref-isa_1-33" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Atomic_memory_operations">Atomic memory operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=12" title="Edit section: Atomic memory operations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V supports computers that share memory between multiple CPUs and <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a>. RISC-V's standard memory consistency model is <a href="/wiki/Release_consistency" title="Release consistency">release consistency</a>. That is, loads and stores may generally be reordered, but some loads may be designated as <i>acquire</i> operations which must precede later memory accesses, and some stores may be designated as <i>release</i> operations which must follow earlier memory accesses.<sup id="cite_ref-isa_1-34" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The base instruction set includes minimal support in the form of a <a href="/wiki/Fence_instruction" class="mw-redirect" title="Fence instruction"><code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence</code> instruction</a> to enforce memory ordering. Although this is sufficient (<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence r, rw</code> provides <i>acquire</i> and <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">fence rw, w</code> provides <i>release</i>), combined operations can be more efficient.<sup id="cite_ref-isa_1-35" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The atomic memory operation extension supports two types of atomic memory operations for release consistency. First, it provides general purpose <a href="/wiki/Load-link/store-conditional" title="Load-link/store-conditional"><i>load-reserved</i> <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lr</code> and <i>store-conditional</i> <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">sc</code></a> instructions. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lr</code> performs a load, and tries to reserve that address for its thread. A later store-conditional <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">sc</code> to the reserved address will be performed only if the reservation is not broken by an intervening store from another source. If the store succeeds, a zero is placed in a register. If it failed, a non-zero value indicates that software needs to retry the operation. In either case, the reservation is released.<sup id="cite_ref-isa_1-36" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The second group of atomic instructions perform <a href="/wiki/Read-modify-write" class="mw-redirect" title="Read-modify-write">read-modify-write</a> sequences: a load (which is optionally a load-acquire) to a destination register, then an operation between the loaded value and a source register, then a store of the result (which may optionally be a store-release). Making the memory barriers optional permits combining the operations. The optional operations are enabled by <i>acquire</i> and <i>release</i> bits which are present in every atomic instruction. RISC-V defines nine possible operations: swap (use source register value directly); add; bitwise and, or, and exclusive-or; and signed and unsigned minimum and maximum.<sup id="cite_ref-isa_1-37" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>A system design may optimize these combined operations more than <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lr</code> and <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">sc</code>. For example, if the destination register for a swap is the constant zero, the load may be skipped. If the value stored is unmodified since the load, the store may be skipped.<sup id="cite_ref-isa_1-38" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The <a href="/wiki/IBM_System/370" title="IBM System/370">IBM System/370</a> and its successors including <a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a>, and <a href="/wiki/X86" title="X86">x86</a>, both implement a <a href="/wiki/Compare-and-swap" title="Compare-and-swap">compare-and-swap</a> (<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code>) instruction, which tests and conditionally updates a location in memory: if the location contains an expected old value, <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code> replaces it with a given new value; it then returns an indication of whether it made the change. However, a simple load-type instruction is usually performed before the <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code> to fetch the old value. The classic problem is that if a thread reads (loads) a value <i>A</i>, calculates a new value <i>C</i>, and then uses (<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code>) to replace <i>A</i> with <i>C</i>, it has no way to know whether concurrent activity in another thread has replaced <i>A</i> with some other value <i>B</i> and then restored the <i>A</i> in between. In some algorithms (e.g., ones in which the values in memory are pointers to dynamically allocated blocks), this <a href="/wiki/ABA_problem" title="ABA problem">ABA problem</a> can lead to incorrect results. The most common solution employs a <i>double-wide <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code></i> instruction to update both the pointer and an adjacent counter; unfortunately, such an instruction requires a special instruction format to specify multiple registers, performs several reads and writes, and can have complex bus operation.<sup id="cite_ref-isa_1-39" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lr</code>/<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">sc</code> alternative is more efficient. It usually requires only one memory load, and minimizing slow memory operations is desirable. It's also exact: it controls all accesses to the memory cell, rather than just assuring a bit pattern. However, unlike <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">cas</code>, it can permit <a href="/wiki/Livelock" class="mw-redirect" title="Livelock">livelock</a>, in which two or more threads repeatedly cause each other's instructions to fail. RISC-V guarantees forward progress (no livelock) if the code follows rules on the timing and sequence of instructions: 1) It must use only the <i>I</i> subset. 2) To prevent repetitive cache misses, the code (including the retry loop) must occupy no more than 16 consecutive instructions. 3) It must include no system or fence instructions, or taken backward branches between the <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">lr</code> and <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">sc</code>. 4) The backward branch to the retry loop must be to the original sequence.<sup id="cite_ref-isa_1-40" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p><p>The specification gives examples of how to use this subset to lock a data structure.<sup id="cite_ref-isa_1-41" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Compressed_subset">Compressed subset</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=13" title="Edit section: Compressed subset">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The standard RISC-V ISA specifies that all instructions are 32 bits. This makes for a particularly simple implementation, but like other RISC processors with such an instruction encoding, results in larger code size than in other instruction sets.<sup id="cite_ref-isa_1-42" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-riscvc_25-1" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup>
To compensate, RISC-V's <i>32-bit</i> instructions are actually 30 bits; &#x200b;<span class="frac nowrap"><sup>3</sup>&#8260;<sub>4</sub></span> of the <a href="/wiki/Opcode" title="Opcode">opcode</a> space is reserved for an optional (but recommended) variable-length <i>compressed</i> instruction set, RVC, that includes 16-bit instructions. Like ARM's Thumb and the MIPS16, the compressed instructions are simply aliases for a subset of the larger instructions. Unlike ARM's Thumb or the MIPS compressed set, space was reserved from the beginning so there is no separate operating mode. Standard and compressed instructions may be intermixed freely.<sup id="cite_ref-isa_1-43" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup><sup id="cite_ref-riscvc_25-2" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup> (letter <i>C</i>)<sup id="cite_ref-isacompressed_26-1" class="reference"><a href="#cite_note-isacompressed-26">&#91;25&#93;</a></sup>
</p><p>Because (like Thumb-1 and MIPS16) the compressed instructions are simply alternate encodings (aliases) for a selected subset of larger instructions, the compression can be implemented in the assembler, and it is not essential for the compiler to even know about it.
</p><p>A prototype of RVC was tested in 2011.<sup id="cite_ref-riscvc_25-3" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup> The prototype code was 20% smaller than an <a href="/wiki/X86" title="X86">x86</a> PC and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> compressed code, and 2% larger than <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a> <a href="/wiki/Thumb-2" class="mw-redirect" title="Thumb-2">Thumb-2</a> code.<sup id="cite_ref-riscvc_25-4" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup> It also substantially reduced both the needed cache memory and the estimated power use of the memory system.<sup id="cite_ref-riscvc_25-5" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup>
</p><p>The researcher intended to reduce the code's binary size for small computers, especially <a href="/wiki/Embedded_computer" class="mw-redirect" title="Embedded computer">embedded computer</a> systems. The prototype included 33 of the most frequently used instructions, recoded as compact 16-bit formats using operation codes previously reserved for the compressed set.<sup id="cite_ref-riscvc_25-6" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup> The compression was done in the <a href="/wiki/Assembly_language" title="Assembly language">assembler</a>, with no changes to the compiler. Compressed instructions omitted fields that are often zero, used small immediate values or accessed subsets (16 or 8) of the registers. <code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">addi</code> is very common and often compressible.<sup id="cite_ref-riscvc_25-7" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup>
</p><p>Much of the difference in size compared to Arm's Thumb set occurred because RISC-V, and the prototype, have no instructions to save and restore multiple registers. Instead, the compiler generated conventional instructions that access the stack. The prototype RVC assembler then often converted these to compressed forms that were half the size. However, this still took more code space than the ARM instructions that save and restore multiple registers. The researcher proposed to modify the compiler to call library routines to save and restore registers. These routines would tend to remain in a code cache and thus run fast, though probably not as fast as a save-multiple instruction.<sup id="cite_ref-riscvc_25-8" class="reference"><a href="#cite_note-riscvc-25">&#91;24&#93;</a></sup>
</p><p>Standard RVC requires occasional use of 32-bit instructions. Several nonstandard RVC proposals are complete, requiring no 32-bit instructions, and are said to have higher densities than standard RVC.<sup id="cite_ref-auto_27-0" class="reference"><a href="#cite_note-auto-27">&#91;26&#93;</a></sup><sup id="cite_ref-Brussee_28-0" class="reference"><a href="#cite_note-Brussee-28">&#91;27&#93;</a></sup> Another proposal builds on these, and claims to use less coding range as well.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;28&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Embedded_subset">Embedded subset</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=14" title="Edit section: Embedded subset">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An instruction set for the smallest <i>embedded</i> CPUs (set E) is reduced in other ways: Only 16 of the 32-bit integer registers are supported. Floating-point instructions should not be supported (the specification forbids it as uneconomical), so a floating-point software library must be used.<sup id="cite_ref-isa_1-44" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> The compressed set <i>C</i> is recommended. The privileged instruction set supports only machine mode, user mode and memory schemes that use base-and-bound address relocation.<sup id="cite_ref-isapriv_14-2" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>Discussion has occurred for a microcontroller profile for RISC-V, to ease development of deeply <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>. It centers on faster, simple C-language support for interrupts, simplified security modes and a simplified <a href="/wiki/POSIX" title="POSIX">POSIX</a> application binary interface.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;29&#93;</a></sup>
</p><p>Correspondents have also proposed smaller, non-standard, 16-bit <i>RV16E</i> ISAs: Several serious proposals would use the 16-bit <i>C</i> instructions with 8 × 16-bit registers.<sup id="cite_ref-Brussee_28-1" class="reference"><a href="#cite_note-Brussee-28">&#91;27&#93;</a></sup><sup id="cite_ref-auto_27-1" class="reference"><a href="#cite_note-auto-27">&#91;26&#93;</a></sup> An April fools' joke proposed a very practical arrangement: Utilize 16 × 16-bit integer registers, with the standard <i>EIMC</i> ISAs (including 32-bit instructions.) The joke was to propose bank-switching registers, when a 32-bit CPU would be clearly superior.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;30&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Privileged_instruction_set">Privileged instruction set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=15" title="Edit section: Privileged instruction set">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>RISC-V's ISA includes a separate privileged instruction set specification. As of August&#160;2019<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, version 1.11 is ratified by the foundation.<sup id="cite_ref-priv-isa_2-3" class="reference"><a href="#cite_note-priv-isa-2">&#91;2&#93;</a></sup><sup id="cite_ref-isapriv_14-3" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>Version 1.11 of the specification supports several types of computer systems:
</p>
<ol><li>Systems that have only <i>machine mode</i>, perhaps for <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>,</li>
<li>Systems with both machine mode (for the <a href="/wiki/Supervisory_program" title="Supervisory program">supervisor</a>) and user-mode to implement operating systems that run the <a href="/wiki/Kernel_(operating_system)" title="Kernel (operating system)">kernel</a> in a privileged mode.</li>
<li>Systems with machine-mode, <a href="/wiki/Hypervisor" title="Hypervisor">hypervisors</a>, multiple supervisors, and user-modes under each supervisor.</li></ol>
<p>These correspond roughly to systems with up to four <i>rings</i> of privilege and security, at most: machine, hypervisor, supervisor and user. Each layer also is expected to have a thin layer of standardized supporting software that communicates to a more-privileged layer, or hardware.<sup id="cite_ref-isapriv_14-4" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>The overall plan for this ISA is to make the hypervisor mode <a href="/wiki/Orthogonal" class="mw-redirect" title="Orthogonal">orthogonal</a> to the user and supervisor modes.<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;31&#93;</a></sup> The basic feature is a configuration bit that either permits supervisor-level code to access hypervisor registers, or causes an interrupt on accesses. This bit lets supervisor mode directly handle the hardware needed by a hypervisor. This simplifies a type 2 hypervisor, hosted by an operating system. This is a popular mode to run warehouse-scale computers. To support type 1, unhosted hypervisors, the bit can cause these accesses to interrupt to a hypervisor. The bit simplifies nesting of hypervisors, in which a hypervisor runs under a hypervisor. It's also said to simplify supervisor code by letting the kernel use its own hypervisor features with its own kernel code. As a result, the hypervisor form of the ISA supports five modes: machine, supervisor, user, supervisor-under-hypervisor and user-under-hypervisor.
</p><p>The privileged instruction set specification explicitly defines <i>hardware <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a></i>, or <i>harts</i>. Multiple hardware threads are a common practice in more-capable computers. When one thread is stalled, waiting for memory, others can often proceed. Hardware threads can help make better use of the large number of registers and execution units in fast out-of-order CPUs. Finally, hardware threads can be a simple, powerful way to handle <a href="/wiki/Interrupt" title="Interrupt">interrupts</a>: No saving or restoring of registers is required, simply executing a different hardware thread. However, the only hardware thread required in a RISC-V computer is thread zero.<sup id="cite_ref-isapriv_14-5" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>The existing control and status register definitions support RISC-V's error and memory exceptions, and a small number of interrupts. For systems with more interrupts, the specification also defines an interrupt controller. Interrupts always start at the highest-privileged machine level, and the control registers of each level have explicit <i>forwarding</i> bits to route interrupts to less-privileged code. For example, the hypervisor need not include software that executes on each interrupt to forward an interrupt to an operating system. Instead, on set-up, it can set bits to forward the interrupt.<sup id="cite_ref-isapriv_14-6" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p><p>Several memory systems are supported in the specification. Physical-only is suited to the simplest <a href="/wiki/Embedded_system" title="Embedded system">embedded systems</a>. There are also three <a href="/wiki/UNIX" class="mw-redirect" title="UNIX">UNIX</a>-style <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> systems for memory cached in mass-storage systems. The virtual memory systems have three sizes, with addresses sized 32, 39 and 48-bits. All virtual memory systems support 4&#160;KiB pages, multilevel page-table trees and use very similar algorithms to walk the page table trees. All are designed for either hardware or software page-table walking. To optionally reduce the cost of page table walks, super-sized pages may be leaf pages in higher levels of a system's page table tree. SV32 has a two layer page table tree and supports 4&#160;MiB superpages. SV39 has a three level page table, and supports 2&#160;MiB superpages and 1&#160;GiB gigapages. SV48 is required to support SV39. It also has a 4-level page table and supports 2&#160;MiB superpages, 1&#160;GiB gigapages, and 512&#160;GiB terapages. Superpages are aligned on the page boundaries for the next-lowest size of page.<sup id="cite_ref-isapriv_14-7" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Bit_manipulation">Bit manipulation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=16" title="Edit section: Bit manipulation">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>An unapproved bit-manipulation (B) ISA for RISC-V was under review in January 2020.<sup class="noprint Inline-Template" style="margin-left:0.1em; white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Please_clarify" title="Wikipedia:Please clarify"><span title="Was under review and was accepted, was under review but was rejected, or still is under review? (January 2020)">clarification needed</span></a></i>&#93;</sup> Done well, a bit-manipulation subset can aid cryptographic, graphic, and mathematical operations. The criteria for inclusion documented in the draft were compliance with RV5 philosophies and ISA formats, substantial improvements in code density or speed (i.e., at least a 3-for-1 reduction in instructions), and substantial real-world applications, including preexisting compiler support. Version 0.92 includes<sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;32&#93;</a></sup> instructions to count leading zeros, count one bits, perform logic operations with complement, pack two words in one register, take the min or max, sign-extend, single-bit operations, shift ones, rotates, a generalized bit-reverse and shuffle, or-combines, bit-field place and extract, carry-less multiply, CRC instructions, bit matrix operations (RV64 only), conditional mix, conditional move, funnel shifts, and unsigned address calculations.
</p>
<h3><span class="mw-headline" id="Packed_SIMD">Packed SIMD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=17" title="Edit section: Packed SIMD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Packed-SIMD instructions are widely used by commercial CPUs to inexpensively accelerate multimedia and other <a href="/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a>.<sup id="cite_ref-isa_1-45" class="reference"><a href="#cite_note-isa-1">&#91;1&#93;</a></sup> For simple, cost-reduced RISC-V systems, the base ISA's specification proposed to use the floating-point registers' bits to perform parallel single instruction, multiple data (<a href="/wiki/SIMD" title="SIMD">SIMD</a>) sub-word arithmetic. 
</p><p>In 2017 a vendor published a more detailed proposal to the mailing list, and this can be cited as version 0.1.<sup id="cite_ref-andes_simd_34-0" class="reference"><a href="#cite_note-andes_simd-34">&#91;33&#93;</a></sup> As of 2019<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, the efficiency of this proposed ISA varies from 2x to 5x a base CPU for a variety of DSP codecs<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;34&#93;</a></sup>. The proposal lacked instruction formats and a license assignment to the foundation, but it was reviewed by the mailing list.<sup id="cite_ref-andes_simd_34-1" class="reference"><a href="#cite_note-andes_simd-34">&#91;33&#93;</a></sup> Some unpopular parts of this proposal were that it added a condition code, the first in a RISC-V design, linked adjacent registers (also a first), and has a loop counter that could be difficult to implement in some microarchitectures.
</p><p>A previous, well-regarded implementation for a 64-bit CPU was PA-RISC's multimedia instructions: <a href="/wiki/Multimedia_Acceleration_eXtensions" title="Multimedia Acceleration eXtensions">Multimedia Acceleration eXtensions</a>. It increased the CPU's performance on digital signal processing tasks by 48-fold or more, enabling practical real-time video <a href="/wiki/Codec" title="Codec">codecs</a> in 1995.<sup id="cite_ref-lee64bit_36-0" class="reference"><a href="#cite_note-lee64bit-36">&#91;35&#93;</a></sup><sup id="cite_ref-leeaccel_37-0" class="reference"><a href="#cite_note-leeaccel-37">&#91;36&#93;</a></sup> Besides its native 64-bit math, the PA-RISC MAX2 CPU could do arithmetic on four 16-bit subwords at once, with several overflow methods. It also could move subwords to different positions. PA-RISC's MAX2 was intentionally simplified. It lacked support for 8-bit or 32-bit subwords. The 16-bit subword size was chosen to support most digital signal processing tasks. These instructions were inexpensive to design and build.
</p>
<h3><span class="mw-headline" id="Vector_set">Vector set</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=18" title="Edit section: Vector set">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The proposed vector-processing instruction set may make the packed SIMD set obsolete. The designers hope to have enough flexibility that a CPU can implement vector instructions in a standard processor's registers. This would enable minimal implementations with similar performance to a multimedia ISA, as above. However, a true <a href="/wiki/Vector_processors" class="mw-redirect" title="Vector processors">vector coprocessor</a> could execute the same code with higher performance.<sup id="cite_ref-vect_38-0" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>As of 29&#160;June&#160;2015<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, the vector-processing proposal is a conservative, flexible design of a general-purpose mixed-precision <a href="/wiki/Vector_processor" title="Vector processor">vector processor</a>, suitable to execute <a href="/wiki/Compute_kernel" title="Compute kernel">compute kernels</a>. Code would port easily to CPUs with differing vector lengths, ideally without recompiling.<sup id="cite_ref-vect_38-1" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>In contrast, short-vector SIMD extensions are less convenient. These are used in <a href="/wiki/X86" title="X86">x86</a>, <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a> and <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>. In these, a change in word-width forces a change to the instruction set to expand the vector registers (in the case of x86, from 64-bit <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> registers to 128-bit <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE), to 256-bit <a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">Advanced Vector Extensions</a> (AVX), and <a href="/wiki/AVX-512" title="AVX-512">AVX-512</a>). The result is a growing instruction set, and a need to port working code to the new instructions.
</p><p>In the RISC-V vector ISA, rather than fix the vector length in the architecture, an instruction (<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">setvl</code>) is available which takes a requested size and sets the vector length to the minimum of the hardware limit and the requested size. So, the RISC-V proposal is more like a <a href="/wiki/Cray-1" title="Cray-1">Cray</a>'s long-vector design or ARM's Scalable Vector Extension. That is, each vector in up to 32 vectors is the same length.<sup id="cite_ref-vect_38-2" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>The application specifies the total vector width it requires, and the processor determines the vector length it can provide with available on-chip resources. This takes the form of an instruction (<code class="mw-highlight mw-highlight-lang-text" id="" style="" dir="ltr">vsetcfg</code>) with four immediate operands, specifying the number of vector registers of each available width needed. The total must be no more than the addressable limit of 32, but may be less if the application does not require them all. The vector length is limited by the available on-chip storage divided by the number of bytes of storage needed for each entry. (Added hardware limits may also exist, which in turn may permit SIMD-style implementations.)<sup id="cite_ref-vect_38-3" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>Outside of vector loops, the application can request zero-vector registers, saving the operating system the work of preserving them on <a href="/wiki/Context_switch" title="Context switch">context switches</a>.<sup id="cite_ref-vect_38-4" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>The vector length is not only architecturally variable, but designed to vary at run time also. To achieve this flexibility, the instruction set is likely to use variable-width data paths and variable-type operations using polymorphic overloading.<sup id="cite_ref-vect_38-5" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup> The plan is that these can reduce the size and complexity of the ISA and compiler.<sup id="cite_ref-vect_38-6" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup>
</p><p>Recent experimental vector processors with variable-width data paths also show profitable increases in operations per: second (speed), area (lower cost), and watt (longer battery life).<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;38&#93;</a></sup>
</p><p>Unlike a typical modern <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">graphics processing unit</a>, there are no plans to provide special hardware to support <a href="/wiki/Branch_predication" class="mw-redirect" title="Branch predication">branch predication</a>. Instead, lower cost compiler-based predication will be used.<sup id="cite_ref-vect_38-7" class="reference"><a href="#cite_note-vect-38">&#91;37&#93;</a></sup><sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;39&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="External_debug_system">External debug system</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=19" title="Edit section: External debug system">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There is a preliminary specification for RISC-V's hardware-assisted <a href="/wiki/Debugger" title="Debugger">debugger</a>. The debugger will use a transport system such as Joint Test Action Group (<a href="/wiki/JTAG" title="JTAG">JTAG</a>) or Universal Serial Bus (<a href="/wiki/USB" title="USB">USB</a>) to access debug registers. A standard hardware debug interface may support either a <i>standardized abstract interface</i> or <i>instruction feeding</i>.<sup id="cite_ref-debug_41-0" class="reference"><a href="#cite_note-debug-41">&#91;40&#93;</a></sup><sup id="cite_ref-42" class="reference"><a href="#cite_note-42">&#91;41&#93;</a></sup>
</p><p>As of January&#160;2017<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, the exact form of the <i>abstract interface</i> remains undefined, but proposals include a memory mapped system with standardized addresses for the registers of debug devices or a command register and a data register accessible to the communication system.<sup id="cite_ref-debug_41-1" class="reference"><a href="#cite_note-debug-41">&#91;40&#93;</a></sup> Correspondents claim that similar systems are used by <a href="/wiki/Freescale" class="mw-redirect" title="Freescale">Freescale</a>'s <a href="/wiki/Background_debug_mode_interface" title="Background debug mode interface">background debug mode interface</a> (BDM) for some CPUs, <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>, and <a href="/wiki/Aeroflex" title="Aeroflex">Aeroflex</a>'s <a href="/wiki/LEON" title="LEON">LEON</a>.<sup id="cite_ref-debug_41-2" class="reference"><a href="#cite_note-debug-41">&#91;40&#93;</a></sup>
</p><p>In <i>instruction feeding</i>, the CPU will process a debug exception to execute individual instructions written to a register. This may be supplemented with a data-passing register and a module to directly access the memory. Instruction feeding lets the debugger access the computer exactly as software would. It also minimizes changes in the CPU, and adapts to many types of CPU. This was said to be especially apt for RISC-V because it is designed explicitly for many types of computers. The data-passing register allows a debugger to write a data-movement loop to RAM, and then execute the loop to move data into or out of the computer at a speed near the maximum speed of the debug system's data channel.<sup id="cite_ref-debug_41-3" class="reference"><a href="#cite_note-debug-41">&#91;40&#93;</a></sup> Correspondents say that similar systems are used by <a href="/wiki/MIPS_Technologies" title="MIPS Technologies">MIPS Technologies</a> <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a>, <a href="/wiki/Intel_Quark" title="Intel Quark">Intel Quark</a>, <a href="/wiki/Tensilica" title="Tensilica">Tensilica</a>'s <a href="/wiki/Xtensa" class="mw-redirect" title="Xtensa">Xtensa</a>, and for <a href="/wiki/Freescale" class="mw-redirect" title="Freescale">Freescale</a> <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a> CPUs' <a href="/wiki/Background_debug_mode_interface" title="Background debug mode interface">background debug mode interface</a> (BDM).<sup id="cite_ref-debug_41-4" class="reference"><a href="#cite_note-debug-41">&#91;40&#93;</a></sup>
</p><p>A vendor proposed a hardware trace subsystem for standardization, donated a conforming design, and initiated a review.<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;42&#93;</a></sup><sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;43&#93;</a></sup> The proposal is for a hardware module that can trace code execution on most RV5 CPUs. To reduce the data rate, and permit simpler or less-expensive paths for the trace data, the proposal does not generate trace data that could be calculated from a binary image of the code. It sends only data that indicates "uninferrable" paths through the program, such as which conditional branches are taken. To reduce the data rates, branches that can be calculated, such as unconditional branches, are not traced. The proposed interface between the module and the control unit is a logic signal for each uninferrable type of instruction. Addresses and other data are to be provided in a specialized bus attached to appropriate data sources in a CPU. The data structure sent to an external trace unit is a series of short messages with the needed data. The details of the data channel are intentionally not described in the proposal, because several are likely to make sense.
</p>
<h2><span class="mw-headline" id="Implementations">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=20" title="Edit section: Implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The RISC-V organization maintains a list of RISC-V CPU and SoC implementations.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;44&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Existing">Existing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=21" title="Edit section: Existing">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Existing commercial implementations include:
</p>
<ul><li><a href="/wiki/Alibaba_Group" title="Alibaba Group">Alibaba Group</a>, in July 2019 announced the 2.5&#160;GHz 16-core 64bit (RV64GCV) XuanTie 910 <a href="/wiki/Out-of-order_execution#Out-of-order_processors" title="Out-of-order execution">out-of-order</a> processor, the fastest RISC-V processor to date<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;45&#93;</a></sup></li>
<li><a href="/wiki/Andes_Technology" title="Andes Technology">Andes Technology Corporation</a>, a founding member of the RISC-V Foundation<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;46&#93;</a></sup> which joined the consortium in 2016, released its first two RISC-V cores in 2017. The cores, the N25 and NX25, come with a complete design ecosystems and a number of RISC-V partners. Andes is actively driving the development of RISC-V ecosystem and expects to release several new RISC-V products in 2018.</li>
<li>CloudBEAR is a processor IP company that develops its own RISC-V cores for a range of applications.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;47&#93;</a></sup></li>
<li>Codasip and UltraSoC have developed fully supported intellectual property for RISC-V embedded SOCs that combine Codasip's RISC-V cores and other IP with UltraSoC's debug, optimization and analytics.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;48&#93;</a></sup></li>
<li><a href="/wiki/GigaDevice" title="GigaDevice">GigaDevice</a> has a series of MCUs based on RISC-V (RV32IMAC, GD32V series),<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;49&#93;</a></sup> with one of them used on the Longan Nano board produced by a Chinese electronic company <i>Sipeed</i>.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;50&#93;</a></sup></li>
<li>GreenWaves Technologies announced the availability of GAP8, a 32-bit 1 controller plus 8 compute cores, 32-bit SoC (RV32IMC) and developer board in February 2018. Their GAPuino GAP8 development board started shipping in May 2018.<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;51&#93;</a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;52&#93;</a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;53&#93;</a></sup></li>
<li><a href="/wiki/IAR_Systems" title="IAR Systems">IAR Systems</a> released the first version of IAR Embedded Workbench for RISC-V, which supports RV32 32-bit RISC-V cores and extensions in the first version. Future releases will include 64-bit support and support for the smaller RV32E base instruction set, as well as functional safety certification and security solutions.</li>
<li><a href="/wiki/Segger_Microcontroller_Systems" title="Segger Microcontroller Systems">SEGGER</a> added support for RISC-V cores to their debug probe <a href="/wiki/Segger_Microcontroller_Systems#J-Link" title="Segger Microcontroller Systems">J-Link</a>,<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;54&#93;</a></sup> their integrated development environment Embedded Studio,<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;55&#93;</a></sup> and their RTOS <a href="/wiki/EmbOS" class="mw-redirect" title="EmbOS">embOS</a> and embedded software.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;56&#93;</a></sup></li>
<li><a href="/wiki/SiFive" title="SiFive">SiFive</a>, a company established specifically for developing RISC-V hardware, has processor models released in 2017.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;57&#93;</a></sup><sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;58&#93;</a></sup> These include a quad-core, 64-bit (RV64GC) <a href="/wiki/System_on_a_chip" title="System on a chip">system on a chip</a> (SoC) capable of running general-purpose operating systems such as Linux.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;59&#93;</a></sup></li>
<li>Syntacore,<sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;60&#93;</a></sup> a founding member of the RISC-V Foundation and one of the first commercial RISC-V IP vendors, develops and licenses family of RISC-V IP since 2015. As of 2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;action=edit">&#91;update&#93;</a></sup>, product line includes eight 32- and 64-bit cores, including open-source SCR1 MCU core (RV32I/E[MC]).<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;61&#93;</a></sup> First commercial SoCs, based on the Syntacore IP were demonstrated in 2016.<sup id="cite_ref-63" class="reference"><a href="#cite_note-63">&#91;62&#93;</a></sup></li>
<li><a rel="nofollow" class="external text" href="https://www.ultrasoc.com/technology-2/risc-v/">UltraSOC</a> proposed a standard trace system and donated an implementation.</li>
<li><a href="/wiki/Western_Digital" title="Western Digital">Western Digital</a>, in December 2018 announced an RV32IMC core called SweRV. The SweRV features an In-Order 2-way superscalar and nine-stage pipeline design. WD plans to use SweRV based processors in their flash controllers and SSDs, and released it as open-source to third parties in January 2019.<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;63&#93;</a></sup><sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;64&#93;</a></sup><sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;65&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="In_development">In development</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=22" title="Edit section: In development">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>ASTC developed a RISC-V CPU for embedded ICs.<sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;66&#93;</a></sup></li>
<li><a href="/wiki/Centre_for_Development_of_Advanced_Computing" title="Centre for Development of Advanced Computing">Centre for Development of Advanced Computing</a>, India (C-DAC) is developing a 64-bit out-of-order quad-core RISC-V processor.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;67&#93;</a></sup></li>
<li><a href="/wiki/Cobham_plc" title="Cobham plc">Cobham Gaisler</a> NOEL-V 64-bit. <sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;68&#93;</a></sup></li>
<li><a href="/wiki/Computer_Laboratory,_University_of_Cambridge" class="mw-redirect" title="Computer Laboratory, University of Cambridge">Computer Laboratory, University of Cambridge</a>, in collaboration with the <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> Project, has ported that operating system to 64-bit RISC-V to use as a hardware-software research platform.<sup id="cite_ref-freebsdriscv-committed_70-0" class="reference"><a href="#cite_note-freebsdriscv-committed-70">&#91;69&#93;</a></sup></li>
<li>Esperanto Technologies announced that they are developing three RISC-V based processors: the <i>ET-Maxion</i> high-performance core, <i>ET-Minion</i> energy-efficient core, and <i>ET-Graphics</i> graphics processor.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;70&#93;</a></sup></li>
<li><a href="/wiki/ETH_Zurich" title="ETH Zurich">ETH Zurich</a> and the <a href="/wiki/University_of_Bologna" title="University of Bologna">University of Bologna</a> have cooperatively developed the open-source RISC-V PULPino processor<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;71&#93;</a></sup> as part of the Parallel Ultra-Low Power (PULP) project for energy-efficient IoT computing.<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;72&#93;</a></sup></li>
<li>European Processor Initiative (EPI), RISC-V Accelerator Stream.<sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;73&#93;</a></sup></li>
<li><a href="/wiki/Indian_Institute_of_Technology_Madras" title="Indian Institute of Technology Madras">Indian Institute of Technology Madras</a> is developing six RISC-V open-source CPU designs for six distinct uses, from a small <a href="/wiki/32-bit_CPU" class="mw-redirect" title="32-bit CPU">32-bit CPU</a> for the <a href="/wiki/Internet_of_Things" class="mw-redirect" title="Internet of Things">Internet of Things</a> (IoT) to large, <a href="/wiki/64-bit_CPU" class="mw-redirect" title="64-bit CPU">64-bit CPUs</a> designed for warehouse-scale computers such as <a href="/wiki/Server_farm" title="Server farm">server farms</a> based on <a href="/wiki/RapidIO" title="RapidIO">RapidIO</a> and <a href="/wiki/Hybrid_Memory_Cube" title="Hybrid Memory Cube">Hybrid Memory Cube</a> technologies.<sup id="cite_ref-shakti_12-1" class="reference"><a href="#cite_note-shakti-12">&#91;12&#93;</a></sup><sup id="cite_ref-iitmadrasospp_75-0" class="reference"><a href="#cite_note-iitmadrasospp-75">&#91;74&#93;</a></sup></li>
<li><a href="/wiki/LowRISC" title="LowRISC">lowRISC</a> is a non profit project to implement a fully <a href="/wiki/Open-source_hardware" title="Open-source hardware">open-source hardware</a> <a href="/wiki/System_on_a_chip" title="System on a chip">system on a chip</a> (SoC) based on the 64-bit RISC-V ISA.<sup id="cite_ref-lowrisc_76-0" class="reference"><a href="#cite_note-lowrisc-76">&#91;75&#93;</a></sup></li>
<li><a href="/wiki/Nvidia" title="Nvidia">Nvidia</a> plans to use RISC-V to replace their Falcon processor on their <a href="/wiki/GeForce" title="GeForce">GeForce</a> graphics cards.<sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;76&#93;</a></sup></li>
<li><a href="/wiki/SiFive" title="SiFive">SiFive</a> announced their first RISC-V <a href="/wiki/Out-of-order_execution#Out-of-order_processors" title="Out-of-order execution">out-of-order</a> high performance CPU core, the U8 Series Processor IP.<sup id="cite_ref-78" class="reference"><a href="#cite_note-78">&#91;77&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Open_Source">Open Source</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=23" title="Edit section: Open Source">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are many open-sourced RISC-V CPU designs, including:
</p>
<ul><li>The Berkeley CPUs. These are implemented in a unique hardware design language, Chisel, and some are named for famous train engines:
<ul><li>64-bit Rocket.<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">&#91;78&#93;</a></sup> Rocket may suit compact, low-power intermediate computers such as personal devices. Named for <a href="/wiki/Stephenson%27s_Rocket" title="Stephenson&#39;s Rocket">Stephenson's Rocket</a>.</li>
<li>The <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> Berkeley Out of Order Machine (BOOM).<sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;79&#93;</a></sup> BOOM uses much of the infrastructure created for Rocket, and may be usable for personal, supercomputer, and warehouse-scale computers.</li>
<li>Five <a href="/wiki/32-bit" class="mw-redirect" title="32-bit">32-bit</a> Sodor CPU designs from Berkeley,<sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;80&#93;</a></sup> designed for student projects.<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;81&#93;</a></sup> <a href="/wiki/Sodor_(fictional_island)" title="Sodor (fictional island)"> Sodor</a> is the fictional island of trains in childrens' stories about <a href="/wiki/Thomas_the_Tank_Engine" title="Thomas the Tank Engine">Thomas the Tank Engine</a>.</li></ul></li>
<li>picorv32 by Claire Wolf,<sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;82&#93;</a></sup> a 32-bit <a href="/wiki/Microcontroller_unit" class="mw-redirect" title="Microcontroller unit">microcontroller unit</a> (MCU) class RV32IMC implementation in <a href="/wiki/Verilog" title="Verilog">Verilog</a>.</li>
<li>scr1 from Syntacore,<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;83&#93;</a></sup>a 32-bit <a href="/wiki/Microcontroller_unit" class="mw-redirect" title="Microcontroller unit">microcontroller unit</a> (MCU) class RV32IMC implementation in <a href="/wiki/Verilog" title="Verilog">Verilog</a>.</li>
<li>PULPino (Riscy and Zero-Riscy) from ETH Zürich / University of Bologna.<sup id="cite_ref-pulpino_85-0" class="reference"><a href="#cite_note-pulpino-85">&#91;84&#93;</a></sup> The <a href="/wiki/Semiconductor_intellectual_property_core" title="Semiconductor intellectual property core">cores</a> in PULPino implement a simple RV32IMC ISA for micro-controllers (Zero-Riscy) or a more powerful RV32IMFC ISA with custom DSP extensions for embedded signal processing.</li></ul>
<h2><span class="mw-headline" id="Software">Software</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=24" title="Edit section: Software">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>A normal problem for a new instruction set is a lack of CPU designs and software. Both issues limit its usability and reduce adoption.<sup id="cite_ref-isasbfree_9-5" class="reference"><a href="#cite_note-isasbfree-9">&#91;9&#93;</a></sup>
</p><p>The RISC-V website has a specification for user-mode instructions, and a preliminary specification for a general-purpose privileged instruction set, to support operating systems.<sup id="cite_ref-86" class="reference"><a href="#cite_note-86">&#91;85&#93;</a></sup>
</p><p>The design software includes a design compiler, Chisel,<sup id="cite_ref-chisel_87-0" class="reference"><a href="#cite_note-chisel-87">&#91;86&#93;</a></sup> which can reduce the designs to <a href="/wiki/Verilog" title="Verilog">Verilog</a> for use in devices. The website includes verification data for testing core implementations.
</p><p>Available RISC-V software tools include a <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> (GCC) toolchain (with GDB, the debugger), an <a href="/wiki/LLVM" title="LLVM">LLVM</a> toolchain, the <a href="/wiki/OVPsim" title="OVPsim">OVPsim</a> simulator (and library of RISC-V Fast Processor Models), the Spike simulator, and a simulator in <a href="/wiki/QEMU" title="QEMU">QEMU</a> (RV32GC/RV64GC).
</p><p>Operating system support exists for the <a href="/wiki/Linux" title="Linux">Linux</a> kernel, <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, and <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a>, but the supervisor-mode instructions were unstandardized prior to June 2019,<sup id="cite_ref-isapriv_14-8" class="reference"><a href="#cite_note-isapriv-14">&#91;14&#93;</a></sup> so this support is provisional. The preliminary FreeBSD port to the RISC-V architecture was upstreamed in February 2016, and shipped in FreeBSD 11.0.<sup id="cite_ref-freebsdriscv_88-0" class="reference"><a href="#cite_note-freebsdriscv-88">&#91;87&#93;</a></sup><sup id="cite_ref-freebsdriscv-committed_70-1" class="reference"><a href="#cite_note-freebsdriscv-committed-70">&#91;69&#93;</a></sup> Ports of <a href="/wiki/Debian" title="Debian">Debian</a><sup id="cite_ref-89" class="reference"><a href="#cite_note-89">&#91;88&#93;</a></sup> and <a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a><sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;89&#93;</a></sup> are stabilizing. A port of <a href="/wiki/Das_U-Boot" title="Das U-Boot">Das U-Boot</a> exists.<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;90&#93;</a></sup> UEFI Spec v2.7 has defined the RISC-V binding and a <a href="/wiki/TianoCore" class="mw-redirect" title="TianoCore">TianoCore</a> port has been done by <a href="/wiki/Hewlett_Packard_Enterprise" title="Hewlett Packard Enterprise">HPE</a> engineers<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;91&#93;</a></sup> and is expected to be upstreamed. There is a preliminary port of <a href="/wiki/SeL4" class="mw-redirect" title="SeL4">the seL4 microkernel</a>.<sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;92&#93;</a></sup><sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;93&#93;</a></sup> Hex Five released the first Secure IoT Stack for RISC-V with <a href="/wiki/FreeRTOS" title="FreeRTOS">FreeRTOS</a> support.<sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;94&#93;</a></sup> Also <a href="/wiki/Xv6" title="Xv6">xv6</a>, a modern reimplementation of <a href="/wiki/Version_6_Unix" title="Version 6 Unix">Sixth Edition Unix</a> in <a href="/wiki/ANSI_C" title="ANSI C">ANSI C</a> used for pedagogical purposes in <a href="/wiki/Massachusetts_Institute_of_Technology" title="Massachusetts Institute of Technology">MIT</a>, was ported. <i>Also see</i> <a href="/wiki/Comparison_of_real-time_operating_systems" title="Comparison of real-time operating systems">Comparison of real-time operating systems</a>.
</p><p>A simulator exists to run a RISC-V Linux system on a <a href="/wiki/Web_browser" title="Web browser">web browser</a> using <a href="/wiki/JavaScript" title="JavaScript">JavaScript</a>.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;95&#93;</a></sup> The WepSIM educational simulator has the RV32I + M instruction subset implemented and let students to execute RISC-V assembly subroutines. WepSIM can be used within a Web browser and lets users dive into microprogramming, interrupts, system calls, etc. using RISC-V.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;96&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=25" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Open-source_computing_hardware" class="mw-redirect" title="Open-source computing hardware">Open-source computing hardware</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=26" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-isa-1"><span class="mw-cite-backlink">^ <a href="#cite_ref-isa_1-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-isa_1-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-isa_1-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-isa_1-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-isa_1-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-isa_1-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-isa_1-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-isa_1-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-isa_1-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-isa_1-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-isa_1-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-isa_1-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-isa_1-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-isa_1-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-isa_1-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-isa_1-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-isa_1-16"><sup><i><b>q</b></i></sup></a> <a href="#cite_ref-isa_1-17"><sup><i><b>r</b></i></sup></a> <a href="#cite_ref-isa_1-18"><sup><i><b>s</b></i></sup></a> <a href="#cite_ref-isa_1-19"><sup><i><b>t</b></i></sup></a> <a href="#cite_ref-isa_1-20"><sup><i><b>u</b></i></sup></a> <a href="#cite_ref-isa_1-21"><sup><i><b>v</b></i></sup></a> <a href="#cite_ref-isa_1-22"><sup><i><b>w</b></i></sup></a> <a href="#cite_ref-isa_1-23"><sup><i><b>x</b></i></sup></a> <a href="#cite_ref-isa_1-24"><sup><i><b>y</b></i></sup></a> <a href="#cite_ref-isa_1-25"><sup><i><b>z</b></i></sup></a> <a href="#cite_ref-isa_1-26"><sup><i><b>aa</b></i></sup></a> <a href="#cite_ref-isa_1-27"><sup><i><b>ab</b></i></sup></a> <a href="#cite_ref-isa_1-28"><sup><i><b>ac</b></i></sup></a> <a href="#cite_ref-isa_1-29"><sup><i><b>ad</b></i></sup></a> <a href="#cite_ref-isa_1-30"><sup><i><b>ae</b></i></sup></a> <a href="#cite_ref-isa_1-31"><sup><i><b>af</b></i></sup></a> <a href="#cite_ref-isa_1-32"><sup><i><b>ag</b></i></sup></a> <a href="#cite_ref-isa_1-33"><sup><i><b>ah</b></i></sup></a> <a href="#cite_ref-isa_1-34"><sup><i><b>ai</b></i></sup></a> <a href="#cite_ref-isa_1-35"><sup><i><b>aj</b></i></sup></a> <a href="#cite_ref-isa_1-36"><sup><i><b>ak</b></i></sup></a> <a href="#cite_ref-isa_1-37"><sup><i><b>al</b></i></sup></a> <a href="#cite_ref-isa_1-38"><sup><i><b>am</b></i></sup></a> <a href="#cite_ref-isa_1-39"><sup><i><b>an</b></i></sup></a> <a href="#cite_ref-isa_1-40"><sup><i><b>ao</b></i></sup></a> <a href="#cite_ref-isa_1-41"><sup><i><b>ap</b></i></sup></a> <a href="#cite_ref-isa_1-42"><sup><i><b>aq</b></i></sup></a> <a href="#cite_ref-isa_1-43"><sup><i><b>ar</b></i></sup></a> <a href="#cite_ref-isa_1-44"><sup><i><b>as</b></i></sup></a> <a href="#cite_ref-isa_1-45"><sup><i><b>at</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Waterman, Andrew; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="https://riscv.org/specifications/">"The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA version 2.2"</a>. University of California, Berkeley. EECS-2016-118<span class="reference-accessdate">. Retrieved <span class="nowrap">25 May</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+RISC-V+Instruction+Set+Manual%2C+Volume+I%3A+Base+User-Level+ISA+version+2.2&amp;rft.pub=University+of+California%2C+Berkeley&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=https%3A%2F%2Friscv.org%2Fspecifications%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-priv-isa-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-priv-isa_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-priv-isa_2-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-priv-isa_2-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-priv-isa_2-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/specifications/privileged-isa/">"Privileged ISA Specification"</a>. <i>RISC-V Foundation</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V+Foundation&amp;rft.atitle=Privileged+ISA+Specification&amp;rft_id=https%3A%2F%2Friscv.org%2Fspecifications%2Fprivileged-isa%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text">Big and bi-endianness supported as extensions</span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web">Wolf, Clifford. <a rel="nofollow" class="external text" href="http://svn.clifford.at/handicraft/2019/rvlonginsn/proposal_1.txt">"Alternative proposal for instruction length encoding"</a>. <i>Cliffords Subversion Servier</i>. Clifford Wolf<span class="reference-accessdate">. Retrieved <span class="nowrap">20 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Cliffords+Subversion+Servier&amp;rft.atitle=Alternative+proposal+for+instruction+length+encoding&amp;rft.aulast=Wolf&amp;rft.aufirst=Clifford&amp;rft_id=http%3A%2F%2Fsvn.clifford.at%2Fhandicraft%2F2019%2Frvlonginsn%2Fproposal_1.txt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-contributors-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-contributors_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-contributors_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/contributors/">"Contributors"</a>. <i>riscv.org</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">25 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=riscv.org&amp;rft.atitle=Contributors&amp;rft_id=https%3A%2F%2Friscv.org%2Fcontributors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><cite class="citation web">Demerjian, Chuck (7 August 2013). <a rel="nofollow" class="external text" href="https://semiaccurate.com/2013/08/07/a-long-look-at-how-arm-licenses-chips/">"A long look at how ARM licenses chips: Part 1"</a>. SemiAccurate.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+long+look+at+how+ARM+licenses+chips%3A+Part+1&amp;rft.pub=SemiAccurate&amp;rft.date=2013-08-07&amp;rft.aulast=Demerjian&amp;rft.aufirst=Chuck&amp;rft_id=https%3A%2F%2Fsemiaccurate.com%2F2013%2F08%2F07%2Fa-long-look-at-how-arm-licenses-chips%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web">Demerjian, Chuck (8 August 2013). <a rel="nofollow" class="external text" href="https://semiaccurate.com/2013/08/08/how-arm-licenses-its-ip-for-production/">"How ARM licenses its IP for production: Part 2"</a>. SemiAccurate.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+ARM+licenses+its+IP+for+production%3A+Part+2&amp;rft.pub=SemiAccurate&amp;rft.date=2013-08-08&amp;rft.aulast=Demerjian&amp;rft.aufirst=Chuck&amp;rft_id=https%3A%2F%2Fsemiaccurate.com%2F2013%2F08%2F08%2Fhow-arm-licenses-its-ip-for-production%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.hackster.io/news/wave-computing-closes-its-mips-open-initiative-with-immediate-effect-zero-warning-e88b0df9acd0">"Wave Computing Closes Its MIPS Open Initiative with Immediate Effect, Zero Warning"</a>. 15 November 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Wave+Computing+Closes+Its+MIPS+Open+Initiative+with+Immediate+Effect%2C+Zero+Warning&amp;rft.date=2019-11-15&amp;rft_id=https%3A%2F%2Fwww.hackster.io%2Fnews%2Fwave-computing-closes-its-mips-open-initiative-with-immediate-effect-zero-warning-e88b0df9acd0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-isasbfree-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-isasbfree_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-isasbfree_9-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-isasbfree_9-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-isasbfree_9-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-isasbfree_9-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-isasbfree_9-5"><sup><i><b>f</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf">"Instruction Sets Should be Free"</a> <span class="cs1-format">(PDF)</span>. <i>U.C. Berkeley Technical Reports</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">15 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=U.C.+Berkeley+Technical+Reports&amp;rft.atitle=Instruction+Sets+Should+be+Free&amp;rft.aulast=Asanovi%C4%87&amp;rft.aufirst=Krste&amp;rft_id=https%3A%2F%2Fwww2.eecs.berkeley.edu%2FPubs%2FTechRpts%2F2014%2FEECS-2014-146.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-rocketsspeed-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-rocketsspeed_10-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/download.html#tab_rocket">"Rocket Core Generator"</a>. <i>RISC-V</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">1 October</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=Rocket+Core+Generator&amp;rft_id=https%3A%2F%2Friscv.org%2Fdownload.html%23tab_rocket&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-sodor-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-sodor_11-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Celio, Christopher; Love, Eric. <a rel="nofollow" class="external text" href="https://github.com/ucb-bar/riscv-sodor">"ucb-bar/riscv-sodor"</a>. <i>GitHub Inc</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub+Inc.&amp;rft.atitle=ucb-bar%2Friscv-sodor&amp;rft.aulast=Celio&amp;rft.aufirst=Christopher&amp;rft.au=Love%2C+Eric&amp;rft_id=https%3A%2F%2Fgithub.com%2Fucb-bar%2Friscv-sodor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-shakti-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-shakti_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shakti_12-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://shakti.org.in">"SHAKTI Processor Program"</a>. Indian Institute of Technology Madras<span class="reference-accessdate">. Retrieved <span class="nowrap">3 September</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SHAKTI+Processor+Program&amp;rft.pub=Indian+Institute+of+Technology+Madras&amp;rft_id=https%3A%2F%2Fshakti.org.in&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-boom-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-boom_13-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Celio, Christopher. <a rel="nofollow" class="external text" href="http://www-inst.eecs.berkeley.edu/~cs152/sp14/handouts/lab3.pdf">"CS 152 Laboratory Exercise 3"</a> <span class="cs1-format">(PDF)</span>. <i>UC Berkeley</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=UC+Berkeley&amp;rft.atitle=CS+152+Laboratory+Exercise+3&amp;rft.aulast=Celio&amp;rft.aufirst=Christopher&amp;rft_id=http%3A%2F%2Fwww-inst.eecs.berkeley.edu%2F~cs152%2Fsp14%2Fhandouts%2Flab3.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-isapriv-14"><span class="mw-cite-backlink">^ <a href="#cite_ref-isapriv_14-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-isapriv_14-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-isapriv_14-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-isapriv_14-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-isapriv_14-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-isapriv_14-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-isapriv_14-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-isapriv_14-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-isapriv_14-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text">
<cite class="citation web">Waterman, Andrew; Lee, Yunsup; Avizienas, Rimas; <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David</a>; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="https://riscv.org/specifications/privileged-isa/">"Draft Privileged ISA Specification 1.9"</a>. <i>RISC-V</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">30 August</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=Draft+Privileged+ISA+Specification+1.9&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Avizienas%2C+Rimas&amp;rft.au=Patterson%2C+David&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=https%3A%2F%2Friscv.org%2Fspecifications%2Fprivileged-isa%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-riscstart-15"><span class="mw-cite-backlink">^ <a href="#cite_ref-riscstart_15-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-riscstart_15-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation journal"><a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David A.</a>; Ditzel, David R. (October 1980). "The Case for the Reduced Instruction Set Computer". <i>ACM SIGARCH Computer Architecture News</i>. <b>8</b> (6): 25. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1145%2F641914.641917">10.1145/641914.641917</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=ACM+SIGARCH+Computer+Architecture+News&amp;rft.atitle=The+Case+for+the+Reduced+Instruction+Set+Computer&amp;rft.volume=8&amp;rft.issue=6&amp;rft.pages=25&amp;rft.date=1980-10&amp;rft_id=info%3Adoi%2F10.1145%2F641914.641917&amp;rft.aulast=Patterson&amp;rft.aufirst=David+A.&amp;rft.au=Ditzel%2C+David+R.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-amber-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-amber_16-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://opencores.org/project,amber">"Amber ARM-compatible core"</a>. <i>OpenCores</i><span class="reference-accessdate">. Retrieved <span class="nowrap">26 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=OpenCores&amp;rft.atitle=Amber+ARM-compatible+core&amp;rft_id=http%3A%2F%2Fopencores.org%2Fproject%2Camber&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-arm4u-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-arm4u_17-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://opencores.org/project,arm4u">"ARM4U"</a>. <i>OpenCores</i>. OpenCores<span class="reference-accessdate">. Retrieved <span class="nowrap">26 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=OpenCores&amp;rft.atitle=ARM4U&amp;rft_id=http%3A%2F%2Fopencores.org%2Fproject%2Carm4u&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-history-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-history_18-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/risc-v-history">"RISC-V History"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">19 November</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC-V+History&amp;rft_id=https%3A%2F%2Friscv.org%2Frisc-v-history&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.economist.com/science-and-technology/2019/10/03/a-new-blueprint-for-microprocessors-challenges-the-industrys-giants">"A new blueprint for microprocessors challenges the industry's giants"</a>. <i>The Economist</i>. 3 October 2019. <a href="/wiki/International_Standard_Serial_Number" title="International Standard Serial Number">ISSN</a>&#160;<a rel="nofollow" class="external text" href="//www.worldcat.org/issn/0013-0613">0013-0613</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=The+Economist&amp;rft.atitle=A+new+blueprint+for+microprocessors+challenges+the+industry%27s+giants&amp;rft.date=2019-10-03&amp;rft.issn=0013-0613&amp;rft_id=https%3A%2F%2Fwww.economist.com%2Fscience-and-technology%2F2019%2F10%2F03%2Fa-new-blueprint-for-microprocessors-challenges-the-industrys-giants&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-rv5_found-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-rv5_found_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-rv5_found_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/risc-v-foundation/">"RISC-V Foundation"</a>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">15 March</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC-V+Foundation&amp;rft.pub=RISC-V+Foundation&amp;rft_id=https%3A%2F%2Friscv.org%2Frisc-v-foundation%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://www.reuters.com/article/us-usa-china-semiconductors-insight-idUSKBN1XZ16L">"U.S.-based chip-tech group moving to Switzerland over trade curb fears"</a>. <i>Reuters</i>. 26 November 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">26 November</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Reuters&amp;rft.atitle=U.S.-based+chip-tech+group+moving+to+Switzerland+over+trade+curb+fears&amp;rft.date=2019-11-26&amp;rft_id=https%3A%2F%2Fwww.reuters.com%2Farticle%2Fus-usa-china-semiconductors-insight-idUSKBN1XZ16L&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="http://linleygroup.com/press_detail.php?The-Linley-Group-Announces-Winners-of-Annual-Analysts-Choice-Awards-85">"The Linley Group Announces Winners of Annual Analysts' Choice Awards"</a> (Press release). The Linley Group. 12 January 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">21 January</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Linley+Group+Announces+Winners+of+Annual+Analysts%27+Choice+Awards&amp;rft.pub=The+Linley+Group&amp;rft.date=2017-01-12&amp;rft_id=http%3A%2F%2Flinleygroup.com%2Fpress_detail.php%3FThe-Linley-Group-Announces-Winners-of-Annual-Analysts-Choice-Awards-85&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><cite class="citation audio-visual">Lustig, Dan. <a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=PE3pFZm2OA0"><i>Memory Consistency Model Status Update</i></a>. <i>Youtube</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">4 January</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Memory+Consistency+Model+Status+Update&amp;rft.pub=RISC-V+Foundation&amp;rft.aulast=Lustig&amp;rft.aufirst=Dan&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3DPE3pFZm2OA0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-riscvc-25"><span class="mw-cite-backlink">^ <a href="#cite_ref-riscvc_25-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-riscvc_25-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-riscvc_25-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-riscvc_25-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-riscvc_25-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-riscvc_25-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-riscvc_25-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-riscvc_25-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-riscvc_25-8"><sup><i><b>i</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">Waterman, Andrew (13 May 2011). <a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-63.html"><i>Improving Energy Efficiency and Reducing Code Size with RISC-V Compressed</i></a>. U.C. Berkeley: Regents of the University of California. p.&#160;32<span class="reference-accessdate">. Retrieved <span class="nowrap">25 August</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Improving+Energy+Efficiency+and+Reducing+Code+Size+with+RISC-V+Compressed&amp;rft.place=U.C.+Berkeley&amp;rft.pages=32&amp;rft.pub=Regents+of+the+University+of+California&amp;rft.date=2011-05-13&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2FPubs%2FTechRpts%2F2011%2FEECS-2011-63.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-isacompressed-26"><span class="mw-cite-backlink">^ <a href="#cite_ref-isacompressed_26-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-isacompressed_26-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Waterman, Andrew;  et al. <a rel="nofollow" class="external text" href="https://riscv.org/wp-content/uploads/2015/11/riscv-compressed-spec-v1.9.pdf">"The RISC-V Compressed Instruction Set Manual Version 1.9 (draft)"</a> <span class="cs1-format">(PDF)</span>. <i>RISC-V</i><span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=The+RISC-V+Compressed+Instruction+Set+Manual+Version+1.9+%28draft%29&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft_id=https%3A%2F%2Friscv.org%2Fwp-content%2Fuploads%2F2015%2F11%2Friscv-compressed-spec-v1.9.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-auto-27"><span class="mw-cite-backlink">^ <a href="#cite_ref-auto_27-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-auto_27-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Brussee, Rogier. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/SrujNcNc8RA/0mA-dATSBwAJ">"A Complete 16-bit RVC"</a>. <i>Google Groups</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups&amp;rft.atitle=A+Complete+16-bit+RVC&amp;rft.aulast=Brussee&amp;rft.aufirst=Rogier&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21msg%2Fisa-dev%2FSrujNcNc8RA%2F0mA-dATSBwAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Brussee-28"><span class="mw-cite-backlink">^ <a href="#cite_ref-Brussee_28-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Brussee_28-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Brussee, Rogier. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!searchin/isa-dev/16-bit/isa-dev/iK3enKGb5bw/cuVAq0J8EAAJ">"Proposal: Xcondensed, &#91;a&#93; ... Compact ... 16 bit standalone G-ISA"</a>. <i>RISC-V ISA Mail Server</i>. Google Groups<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V+ISA+Mail+Server&amp;rft.atitle=Proposal%3A+Xcondensed%2C+%5Ba%5D+...+Compact+...+16+bit+standalone+G-ISA&amp;rft.aulast=Brussee&amp;rft.aufirst=Rogier&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21searchin%2Fisa-dev%2F16-bit%2Fisa-dev%2FiK3enKGb5bw%2FcuVAq0J8EAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web">Phung, Xan. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/SrujNcNc8RA/DRDyXTUHAgAJ">"Improved Xcondensed"</a>. <i>Google Groups</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">18 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups&amp;rft.atitle=Improved+Xcondensed&amp;rft.aulast=Phung&amp;rft.aufirst=Xan&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21msg%2Fisa-dev%2FSrujNcNc8RA%2FDRDyXTUHAgAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web">Ionescu, Liviu. <a rel="nofollow" class="external text" href="https://github.com/emb-riscv/specs-markdown/blob/master/README.md">"The RISC-V Microcontroller Profile"</a>. <i>Github</i><span class="reference-accessdate">. Retrieved <span class="nowrap">5 April</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Github&amp;rft.atitle=The+RISC-V+Microcontroller+Profile&amp;rft.aulast=Ionescu&amp;rft.aufirst=Liviu&amp;rft_id=https%3A%2F%2Fgithub.com%2Femb-riscv%2Fspecs-markdown%2Fblob%2Fmaster%2FREADME.md&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><cite class="citation web">Barros, Cesar. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/SrujNcNc8RA/uTnndiPaAgAJ">"Proposal: RV16E"</a>. <i>Google Groups, RISC-V ISA Dev</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 April</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups%2C+RISC-V+ISA+Dev&amp;rft.atitle=Proposal%3A+RV16E&amp;rft.aulast=Barros&amp;rft.aufirst=Cesar&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21msg%2Fisa-dev%2FSrujNcNc8RA%2FuTnndiPaAgAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><cite class="citation web">Bonzini, Paolo; Waterman, Andrew. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/SfEDPLU0NU4/WpAE_A4OBQAJ">"Proposal for Virtualization without H mode"</a>. <i>Google Groups, RISC-V ISA Dev</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">24 February</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups%2C+RISC-V+ISA+Dev.&amp;rft.atitle=Proposal+for+Virtualization+without+H+mode&amp;rft.aulast=Bonzini&amp;rft.aufirst=Paolo&amp;rft.au=Waterman%2C+Andrew&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21msg%2Fisa-dev%2FSfEDPLU0NU4%2FWpAE_A4OBQAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><cite class="citation web">Wolf, Clifford. <a rel="nofollow" class="external text" href="https://github.com/riscv/riscv-bitmanip/blob/master/bitmanip-0.92.pdf">"riscv-bitmanip"</a> <span class="cs1-format">(PDF)</span>. <i>GitHub</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=riscv-bitmanip&amp;rft.aulast=Wolf&amp;rft.aufirst=Clifford&amp;rft_id=https%3A%2F%2Fgithub.com%2Friscv%2Friscv-bitmanip%2Fblob%2Fmaster%2Fbitmanip-0.92.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-andes_simd-34"><span class="mw-cite-backlink">^ <a href="#cite_ref-andes_simd_34-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-andes_simd_34-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://docs.google.com/viewer?a=v&amp;pid=forums&amp;srcid=MDQwMTcyODgwMjc3MjQxMjA0NzcBMDcxOTA2MzQ5OTA0NjY2NzE0MjUBMjVTQUxGc3hCUUFKATAuMQFncm91cHMucmlzY3Yub3JnAXYy">"Instruction Summary for a "P" ISA Proposal"</a>. <i>Google Groups</i>. ANDE Technologies<span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups&amp;rft.atitle=Instruction+Summary+for+a+%22P%22+ISA+Proposal&amp;rft_id=https%3A%2F%2Fdocs.google.com%2Fviewer%3Fa%3Dv%26pid%3Dforums%26srcid%3DMDQwMTcyODgwMjc3MjQxMjA0NzcBMDcxOTA2MzQ5OTA0NjY2NzE0MjUBMjVTQUxGc3hCUUFKATAuMQFncm91cHMucmlzY3Yub3JnAXYy&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><cite class="citation web">Andes Technology. <a rel="nofollow" class="external text" href="https://content.riscv.org/wp-content/uploads/2018/07/Shanghai-0900-AndesV5-for-AIOT.pdf">"Comprehesive RISC-V Solutions"</a> <span class="cs1-format">(PDF)</span>. <i>RISC-V Content</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V+Content&amp;rft.atitle=Comprehesive+RISC-V+Solutions&amp;rft.au=Andes+Technology&amp;rft_id=https%3A%2F%2Fcontent.riscv.org%2Fwp-content%2Fuploads%2F2018%2F07%2FShanghai-0900-AndesV5-for-AIOT.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-lee64bit-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-lee64bit_36-0">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a href="/wiki/Ruby_B._Lee" title="Ruby B. Lee">Lee, Ruby</a>; Huck, Jerry (25 February 1996). "64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture". <i>Proceedings of Compcon 96</i>: 152–160. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FCMPCON.1996.501762">10.1109/CMPCON.1996.501762</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-8186-7414-8" title="Special:BookSources/0-8186-7414-8"><bdi>0-8186-7414-8</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Proceedings+of+Compcon+96&amp;rft.atitle=64-bit+and+Multimedia+Extensions+in+the+PA-RISC+2.0+Architecture&amp;rft.pages=152-160&amp;rft.date=1996-02-25&amp;rft_id=info%3Adoi%2F10.1109%2FCMPCON.1996.501762&amp;rft.isbn=0-8186-7414-8&amp;rft.aulast=Lee&amp;rft.aufirst=Ruby&amp;rft.au=Huck%2C+Jerry&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-leeaccel-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-leeaccel_37-0">^</a></b></span> <span class="reference-text"><cite class="citation journal"><a href="/wiki/Ruby_B._Lee" title="Ruby B. Lee">Lee, Ruby B.</a> (April 1995). <a rel="nofollow" class="external text" href="http://www.princeton.edu/~rblee/HPpapers/accelMultimediawEnhancedMicroproc.pdf">"Accelerating Multimedia with Enhanced Microprocessors"</a> <span class="cs1-format">(PDF)</span>. <i>IEEE Micro</i>. <b>15</b> (2): 22–32. <a href="/wiki/CiteSeerX" title="CiteSeerX">CiteSeerX</a>&#160;<span class="cs1-lock-free" title="Freely accessible"><a rel="nofollow" class="external text" href="//citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.1688">10.1.1.74.1688</a></span>. <a href="/wiki/Digital_object_identifier" title="Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F40.372347">10.1109/40.372347</a><span class="reference-accessdate">. Retrieved <span class="nowrap">21 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Micro&amp;rft.atitle=Accelerating+Multimedia+with+Enhanced+Microprocessors&amp;rft.volume=15&amp;rft.issue=2&amp;rft.pages=22-32&amp;rft.date=1995-04&amp;rft_id=%2F%2Fciteseerx.ist.psu.edu%2Fviewdoc%2Fsummary%3Fdoi%3D10.1.1.74.1688&amp;rft_id=info%3Adoi%2F10.1109%2F40.372347&amp;rft.aulast=Lee&amp;rft.aufirst=Ruby+B.&amp;rft_id=http%3A%2F%2Fwww.princeton.edu%2F~rblee%2FHPpapers%2FaccelMultimediawEnhancedMicroproc.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-vect-38"><span class="mw-cite-backlink">^ <a href="#cite_ref-vect_38-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-vect_38-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-vect_38-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-vect_38-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-vect_38-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-vect_38-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-vect_38-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-vect_38-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Schmidt, Colin; Ou, Albert; Lee, Yunsup; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="https://riscv.org/wp-content/uploads/2015/06/riscv-vector-workshop-june2015.pdf">"RISC-V Vector Extension Proposal"</a> <span class="cs1-format">(PDF)</span>. <i>RISC-V</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=RISC-V+Vector+Extension+Proposal&amp;rft.aulast=Schmidt&amp;rft.aufirst=Colin&amp;rft.au=Ou%2C+Albert&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=https%3A%2F%2Friscv.org%2Fwp-content%2Fuploads%2F2015%2F06%2Friscv-vector-workshop-june2015.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation web">Ou, Albert; Nguyen, Quan; Lee, Yunsup; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/~yunsup/papers/hwacha-mvp-prism2014.pdf">"A Case for MVPs: Mixed-Precision Vector Processors"</a> <span class="cs1-format">(PDF)</span>. <i>UC Berkeley EECS</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=UC+Berkeley+EECS&amp;rft.atitle=A+Case+for+MVPs%3A+Mixed-Precision+Vector+Processors&amp;rft.aulast=Ou&amp;rft.aufirst=Albert&amp;rft.au=Nguyen%2C+Quan&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2F~yunsup%2Fpapers%2Fhwacha-mvp-prism2014.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation web">Lee, Yunsup; Grover, Vinod; Krashinsky, Ronny; Stephenson, Mark; Keckler, Stephen W.; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>. <a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/~yunsup/papers/predication-micro2014.pdf">"Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures"</a> <span class="cs1-format">(PDF)</span>. <i>Berkeley's EECS Site</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">14 March</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Berkeley%27s+EECS+Site&amp;rft.atitle=Exploring+the+Design+Space+of+SPMD+Divergence+Management+on+Data-Parallel+Architectures&amp;rft.aulast=Lee&amp;rft.aufirst=Yunsup&amp;rft.au=Grover%2C+Vinod&amp;rft.au=Krashinsky%2C+Ronny&amp;rft.au=Stephenson%2C+Mark&amp;rft.au=Keckler%2C+Stephen+W.&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2F~yunsup%2Fpapers%2Fpredication-micro2014.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-debug-41"><span class="mw-cite-backlink">^ <a href="#cite_ref-debug_41-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-debug_41-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-debug_41-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-debug_41-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-debug_41-4"><sup><i><b>e</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Bradbury, Alex; Wallentowitz, Stefan. <a rel="nofollow" class="external text" href="https://docs.google.com/presentation/d/1x53gVvPrDWEYq3omqLUpJBHU594zidDvoIg42mUzHvM/edit#slide=id.p">"RISC-V Run Control Debug"</a>. <i>Google Docs</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">20 January</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Docs&amp;rft.atitle=RISC-V+Run+Control+Debug&amp;rft.aulast=Bradbury&amp;rft.aufirst=Alex&amp;rft.au=Wallentowitz%2C+Stefan&amp;rft_id=https%3A%2F%2Fdocs.google.com%2Fpresentation%2Fd%2F1x53gVvPrDWEYq3omqLUpJBHU594zidDvoIg42mUzHvM%2Fedit%23slide%3Did.p&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-42">^</a></b></span> <span class="reference-text"><cite class="citation web">Newsome, Tim. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!topic/debug/FDmZUk7YCNw">"RISC-V Debug Group &gt; poll results"</a>. <i>Google Groups, RISC-V Debug Group</i>. RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">20 January</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups%2C+RISC-V+Debug+Group&amp;rft.atitle=RISC-V+Debug+Group+%3E+poll+results&amp;rft.aulast=Newsome&amp;rft.aufirst=Tim&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21topic%2Fdebug%2FFDmZUk7YCNw&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web">McGooganus. <a rel="nofollow" class="external text" href="https://github.com/riscv/riscv-trace-spec">"riscv-trace-spec"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=riscv-trace-spec&amp;rft.au=McGooganus&amp;rft_id=https%3A%2F%2Fgithub.com%2Friscv%2Friscv-trace-spec&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web">Dahad, Nitin. <a rel="nofollow" class="external text" href="https://www.eetimes.com/ultrasoc-tackles-risc-v-support-challenge-by-donating-trace-encoder/#">"UltraSoC Tackles RISC-V Support Challenge by Donating Trace Encoder"</a>. <i>EE Times</i>. Aspencore<span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EE+Times&amp;rft.atitle=UltraSoC+Tackles+RISC-V+Support+Challenge+by+Donating+Trace+Encoder&amp;rft.aulast=Dahad&amp;rft.aufirst=Nitin&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fultrasoc-tackles-risc-v-support-challenge-by-donating-trace-encoder%2F%23&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/riscv/riscv-cores-list">"RISC-V Cores and SoC Overview"</a>. RISC-V. 25 September 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">5 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC-V+Cores+and+SoC+Overview&amp;rft.pub=RISC-V&amp;rft.date=2019-09-25&amp;rft_id=https%3A%2F%2Fgithub.com%2Friscv%2Friscv-cores-list&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.techspot.com/news/81177-china-alibaba-making-16-core-25-ghz-risc.html">"China's Alibaba is making a 16-core, 2.5 GHz RISC-V processor"</a>. <i>www.techspot.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">30 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.techspot.com&amp;rft.atitle=China%27s+Alibaba+is+making+a+16-core%2C+2.5+GHz+RISC-V+processor&amp;rft_id=https%3A%2F%2Fwww.techspot.com%2Fnews%2F81177-china-alibaba-making-16-core-25-ghz-risc.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/membership/1581/andes-technology/">"Andes Technology"</a>. <i>RISC-V Foundation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V+Foundation&amp;rft.atitle=Andes+Technology&amp;rft_id=https%3A%2F%2Friscv.org%2Fmembership%2F1581%2Fandes-technology%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://cloudbear.ru/">"CloudBEAR"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">16 October</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CloudBEAR&amp;rft_id=https%3A%2F%2Fcloudbear.ru%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation web">Manners, David (23 November 2016). <a rel="nofollow" class="external text" href="http://www.electronicsweekly.com/news/business/codasip-ultrasoc-combine-risc-v-2016-11/">"Codasip and UltraSoC Combine on RISC-V"</a>. <i>Electronics Weekly</i>. Metropolis International Group, Ltd<span class="reference-accessdate">. Retrieved <span class="nowrap">23 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Electronics+Weekly&amp;rft.atitle=Codasip+and+UltraSoC+Combine+on+RISC-V&amp;rft.date=2016-11-23&amp;rft.aulast=Manners&amp;rft.aufirst=David&amp;rft_id=http%3A%2F%2Fwww.electronicsweekly.com%2Fnews%2Fbusiness%2Fcodasip-ultrasoc-combine-risc-v-2016-11%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.gigadevice.com/press-release/gigadevice-unveils-the-gd32v-series-with-risc-v-core-in-a-brand-new-32bit-general-purpose-microcontroller/">"GigaDevice Unveils The GD32V Series With RISC-V Core in a Brand New 32-bit General Purpose Microcontroller"</a>. <i>www.gigadevice.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">29 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.gigadevice.com&amp;rft.atitle=GigaDevice+Unveils+The+GD32V+Series+With+RISC-V+Core+in+a+Brand+New+32-bit+General+Purpose+Microcontroller&amp;rft_id=https%3A%2F%2Fwww.gigadevice.com%2Fpress-release%2Fgigadevice-unveils-the-gd32v-series-with-risc-v-core-in-a-brand-new-32bit-general-purpose-microcontroller%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.seeedstudio.com/Sipeed-Longan-Nano-RISC-V-GD32VF103CBT6-Development-Board-p-4205.html">"Sipeed Longan Nano - RISC-V GD32VF103CBT6 Development Board"</a>. <i>www.seeedstudio.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">29 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.seeedstudio.com&amp;rft.atitle=Sipeed+Longan+Nano+-+RISC-V+GD32VF103CBT6+Development+Board&amp;rft_id=https%3A%2F%2Fwww.seeedstudio.com%2FSipeed-Longan-Nano-RISC-V-GD32VF103CBT6-Development-Board-p-4205.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.cnx-software.com/2018/02/27/greenwaves-gap8-is-a-low-power-risc-v-iot-processor-optimized-for-artificial-intelligence-applications/">"GreenWaves GAP8 is a Low Power RISC-V IoT Processor Optimized for Artificial Intelligence Applications"</a>. <i>CNXSoft: Embedded Systems News</i>. 27 February 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">4 March</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CNXSoft%3A+Embedded+Systems+News&amp;rft.atitle=GreenWaves+GAP8+is+a+Low+Power+RISC-V+IoT+Processor+Optimized+for+Artificial+Intelligence+Applications&amp;rft.date=2018-02-27&amp;rft_id=https%3A%2F%2Fwww.cnx-software.com%2F2018%2F02%2F27%2Fgreenwaves-gap8-is-a-low-power-risc-v-iot-processor-optimized-for-artificial-intelligence-applications%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><cite class="citation news">Yoshida, Junko (26 February 2018). <a rel="nofollow" class="external text" href="https://www.eetimes.com/document.asp?doc_id=1333003">"AI Comes to Sensing Devices"</a>. <i>EE Times</i><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=EE+Times&amp;rft.atitle=AI+Comes+to+Sensing+Devices&amp;rft.date=2018-02-26&amp;rft.aulast=Yoshida&amp;rft.aufirst=Junko&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fdocument.asp%3Fdoc_id%3D1333003&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://greenwaves-technologies.com/en/gap8-software-development-kit-and-gapuino-development-board/">"GreenWaves Technologies Announces Availability of GAP8 Software Development Kit and GAPuino Development Board"</a> (Press release). 22 May 2018.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=GreenWaves+Technologies+Announces+Availability+of+GAP8+Software+Development+Kit+and+GAPuino+Development+Board&amp;rft.date=2018-05-22&amp;rft_id=https%3A%2F%2Fgreenwaves-technologies.com%2Fen%2Fgap8-software-development-kit-and-gapuino-development-board%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.segger.com/news/segger-adds-support-for-sifives-coreplex-ip-to-its-industry-leading-j-link-debug-probe/">"SEGGER Adds Support for SiFive's Coreplex IP to Its Industry Leading J-Link Debug Probe"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">19 September</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SEGGER+Adds+Support+for+SiFive%27s+Coreplex+IP+to+Its+Industry+Leading+J-Link+Debug+Probe&amp;rft_id=https%3A%2F%2Fwww.segger.com%2Fnews%2Fsegger-adds-support-for-sifives-coreplex-ip-to-its-industry-leading-j-link-debug-probe%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.segger.com/news/segger-embedded-studio-supports-risc-v-architecture/">"PR: SEGGER Embedded Studio supports RISC-V architecture"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">23 November</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PR%3A+SEGGER+Embedded+Studio+supports+RISC-V+architecture&amp;rft_id=https%3A%2F%2Fwww.segger.com%2Fnews%2Fsegger-embedded-studio-supports-risc-v-architecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.segger.com/news/segger-presents-rtos-stacks-middleware-for-risc-v/">"PR: SEGGER presents RTOS, stacks, middleware for RISC-V"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">8 December</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PR%3A+SEGGER+presents+RTOS%2C+stacks%2C+middleware+for+RISC-V&amp;rft_id=https%3A%2F%2Fwww.segger.com%2Fnews%2Fsegger-presents-rtos-stacks-middleware-for-risc-v%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.sifive.com/products/hifive1/">"HiFive1"</a>. <i>SiFive</i><span class="reference-accessdate">. Retrieved <span class="nowrap">10 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SiFive&amp;rft.atitle=HiFive1&amp;rft_id=https%3A%2F%2Fwww.sifive.com%2Fproducts%2Fhifive1%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web">SiFive. <a rel="nofollow" class="external text" href="https://www.crowdsupply.com/sifive/hifive1/">"Hi-Five1: Open-source Arduino-Compatible Development Kit"</a>. <i>Crowd Supply</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 December</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Crowd+Supply&amp;rft.atitle=Hi-Five1%3A+Open-source+Arduino-Compatible+Development+Kit&amp;rft.au=SiFive&amp;rft_id=https%3A%2F%2Fwww.crowdsupply.com%2Fsifive%2Fhifive1%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><cite id="FU540" class="citation web"><a rel="nofollow" class="external text" href="https://www.sifive.com/chip-designer#fu540">"FU540 SoC CPU"</a>. <i>SiFive</i><span class="reference-accessdate">. Retrieved <span class="nowrap">24 October</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=SiFive&amp;rft.atitle=FU540+SoC+CPU&amp;rft_id=https%3A%2F%2Fwww.sifive.com%2Fchip-designer%23fu540&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://syntacore.com/">"Syntacore"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">11 December</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Syntacore&amp;rft_id=https%3A%2F%2Fsyntacore.com%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/syntacore/scr1">"SCR1, open-source RISC-V core"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">11 December</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=SCR1%2C+open-source+RISC-V+core&amp;rft_id=https%3A%2F%2Fgithub.com%2Fsyntacore%2Fscr1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-63">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/2016/12/5th-risc-v-workshop-proceedings/">"RISC-V workshop proceedings"</a>. 11 December 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">11 December</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=RISC-V+workshop+proceedings&amp;rft.date=2016-12-11&amp;rft_id=https%3A%2F%2Friscv.org%2F2016%2F12%2F5th-risc-v-workshop-proceedings%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><cite class="citation web">Shilov, Anton. <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/13678/western-digital-reveals-swerv-risc-v-core-and-omnixtend-coherency-tech">"Western Digital Reveals SweRV RISC-V Core, Cache Coherency over Ethernet Initiative"</a>. <i>www.anandtech.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">23 May</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.anandtech.com&amp;rft.atitle=Western+Digital+Reveals+SweRV+RISC-V+Core%2C+Cache+Coherency+over+Ethernet+Initiative&amp;rft.aulast=Shilov&amp;rft.aufirst=Anton&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F13678%2Fwestern-digital-reveals-swerv-risc-v-core-and-omnixtend-coherency-tech&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://abopen.com/news/western-digital-releases-swerv-risc-v-core-source-code/">"Western Digital Releases SweRV RISC-V Core Source Code"</a>. <i>AB Open</i>. 28 January 2019. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190521224239/https://abopen.com/news/western-digital-releases-swerv-risc-v-core-source-code/">Archived</a> from the original on 21 May 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AB+Open&amp;rft.atitle=Western+Digital+Releases+SweRV+RISC-V+Core+Source+Code&amp;rft.date=2019-01-28&amp;rft_id=https%3A%2F%2Fabopen.com%2Fnews%2Fwestern-digital-releases-swerv-risc-v-core-source-code%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://github.com/chipsalliance/Cores-SweRV">Cores-SweRV</a> on <a href="/wiki/GitHub" title="GitHub">GitHub</a></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><cite class="citation mailinglist">Ashenden, Peter (9 November 2016). <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/j2okI7akT74/BQdUwjMRAgAJ">"Re: &#91;isa-dev&#93; RISC V ISA for embedded systems"</a>. <i>RISC-V ISA Dev</i> (Mailing list). Google<span class="reference-accessdate">. Retrieved <span class="nowrap">10 November</span> 2016</span>. <q>At ASTC (www.astc-design.com), we have an implementation of RV32EC as a synthesizable IP core intended for small embedded applications, such as smart sensors and IoT.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Re%3A+%5Bisa-dev%5D+RISC+V+ISA+for+embedded+systems&amp;rft.pub=Google&amp;rft.date=2016-11-09&amp;rft.aulast=Ashenden&amp;rft.aufirst=Peter&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fd%2Fmsg%2Fisa-dev%2Fj2okI7akT74%2FBQdUwjMRAgAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://timesofindia.indiatimes.com/home/education/news/c-dac-announces-tech-conclave-2019/articleshow/68650294.cms">"C-DAC announces Tech Conclave 2019 - Times of India"</a>. <i>The Times of India</i><span class="reference-accessdate">. Retrieved <span class="nowrap">12 April</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Times+of+India&amp;rft.atitle=C-DAC+announces+Tech+Conclave+2019+-+Times+of+India&amp;rft_id=https%3A%2F%2Ftimesofindia.indiatimes.com%2Fhome%2Feducation%2Fnews%2Fc-dac-announces-tech-conclave-2019%2Farticleshow%2F68650294.cms&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.gaisler.com/index.php/products/processors/noel-v">"NOEL-V Processor"</a>. <i>Cobham Gaisler</i><span class="reference-accessdate">. Retrieved <span class="nowrap">14 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Cobham+Gaisler&amp;rft.atitle=NOEL-V+Processor&amp;rft_id=https%3A%2F%2Fwww.gaisler.com%2Findex.php%2Fproducts%2Fprocessors%2Fnoel-v&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-freebsdriscv-committed-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-freebsdriscv-committed_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-freebsdriscv-committed_70-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://freebsdfoundation.blogspot.be/2016/02/initial-freebsd-risc-v-architecture.html">"FreeBSD Foundation: Initial FreeBSD RISC-V Architecture Port Committed"</a>. 4 February 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=FreeBSD+Foundation%3A+Initial+FreeBSD+RISC-V+Architecture+Port+Committed&amp;rft.date=2016-02-04&amp;rft_id=https%3A%2F%2Ffreebsdfoundation.blogspot.be%2F2016%2F02%2Finitial-freebsd-risc-v-architecture.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/686/esperanto-exits-stealth-mode-aims-at-ai-with-a-4096-core-7nm-risc-v-monster/">"Esperanto exits stealth mode, aims at AI with a 4,096 core 7nm RISC-V monster"</a>. <i>wikichip.org</i>. January 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">2 January</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=wikichip.org&amp;rft.atitle=Esperanto+exits+stealth+mode%2C+aims+at+AI+with+a+4%2C096+core+7nm+RISC-V+monster&amp;rft.date=2018-01&amp;rft_id=https%3A%2F%2Ffuse.wikichip.org%2Fnews%2F686%2Fesperanto-exits-stealth-mode-aims-at-ai-with-a-4096-core-7nm-risc-v-monster%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/pulp-platform/pulpino">"PULPino GitHub project"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 February</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=PULPino+GitHub+project&amp;rft_id=https%3A%2F%2Fgithub.com%2Fpulp-platform%2Fpulpino&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://pulp-platform.org/">"PULP Platform"</a>. <i>PULP Platform</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2 February</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PULP+Platform&amp;rft.atitle=PULP+Platform&amp;rft_id=https%3A%2F%2Fpulp-platform.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.european-processor-initiative.eu/accelerator/">"Accelerator Stream"</a>. <i>European Processor Initiative (EPI)</i><span class="reference-accessdate">. Retrieved <span class="nowrap">22 February</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=European+Processor+Initiative+%28EPI%29&amp;rft.atitle=Accelerator+Stream&amp;rft_id=https%3A%2F%2Fwww.european-processor-initiative.eu%2Faccelerator%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-iitmadrasospp-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-iitmadrasospp_75-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.rapidio.org/2014/08/iit-madras-open-source-processor-project/">"IIT Madras Open Source Processor Project"</a>. <i>Rapid IO</i>. IIT Madras<span class="reference-accessdate">. Retrieved <span class="nowrap">13 September</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Rapid+IO&amp;rft.atitle=IIT+Madras+Open+Source+Processor+Project&amp;rft_id=http%3A%2F%2Fwww.rapidio.org%2F2014%2F08%2Fiit-madras-open-source-processor-project%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-lowrisc-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-lowrisc_76-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.lowrisc.org/">"lowRISC website"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">10 May</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=lowRISC+website&amp;rft_id=http%3A%2F%2Fwww.lowrisc.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text"><cite class="citation audio-visual">Xie, Joe (July 2016). <a rel="nofollow" class="external text" href="https://www.youtube.com/watch?v=gg1lISJfJI0"><i>NVIDIA RISC V Evaluation Story</i></a>. <i>4th RISC-V Workshop</i>. Youtube.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=NVIDIA+RISC+V+Evaluation+Story&amp;rft.pub=Youtube&amp;rft.date=2016-07&amp;rft.aulast=Xie&amp;rft.aufirst=Joe&amp;rft_id=https%3A%2F%2Fwww.youtube.com%2Fwatch%3Fv%3Dgg1lISJfJI0&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><cite class="citation web">Andrei Frumusanu (30 October 2019). <a rel="nofollow" class="external text" href="https://www.anandtech.com/show/15036/sifive-announces-first-riscv-ooo-cpu-core-the-u8series-processor-ip">"SiFive Announces First RISC-V OoO CPU Core: The U8-Series Processor IP"</a>. <i><a href="/wiki/Anandtech" class="mw-redirect" title="Anandtech">Anandtech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Anandtech&amp;rft.atitle=SiFive+Announces+First+RISC-V+OoO+CPU+Core%3A+The+U8-Series+Processor+IP&amp;rft.date=2019-10-30&amp;rft.au=Andrei+Frumusanu&amp;rft_id=https%3A%2F%2Fwww.anandtech.com%2Fshow%2F15036%2Fsifive-announces-first-riscv-ooo-cpu-core-the-u8series-processor-ip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><cite class="citation web"><a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>;  et al. <a rel="nofollow" class="external text" href="https://github.com/ucb-bar/rocket-chip">"rocket-chip"</a>. <i>GitHub</i>. The RISC-V Foundation<span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=rocket-chip&amp;rft.aulast=Asanovi%C4%87&amp;rft.aufirst=Krste&amp;rft_id=https%3A%2F%2Fgithub.com%2Fucb-bar%2Frocket-chip&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><cite class="citation web">Celio, Christopher. <a rel="nofollow" class="external text" href="https://github.com/ucb-bar/riscv-boom/commits/master?after=krZMYRRfnH3CuABbJBwUBMFbUg4rMzQ%3D">"riscv-boom"</a>. <i>GitHub</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=riscv-boom&amp;rft.aulast=Celio&amp;rft.aufirst=Christopher&amp;rft_id=https%3A%2F%2Fgithub.com%2Fucb-bar%2Friscv-boom%2Fcommits%2Fmaster%3Fafter%3DkrZMYRRfnH3CuABbJBwUBMFbUg4rMzQ%253D&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><cite class="citation web">Celio, Christopher. <a rel="nofollow" class="external text" href="https://github.com/ucb-bar/riscv-sodor">"riscv-sodor"</a>. <i>GitHub</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=riscv-sodor&amp;rft.aulast=Celio&amp;rft.aufirst=Christopher&amp;rft_id=https%3A%2F%2Fgithub.com%2Fucb-bar%2Friscv-sodor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text"><cite class="citation web">Celio, Chris. <a rel="nofollow" class="external text" href="https://github.com/ucb-bar/riscv-sodor">"ucb-bar/riscv-sodor"</a>. <i>github</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">25 October</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=github&amp;rft.atitle=ucb-bar%2Friscv-sodor&amp;rft.aulast=Celio&amp;rft.aufirst=Chris&amp;rft_id=https%3A%2F%2Fgithub.com%2Fucb-bar%2Friscv-sodor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text"><cite class="citation web">Wolf, Claire. <a rel="nofollow" class="external text" href="https://github.com/cliffordwolf/picorv32">"picorv32"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">27 February</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=picorv32&amp;rft.aulast=Wolf&amp;rft.aufirst=Claire&amp;rft_id=https%3A%2F%2Fgithub.com%2Fcliffordwolf%2Fpicorv32&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/syntacore/scr1">"scr1"</a>. <i>GitHub</i>. Syntacore<span class="reference-accessdate">. Retrieved <span class="nowrap">13 January</span> 2020</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=scr1&amp;rft_id=https%3A%2F%2Fgithub.com%2Fsyntacore%2Fscr1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-pulpino-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-pulpino_85-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Traber, Andreas;  et al. <a rel="nofollow" class="external text" href="https://www.pulp-platform.org/">"PULP: Parallel Ultra Low Power"</a>. ETH Zurich, University of Bologna<span class="reference-accessdate">. Retrieved <span class="nowrap">5 August</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=PULP%3A+Parallel+Ultra+Low+Power&amp;rft.pub=ETH+Zurich%2C+University+of+Bologna&amp;rft.aulast=Traber&amp;rft.aufirst=Andreas&amp;rft_id=https%3A%2F%2Fwww.pulp-platform.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/">"RISC-V The Free and Open Instruction Set"</a>. <i>RISC-V Foundation</i><span class="reference-accessdate">. Retrieved <span class="nowrap">11 November</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V+Foundation&amp;rft.atitle=RISC-V+The+Free+and+Open+Instruction+Set&amp;rft_id=https%3A%2F%2Friscv.org%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-chisel-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-chisel_87-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://chisel.eecs.berkeley.edu/">"Chisel: Constructing Hardware in a Scala Embedded Language"</a>. <i>UC Berkeley</i>. Regents of the University of California<span class="reference-accessdate">. Retrieved <span class="nowrap">12 February</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=UC+Berkeley&amp;rft.atitle=Chisel%3A+Constructing+Hardware+in+a+Scala+Embedded+Language&amp;rft_id=https%3A%2F%2Fchisel.eecs.berkeley.edu%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-freebsdriscv-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-freebsdriscv_88-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://wiki.freebsd.org/riscv">"riscv - FreeBSD Wiki"</a>. <i>wiki.freebsd.org</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=wiki.freebsd.org&amp;rft.atitle=riscv+-+FreeBSD+Wiki&amp;rft_id=https%3A%2F%2Fwiki.freebsd.org%2Friscv&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><cite class="citation web">Montezelo, Manuel. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!msg/sw-dev/u4VcUtB9r94/4HiFYBhXAAAJ">"Debian GNU/Linux port for RISC-V 64"</a>. <i>Google Groups</i><span class="reference-accessdate">. Retrieved <span class="nowrap">19 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups&amp;rft.atitle=Debian+GNU%2FLinux+port+for+RISC-V+64&amp;rft.aulast=Montezelo&amp;rft.aufirst=Manuel&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21msg%2Fsw-dev%2Fu4VcUtB9r94%2F4HiFYBhXAAAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://fedoraproject.org/wiki/Architectures/RISC-V">"Architectures/RISC-V"</a>. <i>Fedora Wiki</i>. Red Hat<span class="reference-accessdate">. Retrieved <span class="nowrap">26 September</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Fedora+Wiki&amp;rft.atitle=Architectures%2FRISC-V&amp;rft_id=https%3A%2F%2Ffedoraproject.org%2Fwiki%2FArchitectures%2FRISC-V&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><cite class="citation web">Begari, Padmarao. <a rel="nofollow" class="external text" href="https://groups.google.com/a/groups.riscv.org/forum/#!topic/sw-dev/j63wzz2ylY8">"U-Boot port on RISC-V 32-bit is available"</a>. <i>Google Groups</i>. Microsemi<span class="reference-accessdate">. Retrieved <span class="nowrap">15 February</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Groups&amp;rft.atitle=U-Boot+port+on+RISC-V+32-bit+is+available&amp;rft.aulast=Begari&amp;rft.aufirst=Padmarao&amp;rft_id=https%3A%2F%2Fgroups.google.com%2Fa%2Fgroups.riscv.org%2Fforum%2F%23%21topic%2Fsw-dev%2Fj63wzz2ylY8&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://github.com/HewlettPackard/RiscVEdk2">RiscVEdk2</a> on <a href="/wiki/GitHub" title="GitHub">GitHub</a></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><cite class="citation web">Almatary, Hesham. <a rel="nofollow" class="external text" href="https://docs.sel4.systems/Hardware/RISCV.html">"RISC-V, seL4"</a>. <i>seL4 Documentation</i>. Commonwealth Scientific and Industrial Research Organisation (CSIRO)<span class="reference-accessdate">. Retrieved <span class="nowrap">13 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=seL4+Documentation&amp;rft.atitle=RISC-V%2C+seL4&amp;rft.aulast=Almatary&amp;rft.aufirst=Hesham&amp;rft_id=https%3A%2F%2Fdocs.sel4.systems%2FHardware%2FRISCV.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><cite class="citation web">Almatary, Hesham. <a rel="nofollow" class="external text" href="https://github.com/heshamelmatary">"heshamelmatary"</a>. <i>GitHub</i><span class="reference-accessdate">. Retrieved <span class="nowrap">13 July</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=heshamelmatary&amp;rft.aulast=Almatary&amp;rft.aufirst=Hesham&amp;rft_id=https%3A%2F%2Fgithub.com%2Fheshamelmatary&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://hex-five.com/first-secure-iot-stack-riscv/">"MultiZone Secure IoT Stack, the First Secure IoT Stack for RISC-V"</a>. <i>Hex Five Security</i>. Hex Five Security, Inc. 22 February 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">3 March</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hex+Five+Security&amp;rft.atitle=MultiZone+Secure+IoT+Stack%2C+the+First+Secure+IoT+Stack+for+RISC-V&amp;rft.date=2019-02-22&amp;rft_id=https%3A%2F%2Fhex-five.com%2Ffirst-secure-iot-stack-riscv%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/software-tools/riscv-angel/">"ANGEL is a Javascript RISC-V ISA (RV64) Simulator that runs riscv-linux with BusyBox"</a>. <i>RISCV.org</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISCV.org&amp;rft.atitle=ANGEL+is+a+Javascript+RISC-V+ISA+%28RV64%29+Simulator+that+runs+riscv-linux+with+BusyBox.&amp;rft_id=https%3A%2F%2Friscv.org%2Fsoftware-tools%2Friscv-angel%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://wepsim.github.io/wepsim/ws_dist/wepsim-classic.html?mode=ep&amp;example=16&amp;simulator=assembly:registers&amp;notify=false">"WepSIM Web with RISC-V_im example"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=WepSIM+Web+with+RISC-V_im+example&amp;rft_id=https%3A%2F%2Fwepsim.github.io%2Fwepsim%2Fws_dist%2Fwepsim-classic.html%3Fmode%3Dep%26example%3D16%26simulator%3Dassembly%3Aregisters%26notify%3Dfalse&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="Further_reading">Further reading</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=27" title="Edit section: Further reading">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="vertical-navbox nowraplinks" style="float:right;clear:right;width:auto;margin:0 0 1.0em 1.0em;background:#f9f9f9;border:1px solid #aaa;padding:0.2em;border-spacing:0.4em 0;text-align:center;line-height:1.4em;font-size:88%;text-align:left;"><tbody><tr><td style="padding-top:0.4em;line-height:1.2em"><a href="/wiki/Wikipedia:The_Wikipedia_Library" title="Wikipedia:The Wikipedia Library">Library resources</a> about <br /> <b>RISC-V</b> <hr /></td></tr><tr><td class="plainlist" style="padding:0 0.1em 0.4em">
<ul><li><a class="external text" href="//tools.wmflabs.org/ftl/cgi-bin/ftl?st=wp&amp;su=RISC-V">Resources in your library</a></li>
<li><a class="external text" href="//tools.wmflabs.org/ftl/cgi-bin/ftl?st=wp&amp;su=RISC-V&amp;library=0CHOOSE0">Resources in other libraries</a></li></ul></td>
</tr></tbody></table>
<ul><li><cite class="citation web"><a rel="nofollow" class="external text" href="https://riscv.org/specifications/">"The RISC-V Instruction Set Manual"</a>. <i>RISC-V</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=The+RISC-V+Instruction+Set+Manual&amp;rft_id=https%3A%2F%2Friscv.org%2Fspecifications%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://github.com/johnwinans/rvalp">"RISC-V Assembly Language Programming"</a>. <i>GitHub</i>. 8 November 2019.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GitHub&amp;rft.atitle=RISC-V+Assembly+Language+Programming&amp;rft.date=2019-11-08&amp;rft_id=https%3A%2F%2Fgithub.com%2Fjohnwinans%2Frvalp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-1.pdf">"Design of the RISC-V Instruction Set Architecture"</a> <span class="cs1-format">(PDF)</span>. <i>EECS Department, University of California, Berkeley</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EECS+Department%2C+University+of+California%2C+Berkeley&amp;rft.atitle=Design+of+the+RISC-V+Instruction+Set+Architecture&amp;rft_id=https%3A%2F%2Fwww2.eecs.berkeley.edu%2FPubs%2FTechRpts%2F2016%2FEECS-2016-1.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a>; <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David A.</a> (6 August 2014). <a rel="nofollow" class="external text" href="https://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html">"Instruction Sets Should Be Free: The Case For RISC-V"</a>. <i>EECS Department, University of California, Berkeley</i>. UCB/EECS-2014-146.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EECS+Department%2C+University+of+California%2C+Berkeley&amp;rft.atitle=Instruction+Sets+Should+Be+Free%3A+The+Case+For+RISC-V&amp;rft.date=2014-08-06&amp;rft.aulast=Asanovi%C4%87&amp;rft.aufirst=Krste&amp;rft.au=Patterson%2C+David+A.&amp;rft_id=https%3A%2F%2Fwww.eecs.berkeley.edu%2FPubs%2FTechRpts%2F2014%2FEECS-2014-146.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation conference">Waterman, Andrew; Lee, Yunsup; Avizienis, Rimas; Cook, Henry; <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David A.</a>; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a> (25–27 August 2013). <a rel="nofollow" class="external text" href="https://www.hotchips.org/wp-content/uploads/hc_archives/hc25/HC25-posters/HC25.26.p70-RISC-V-Warterman-UCB.pdf"><i>The RISC-V Instruction Set</i></a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="https://www.hotchips.org/archives/2010s/hc25/">Hot Chips 25</a>. Stanford University, Palo Alto, California, USA.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=The+RISC-V+Instruction+Set&amp;rft.place=Stanford+University%2C+Palo+Alto%2C+California%2C+USA&amp;rft.date=2013-08-25%2F2013-08-27&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Avizienis%2C+Rimas&amp;rft.au=Cook%2C+Henry&amp;rft.au=Patterson%2C+David+A.&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=https%3A%2F%2Fwww.hotchips.org%2Fwp-content%2Fuploads%2Fhc_archives%2Fhc25%2FHC25-posters%2FHC25.26.p70-RISC-V-Warterman-UCB.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation conference">Dabbelt, Palmer (7–11 February 2015). <a rel="nofollow" class="external text" href="https://riscv.org/wp-content/uploads/2015/02/riscv-software-toolchain-tutorial-hpca2015.pdf"><i>RISC-V Software Ecosystem</i></a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="http://darksilicon.org/hpca/">High-Performance Computer Architecture (HPCA) 2015</a>. San Francisco, California, USA.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=RISC-V+Software+Ecosystem&amp;rft.place=San+Francisco%2C+California%2C+USA&amp;rft.date=2015-02-07%2F2015-02-11&amp;rft.aulast=Dabbelt&amp;rft.aufirst=Palmer&amp;rft_id=https%3A%2F%2Friscv.org%2Fwp-content%2Fuploads%2F2015%2F02%2Friscv-software-toolchain-tutorial-hpca2015.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation conference">Lee, Yunsup (7–11 February 2015). <a rel="nofollow" class="external text" href="https://riscv.org/wp-content/uploads/2015/02/riscv-rocket-chip-generator-tutorial-hpca2015.pdf"><i>RISC-V "Rocket Chip" SoC Generator in Chisel</i></a> <span class="cs1-format">(PDF)</span>. <a rel="nofollow" class="external text" href="http://darksilicon.org/hpca/">High-Performance Computer Architecture (HPCA) 2015</a>. San Francisco, California, USA.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=RISC-V+%22Rocket+Chip%22+SoC+Generator+in+Chisel&amp;rft.place=San+Francisco%2C+California%2C+USA&amp;rft.date=2015-02-07%2F2015-02-11&amp;rft.aulast=Lee&amp;rft.aufirst=Yunsup&amp;rft_id=https%3A%2F%2Friscv.org%2Fwp-content%2Fuploads%2F2015%2F02%2Friscv-rocket-chip-generator-tutorial-hpca2015.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Waterman, Andrew; Lee, Yunsup; <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">Patterson, David A.</a>; <a href="/wiki/Krste_Asanovi%C4%87" title="Krste Asanović">Asanović, Krste</a> (5 November 2015). <a rel="nofollow" class="external text" href="https://riscv.org/wp-content/uploads/2015/11/riscv-compressed-spec-v1.9.pdf">"The RISC-V Compressed Instruction Set Manual Version 1.9 (draft)"</a> <span class="cs1-format">(PDF)</span>. <i>RISC-V</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=RISC-V&amp;rft.atitle=The+RISC-V+Compressed+Instruction+Set+Manual+Version+1.9+%28draft%29&amp;rft.date=2015-11-05&amp;rft.aulast=Waterman&amp;rft.aufirst=Andrew&amp;rft.au=Lee%2C+Yunsup&amp;rft.au=Patterson%2C+David+A.&amp;rft.au=Asanovi%C4%87%2C+Krste&amp;rft_id=https%3A%2F%2Friscv.org%2Fwp-content%2Fuploads%2F2015%2F11%2Friscv-compressed-spec-v1.9.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li></ul>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=RISC-V&amp;action=edit&amp;section=28" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table role="presentation" class="mbox-small plainlinks sistersitebox" style="background-color:#f9f9f9;border:1px solid #aaa;color:#000">
<tbody><tr>
<td class="mbox-image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="https://commons.wikimedia.org/wiki/Category:RISC-V" class="extiw" title="commons:Category:RISC-V"><span style="">RISC-V</span></a></b></i>.</td></tr>
</tbody></table>
<ul><li><span class="official-website"><span class="url"><a rel="nofollow" class="external text" href="https://riscv.org/">Official website</a></span></span> <a href="https://www.wikidata.org/wiki/Q17637401#P856" title="Edit this at Wikidata"><img alt="Edit this at Wikidata" src="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/10px-OOjs_UI_icon_edit-ltr-progressive.svg.png" decoding="async" width="10" height="10" style="vertical-align: text-top" srcset="//upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/15px-OOjs_UI_icon_edit-ltr-progressive.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/8/8a/OOjs_UI_icon_edit-ltr-progressive.svg/20px-OOjs_UI_icon_edit-ltr-progressive.svg.png 2x" data-file-width="20" data-file-height="20" /></a></li>
<li><a rel="nofollow" class="external text" href="https://github.com/jameslzhu/riscv-card">RISC-V Instruction Set Reference Card</a></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.eetimes.com/author.asp?doc_id=1323406">"RISC-V: An Open Standard for SoCs: The case for an open ISA"</a>. <i>EETimes</i>. 8 July 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=EETimes&amp;rft.atitle=RISC-V%3A+An+Open+Standard+for+SoCs%3A+The+case+for+an+open+ISA&amp;rft.date=2014-07-08&amp;rft_id=https%3A%2F%2Fwww.eetimes.com%2Fauthor.asp%3Fdoc_id%3D1323406&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web">Hruska, Joel (21 August 2014). <a rel="nofollow" class="external text" href="https://www.extremetech.com/computing/188405-risc-rides-again-new-risc-v-architecture-hopes-to-battle-arm-and-x86-by-being-totally-open-source">"RISC rides again: New RISC-V architecture hopes to battle ARM and x86 by being totally open source"</a>. <i><a href="/wiki/ExtremeTech" title="ExtremeTech">ExtremeTech</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=ExtremeTech&amp;rft.atitle=RISC+rides+again%3A+New+RISC-V+architecture+hopes+to+battle+ARM+and+x86+by+being+totally+open+source&amp;rft.date=2014-08-21&amp;rft.aulast=Hruska&amp;rft.aufirst=Joel&amp;rft_id=https%3A%2F%2Fwww.extremetech.com%2Fcomputing%2F188405-risc-rides-again-new-risc-v-architecture-hopes-to-battle-arm-and-x86-by-being-totally-open-source&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.adapteva.com/andreas-blog/analyzing-the-risc-v-instruction-set-architecture/">"Analyzing the RISC-V Instruction Set Architecture"</a>. <i><a href="/wiki/Adapteva" title="Adapteva">Adapteva</a></i>. 11 August 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Adapteva&amp;rft.atitle=Analyzing+the+RISC-V+Instruction+Set+Architecture&amp;rft.date=2014-08-11&amp;rft_id=http%3A%2F%2Fwww.adapteva.com%2Fandreas-blog%2Fanalyzing-the-risc-v-instruction-set-architecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li>
<li><cite class="citation web"><a rel="nofollow" class="external text" href="https://scholar.google.com/scholar?q=%22RISC-V%22&amp;btnG=&amp;hl=en&amp;as_sdt=0%2C5&amp;as_ylo=2013">"search: RISC-V since 2013"</a>. <i><a href="/wiki/Google_Scholar" title="Google Scholar">Google Scholar</a></i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Google+Scholar&amp;rft.atitle=search%3A+RISC-V+since+2013&amp;rft_id=https%3A%2F%2Fscholar.google.com%2Fscholar%3Fq%3D%2522RISC-V%2522%26btnG%3D%26hl%3Den%26as_sdt%3D0%252C5%26as_ylo%3D2013&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ARISC-V" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Reduced_instruction_set_computer_(RISC)_architectures" style="padding:3px"><table class="nowraplinks hlist mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:RISC_architectures" title="Template:RISC architectures"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:RISC_architectures" title="Template talk:RISC architectures"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:RISC_architectures&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Reduced_instruction_set_computer_(RISC)_architectures" style="font-size:114%;margin:0 4em"><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a> (RISC) architectures</div></th></tr><tr><td class="navbox-abovebelow" colspan="2"><div id="*IBM_801_*Berkeley_RISC_*Stanford_MIPS">
<ul><li><a href="/wiki/IBM_801" title="IBM 801">IBM 801</a></li>
<li><a href="/wiki/Berkeley_RISC" title="Berkeley RISC">Berkeley RISC</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Active</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Blackfin" title="Blackfin">Analog Devices Blackfin</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/ESi-RISC" title="ESi-RISC">eSi-RISC</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/M32R" title="M32R">Renesas M32R</a></li>
<li><a href="/wiki/SuperH" title="SuperH">Renesas SuperH</a></li>
<li><a href="/wiki/V850" title="V850">Renesas V850</a></li>
<li><a class="mw-selflink selflink">RISC-V</a></li>
<li><a href="/wiki/Sunway_(processor)" title="Sunway (processor)">Sunway</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">Xilinx&#160;MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">Xilinx&#160;PicoBlaze</a></li>
<li><a href="/wiki/XCore_Architecture" title="XCore Architecture">XMOS XCore XS1</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Historic</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a></li>
<li><a href="/wiki/AMD_Am29000" title="AMD Am29000">AMD Am29000</a></li>
<li><a href="/wiki/Apollo_PRISM" title="Apollo PRISM">Apollo PRISM</a></li>
<li><a href="/wiki/AVR32" title="AVR32">Atmel AVR32</a></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper</a></li>
<li><a href="/wiki/AT%26T_Hobbit" title="AT&amp;T Hobbit">CRISP</a></li>
<li><a href="/wiki/DEC_Prism" title="DEC Prism">DEC Prism</a></li>
<li><a href="/wiki/Intel_i860" title="Intel i860">Intel i860</a></li>
<li><a href="/wiki/Intel_i960" title="Intel i960">Intel i960</a></li>
<li><a href="/wiki/Imagination_META" title="Imagination META">Meta</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li><a href="/wiki/Motorola_88000" title="Motorola 88000">Motorola 88000</a></li>
<li><a href="/wiki/MCORE" class="mw-redirect" title="MCORE">Motorola M·CORE</a></li>
<li><a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a></li>
<li><a href="/wiki/IBM_ROMP" title="IBM ROMP">ROMP</a></li>
<li><a href="/wiki/IBM_POWER_instruction_set_architecture" title="IBM POWER instruction set architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li></ul>
</div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Programmable_logic" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Programmable_Logic" title="Template:Programmable Logic"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Programmable_Logic" title="Template talk:Programmable Logic"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Programmable_Logic&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Programmable_logic" style="font-size:114%;margin:0 4em"><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Concepts</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/System_on_a_chip" title="System on a chip">SoC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a>
<ul><li><a href="/wiki/Logic_block" title="Logic block">Logic block</a></li></ul></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Erasable_programmable_logic_device" title="Erasable programmable logic device">EPLD</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">PLA</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Generic_array_logic" title="Generic array logic">GAL</a></li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">PSoC</a></li>
<li><a href="/wiki/Reconfigurable_computing" title="Reconfigurable computing">Reconfigurable computing</a>
<ul><li><a href="/wiki/Xputer" title="Xputer">Xputer</a></li></ul></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li>
<li><a href="/wiki/Circuit_underutilization" title="Circuit underutilization">Circuit underutilization</a></li>
<li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li>
<li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_description_language" title="Hardware description language">Languages</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Verilog" title="Verilog">Verilog</a>
<ul><li><a href="/wiki/Verilog-A" title="Verilog-A">A</a></li>
<li><a href="/wiki/Verilog-AMS" title="Verilog-AMS">AMS</a></li></ul></li>
<li><a href="/wiki/VHDL" title="VHDL">VHDL</a>
<ul><li><a href="/wiki/VHDL-AMS" title="VHDL-AMS">AMS</a></li>
<li><a href="/wiki/VHDL-VITAL" title="VHDL-VITAL">VITAL</a></li></ul></li>
<li><a href="/wiki/SystemVerilog" title="SystemVerilog">SystemVerilog</a>
<ul><li><a href="/wiki/SystemVerilog_DPI" title="SystemVerilog DPI">DPI</a></li></ul></li>
<li><a href="/wiki/SystemC" title="SystemC">SystemC</a></li>
<li><a href="/wiki/Altera_Hardware_Description_Language" title="Altera Hardware Description Language">AHDL</a></li>
<li><a href="/wiki/Handel-C" title="Handel-C">Handel-C</a></li>
<li><a href="/wiki/Property_Specification_Language" title="Property Specification Language">PSL</a></li>
<li><a href="/wiki/Unified_Power_Format" title="Unified Power Format">UPF</a></li>
<li><a href="/wiki/PALASM" title="PALASM">PALASM</a></li>
<li><a href="/wiki/Advanced_Boolean_Expression_Language" title="Advanced Boolean Expression Language">ABEL</a></li>
<li><a href="/wiki/Programmable_Array_Logic#CUPL" title="Programmable Array Logic">CUPL</a></li>
<li><a href="/wiki/OpenVera" title="OpenVera">OpenVera</a></li>
<li><a href="/wiki/C_to_HDL" title="C to HDL">C to HDL</a></li>
<li><a href="/wiki/Flow_to_HDL" title="Flow to HDL">Flow to HDL</a></li>
<li><a href="/wiki/MyHDL" title="MyHDL">MyHDL</a></li>
<li><a href="/wiki/JHDL" title="JHDL">JHDL</a></li>
<li><a href="/wiki/ELLA_(programming_language)" title="ELLA (programming language)">ELLA</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Companies</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Accellera" title="Accellera">Accellera</a></li>
<li><a href="/wiki/Actel" title="Actel">Actel</a></li>
<li><a href="/wiki/Achronix" title="Achronix">Achronix</a></li>
<li><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a></li>
<li><a href="/wiki/Aldec" title="Aldec">Aldec</a></li>
<li><a href="/wiki/Atmel" title="Atmel">Atmel</a></li>
<li><a href="/wiki/Cadence_Design_Systems" title="Cadence Design Systems">Cadence</a></li>
<li><a href="/wiki/Cypress_Semiconductor" title="Cypress Semiconductor">Cypress</a></li>
<li><a href="/wiki/Duolog" title="Duolog">Duolog</a></li>
<li><a href="/wiki/Forte_Design_Systems" title="Forte Design Systems">Forte</a></li>
<li><a href="/wiki/Intel" title="Intel">Intel</a>
<ul><li><a href="/wiki/Altera" title="Altera">Altera</a></li></ul></li>
<li><a href="/wiki/Lattice_Semiconductor" title="Lattice Semiconductor">Lattice</a></li>
<li><a href="/wiki/National_Semiconductor" title="National Semiconductor">National</a></li>
<li><a href="/wiki/Mentor_Graphics" title="Mentor Graphics">Mentor Graphics</a></li>
<li><a href="/wiki/Microsemi" title="Microsemi">Microsemi</a></li>
<li><a href="/wiki/Signetics" title="Signetics">Signetics</a></li>
<li><a href="/wiki/Synopsys" title="Synopsys">Synopsys</a>
<ul><li><a href="/wiki/Magma_Design_Automation" title="Magma Design Automation">Magma</a></li>
<li><a href="/wiki/Virage_Logic" title="Virage Logic">Virage Logic</a></li></ul></li>
<li><a href="/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Tabula_(company)" title="Tabula (company)">Tabula</a></li>
<li><a href="/wiki/Xilinx" title="Xilinx">Xilinx</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Products</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Hardware</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ICE_(FPGA)" title="ICE (FPGA)">iCE</a></li>
<li><a href="/wiki/Stratix" title="Stratix">Stratix</a></li>
<li><a href="/wiki/Virtex_(FPGA)" title="Virtex (FPGA)">Virtex</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Intel_Quartus_Prime" title="Intel Quartus Prime">Intel Quartus Prime</a></li>
<li><a href="/wiki/Xilinx_ISE" title="Xilinx ISE">Xilinx ISE</a></li>
<li><a href="/wiki/Xilinx_Vivado" title="Xilinx Vivado">Xilinx Vivado</a></li>
<li><a href="/wiki/ModelSim" title="ModelSim">ModelSim</a></li>
<li><a href="/wiki/Verilog-to-Routing" title="Verilog-to-Routing">VTR</a></li>
<li><a href="/wiki/List_of_HDL_simulators" title="List of HDL simulators">Simulators</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">IP</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Proprietary</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">ARM Cortex-M</a></li>
<li><a href="/wiki/LEON" title="LEON">LEON</a></li>
<li><a href="/wiki/LatticeMico8" title="LatticeMico8">LatticeMico8</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/PicoBlaze" title="PicoBlaze">PicoBlaze</a></li>
<li><a href="/wiki/Nios_embedded_processor" title="Nios embedded processor">Nios</a></li>
<li><a href="/wiki/Nios_II" title="Nios II">Nios II</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Open-source</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Java_Optimized_Processor" title="Java Optimized Processor">JOP</a></li>
<li><a href="/wiki/LatticeMico32" title="LatticeMico32">LatticeMico32</a></li>
<li><a href="/wiki/OpenCores" title="OpenCores">OpenCores</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a>
<ul><li><a href="/wiki/OpenRISC_1200" title="OpenRISC 1200">1200</a></li></ul></li>
<li><a class="mw-selflink selflink">RISC-V</a></li>
<li><a href="/wiki/Zet_(hardware)" title="Zet (hardware)">Zet</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr></tbody></table><div></div></td></tr></tbody></table></div>
<div role="navigation" class="navbox" aria-labelledby="Microcontrollers" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Microcontrollers" title="Template:Microcontrollers"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Microcontrollers" title="Template talk:Microcontrollers"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Microcontrollers&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Microcontrollers" style="font-size:114%;margin:0 4em"><a href="/wiki/Microcontroller" title="Microcontroller">Microcontrollers</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Main</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-board_microcontroller" title="Single-board microcontroller">Single-board microcontroller</a></li>
<li><a href="/wiki/Special_function_register" title="Special function register">Special function register</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Architectures</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">68000</a></li>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a></li>
<li><a href="/wiki/ARC_(processor)" title="ARC (processor)">ARC</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/PIC_microcontrollers" title="PIC microcontrollers">PIC</a></li>
<li><a class="mw-selflink selflink">RISC-V</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Families</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">4-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Am2900" title="AMD Am2900">Am2900</a></li>
<li><a href="/wiki/MARC4_Micro-Controller" title="MARC4 Micro-Controller">MARC4</a></li>
<li><a href="/wiki/S1C6x" title="S1C6x">S1C6x</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-47</a></li>
<li><a href="/wiki/Texas_Instruments_TMS1000" title="Texas Instruments TMS1000">TMS1000</a></li>
<li><a href="/wiki/%CE%9CCOM-4" title="ΜCOM-4">μCOM-4</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">8-bit</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Motorola_6800" title="Motorola 6800">6800</a>
<ul><li><a href="/wiki/Motorola_68HC05" title="Motorola 68HC05">68HC05</a></li>
<li><a href="/wiki/Motorola_68HC08" title="Motorola 68HC08">68HC08</a></li>
<li><a href="/wiki/Motorola_68HC11" title="Motorola 68HC11">68HC11</a></li>
<li><a href="/wiki/Freescale_S08" class="mw-redirect" title="Freescale S08">S08</a></li>
<li><a href="/wiki/Freescale_RS08" title="Freescale RS08">RS08</a></li></ul></li>
<li><a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">6502</a>
<ul><li><a href="/wiki/WDC_65C134" title="WDC 65C134">65C134</a></li>
<li><a href="/wiki/WDC_65C265" title="WDC 65C265">65C265</a></li>
<li><a href="/wiki/Mitsubishi_740" title="Mitsubishi 740">MELPS 740</a></li></ul></li>
<li><a href="/wiki/78K" title="78K">78K</a></li>
<li><a href="/wiki/Intel_MCS-48" title="Intel MCS-48">8048</a></li>
<li><a href="/wiki/Intel_MCS-51" title="Intel MCS-51">8051</a>
<ul><li><a href="/wiki/XC800_family" title="XC800 family">XC800</a></li></ul></li>
<li><a href="/wiki/AVR_microcontrollers" title="AVR microcontrollers">AVR</a></li>
<li><a href="/wiki/COP8" title="COP8">COP8</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8</a></li>
<li><a href="/wiki/PIC_microcontroller" class="mw-redirect" title="PIC microcontroller">PIC10/12/16/17/18</a></li>
<li><a href="/wiki/ST6_and_ST7" title="ST6 and ST7">ST6/ST7</a></li>
<li><a href="/wiki/STM8" title="STM8">STM8</a></li>
<li><a href="/wiki/Zilog_Z8" title="Zilog Z8">Z8</a></li>
<li><a href="/wiki/Zilog_Z80" title="Zilog Z80">Z80</a>
<ul><li><a href="/wiki/Zilog_eZ80" title="Zilog eZ80">eZ80</a></li>
<li><a href="/wiki/Rabbit_2000" title="Rabbit 2000">Rabbit 2000</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-870</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">16-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Freescale_68HC12" class="mw-redirect" title="Freescale 68HC12">68HC12</a>/<a href="/wiki/Freescale_68HC16" class="mw-redirect" title="Freescale 68HC16">16</a></li>
<li><a href="/wiki/C166_family" title="C166 family">C166</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CR16/C</a></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8S</a></li>
<li><a href="/wiki/TI_MSP430" title="TI MSP430">MSP430</a></li>
<li><a href="/wiki/PIC_microcontroller#PIC24_and_dsPIC" class="mw-redirect" title="PIC microcontroller">PIC24/dsPIC</a></li>
<li><a href="/wiki/R8C" title="R8C">R8C</a></li>
<li><a href="/wiki/RL78" title="RL78">RL78</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Zilog_Z8000" title="Zilog Z8000">Z8000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">32-bit</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Am29000" title="AMD Am29000">Am29000</a></li>
<li><a href="/wiki/List_of_applications_of_ARM_cores" title="List of applications of ARM cores">ARM</a>/<a href="/wiki/ARM_Cortex-M" title="ARM Cortex-M">Cortex-M</a>
<ul><li><a href="/wiki/EFM32" title="EFM32">EFM32</a></li>
<li><a href="/wiki/NXP_LPC" title="NXP LPC">LPC</a></li>
<li><a href="/wiki/Atmel_ARM-based_processors" title="Atmel ARM-based processors">SAM</a></li>
<li><a href="/wiki/STM32" title="STM32">STM32</a></li>
<li><a href="/wiki/Infineon_XMC" title="Infineon XMC">XMC</a></li></ul></li>
<li><a href="/wiki/AVR32" title="AVR32">AVR32</a></li>
<li><a href="/wiki/CompactRISC" title="CompactRISC">CRX</a></li>
<li><a href="/wiki/Fujitsu_FR" title="Fujitsu FR">FR</a>
<ul><li><a href="/wiki/FR-V_(microprocessor)" title="FR-V (microprocessor)">FR-V</a></li></ul></li>
<li><a href="/wiki/H8_Family" title="H8 Family">H8SX</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Motorola_68000" title="Motorola 68000">68000</a>
<ul><li><a href="/wiki/NXP_ColdFire" title="NXP ColdFire">ColdFire</a></li></ul></li>
<li><a href="/wiki/PIC_microcontroller#PIC32MX" class="mw-redirect" title="PIC microcontroller">PIC32</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>
<ul><li><a href="/wiki/MPC5xx" title="MPC5xx">MPC5xx</a></li></ul></li>
<li><a href="/wiki/Parallax_Propeller" title="Parallax Propeller">Propeller</a></li>
<li><a href="/wiki/Toshiba_TLCS" title="Toshiba TLCS">TLCS-900</a></li>
<li><a href="/wiki/Infineon_TriCore" title="Infineon TriCore">TriCore</a></li>
<li><a href="/wiki/V850" title="V850">V850</a></li>
<li><a href="/wiki/RX_microcontroller_family" title="RX microcontroller family">RX</a></li>
<li><a href="/wiki/Zilog_Z80000" title="Zilog Z80000">Z80000</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">64-bit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/PowerPC#64-bit_PowerPC" title="PowerPC">PowerPC64</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Interfaces</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Programming</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/In-system_programming" title="In-system programming">In-circuit serial programming</a> (ICSP)</li>
<li><a href="/wiki/In-system_programming" title="In-system programming">In-system programming</a> (ISP)</li>
<li><a href="/wiki/AVR_microcontrollers#PDI" title="AVR microcontrollers">Program and Debug Interface</a> (PDI)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_serial" title="AVR microcontrollers">High-voltage serial programming</a> (HVSP)</li>
<li><a href="/wiki/AVR_microcontrollers#High_voltage_parallel" title="AVR microcontrollers">High voltage parallel programming</a> (HVPP)</li>
<li><a href="/wiki/AVR_microcontrollers#Bootloader" title="AVR microcontrollers">Bootloader</a></li>
<li><a href="/wiki/AVR_microcontrollers#ROM" title="AVR microcontrollers">ROM</a></li>
<li><a href="/wiki/AVR_microcontrollers#aWire" title="AVR microcontrollers">aWire</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Debugging</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Nexus_(standard)" title="Nexus (standard)">Nexus (standard)</a></li>
<li><a href="/wiki/JTAG" title="JTAG">Joint Test Action Group</a> (JTAG)
<ul><li><a href="/wiki/DebugWIRE" title="DebugWIRE">debugWIRE</a> (Atmel)</li></ul></li>
<li><a href="/wiki/PIC_microcontroller#In-circuit_debugging" class="mw-redirect" title="PIC microcontroller">In-circuit debugging</a> (ICD)</li>
<li><a href="/wiki/In-circuit_emulation" title="In-circuit emulation">In-circuit emulator</a> (ICE)</li>
<li><a href="/wiki/In-target_probe" title="In-target probe">In-target probe</a> (ITP)</li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Simulators</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Gpsim" title="Gpsim">gpsim</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Lists</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/List_of_common_microcontrollers" title="List of common microcontrollers">List of common microcontrollers</a></li>
<li>By manufacturer
<ul><li><a href="/wiki/Intel_microprocessor#Microcontrollers" class="mw-redirect" title="Intel microprocessor">Intel</a></li>
<li><a href="/wiki/List_of_Freescale_products#Microcontrollers" class="mw-redirect" title="List of Freescale products">NXP/Freescale</a></li>
<li><a href="/wiki/List_of_common_microcontrollers#Infineon" title="List of common microcontrollers">Infineon</a></li>
<li><a href="/wiki/Renesas_Electronics#Products" title="Renesas Electronics">Renesas Electronics</a></li></ul></li>
<li><a href="/wiki/List_of_Wi-Fi_microcontrollers" title="List of Wi-Fi microcontrollers">List of Wi-Fi microcontrollers</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">See also</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Programmable_logic_controller" title="Programmable logic controller">Programmable logic controller</a></li>
<li><a href="/wiki/List_of_microprocessors" title="List of microprocessors">List of microprocessors</a></li></ul>
</div></td></tr></tbody></table></div>
<p class="mw-empty-elt">
</p>
<!-- 
NewPP limit report
Parsed by mw1332
Cached time: 20200328130411
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 1.456 seconds
Real time usage: 4.262 seconds
Preprocessor visited node count: 8976/1000000
Post‐expand include size: 248821/2097152 bytes
Template argument size: 6188/2097152 bytes
Highest expansion depth: 21/40
Expensive parser function count: 13/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 327953/5000000 bytes
Number of Wikibase entities loaded: 4/400
Lua time usage: 0.651/10.000 seconds
Lua memory usage: 6.94 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 4026.461      1 -total
 67.08% 2700.807     56 Template:Code
 17.76%  715.202      3 Template:Reflist
 12.25%  493.391     90 Template:Cite_web
  1.84%   74.141      1 Template:Lead_too_short
  1.83%   73.573      7 Template:As_of
  1.63%   65.567      1 Template:Commonscat
  1.45%   58.476      3 Template:Cite_journal
  1.32%   53.316      1 Template:Commons
  1.27%   51.021      1 Template:Sister_project
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:43653496-0!canonical and timestamp 20200328130406 and revision id 945437268
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=RISC-V&amp;oldid=945437268">https://en.wikipedia.org/w/index.php?title=RISC-V&amp;oldid=945437268</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2010" title="Category:Computer-related introductions in 2010">Computer-related introductions in 2010</a></li><li><a href="/wiki/Category:Instruction_set_architectures" title="Category:Instruction set architectures">Instruction set architectures</a></li><li><a href="/wiki/Category:Microcontrollers" title="Category:Microcontrollers">Microcontrollers</a></li><li><a href="/wiki/Category:Open_microprocessors" title="Category:Open microprocessors">Open microprocessors</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:Wikipedia_introduction_cleanup_from_November_2019" title="Category:Wikipedia introduction cleanup from November 2019">Wikipedia introduction cleanup from November 2019</a></li><li><a href="/wiki/Category:All_pages_needing_cleanup" title="Category:All pages needing cleanup">All pages needing cleanup</a></li><li><a href="/wiki/Category:Articles_covered_by_WikiProject_Wikify_from_November_2019" title="Category:Articles covered by WikiProject Wikify from November 2019">Articles covered by WikiProject Wikify from November 2019</a></li><li><a href="/wiki/Category:All_articles_covered_by_WikiProject_Wikify" title="Category:All articles covered by WikiProject Wikify">All articles covered by WikiProject Wikify</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2016" title="Category:Articles containing potentially dated statements from 2016">Articles containing potentially dated statements from 2016</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2019" title="Category:Articles containing potentially dated statements from 2019">Articles containing potentially dated statements from 2019</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_August_2019" title="Category:Articles containing potentially dated statements from August 2019">Articles containing potentially dated statements from August 2019</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_clarification_from_January_2020" title="Category:Wikipedia articles needing clarification from January 2020">Wikipedia articles needing clarification from January 2020</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_June_2015" title="Category:Articles containing potentially dated statements from June 2015">Articles containing potentially dated statements from June 2015</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_January_2017" title="Category:Articles containing potentially dated statements from January 2017">Articles containing potentially dated statements from January 2017</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2018" title="Category:Articles containing potentially dated statements from 2018">Articles containing potentially dated statements from 2018</a></li><li><a href="/wiki/Category:Commons_category_link_from_Wikidata" title="Category:Commons category link from Wikidata">Commons category link from Wikidata</a></li><li><a href="/wiki/Category:Use_dmy_dates_from_June_2016" title="Category:Use dmy dates from June 2016">Use dmy dates from June 2016</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=RISC-V" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=RISC-V" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/RISC-V" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:RISC-V" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/RISC-V">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=RISC-V&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=RISC-V&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/RISC-V" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/RISC-V" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=RISC-V&amp;oldid=945437268" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=RISC-V&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q17637401" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=RISC-V&amp;id=945437268&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-wikibase-otherprojects"  aria-labelledby="p-wikibase-otherprojects-label">
    		<h3  id="p-wikibase-otherprojects-label">
    			In other projects
    		</h3>
    		<div class="body">
    			<ul><li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:RISC-V" hreflang="en">Wikimedia Commons</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=RISC-V">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=RISC-V&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=RISC-V&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D8%B1%D9%8A%D8%B3%D9%83_-_%D9%81%D9%8A" title="ريسك - في – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target">العربية</a></li><li class="interlanguage-link interwiki-ca"><a href="https://ca.wikipedia.org/wiki/RISC-V" title="RISC-V – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/RISC-V" title="RISC-V – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">Čeština</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/RISC-V" title="RISC-V – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/RISC-V" title="RISC-V – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/RISC-V" title="RISC-V – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/RISC-V" title="RISC-V – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target">한국어</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/RISC-V" title="RISC-V – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/RISC-V" title="RISC-V – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokmål</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/RISC-V" title="RISC-V – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="https://pt.wikipedia.org/wiki/RISC-V" title="RISC-V – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target">Português</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/RISC-V" title="RISC-V – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-fi"><a href="https://fi.wikipedia.org/wiki/RISC-V" title="RISC-V – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target">Suomi</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/RISC-V" title="RISC-V – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/RISC-V" title="RISC-V – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/RISC-V" title="RISC-V – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/RISC-V" title="RISC-V – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q17637401#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 13 March 2020, at 23:37<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=RISC-V&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"1.456","walltime":"4.262","ppvisitednodes":{"value":8976,"limit":1000000},"postexpandincludesize":{"value":248821,"limit":2097152},"templateargumentsize":{"value":6188,"limit":2097152},"expansiondepth":{"value":21,"limit":40},"expensivefunctioncount":{"value":13,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":327953,"limit":5000000},"entityaccesscount":{"value":4,"limit":400},"timingprofile":["100.00% 4026.461      1 -total"," 67.08% 2700.807     56 Template:Code"," 17.76%  715.202      3 Template:Reflist"," 12.25%  493.391     90 Template:Cite_web","  1.84%   74.141      1 Template:Lead_too_short","  1.83%   73.573      7 Template:As_of","  1.63%   65.567      1 Template:Commonscat","  1.45%   58.476      3 Template:Cite_journal","  1.32%   53.316      1 Template:Commons","  1.27%   51.021      1 Template:Sister_project"]},"scribunto":{"limitreport-timeusage":{"value":"0.651","limit":"10.000"},"limitreport-memusage":{"value":7277126,"limit":52428800}},"cachereport":{"origin":"mw1332","timestamp":"20200328130411","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"RISC-V","url":"https:\/\/en.wikipedia.org\/wiki\/RISC-V","sameAs":"http:\/\/www.wikidata.org\/entity\/Q17637401","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q17637401","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2014-08-25T10:50:56Z","dateModified":"2020-03-13T23:37:47Z","headline":"open-source CPU hardware instruction set architecture"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":131,"wgHostname":"mw1255"});});</script></body></html>
