NDFramePage.OnPageTitleLoaded("File18:uvm_reg_field.svh","uvm_reg_field.svh");NDSummary.OnSummaryLoaded("File18:uvm_reg_field.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"],["Variables","Variable"]],[[482,0,0,"uvm_reg_field","uvm_reg_field"],[483,0,3,"value","uvm_reg_field.value"],[484,0,2,"Initialization","uvm_reg_field.Initialization"],[485,0,1,"new","uvm_reg_field.new"],[486,0,1,"configure","uvm_reg_field.configure"],[487,0,2,"Introspection","uvm_reg_field.Introspection"],[488,0,1,"get_name","uvm_reg_field.get_name"],[489,0,1,"get_full_name","uvm_reg_field.get_full_name"],[490,0,1,"get_parent","uvm_reg_field.get_parent"],[491,0,1,"get_lsb_pos","uvm_reg_field.get_lsb_pos"],[492,0,1,"get_n_bits","uvm_reg_field.get_n_bits"],[493,0,1,"get_max_size","uvm_reg_field.get_max_size"],[494,0,1,"set_access","uvm_reg_field.set_access"],[495,0,1,"define_access","uvm_reg_field.define_access"],[496,0,1,"get_access","uvm_reg_field.get_access"],[497,0,1,"is_known_access","uvm_reg_field.is_known_access"],[498,0,1,"set_volatility","uvm_reg_field.set_volatility"],[499,0,1,"is_volatile","uvm_reg_field.is_volatile"],[500,0,2,"Access","uvm_reg_field.Access"],[501,0,1,"set","uvm_reg_field.set"],[502,0,1,"get","uvm_reg_field.get"],[503,0,1,"get_mirrored_value","uvm_reg_field.get_mirrored_value"],[504,0,1,"reset","uvm_reg_field.reset"],[505,0,1,"get_reset","uvm_reg_field.get_reset"],[506,0,1,"has_reset","uvm_reg_field.has_reset"],[507,0,1,"set_reset","uvm_reg_field.set_reset"],[508,0,1,"needs_update","uvm_reg_field.needs_update"],[509,0,1,"set_compare","uvm_reg_field.set_compare"],[510,0,1,"get_compare","uvm_reg_field.get_compare"],[511,0,1,"is_indv_accessible","uvm_reg_field.is_indv_accessible"],[512,0,1,"predict","uvm_reg_field.predict"],[513,0,2,"Callbacks","uvm_reg_field.Callbacks"]]);