module blue(opCode,A_out,B_out,clk,en,znc);
    input [15:0]opCode;
    output [15:0]A_out;
    output [15:0]B_out;
    output [2:0]znc;
    input clk;
    input en;
    wire [15:0]A_mid;
    wire [15:0]B_mid;

    zero zero(A_mid,znc[2]);
    reg16 regA(A_mid,A_out,clk,en);
    reg16 regB(B_mid,B_out,clk,en);
    ADD ADD(A_out,B_out,A_mid);
endmodule