$date
	Sun Oct 23 01:45:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#142274
b1010 &
b1010 %
1$
b1010 !
1"
#142275
0"
#142278
b101 &
b101 %
#142282
b10000 &
b10000 %
#142286
b1000 &
b1000 %
#142290
b100 &
b100 %
#142294
b10 &
b10 %
#142298
b1 &
b1 %
1#
#142302
b0 &
0#
b0 %
0$
#1185495
b11010 !
1"
#1185498
b11010 &
b11010 %
1$
#1185499
0"
#1185502
b1101 &
b1101 %
#1185506
b101000 &
b101000 %
#1185510
b10100 &
b10100 %
#1185514
b1010 &
b1010 %
#1185518
b101 &
b101 %
#1185522
b10000 &
b10000 %
#1185526
b1000 &
b1000 %
#1185530
b100 &
b100 %
#1185534
b10 &
b10 %
#1185538
b1 &
b1 %
1#
#1185542
b0 &
0#
b0 %
0$
#2181295
b1 !
1"
#2181298
b1 &
b1 %
1$
#2181299
0"
#2181302
1#
#2181306
b0 &
b0 %
0#
0$
#4500012
