<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom</id>
  <title>GitHub Trending - systemverilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/systemverilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-05-09T00:00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/chipsalliance/caliptra-rtl#1746748800</id>
    <title>https://github.com/chipsalliance/caliptra-rtl</title>
    <link href="https://github.com/chipsalliance/caliptra-rtl" />
    <updated>2025-05-09T00:00:00</updated>
    <content type="text">HW Design Collateral for Caliptra RoT IP</content>
  </entry>
  <entry>
    <id>https://github.com/lowRISC/opentitan#1746748800</id>
    <title>https://github.com/lowRISC/opentitan</title>
    <link href="https://github.com/lowRISC/opentitan" />
    <updated>2025-05-09T00:00:00</updated>
    <content type="text">OpenTitan: Open source silicon root of trust</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi#1746748800</id>
    <title>https://github.com/pulp-platform/axi</title>
    <link href="https://github.com/pulp-platform/axi" />
    <updated>2025-05-09T00:00:00</updated>
    <content type="text">AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication</content>
  </entry>
  <entry>
    <id>https://github.com/pulp-platform/axi_mem_if#1746748800</id>
    <title>https://github.com/pulp-platform/axi_mem_if</title>
    <link href="https://github.com/pulp-platform/axi_mem_if" />
    <updated>2025-05-09T00:00:00</updated>
    <content type="text">Simple single-port AXI memory interface</content>
  </entry>
  <entry>
    <id>https://github.com/syntacore/scr1#1746748800</id>
    <title>https://github.com/syntacore/scr1</title>
    <link href="https://github.com/syntacore/scr1" />
    <updated>2025-05-09T00:00:00</updated>
    <content type="text">SCR1 is a high-quality open-source RISC-V MCU core in Verilog</content>
  </entry>
</feed>