
Test_OptimizerV3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ba8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08003cb8  08003cb8  00013cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003eb8  08003eb8  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003eb8  08003eb8  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003eb8  08003eb8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003eb8  08003eb8  00013eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ebc  08003ebc  00013ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ec0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  20000070  08003f30  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f8  08003f30  000201f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY
 13 .debug_info   000023d7  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000cc0  00000000  00000000  000224b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000388  00000000  00000000  00023178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000286  00000000  00000000  00023500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016187  00000000  00000000  00023786  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00004491  00000000  00000000  0003990d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f20d  00000000  00000000  0003dd9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001410  00000000  00000000  000bcfac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  000be3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ca0 	.word	0x08003ca0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08003ca0 	.word	0x08003ca0

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_d2f>:
 8000be0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000be4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be8:	bf24      	itt	cs
 8000bea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bf2:	d90d      	bls.n	8000c10 <__aeabi_d2f+0x30>
 8000bf4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bfc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c00:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c08:	bf08      	it	eq
 8000c0a:	f020 0001 	biceq.w	r0, r0, #1
 8000c0e:	4770      	bx	lr
 8000c10:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c14:	d121      	bne.n	8000c5a <__aeabi_d2f+0x7a>
 8000c16:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c1a:	bfbc      	itt	lt
 8000c1c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	4770      	bxlt	lr
 8000c22:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c2a:	f1c2 0218 	rsb	r2, r2, #24
 8000c2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c36:	fa20 f002 	lsr.w	r0, r0, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	f040 0001 	orrne.w	r0, r0, #1
 8000c40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c4c:	ea40 000c 	orr.w	r0, r0, ip
 8000c50:	fa23 f302 	lsr.w	r3, r3, r2
 8000c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c58:	e7cc      	b.n	8000bf4 <__aeabi_d2f+0x14>
 8000c5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c5e:	d107      	bne.n	8000c70 <__aeabi_d2f+0x90>
 8000c60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c64:	bf1e      	ittt	ne
 8000c66:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c6a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c6e:	4770      	bxne	lr
 8000c70:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c74:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c78:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <__aeabi_frsub>:
 8000c80:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c84:	e002      	b.n	8000c8c <__addsf3>
 8000c86:	bf00      	nop

08000c88 <__aeabi_fsub>:
 8000c88:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c8c <__addsf3>:
 8000c8c:	0042      	lsls	r2, r0, #1
 8000c8e:	bf1f      	itttt	ne
 8000c90:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c94:	ea92 0f03 	teqne	r2, r3
 8000c98:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c9c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca0:	d06a      	beq.n	8000d78 <__addsf3+0xec>
 8000ca2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ca6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000caa:	bfc1      	itttt	gt
 8000cac:	18d2      	addgt	r2, r2, r3
 8000cae:	4041      	eorgt	r1, r0
 8000cb0:	4048      	eorgt	r0, r1
 8000cb2:	4041      	eorgt	r1, r0
 8000cb4:	bfb8      	it	lt
 8000cb6:	425b      	neglt	r3, r3
 8000cb8:	2b19      	cmp	r3, #25
 8000cba:	bf88      	it	hi
 8000cbc:	4770      	bxhi	lr
 8000cbe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cca:	bf18      	it	ne
 8000ccc:	4240      	negne	r0, r0
 8000cce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cd2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cd6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cda:	bf18      	it	ne
 8000cdc:	4249      	negne	r1, r1
 8000cde:	ea92 0f03 	teq	r2, r3
 8000ce2:	d03f      	beq.n	8000d64 <__addsf3+0xd8>
 8000ce4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ce8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cec:	eb10 000c 	adds.w	r0, r0, ip
 8000cf0:	f1c3 0320 	rsb	r3, r3, #32
 8000cf4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cf8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__addsf3+0x78>
 8000cfe:	4249      	negs	r1, r1
 8000d00:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d04:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d08:	d313      	bcc.n	8000d32 <__addsf3+0xa6>
 8000d0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d0e:	d306      	bcc.n	8000d1e <__addsf3+0x92>
 8000d10:	0840      	lsrs	r0, r0, #1
 8000d12:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d16:	f102 0201 	add.w	r2, r2, #1
 8000d1a:	2afe      	cmp	r2, #254	; 0xfe
 8000d1c:	d251      	bcs.n	8000dc2 <__addsf3+0x136>
 8000d1e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d26:	bf08      	it	eq
 8000d28:	f020 0001 	biceq.w	r0, r0, #1
 8000d2c:	ea40 0003 	orr.w	r0, r0, r3
 8000d30:	4770      	bx	lr
 8000d32:	0049      	lsls	r1, r1, #1
 8000d34:	eb40 0000 	adc.w	r0, r0, r0
 8000d38:	3a01      	subs	r2, #1
 8000d3a:	bf28      	it	cs
 8000d3c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d40:	d2ed      	bcs.n	8000d1e <__addsf3+0x92>
 8000d42:	fab0 fc80 	clz	ip, r0
 8000d46:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d4a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d4e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d52:	bfaa      	itet	ge
 8000d54:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d58:	4252      	neglt	r2, r2
 8000d5a:	4318      	orrge	r0, r3
 8000d5c:	bfbc      	itt	lt
 8000d5e:	40d0      	lsrlt	r0, r2
 8000d60:	4318      	orrlt	r0, r3
 8000d62:	4770      	bx	lr
 8000d64:	f092 0f00 	teq	r2, #0
 8000d68:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d6c:	bf06      	itte	eq
 8000d6e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d72:	3201      	addeq	r2, #1
 8000d74:	3b01      	subne	r3, #1
 8000d76:	e7b5      	b.n	8000ce4 <__addsf3+0x58>
 8000d78:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d7c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d80:	bf18      	it	ne
 8000d82:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d86:	d021      	beq.n	8000dcc <__addsf3+0x140>
 8000d88:	ea92 0f03 	teq	r2, r3
 8000d8c:	d004      	beq.n	8000d98 <__addsf3+0x10c>
 8000d8e:	f092 0f00 	teq	r2, #0
 8000d92:	bf08      	it	eq
 8000d94:	4608      	moveq	r0, r1
 8000d96:	4770      	bx	lr
 8000d98:	ea90 0f01 	teq	r0, r1
 8000d9c:	bf1c      	itt	ne
 8000d9e:	2000      	movne	r0, #0
 8000da0:	4770      	bxne	lr
 8000da2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000da6:	d104      	bne.n	8000db2 <__addsf3+0x126>
 8000da8:	0040      	lsls	r0, r0, #1
 8000daa:	bf28      	it	cs
 8000dac:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000db0:	4770      	bx	lr
 8000db2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000db6:	bf3c      	itt	cc
 8000db8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dbc:	4770      	bxcc	lr
 8000dbe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dc2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dca:	4770      	bx	lr
 8000dcc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000dd0:	bf16      	itet	ne
 8000dd2:	4608      	movne	r0, r1
 8000dd4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dd8:	4601      	movne	r1, r0
 8000dda:	0242      	lsls	r2, r0, #9
 8000ddc:	bf06      	itte	eq
 8000dde:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000de2:	ea90 0f01 	teqeq	r0, r1
 8000de6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dea:	4770      	bx	lr

08000dec <__aeabi_ui2f>:
 8000dec:	f04f 0300 	mov.w	r3, #0
 8000df0:	e004      	b.n	8000dfc <__aeabi_i2f+0x8>
 8000df2:	bf00      	nop

08000df4 <__aeabi_i2f>:
 8000df4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000df8:	bf48      	it	mi
 8000dfa:	4240      	negmi	r0, r0
 8000dfc:	ea5f 0c00 	movs.w	ip, r0
 8000e00:	bf08      	it	eq
 8000e02:	4770      	bxeq	lr
 8000e04:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e08:	4601      	mov	r1, r0
 8000e0a:	f04f 0000 	mov.w	r0, #0
 8000e0e:	e01c      	b.n	8000e4a <__aeabi_l2f+0x2a>

08000e10 <__aeabi_ul2f>:
 8000e10:	ea50 0201 	orrs.w	r2, r0, r1
 8000e14:	bf08      	it	eq
 8000e16:	4770      	bxeq	lr
 8000e18:	f04f 0300 	mov.w	r3, #0
 8000e1c:	e00a      	b.n	8000e34 <__aeabi_l2f+0x14>
 8000e1e:	bf00      	nop

08000e20 <__aeabi_l2f>:
 8000e20:	ea50 0201 	orrs.w	r2, r0, r1
 8000e24:	bf08      	it	eq
 8000e26:	4770      	bxeq	lr
 8000e28:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e2c:	d502      	bpl.n	8000e34 <__aeabi_l2f+0x14>
 8000e2e:	4240      	negs	r0, r0
 8000e30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e34:	ea5f 0c01 	movs.w	ip, r1
 8000e38:	bf02      	ittt	eq
 8000e3a:	4684      	moveq	ip, r0
 8000e3c:	4601      	moveq	r1, r0
 8000e3e:	2000      	moveq	r0, #0
 8000e40:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e44:	bf08      	it	eq
 8000e46:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e4a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e4e:	fabc f28c 	clz	r2, ip
 8000e52:	3a08      	subs	r2, #8
 8000e54:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e58:	db10      	blt.n	8000e7c <__aeabi_l2f+0x5c>
 8000e5a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e5e:	4463      	add	r3, ip
 8000e60:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e64:	f1c2 0220 	rsb	r2, r2, #32
 8000e68:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e70:	eb43 0002 	adc.w	r0, r3, r2
 8000e74:	bf08      	it	eq
 8000e76:	f020 0001 	biceq.w	r0, r0, #1
 8000e7a:	4770      	bx	lr
 8000e7c:	f102 0220 	add.w	r2, r2, #32
 8000e80:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e84:	f1c2 0220 	rsb	r2, r2, #32
 8000e88:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e8c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e90:	eb43 0002 	adc.w	r0, r3, r2
 8000e94:	bf08      	it	eq
 8000e96:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e9a:	4770      	bx	lr

08000e9c <__gesf2>:
 8000e9c:	f04f 3cff 	mov.w	ip, #4294967295
 8000ea0:	e006      	b.n	8000eb0 <__cmpsf2+0x4>
 8000ea2:	bf00      	nop

08000ea4 <__lesf2>:
 8000ea4:	f04f 0c01 	mov.w	ip, #1
 8000ea8:	e002      	b.n	8000eb0 <__cmpsf2+0x4>
 8000eaa:	bf00      	nop

08000eac <__cmpsf2>:
 8000eac:	f04f 0c01 	mov.w	ip, #1
 8000eb0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000eb4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000eb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ebc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ec0:	bf18      	it	ne
 8000ec2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ec6:	d011      	beq.n	8000eec <__cmpsf2+0x40>
 8000ec8:	b001      	add	sp, #4
 8000eca:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ece:	bf18      	it	ne
 8000ed0:	ea90 0f01 	teqne	r0, r1
 8000ed4:	bf58      	it	pl
 8000ed6:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eda:	bf88      	it	hi
 8000edc:	17c8      	asrhi	r0, r1, #31
 8000ede:	bf38      	it	cc
 8000ee0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ee4:	bf18      	it	ne
 8000ee6:	f040 0001 	orrne.w	r0, r0, #1
 8000eea:	4770      	bx	lr
 8000eec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ef0:	d102      	bne.n	8000ef8 <__cmpsf2+0x4c>
 8000ef2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ef6:	d105      	bne.n	8000f04 <__cmpsf2+0x58>
 8000ef8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000efc:	d1e4      	bne.n	8000ec8 <__cmpsf2+0x1c>
 8000efe:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f02:	d0e1      	beq.n	8000ec8 <__cmpsf2+0x1c>
 8000f04:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <__aeabi_cfrcmple>:
 8000f0c:	4684      	mov	ip, r0
 8000f0e:	4608      	mov	r0, r1
 8000f10:	4661      	mov	r1, ip
 8000f12:	e7ff      	b.n	8000f14 <__aeabi_cfcmpeq>

08000f14 <__aeabi_cfcmpeq>:
 8000f14:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f16:	f7ff ffc9 	bl	8000eac <__cmpsf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f24 <__aeabi_fcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cfcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_fcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cfcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_fcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cfcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_fcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffd2 	bl	8000f0c <__aeabi_cfrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_fcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc8 	bl	8000f0c <__aeabi_cfrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_f2iz>:
 8000f88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f8c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f90:	d30f      	bcc.n	8000fb2 <__aeabi_f2iz+0x2a>
 8000f92:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f96:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f9a:	d90d      	bls.n	8000fb8 <__aeabi_f2iz+0x30>
 8000f9c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fa4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fa8:	fa23 f002 	lsr.w	r0, r3, r2
 8000fac:	bf18      	it	ne
 8000fae:	4240      	negne	r0, r0
 8000fb0:	4770      	bx	lr
 8000fb2:	f04f 0000 	mov.w	r0, #0
 8000fb6:	4770      	bx	lr
 8000fb8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000fbc:	d101      	bne.n	8000fc2 <__aeabi_f2iz+0x3a>
 8000fbe:	0242      	lsls	r2, r0, #9
 8000fc0:	d105      	bne.n	8000fce <__aeabi_f2iz+0x46>
 8000fc2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000fc6:	bf08      	it	eq
 8000fc8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000fcc:	4770      	bx	lr
 8000fce:	f04f 0000 	mov.w	r0, #0
 8000fd2:	4770      	bx	lr

08000fd4 <SwerveInit>:
	int8_t Y;
}Optimizer;

Optimizer Swerve;

void SwerveInit(Optimizer *Swerve) {
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
	Swerve->Direc 		= 1;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
	Swerve->CurAngle 	= 0;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f04f 0200 	mov.w	r2, #0
 8000fe8:	605a      	str	r2, [r3, #4]
	Swerve->PreAngle	= 0;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f04f 0200 	mov.w	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
	Swerve->DeltaAngle	= 0;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
	Swerve->CalInput 	= 0;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f04f 0200 	mov.w	r2, #0
 8001000:	611a      	str	r2, [r3, #16]
	Swerve->CalX		= 0;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
	Swerve->CalY		= 0;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	619a      	str	r2, [r3, #24]
	Swerve->PreX		= 1;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001018:	61da      	str	r2, [r3, #28]
	Swerve->PreY		= 0;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	f04f 0200 	mov.w	r2, #0
 8001020:	621a      	str	r2, [r3, #32]
	Swerve->Alpha 		= 0;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f04f 0200 	mov.w	r2, #0
 8001028:	625a      	str	r2, [r3, #36]	; 0x24
	Swerve->X			= 1;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2201      	movs	r2, #1
 800102e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	Swerve->Y			= 0;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr
 8001044:	0000      	movs	r0, r0
	...

08001048 <OptimizerV3>:

void OptimizerV3(Optimizer *Swerve, float Input){
 8001048:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800104c:	b083      	sub	sp, #12
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
 8001052:	6039      	str	r1, [r7, #0]
	if(Input != Swerve->PreAngle) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	4619      	mov	r1, r3
 800105a:	6838      	ldr	r0, [r7, #0]
 800105c:	f7ff ff62 	bl	8000f24 <__aeabi_fcmpeq>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d000      	beq.n	8001068 <OptimizerV3+0x20>
//		else{
//			Swerve->Direc=1;
//			Swerve->CurAngle=Input;
//		}
	}
}
 8001066:	e3d7      	b.n	8001818 <OptimizerV3+0x7d0>
		Swerve->CalInput   = Input*M_PI/180;
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	f7ff fa89 	bl	8000580 <__aeabi_f2d>
 800106e:	a3b2      	add	r3, pc, #712	; (adr r3, 8001338 <OptimizerV3+0x2f0>)
 8001070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001074:	f7ff fadc 	bl	8000630 <__aeabi_dmul>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	4bb0      	ldr	r3, [pc, #704]	; (8001348 <OptimizerV3+0x300>)
 8001086:	f7ff fbfd 	bl	8000884 <__aeabi_ddiv>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff fda5 	bl	8000be0 <__aeabi_d2f>
 8001096:	4602      	mov	r2, r0
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	611a      	str	r2, [r3, #16]
		Swerve->CalX 	   = Swerve->X*cos(Swerve->CalInput) - Swerve->Y*sin(Swerve->CalInput);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f993 3028 	ldrsb.w	r3, [r3, #40]	; 0x28
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fa5a 	bl	800055c <__aeabi_i2d>
 80010a8:	4604      	mov	r4, r0
 80010aa:	460d      	mov	r5, r1
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	691b      	ldr	r3, [r3, #16]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff fa65 	bl	8000580 <__aeabi_f2d>
 80010b6:	4602      	mov	r2, r0
 80010b8:	460b      	mov	r3, r1
 80010ba:	4610      	mov	r0, r2
 80010bc:	4619      	mov	r1, r3
 80010be:	f001 fa8d 	bl	80025dc <cos>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	4620      	mov	r0, r4
 80010c8:	4629      	mov	r1, r5
 80010ca:	f7ff fab1 	bl	8000630 <__aeabi_dmul>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4690      	mov	r8, r2
 80010d4:	4699      	mov	r9, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fa3d 	bl	800055c <__aeabi_i2d>
 80010e2:	4604      	mov	r4, r0
 80010e4:	460d      	mov	r5, r1
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa48 	bl	8000580 <__aeabi_f2d>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	f001 faba 	bl	8002670 <sin>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4620      	mov	r0, r4
 8001102:	4629      	mov	r1, r5
 8001104:	f7ff fa94 	bl	8000630 <__aeabi_dmul>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	4640      	mov	r0, r8
 800110e:	4649      	mov	r1, r9
 8001110:	f7ff f8d6 	bl	80002c0 <__aeabi_dsub>
 8001114:	4602      	mov	r2, r0
 8001116:	460b      	mov	r3, r1
 8001118:	4610      	mov	r0, r2
 800111a:	4619      	mov	r1, r3
 800111c:	f7ff fd60 	bl	8000be0 <__aeabi_d2f>
 8001120:	4602      	mov	r2, r0
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	615a      	str	r2, [r3, #20]
		Swerve->CalY 	   = Swerve->X*sin(Swerve->CalInput) + Swerve->Y*cos(Swerve->CalInput);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f993 3028 	ldrsb.w	r3, [r3, #40]	; 0x28
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff fa15 	bl	800055c <__aeabi_i2d>
 8001132:	4604      	mov	r4, r0
 8001134:	460d      	mov	r5, r1
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	691b      	ldr	r3, [r3, #16]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fa20 	bl	8000580 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f001 fa92 	bl	8002670 <sin>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4620      	mov	r0, r4
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff fa6c 	bl	8000630 <__aeabi_dmul>
 8001158:	4602      	mov	r2, r0
 800115a:	460b      	mov	r3, r1
 800115c:	4690      	mov	r8, r2
 800115e:	4699      	mov	r9, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8001166:	4618      	mov	r0, r3
 8001168:	f7ff f9f8 	bl	800055c <__aeabi_i2d>
 800116c:	4604      	mov	r4, r0
 800116e:	460d      	mov	r5, r1
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	4618      	mov	r0, r3
 8001176:	f7ff fa03 	bl	8000580 <__aeabi_f2d>
 800117a:	4602      	mov	r2, r0
 800117c:	460b      	mov	r3, r1
 800117e:	4610      	mov	r0, r2
 8001180:	4619      	mov	r1, r3
 8001182:	f001 fa2b 	bl	80025dc <cos>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4620      	mov	r0, r4
 800118c:	4629      	mov	r1, r5
 800118e:	f7ff fa4f 	bl	8000630 <__aeabi_dmul>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4640      	mov	r0, r8
 8001198:	4649      	mov	r1, r9
 800119a:	f7ff f893 	bl	80002c4 <__adddf3>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fd1b 	bl	8000be0 <__aeabi_d2f>
 80011aa:	4602      	mov	r2, r0
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	619a      	str	r2, [r3, #24]
		Swerve->Alpha 	   = acos(((Swerve->PreX*Swerve->CalX)+(Swerve->PreY*Swerve->CalY))/(sqrt((Swerve->CalX*Swerve->CalX)+(Swerve->CalY*Swerve->CalY))*sqrt((Swerve->PreX*Swerve->PreX)+(Swerve->PreY*Swerve->PreY))))*(180/M_PI);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69da      	ldr	r2, [r3, #28]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	4619      	mov	r1, r3
 80011ba:	4610      	mov	r0, r2
 80011bc:	f7fe ffc8 	bl	8000150 <__aeabi_fmul>
 80011c0:	4603      	mov	r3, r0
 80011c2:	461c      	mov	r4, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a1a      	ldr	r2, [r3, #32]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4619      	mov	r1, r3
 80011ce:	4610      	mov	r0, r2
 80011d0:	f7fe ffbe 	bl	8000150 <__aeabi_fmul>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4619      	mov	r1, r3
 80011d8:	4620      	mov	r0, r4
 80011da:	f7ff fd57 	bl	8000c8c <__addsf3>
 80011de:	4603      	mov	r3, r0
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff f9cd 	bl	8000580 <__aeabi_f2d>
 80011e6:	4604      	mov	r4, r0
 80011e8:	460d      	mov	r5, r1
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	695a      	ldr	r2, [r3, #20]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4619      	mov	r1, r3
 80011f4:	4610      	mov	r0, r2
 80011f6:	f7fe ffab 	bl	8000150 <__aeabi_fmul>
 80011fa:	4603      	mov	r3, r0
 80011fc:	461e      	mov	r6, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	699a      	ldr	r2, [r3, #24]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4619      	mov	r1, r3
 8001208:	4610      	mov	r0, r2
 800120a:	f7fe ffa1 	bl	8000150 <__aeabi_fmul>
 800120e:	4603      	mov	r3, r0
 8001210:	4619      	mov	r1, r3
 8001212:	4630      	mov	r0, r6
 8001214:	f7ff fd3a 	bl	8000c8c <__addsf3>
 8001218:	4603      	mov	r3, r0
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f9b0 	bl	8000580 <__aeabi_f2d>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f001 f9b4 	bl	8002594 <sqrt>
 800122c:	4680      	mov	r8, r0
 800122e:	4689      	mov	r9, r1
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69da      	ldr	r2, [r3, #28]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	69db      	ldr	r3, [r3, #28]
 8001238:	4619      	mov	r1, r3
 800123a:	4610      	mov	r0, r2
 800123c:	f7fe ff88 	bl	8000150 <__aeabi_fmul>
 8001240:	4603      	mov	r3, r0
 8001242:	461e      	mov	r6, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a1a      	ldr	r2, [r3, #32]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a1b      	ldr	r3, [r3, #32]
 800124c:	4619      	mov	r1, r3
 800124e:	4610      	mov	r0, r2
 8001250:	f7fe ff7e 	bl	8000150 <__aeabi_fmul>
 8001254:	4603      	mov	r3, r0
 8001256:	4619      	mov	r1, r3
 8001258:	4630      	mov	r0, r6
 800125a:	f7ff fd17 	bl	8000c8c <__addsf3>
 800125e:	4603      	mov	r3, r0
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f98d 	bl	8000580 <__aeabi_f2d>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f001 f991 	bl	8002594 <sqrt>
 8001272:	4602      	mov	r2, r0
 8001274:	460b      	mov	r3, r1
 8001276:	4640      	mov	r0, r8
 8001278:	4649      	mov	r1, r9
 800127a:	f7ff f9d9 	bl	8000630 <__aeabi_dmul>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	4620      	mov	r0, r4
 8001284:	4629      	mov	r1, r5
 8001286:	f7ff fafd 	bl	8000884 <__aeabi_ddiv>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f001 f957 	bl	8002544 <acos>
 8001296:	a32a      	add	r3, pc, #168	; (adr r3, 8001340 <OptimizerV3+0x2f8>)
 8001298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129c:	f7ff f9c8 	bl	8000630 <__aeabi_dmul>
 80012a0:	4602      	mov	r2, r0
 80012a2:	460b      	mov	r3, r1
 80012a4:	4610      	mov	r0, r2
 80012a6:	4619      	mov	r1, r3
 80012a8:	f7ff fc9a 	bl	8000be0 <__aeabi_d2f>
 80012ac:	4602      	mov	r2, r0
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	625a      	str	r2, [r3, #36]	; 0x24
		Swerve->PreX 	   = Swerve->CalX;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695a      	ldr	r2, [r3, #20]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	61da      	str	r2, [r3, #28]
		Swerve->PreY 	   = Swerve->CalY;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	699a      	ldr	r2, [r3, #24]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	621a      	str	r2, [r3, #32]
		Swerve->PreAngle   = Input;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	609a      	str	r2, [r3, #8]
		Swerve->DeltaAngle = abs(Swerve->CurAngle-Swerve->PreAngle);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	4619      	mov	r1, r3
 80012d2:	4610      	mov	r0, r2
 80012d4:	f7ff fcd8 	bl	8000c88 <__aeabi_fsub>
 80012d8:	4603      	mov	r3, r0
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe54 	bl	8000f88 <__aeabi_f2iz>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	bfb8      	it	lt
 80012e6:	425b      	neglt	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fd83 	bl	8000df4 <__aeabi_i2f>
 80012ee:	4602      	mov	r2, r0
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	60da      	str	r2, [r3, #12]
			if(Swerve->Alpha == 0){
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f8:	f04f 0100 	mov.w	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe11 	bl	8000f24 <__aeabi_fcmpeq>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d03b      	beq.n	8001380 <OptimizerV3+0x338>
				if(Input == (Swerve->CurAngle+360)) Swerve->CurAngle=Input-360;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	490f      	ldr	r1, [pc, #60]	; (800134c <OptimizerV3+0x304>)
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff fcbc 	bl	8000c8c <__addsf3>
 8001314:	4603      	mov	r3, r0
 8001316:	4619      	mov	r1, r3
 8001318:	6838      	ldr	r0, [r7, #0]
 800131a:	f7ff fe03 	bl	8000f24 <__aeabi_fcmpeq>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d015      	beq.n	8001350 <OptimizerV3+0x308>
 8001324:	4909      	ldr	r1, [pc, #36]	; (800134c <OptimizerV3+0x304>)
 8001326:	6838      	ldr	r0, [r7, #0]
 8001328:	f7ff fcae 	bl	8000c88 <__aeabi_fsub>
 800132c:	4603      	mov	r3, r0
 800132e:	461a      	mov	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	605a      	str	r2, [r3, #4]
}
 8001334:	e270      	b.n	8001818 <OptimizerV3+0x7d0>
 8001336:	bf00      	nop
 8001338:	54442d18 	.word	0x54442d18
 800133c:	400921fb 	.word	0x400921fb
 8001340:	1a63c1f8 	.word	0x1a63c1f8
 8001344:	404ca5dc 	.word	0x404ca5dc
 8001348:	40668000 	.word	0x40668000
 800134c:	43b40000 	.word	0x43b40000
				else if(Input==(Swerve->CurAngle-360))Swerve->CurAngle=Input+360;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	4993      	ldr	r1, [pc, #588]	; (80015a4 <OptimizerV3+0x55c>)
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fc96 	bl	8000c88 <__aeabi_fsub>
 800135c:	4603      	mov	r3, r0
 800135e:	4619      	mov	r1, r3
 8001360:	6838      	ldr	r0, [r7, #0]
 8001362:	f7ff fddf 	bl	8000f24 <__aeabi_fcmpeq>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d100      	bne.n	800136e <OptimizerV3+0x326>
}
 800136c:	e254      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Input==(Swerve->CurAngle-360))Swerve->CurAngle=Input+360;
 800136e:	498d      	ldr	r1, [pc, #564]	; (80015a4 <OptimizerV3+0x55c>)
 8001370:	6838      	ldr	r0, [r7, #0]
 8001372:	f7ff fc8b 	bl	8000c8c <__addsf3>
 8001376:	4603      	mov	r3, r0
 8001378:	461a      	mov	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	605a      	str	r2, [r3, #4]
}
 800137e:	e24b      	b.n	8001818 <OptimizerV3+0x7d0>
			else if(Swerve->Alpha==180){
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001384:	4988      	ldr	r1, [pc, #544]	; (80015a8 <OptimizerV3+0x560>)
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fdcc 	bl	8000f24 <__aeabi_fcmpeq>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d037      	beq.n	8001402 <OptimizerV3+0x3ba>
				Swerve->Direc *= -1;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f993 3000 	ldrsb.w	r3, [r3]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	425b      	negs	r3, r3
 800139c:	b2db      	uxtb	r3, r3
 800139e:	b25a      	sxtb	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	701a      	strb	r2, [r3, #0]
				if(Input==(Swerve->CurAngle+180)) Swerve->CurAngle=Input-180;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	497f      	ldr	r1, [pc, #508]	; (80015a8 <OptimizerV3+0x560>)
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff fc6e 	bl	8000c8c <__addsf3>
 80013b0:	4603      	mov	r3, r0
 80013b2:	4619      	mov	r1, r3
 80013b4:	6838      	ldr	r0, [r7, #0]
 80013b6:	f7ff fdb5 	bl	8000f24 <__aeabi_fcmpeq>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d008      	beq.n	80013d2 <OptimizerV3+0x38a>
 80013c0:	4979      	ldr	r1, [pc, #484]	; (80015a8 <OptimizerV3+0x560>)
 80013c2:	6838      	ldr	r0, [r7, #0]
 80013c4:	f7ff fc60 	bl	8000c88 <__aeabi_fsub>
 80013c8:	4603      	mov	r3, r0
 80013ca:	461a      	mov	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	605a      	str	r2, [r3, #4]
}
 80013d0:	e222      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Input==(Swerve->CurAngle-180)) Swerve->CurAngle=Input+180;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	4974      	ldr	r1, [pc, #464]	; (80015a8 <OptimizerV3+0x560>)
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fc55 	bl	8000c88 <__aeabi_fsub>
 80013de:	4603      	mov	r3, r0
 80013e0:	4619      	mov	r1, r3
 80013e2:	6838      	ldr	r0, [r7, #0]
 80013e4:	f7ff fd9e 	bl	8000f24 <__aeabi_fcmpeq>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d100      	bne.n	80013f0 <OptimizerV3+0x3a8>
}
 80013ee:	e213      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Input==(Swerve->CurAngle-180)) Swerve->CurAngle=Input+180;
 80013f0:	496d      	ldr	r1, [pc, #436]	; (80015a8 <OptimizerV3+0x560>)
 80013f2:	6838      	ldr	r0, [r7, #0]
 80013f4:	f7ff fc4a 	bl	8000c8c <__addsf3>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	605a      	str	r2, [r3, #4]
}
 8001400:	e20a      	b.n	8001818 <OptimizerV3+0x7d0>
			else if(Swerve->Alpha<=90) {
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001406:	4969      	ldr	r1, [pc, #420]	; (80015ac <OptimizerV3+0x564>)
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff fd9f 	bl	8000f4c <__aeabi_fcmple>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 80bd 	beq.w	8001590 <OptimizerV3+0x548>
				if(Swerve->DeltaAngle<=90){
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	4964      	ldr	r1, [pc, #400]	; (80015ac <OptimizerV3+0x564>)
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fd95 	bl	8000f4c <__aeabi_fcmple>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d006      	beq.n	8001436 <OptimizerV3+0x3ee>
					Swerve->Direc = 1;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2201      	movs	r2, #1
 800142c:	701a      	strb	r2, [r3, #0]
					Swerve->CurAngle=Input;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	605a      	str	r2, [r3, #4]
}
 8001434:	e1f0      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->DeltaAngle<=180){
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	495b      	ldr	r1, [pc, #364]	; (80015a8 <OptimizerV3+0x560>)
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fd85 	bl	8000f4c <__aeabi_fcmple>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d01c      	beq.n	8001482 <OptimizerV3+0x43a>
					Swerve->Direc=-1;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	22ff      	movs	r2, #255	; 0xff
 800144c:	701a      	strb	r2, [r3, #0]
					if(Input>=0) Swerve->CurAngle=Input-180;
 800144e:	f04f 0100 	mov.w	r1, #0
 8001452:	6838      	ldr	r0, [r7, #0]
 8001454:	f7ff fd84 	bl	8000f60 <__aeabi_fcmpge>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d008      	beq.n	8001470 <OptimizerV3+0x428>
 800145e:	4952      	ldr	r1, [pc, #328]	; (80015a8 <OptimizerV3+0x560>)
 8001460:	6838      	ldr	r0, [r7, #0]
 8001462:	f7ff fc11 	bl	8000c88 <__aeabi_fsub>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	605a      	str	r2, [r3, #4]
}
 800146e:	e1d3      	b.n	8001818 <OptimizerV3+0x7d0>
					else Swerve->CurAngle=Input+180;
 8001470:	494d      	ldr	r1, [pc, #308]	; (80015a8 <OptimizerV3+0x560>)
 8001472:	6838      	ldr	r0, [r7, #0]
 8001474:	f7ff fc0a 	bl	8000c8c <__addsf3>
 8001478:	4603      	mov	r3, r0
 800147a:	461a      	mov	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	605a      	str	r2, [r3, #4]
}
 8001480:	e1ca      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->DeltaAngle<=270 && Swerve->CurAngle>=0){
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	68db      	ldr	r3, [r3, #12]
 8001486:	494a      	ldr	r1, [pc, #296]	; (80015b0 <OptimizerV3+0x568>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fd5f 	bl	8000f4c <__aeabi_fcmple>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d026      	beq.n	80014e2 <OptimizerV3+0x49a>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f04f 0100 	mov.w	r1, #0
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fd5f 	bl	8000f60 <__aeabi_fcmpge>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d01c      	beq.n	80014e2 <OptimizerV3+0x49a>
					Swerve->Direc=-1;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	22ff      	movs	r2, #255	; 0xff
 80014ac:	701a      	strb	r2, [r3, #0]
					if(Input>=0) Swerve->CurAngle=Input-180;
 80014ae:	f04f 0100 	mov.w	r1, #0
 80014b2:	6838      	ldr	r0, [r7, #0]
 80014b4:	f7ff fd54 	bl	8000f60 <__aeabi_fcmpge>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d008      	beq.n	80014d0 <OptimizerV3+0x488>
 80014be:	493a      	ldr	r1, [pc, #232]	; (80015a8 <OptimizerV3+0x560>)
 80014c0:	6838      	ldr	r0, [r7, #0]
 80014c2:	f7ff fbe1 	bl	8000c88 <__aeabi_fsub>
 80014c6:	4603      	mov	r3, r0
 80014c8:	461a      	mov	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	e1a3      	b.n	8001818 <OptimizerV3+0x7d0>
					else Swerve->CurAngle=Input+180;
 80014d0:	4935      	ldr	r1, [pc, #212]	; (80015a8 <OptimizerV3+0x560>)
 80014d2:	6838      	ldr	r0, [r7, #0]
 80014d4:	f7ff fbda 	bl	8000c8c <__addsf3>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	605a      	str	r2, [r3, #4]
					if(Input>=0) Swerve->CurAngle=Input-180;
 80014e0:	e19a      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->DeltaAngle<=270 && Swerve->CurAngle<=0){
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	4932      	ldr	r1, [pc, #200]	; (80015b0 <OptimizerV3+0x568>)
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fd2f 	bl	8000f4c <__aeabi_fcmple>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d026      	beq.n	8001542 <OptimizerV3+0x4fa>
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f04f 0100 	mov.w	r1, #0
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fd25 	bl	8000f4c <__aeabi_fcmple>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d01c      	beq.n	8001542 <OptimizerV3+0x4fa>
					Swerve->Direc=-1;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	22ff      	movs	r2, #255	; 0xff
 800150c:	701a      	strb	r2, [r3, #0]
					if(Input>=0) Swerve->CurAngle=Input-180;
 800150e:	f04f 0100 	mov.w	r1, #0
 8001512:	6838      	ldr	r0, [r7, #0]
 8001514:	f7ff fd24 	bl	8000f60 <__aeabi_fcmpge>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d008      	beq.n	8001530 <OptimizerV3+0x4e8>
 800151e:	4922      	ldr	r1, [pc, #136]	; (80015a8 <OptimizerV3+0x560>)
 8001520:	6838      	ldr	r0, [r7, #0]
 8001522:	f7ff fbb1 	bl	8000c88 <__aeabi_fsub>
 8001526:	4603      	mov	r3, r0
 8001528:	461a      	mov	r2, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	e173      	b.n	8001818 <OptimizerV3+0x7d0>
					else Swerve->CurAngle=Input+180;
 8001530:	491d      	ldr	r1, [pc, #116]	; (80015a8 <OptimizerV3+0x560>)
 8001532:	6838      	ldr	r0, [r7, #0]
 8001534:	f7ff fbaa 	bl	8000c8c <__addsf3>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	605a      	str	r2, [r3, #4]
					if(Input>=0) Swerve->CurAngle=Input-180;
 8001540:	e16a      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->DeltaAngle>270){
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	491a      	ldr	r1, [pc, #104]	; (80015b0 <OptimizerV3+0x568>)
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fd13 	bl	8000f74 <__aeabi_fcmpgt>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d100      	bne.n	8001556 <OptimizerV3+0x50e>
}
 8001554:	e160      	b.n	8001818 <OptimizerV3+0x7d0>
					Swerve->Direc=1;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2201      	movs	r2, #1
 800155a:	701a      	strb	r2, [r3, #0]
					if(Input>=0) Swerve->CurAngle=Input-360;
 800155c:	f04f 0100 	mov.w	r1, #0
 8001560:	6838      	ldr	r0, [r7, #0]
 8001562:	f7ff fcfd 	bl	8000f60 <__aeabi_fcmpge>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d008      	beq.n	800157e <OptimizerV3+0x536>
 800156c:	490d      	ldr	r1, [pc, #52]	; (80015a4 <OptimizerV3+0x55c>)
 800156e:	6838      	ldr	r0, [r7, #0]
 8001570:	f7ff fb8a 	bl	8000c88 <__aeabi_fsub>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	605a      	str	r2, [r3, #4]
}
 800157c:	e14c      	b.n	8001818 <OptimizerV3+0x7d0>
					else Swerve->CurAngle=Input+360;
 800157e:	4909      	ldr	r1, [pc, #36]	; (80015a4 <OptimizerV3+0x55c>)
 8001580:	6838      	ldr	r0, [r7, #0]
 8001582:	f7ff fb83 	bl	8000c8c <__addsf3>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	605a      	str	r2, [r3, #4]
}
 800158e:	e143      	b.n	8001818 <OptimizerV3+0x7d0>
			else if(Swerve->Alpha>=90) {
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	4905      	ldr	r1, [pc, #20]	; (80015ac <OptimizerV3+0x564>)
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fce2 	bl	8000f60 <__aeabi_fcmpge>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d108      	bne.n	80015b4 <OptimizerV3+0x56c>
}
 80015a2:	e139      	b.n	8001818 <OptimizerV3+0x7d0>
 80015a4:	43b40000 	.word	0x43b40000
 80015a8:	43340000 	.word	0x43340000
 80015ac:	42b40000 	.word	0x42b40000
 80015b0:	43870000 	.word	0x43870000
				if(Swerve->DeltaAngle<=90) {
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	499a      	ldr	r1, [pc, #616]	; (8001824 <OptimizerV3+0x7dc>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fcc6 	bl	8000f4c <__aeabi_fcmple>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d006      	beq.n	80015d4 <OptimizerV3+0x58c>
					Swerve->CurAngle= Input;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	605a      	str	r2, [r3, #4]
					Swerve->Direc = 1;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	701a      	strb	r2, [r3, #0]
}
 80015d2:	e121      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle>=0 && Swerve->DeltaAngle<=180) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f04f 0100 	mov.w	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fcbf 	bl	8000f60 <__aeabi_fcmpge>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d025      	beq.n	8001634 <OptimizerV3+0x5ec>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	498e      	ldr	r1, [pc, #568]	; (8001828 <OptimizerV3+0x7e0>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fcac 	bl	8000f4c <__aeabi_fcmple>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d01c      	beq.n	8001634 <OptimizerV3+0x5ec>
					if(Input>0)Swerve->CurAngle=Input-180;
 80015fa:	f04f 0100 	mov.w	r1, #0
 80015fe:	6838      	ldr	r0, [r7, #0]
 8001600:	f7ff fcb8 	bl	8000f74 <__aeabi_fcmpgt>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d008      	beq.n	800161c <OptimizerV3+0x5d4>
 800160a:	4987      	ldr	r1, [pc, #540]	; (8001828 <OptimizerV3+0x7e0>)
 800160c:	6838      	ldr	r0, [r7, #0]
 800160e:	f7ff fb3b 	bl	8000c88 <__aeabi_fsub>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	e007      	b.n	800162c <OptimizerV3+0x5e4>
					else Swerve->CurAngle=Input+180;
 800161c:	4982      	ldr	r1, [pc, #520]	; (8001828 <OptimizerV3+0x7e0>)
 800161e:	6838      	ldr	r0, [r7, #0]
 8001620:	f7ff fb34 	bl	8000c8c <__addsf3>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	605a      	str	r2, [r3, #4]
					Swerve->Direc = -1;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	22ff      	movs	r2, #255	; 0xff
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e0f1      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle<=0 && Swerve->DeltaAngle<=180) {
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f04f 0100 	mov.w	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fc85 	bl	8000f4c <__aeabi_fcmple>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d025      	beq.n	8001694 <OptimizerV3+0x64c>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	4976      	ldr	r1, [pc, #472]	; (8001828 <OptimizerV3+0x7e0>)
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fc7c 	bl	8000f4c <__aeabi_fcmple>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d01c      	beq.n	8001694 <OptimizerV3+0x64c>
					if(Input>=0)Swerve->CurAngle=Input-180;
 800165a:	f04f 0100 	mov.w	r1, #0
 800165e:	6838      	ldr	r0, [r7, #0]
 8001660:	f7ff fc7e 	bl	8000f60 <__aeabi_fcmpge>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d008      	beq.n	800167c <OptimizerV3+0x634>
 800166a:	496f      	ldr	r1, [pc, #444]	; (8001828 <OptimizerV3+0x7e0>)
 800166c:	6838      	ldr	r0, [r7, #0]
 800166e:	f7ff fb0b 	bl	8000c88 <__aeabi_fsub>
 8001672:	4603      	mov	r3, r0
 8001674:	461a      	mov	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	e007      	b.n	800168c <OptimizerV3+0x644>
					else Swerve->CurAngle=Input+180;
 800167c:	496a      	ldr	r1, [pc, #424]	; (8001828 <OptimizerV3+0x7e0>)
 800167e:	6838      	ldr	r0, [r7, #0]
 8001680:	f7ff fb04 	bl	8000c8c <__addsf3>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	605a      	str	r2, [r3, #4]
					Swerve->Direc = -1;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	22ff      	movs	r2, #255	; 0xff
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e0c1      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle<=0 && Swerve->DeltaAngle<=270) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f04f 0100 	mov.w	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff fc55 	bl	8000f4c <__aeabi_fcmple>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d025      	beq.n	80016f4 <OptimizerV3+0x6ac>
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	495f      	ldr	r1, [pc, #380]	; (800182c <OptimizerV3+0x7e4>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fc4c 	bl	8000f4c <__aeabi_fcmple>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d01c      	beq.n	80016f4 <OptimizerV3+0x6ac>
					if(Input>=0)Swerve->CurAngle=Input-180;
 80016ba:	f04f 0100 	mov.w	r1, #0
 80016be:	6838      	ldr	r0, [r7, #0]
 80016c0:	f7ff fc4e 	bl	8000f60 <__aeabi_fcmpge>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <OptimizerV3+0x694>
 80016ca:	4957      	ldr	r1, [pc, #348]	; (8001828 <OptimizerV3+0x7e0>)
 80016cc:	6838      	ldr	r0, [r7, #0]
 80016ce:	f7ff fadb 	bl	8000c88 <__aeabi_fsub>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	e007      	b.n	80016ec <OptimizerV3+0x6a4>
					else Swerve->CurAngle=Input+180;
 80016dc:	4952      	ldr	r1, [pc, #328]	; (8001828 <OptimizerV3+0x7e0>)
 80016de:	6838      	ldr	r0, [r7, #0]
 80016e0:	f7ff fad4 	bl	8000c8c <__addsf3>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	605a      	str	r2, [r3, #4]
					Swerve->Direc = -1;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	22ff      	movs	r2, #255	; 0xff
 80016f0:	701a      	strb	r2, [r3, #0]
 80016f2:	e091      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle>=0 && Swerve->DeltaAngle<=270) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f04f 0100 	mov.w	r1, #0
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fc2f 	bl	8000f60 <__aeabi_fcmpge>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d025      	beq.n	8001754 <OptimizerV3+0x70c>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	4947      	ldr	r1, [pc, #284]	; (800182c <OptimizerV3+0x7e4>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fc1c 	bl	8000f4c <__aeabi_fcmple>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d01c      	beq.n	8001754 <OptimizerV3+0x70c>
					if(Input>=0)Swerve->CurAngle=180-Input;
 800171a:	f04f 0100 	mov.w	r1, #0
 800171e:	6838      	ldr	r0, [r7, #0]
 8001720:	f7ff fc1e 	bl	8000f60 <__aeabi_fcmpge>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <OptimizerV3+0x6f4>
 800172a:	6839      	ldr	r1, [r7, #0]
 800172c:	483e      	ldr	r0, [pc, #248]	; (8001828 <OptimizerV3+0x7e0>)
 800172e:	f7ff faab 	bl	8000c88 <__aeabi_fsub>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	e007      	b.n	800174c <OptimizerV3+0x704>
					else Swerve->CurAngle=Input+180;
 800173c:	493a      	ldr	r1, [pc, #232]	; (8001828 <OptimizerV3+0x7e0>)
 800173e:	6838      	ldr	r0, [r7, #0]
 8001740:	f7ff faa4 	bl	8000c8c <__addsf3>
 8001744:	4603      	mov	r3, r0
 8001746:	461a      	mov	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	605a      	str	r2, [r3, #4]
					Swerve->Direc = -1;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	22ff      	movs	r2, #255	; 0xff
 8001750:	701a      	strb	r2, [r3, #0]
 8001752:	e061      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle>=0 && Swerve->DeltaAngle>270) {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f04f 0100 	mov.w	r1, #0
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fbff 	bl	8000f60 <__aeabi_fcmpge>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d025      	beq.n	80017b4 <OptimizerV3+0x76c>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	492f      	ldr	r1, [pc, #188]	; (800182c <OptimizerV3+0x7e4>)
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fc00 	bl	8000f74 <__aeabi_fcmpgt>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d01c      	beq.n	80017b4 <OptimizerV3+0x76c>
					if(Input>=0)Swerve->CurAngle=Input-360;
 800177a:	f04f 0100 	mov.w	r1, #0
 800177e:	6838      	ldr	r0, [r7, #0]
 8001780:	f7ff fbee 	bl	8000f60 <__aeabi_fcmpge>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d008      	beq.n	800179c <OptimizerV3+0x754>
 800178a:	4929      	ldr	r1, [pc, #164]	; (8001830 <OptimizerV3+0x7e8>)
 800178c:	6838      	ldr	r0, [r7, #0]
 800178e:	f7ff fa7b 	bl	8000c88 <__aeabi_fsub>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	e007      	b.n	80017ac <OptimizerV3+0x764>
					else Swerve->CurAngle=Input+360;
 800179c:	4924      	ldr	r1, [pc, #144]	; (8001830 <OptimizerV3+0x7e8>)
 800179e:	6838      	ldr	r0, [r7, #0]
 80017a0:	f7ff fa74 	bl	8000c8c <__addsf3>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	605a      	str	r2, [r3, #4]
					Swerve->Direc=1;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2201      	movs	r2, #1
 80017b0:	701a      	strb	r2, [r3, #0]
 80017b2:	e031      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle<=0 && Swerve->DeltaAngle>270) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f04f 0100 	mov.w	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fbc5 	bl	8000f4c <__aeabi_fcmple>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d100      	bne.n	80017ca <OptimizerV3+0x782>
}
 80017c8:	e026      	b.n	8001818 <OptimizerV3+0x7d0>
				else if(Swerve->CurAngle<=0 && Swerve->DeltaAngle>270) {
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	4917      	ldr	r1, [pc, #92]	; (800182c <OptimizerV3+0x7e4>)
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fbcf 	bl	8000f74 <__aeabi_fcmpgt>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d100      	bne.n	80017de <OptimizerV3+0x796>
}
 80017dc:	e01c      	b.n	8001818 <OptimizerV3+0x7d0>
					if(Input>=0)Swerve->CurAngle=Input-360;
 80017de:	f04f 0100 	mov.w	r1, #0
 80017e2:	6838      	ldr	r0, [r7, #0]
 80017e4:	f7ff fbbc 	bl	8000f60 <__aeabi_fcmpge>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d008      	beq.n	8001800 <OptimizerV3+0x7b8>
 80017ee:	4910      	ldr	r1, [pc, #64]	; (8001830 <OptimizerV3+0x7e8>)
 80017f0:	6838      	ldr	r0, [r7, #0]
 80017f2:	f7ff fa49 	bl	8000c88 <__aeabi_fsub>
 80017f6:	4603      	mov	r3, r0
 80017f8:	461a      	mov	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	e007      	b.n	8001810 <OptimizerV3+0x7c8>
					else Swerve->CurAngle=Input+360;
 8001800:	490b      	ldr	r1, [pc, #44]	; (8001830 <OptimizerV3+0x7e8>)
 8001802:	6838      	ldr	r0, [r7, #0]
 8001804:	f7ff fa42 	bl	8000c8c <__addsf3>
 8001808:	4603      	mov	r3, r0
 800180a:	461a      	mov	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	605a      	str	r2, [r3, #4]
					Swerve->Direc=1;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2201      	movs	r2, #1
 8001814:	701a      	strb	r2, [r3, #0]
}
 8001816:	e7ff      	b.n	8001818 <OptimizerV3+0x7d0>
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001822:	bf00      	nop
 8001824:	42b40000 	.word	0x42b40000
 8001828:	43340000 	.word	0x43340000
 800182c:	43870000 	.word	0x43870000
 8001830:	43b40000 	.word	0x43b40000

08001834 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001838:	f000 f90a 	bl	8001a50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800183c:	f000 f814 	bl	8001868 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001840:	f000 f858 	bl	80018f4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  SwerveInit(&Swerve);
 8001844:	4806      	ldr	r0, [pc, #24]	; (8001860 <main+0x2c>)
 8001846:	f7ff fbc5 	bl	8000fd4 <SwerveInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	OptimizerV3(&Swerve, AngleTest);
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <main+0x30>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4619      	mov	r1, r3
 8001850:	4803      	ldr	r0, [pc, #12]	; (8001860 <main+0x2c>)
 8001852:	f7ff fbf9 	bl	8001048 <OptimizerV3>
	HAL_Delay(10);
 8001856:	200a      	movs	r0, #10
 8001858:	f000 f95c 	bl	8001b14 <HAL_Delay>
	OptimizerV3(&Swerve, AngleTest);
 800185c:	e7f5      	b.n	800184a <main+0x16>
 800185e:	bf00      	nop
 8001860:	20000090 	.word	0x20000090
 8001864:	2000008c 	.word	0x2000008c

08001868 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b090      	sub	sp, #64	; 0x40
 800186c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800186e:	f107 0318 	add.w	r3, r7, #24
 8001872:	2228      	movs	r2, #40	; 0x28
 8001874:	2100      	movs	r1, #0
 8001876:	4618      	mov	r0, r3
 8001878:	f000 fe32 	bl	80024e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800188a:	2301      	movs	r3, #1
 800188c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800188e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001892:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001894:	2300      	movs	r3, #0
 8001896:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001898:	2301      	movs	r3, #1
 800189a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800189c:	2302      	movs	r3, #2
 800189e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	4618      	mov	r0, r3
 80018b2:	f000 fa37 	bl	8001d24 <HAL_RCC_OscConfig>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80018bc:	f000 f83c 	bl	8001938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c0:	230f      	movs	r3, #15
 80018c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c4:	2302      	movs	r3, #2
 80018c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	2102      	movs	r1, #2
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 fca4 	bl	8002228 <HAL_RCC_ClockConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80018e6:	f000 f827 	bl	8001938 <Error_Handler>
  }
}
 80018ea:	bf00      	nop
 80018ec:	3740      	adds	r7, #64	; 0x40
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <MX_GPIO_Init+0x40>)
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	4a0d      	ldr	r2, [pc, #52]	; (8001934 <MX_GPIO_Init+0x40>)
 8001900:	f043 0320 	orr.w	r3, r3, #32
 8001904:	6193      	str	r3, [r2, #24]
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <MX_GPIO_Init+0x40>)
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	f003 0320 	and.w	r3, r3, #32
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <MX_GPIO_Init+0x40>)
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	4a07      	ldr	r2, [pc, #28]	; (8001934 <MX_GPIO_Init+0x40>)
 8001918:	f043 0304 	orr.w	r3, r3, #4
 800191c:	6193      	str	r3, [r2, #24]
 800191e:	4b05      	ldr	r3, [pc, #20]	; (8001934 <MX_GPIO_Init+0x40>)
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	f003 0304 	and.w	r3, r3, #4
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr
 8001934:	40021000 	.word	0x40021000

08001938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800193c:	b672      	cpsid	i
}
 800193e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001940:	e7fe      	b.n	8001940 <Error_Handler+0x8>
	...

08001944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001944:	b480      	push	{r7}
 8001946:	b085      	sub	sp, #20
 8001948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <HAL_MspInit+0x5c>)
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	4a14      	ldr	r2, [pc, #80]	; (80019a0 <HAL_MspInit+0x5c>)
 8001950:	f043 0301 	orr.w	r3, r3, #1
 8001954:	6193      	str	r3, [r2, #24]
 8001956:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <HAL_MspInit+0x5c>)
 8001958:	699b      	ldr	r3, [r3, #24]
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <HAL_MspInit+0x5c>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	4a0e      	ldr	r2, [pc, #56]	; (80019a0 <HAL_MspInit+0x5c>)
 8001968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800196c:	61d3      	str	r3, [r2, #28]
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <HAL_MspInit+0x5c>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <HAL_MspInit+0x60>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	4a04      	ldr	r2, [pc, #16]	; (80019a4 <HAL_MspInit+0x60>)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr
 80019a0:	40021000 	.word	0x40021000
 80019a4:	40010000 	.word	0x40010000

080019a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <NMI_Handler+0x4>

080019ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b2:	e7fe      	b.n	80019b2 <HardFault_Handler+0x4>

080019b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b8:	e7fe      	b.n	80019b8 <MemManage_Handler+0x4>

080019ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ba:	b480      	push	{r7}
 80019bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019be:	e7fe      	b.n	80019be <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	e7fe      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bc80      	pop	{r7}
 80019d0:	4770      	bx	lr

080019d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr

080019de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bc80      	pop	{r7}
 80019e8:	4770      	bx	lr

080019ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ee:	f000 f875 	bl	8001adc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019fa:	bf00      	nop
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
	...

08001a04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a04:	f7ff fff7 	bl	80019f6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a08:	480b      	ldr	r0, [pc, #44]	; (8001a38 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a0a:	490c      	ldr	r1, [pc, #48]	; (8001a3c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a0c:	4a0c      	ldr	r2, [pc, #48]	; (8001a40 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a10:	e002      	b.n	8001a18 <LoopCopyDataInit>

08001a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a16:	3304      	adds	r3, #4

08001a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a1c:	d3f9      	bcc.n	8001a12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a1e:	4a09      	ldr	r2, [pc, #36]	; (8001a44 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a20:	4c09      	ldr	r4, [pc, #36]	; (8001a48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a24:	e001      	b.n	8001a2a <LoopFillZerobss>

08001a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a28:	3204      	adds	r2, #4

08001a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a2c:	d3fb      	bcc.n	8001a26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a2e:	f000 fd65 	bl	80024fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a32:	f7ff feff 	bl	8001834 <main>
  bx lr
 8001a36:	4770      	bx	lr
  ldr r0, =_sdata
 8001a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a3c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001a40:	08003ec0 	.word	0x08003ec0
  ldr r2, =_sbss
 8001a44:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001a48:	200001f8 	.word	0x200001f8

08001a4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a4c:	e7fe      	b.n	8001a4c <ADC1_2_IRQHandler>
	...

08001a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a54:	4b08      	ldr	r3, [pc, #32]	; (8001a78 <HAL_Init+0x28>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a07      	ldr	r2, [pc, #28]	; (8001a78 <HAL_Init+0x28>)
 8001a5a:	f043 0310 	orr.w	r3, r3, #16
 8001a5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a60:	2003      	movs	r0, #3
 8001a62:	f000 f92b 	bl	8001cbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a66:	200f      	movs	r0, #15
 8001a68:	f000 f808 	bl	8001a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a6c:	f7ff ff6a 	bl	8001944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40022000 	.word	0x40022000

08001a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_InitTick+0x54>)
 8001a86:	681a      	ldr	r2, [r3, #0]
 8001a88:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_InitTick+0x58>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 f935 	bl	8001d0a <HAL_SYSTICK_Config>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e00e      	b.n	8001ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2b0f      	cmp	r3, #15
 8001aae:	d80a      	bhi.n	8001ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ab8:	f000 f90b 	bl	8001cd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001abc:	4a06      	ldr	r2, [pc, #24]	; (8001ad8 <HAL_InitTick+0x5c>)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	e000      	b.n	8001ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000000 	.word	0x20000000
 8001ad4:	20000008 	.word	0x20000008
 8001ad8:	20000004 	.word	0x20000004

08001adc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae0:	4b05      	ldr	r3, [pc, #20]	; (8001af8 <HAL_IncTick+0x1c>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_IncTick+0x20>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4413      	add	r3, r2
 8001aec:	4a03      	ldr	r2, [pc, #12]	; (8001afc <HAL_IncTick+0x20>)
 8001aee:	6013      	str	r3, [r2, #0]
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	20000008 	.word	0x20000008
 8001afc:	200000bc 	.word	0x200000bc

08001b00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return uwTick;
 8001b04:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <HAL_GetTick+0x10>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	200000bc 	.word	0x200000bc

08001b14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b1c:	f7ff fff0 	bl	8001b00 <HAL_GetTick>
 8001b20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b2c:	d005      	beq.n	8001b3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <HAL_Delay+0x44>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4413      	add	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b3a:	bf00      	nop
 8001b3c:	f7ff ffe0 	bl	8001b00 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d8f7      	bhi.n	8001b3c <HAL_Delay+0x28>
  {
  }
}
 8001b4c:	bf00      	nop
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	20000008 	.word	0x20000008

08001b5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b8e:	4a04      	ldr	r2, [pc, #16]	; (8001ba0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	60d3      	str	r3, [r2, #12]
}
 8001b94:	bf00      	nop
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ba8:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <__NVIC_GetPriorityGrouping+0x18>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	0a1b      	lsrs	r3, r3, #8
 8001bae:	f003 0307 	and.w	r3, r3, #7
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	6039      	str	r1, [r7, #0]
 8001bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	db0a      	blt.n	8001bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	490c      	ldr	r1, [pc, #48]	; (8001c0c <__NVIC_SetPriority+0x4c>)
 8001bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bde:	0112      	lsls	r2, r2, #4
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	440b      	add	r3, r1
 8001be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001be8:	e00a      	b.n	8001c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4908      	ldr	r1, [pc, #32]	; (8001c10 <__NVIC_SetPriority+0x50>)
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	f003 030f 	and.w	r3, r3, #15
 8001bf6:	3b04      	subs	r3, #4
 8001bf8:	0112      	lsls	r2, r2, #4
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	440b      	add	r3, r1
 8001bfe:	761a      	strb	r2, [r3, #24]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bc80      	pop	{r7}
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000e100 	.word	0xe000e100
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	; 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	f1c3 0307 	rsb	r3, r3, #7
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	bf28      	it	cs
 8001c32:	2304      	movcs	r3, #4
 8001c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	3304      	adds	r3, #4
 8001c3a:	2b06      	cmp	r3, #6
 8001c3c:	d902      	bls.n	8001c44 <NVIC_EncodePriority+0x30>
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3b03      	subs	r3, #3
 8001c42:	e000      	b.n	8001c46 <NVIC_EncodePriority+0x32>
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c48:	f04f 32ff 	mov.w	r2, #4294967295
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43da      	mvns	r2, r3
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	401a      	ands	r2, r3
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	43d9      	mvns	r1, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	4313      	orrs	r3, r2
         );
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3724      	adds	r7, #36	; 0x24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	3b01      	subs	r3, #1
 8001c84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c88:	d301      	bcc.n	8001c8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e00f      	b.n	8001cae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	; (8001cb8 <SysTick_Config+0x40>)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c96:	210f      	movs	r1, #15
 8001c98:	f04f 30ff 	mov.w	r0, #4294967295
 8001c9c:	f7ff ff90 	bl	8001bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <SysTick_Config+0x40>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ca6:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <SysTick_Config+0x40>)
 8001ca8:	2207      	movs	r2, #7
 8001caa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	e000e010 	.word	0xe000e010

08001cbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff ff49 	bl	8001b5c <__NVIC_SetPriorityGrouping>
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b086      	sub	sp, #24
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
 8001cde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce4:	f7ff ff5e 	bl	8001ba4 <__NVIC_GetPriorityGrouping>
 8001ce8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	68b9      	ldr	r1, [r7, #8]
 8001cee:	6978      	ldr	r0, [r7, #20]
 8001cf0:	f7ff ff90 	bl	8001c14 <NVIC_EncodePriority>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cfa:	4611      	mov	r1, r2
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff ff5f 	bl	8001bc0 <__NVIC_SetPriority>
}
 8001d02:	bf00      	nop
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b082      	sub	sp, #8
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ffb0 	bl	8001c78 <SysTick_Config>
 8001d18:	4603      	mov	r3, r0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e272      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8087 	beq.w	8001e52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d44:	4b92      	ldr	r3, [pc, #584]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d00c      	beq.n	8001d6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d50:	4b8f      	ldr	r3, [pc, #572]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 030c 	and.w	r3, r3, #12
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	d112      	bne.n	8001d82 <HAL_RCC_OscConfig+0x5e>
 8001d5c:	4b8c      	ldr	r3, [pc, #560]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d68:	d10b      	bne.n	8001d82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d6a:	4b89      	ldr	r3, [pc, #548]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d06c      	beq.n	8001e50 <HAL_RCC_OscConfig+0x12c>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d168      	bne.n	8001e50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e24c      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d8a:	d106      	bne.n	8001d9a <HAL_RCC_OscConfig+0x76>
 8001d8c:	4b80      	ldr	r3, [pc, #512]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a7f      	ldr	r2, [pc, #508]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	e02e      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x98>
 8001da2:	4b7b      	ldr	r3, [pc, #492]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a7a      	ldr	r2, [pc, #488]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b78      	ldr	r3, [pc, #480]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a77      	ldr	r2, [pc, #476]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e01d      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0xbc>
 8001dc6:	4b72      	ldr	r3, [pc, #456]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a71      	ldr	r2, [pc, #452]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b6f      	ldr	r3, [pc, #444]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a6e      	ldr	r2, [pc, #440]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0xd4>
 8001de0:	4b6b      	ldr	r3, [pc, #428]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a6a      	ldr	r2, [pc, #424]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	4b68      	ldr	r3, [pc, #416]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a67      	ldr	r2, [pc, #412]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d013      	beq.n	8001e28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7ff fe7e 	bl	8001b00 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e08:	f7ff fe7a 	bl	8001b00 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b64      	cmp	r3, #100	; 0x64
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e200      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e1a:	4b5d      	ldr	r3, [pc, #372]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0xe4>
 8001e26:	e014      	b.n	8001e52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e28:	f7ff fe6a 	bl	8001b00 <HAL_GetTick>
 8001e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fe66 	bl	8001b00 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	; 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e1ec      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e42:	4b53      	ldr	r3, [pc, #332]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x10c>
 8001e4e:	e000      	b.n	8001e52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d063      	beq.n	8001f26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e5e:	4b4c      	ldr	r3, [pc, #304]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00b      	beq.n	8001e82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e6a:	4b49      	ldr	r3, [pc, #292]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b08      	cmp	r3, #8
 8001e74:	d11c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x18c>
 8001e76:	4b46      	ldr	r3, [pc, #280]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d116      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e82:	4b43      	ldr	r3, [pc, #268]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f003 0302 	and.w	r3, r3, #2
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <HAL_RCC_OscConfig+0x176>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d001      	beq.n	8001e9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e1c0      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9a:	4b3d      	ldr	r3, [pc, #244]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4939      	ldr	r1, [pc, #228]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eae:	e03a      	b.n	8001f26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d020      	beq.n	8001efa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb8:	4b36      	ldr	r3, [pc, #216]	; (8001f94 <HAL_RCC_OscConfig+0x270>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ebe:	f7ff fe1f 	bl	8001b00 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec6:	f7ff fe1b 	bl	8001b00 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e1a1      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed8:	4b2d      	ldr	r3, [pc, #180]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f0      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4927      	ldr	r1, [pc, #156]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	600b      	str	r3, [r1, #0]
 8001ef8:	e015      	b.n	8001f26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001efa:	4b26      	ldr	r3, [pc, #152]	; (8001f94 <HAL_RCC_OscConfig+0x270>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7ff fdfe 	bl	8001b00 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f08:	f7ff fdfa 	bl	8001b00 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e180      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d03a      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d019      	beq.n	8001f6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f3a:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <HAL_RCC_OscConfig+0x274>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f40:	f7ff fdde 	bl	8001b00 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f48:	f7ff fdda 	bl	8001b00 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e160      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f5a:	4b0d      	ldr	r3, [pc, #52]	; (8001f90 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f66:	2001      	movs	r0, #1
 8001f68:	f000 fa9c 	bl	80024a4 <RCC_Delay>
 8001f6c:	e01c      	b.n	8001fa8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	; (8001f98 <HAL_RCC_OscConfig+0x274>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f74:	f7ff fdc4 	bl	8001b00 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f7a:	e00f      	b.n	8001f9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f7c:	f7ff fdc0 	bl	8001b00 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d908      	bls.n	8001f9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e146      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
 8001f8e:	bf00      	nop
 8001f90:	40021000 	.word	0x40021000
 8001f94:	42420000 	.word	0x42420000
 8001f98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f9c:	4b92      	ldr	r3, [pc, #584]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1e9      	bne.n	8001f7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 80a6 	beq.w	8002102 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fba:	4b8b      	ldr	r3, [pc, #556]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d10d      	bne.n	8001fe2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc6:	4b88      	ldr	r3, [pc, #544]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	4a87      	ldr	r2, [pc, #540]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	61d3      	str	r3, [r2, #28]
 8001fd2:	4b85      	ldr	r3, [pc, #532]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8001fd4:	69db      	ldr	r3, [r3, #28]
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	60bb      	str	r3, [r7, #8]
 8001fdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe2:	4b82      	ldr	r3, [pc, #520]	; (80021ec <HAL_RCC_OscConfig+0x4c8>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d118      	bne.n	8002020 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fee:	4b7f      	ldr	r3, [pc, #508]	; (80021ec <HAL_RCC_OscConfig+0x4c8>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a7e      	ldr	r2, [pc, #504]	; (80021ec <HAL_RCC_OscConfig+0x4c8>)
 8001ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ffa:	f7ff fd81 	bl	8001b00 <HAL_GetTick>
 8001ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002000:	e008      	b.n	8002014 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002002:	f7ff fd7d 	bl	8001b00 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b64      	cmp	r3, #100	; 0x64
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e103      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b75      	ldr	r3, [pc, #468]	; (80021ec <HAL_RCC_OscConfig+0x4c8>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0f0      	beq.n	8002002 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d106      	bne.n	8002036 <HAL_RCC_OscConfig+0x312>
 8002028:	4b6f      	ldr	r3, [pc, #444]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800202a:	6a1b      	ldr	r3, [r3, #32]
 800202c:	4a6e      	ldr	r2, [pc, #440]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6213      	str	r3, [r2, #32]
 8002034:	e02d      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d10c      	bne.n	8002058 <HAL_RCC_OscConfig+0x334>
 800203e:	4b6a      	ldr	r3, [pc, #424]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a69      	ldr	r2, [pc, #420]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002044:	f023 0301 	bic.w	r3, r3, #1
 8002048:	6213      	str	r3, [r2, #32]
 800204a:	4b67      	ldr	r3, [pc, #412]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	4a66      	ldr	r2, [pc, #408]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002050:	f023 0304 	bic.w	r3, r3, #4
 8002054:	6213      	str	r3, [r2, #32]
 8002056:	e01c      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	2b05      	cmp	r3, #5
 800205e:	d10c      	bne.n	800207a <HAL_RCC_OscConfig+0x356>
 8002060:	4b61      	ldr	r3, [pc, #388]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	4a60      	ldr	r2, [pc, #384]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002066:	f043 0304 	orr.w	r3, r3, #4
 800206a:	6213      	str	r3, [r2, #32]
 800206c:	4b5e      	ldr	r3, [pc, #376]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	4a5d      	ldr	r2, [pc, #372]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002072:	f043 0301 	orr.w	r3, r3, #1
 8002076:	6213      	str	r3, [r2, #32]
 8002078:	e00b      	b.n	8002092 <HAL_RCC_OscConfig+0x36e>
 800207a:	4b5b      	ldr	r3, [pc, #364]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	4a5a      	ldr	r2, [pc, #360]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002080:	f023 0301 	bic.w	r3, r3, #1
 8002084:	6213      	str	r3, [r2, #32]
 8002086:	4b58      	ldr	r3, [pc, #352]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	4a57      	ldr	r2, [pc, #348]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800208c:	f023 0304 	bic.w	r3, r3, #4
 8002090:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d015      	beq.n	80020c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209a:	f7ff fd31 	bl	8001b00 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a0:	e00a      	b.n	80020b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7ff fd2d 	bl	8001b00 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e0b1      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b8:	4b4b      	ldr	r3, [pc, #300]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d0ee      	beq.n	80020a2 <HAL_RCC_OscConfig+0x37e>
 80020c4:	e014      	b.n	80020f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c6:	f7ff fd1b 	bl	8001b00 <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020cc:	e00a      	b.n	80020e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ce:	f7ff fd17 	bl	8001b00 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020dc:	4293      	cmp	r3, r2
 80020de:	d901      	bls.n	80020e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	e09b      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e4:	4b40      	ldr	r3, [pc, #256]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	f003 0302 	and.w	r3, r3, #2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1ee      	bne.n	80020ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020f0:	7dfb      	ldrb	r3, [r7, #23]
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d105      	bne.n	8002102 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f6:	4b3c      	ldr	r3, [pc, #240]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	4a3b      	ldr	r2, [pc, #236]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002100:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69db      	ldr	r3, [r3, #28]
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 8087 	beq.w	800221a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800210c:	4b36      	ldr	r3, [pc, #216]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 030c 	and.w	r3, r3, #12
 8002114:	2b08      	cmp	r3, #8
 8002116:	d061      	beq.n	80021dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69db      	ldr	r3, [r3, #28]
 800211c:	2b02      	cmp	r3, #2
 800211e:	d146      	bne.n	80021ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002120:	4b33      	ldr	r3, [pc, #204]	; (80021f0 <HAL_RCC_OscConfig+0x4cc>)
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002126:	f7ff fceb 	bl	8001b00 <HAL_GetTick>
 800212a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800212c:	e008      	b.n	8002140 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212e:	f7ff fce7 	bl	8001b00 <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	2b02      	cmp	r3, #2
 800213a:	d901      	bls.n	8002140 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800213c:	2303      	movs	r3, #3
 800213e:	e06d      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002140:	4b29      	ldr	r3, [pc, #164]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f0      	bne.n	800212e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002154:	d108      	bne.n	8002168 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002156:	4b24      	ldr	r3, [pc, #144]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	4921      	ldr	r1, [pc, #132]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002168:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a19      	ldr	r1, [r3, #32]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002178:	430b      	orrs	r3, r1
 800217a:	491b      	ldr	r1, [pc, #108]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 800217c:	4313      	orrs	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002180:	4b1b      	ldr	r3, [pc, #108]	; (80021f0 <HAL_RCC_OscConfig+0x4cc>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002186:	f7ff fcbb 	bl	8001b00 <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218e:	f7ff fcb7 	bl	8001b00 <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b02      	cmp	r3, #2
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e03d      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x46a>
 80021ac:	e035      	b.n	800221a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ae:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <HAL_RCC_OscConfig+0x4cc>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b4:	f7ff fca4 	bl	8001b00 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021bc:	f7ff fca0 	bl	8001b00 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e026      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ce:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d1f0      	bne.n	80021bc <HAL_RCC_OscConfig+0x498>
 80021da:	e01e      	b.n	800221a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	69db      	ldr	r3, [r3, #28]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d107      	bne.n	80021f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e019      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40007000 	.word	0x40007000
 80021f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <HAL_RCC_OscConfig+0x500>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	429a      	cmp	r2, r3
 8002206:	d106      	bne.n	8002216 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002212:	429a      	cmp	r2, r3
 8002214:	d001      	beq.n	800221a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e000      	b.n	800221c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40021000 	.word	0x40021000

08002228 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
 8002230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0d0      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800223c:	4b6a      	ldr	r3, [pc, #424]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d910      	bls.n	800226c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800224a:	4b67      	ldr	r3, [pc, #412]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f023 0207 	bic.w	r2, r3, #7
 8002252:	4965      	ldr	r1, [pc, #404]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	4313      	orrs	r3, r2
 8002258:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800225a:	4b63      	ldr	r3, [pc, #396]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d001      	beq.n	800226c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e0b8      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	2b00      	cmp	r3, #0
 8002276:	d020      	beq.n	80022ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	2b00      	cmp	r3, #0
 8002282:	d005      	beq.n	8002290 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002284:	4b59      	ldr	r3, [pc, #356]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	4a58      	ldr	r2, [pc, #352]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800228e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0308 	and.w	r3, r3, #8
 8002298:	2b00      	cmp	r3, #0
 800229a:	d005      	beq.n	80022a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800229c:	4b53      	ldr	r3, [pc, #332]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4a52      	ldr	r2, [pc, #328]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a8:	4b50      	ldr	r3, [pc, #320]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	494d      	ldr	r1, [pc, #308]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d040      	beq.n	8002348 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d107      	bne.n	80022de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	4b47      	ldr	r3, [pc, #284]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d115      	bne.n	8002306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e07f      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d107      	bne.n	80022f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e6:	4b41      	ldr	r3, [pc, #260]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d109      	bne.n	8002306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e073      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f6:	4b3d      	ldr	r3, [pc, #244]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e06b      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002306:	4b39      	ldr	r3, [pc, #228]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f023 0203 	bic.w	r2, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	4936      	ldr	r1, [pc, #216]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002314:	4313      	orrs	r3, r2
 8002316:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002318:	f7ff fbf2 	bl	8001b00 <HAL_GetTick>
 800231c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231e:	e00a      	b.n	8002336 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002320:	f7ff fbee 	bl	8001b00 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	f241 3288 	movw	r2, #5000	; 0x1388
 800232e:	4293      	cmp	r3, r2
 8002330:	d901      	bls.n	8002336 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e053      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002336:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f003 020c 	and.w	r2, r3, #12
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	429a      	cmp	r2, r3
 8002346:	d1eb      	bne.n	8002320 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002348:	4b27      	ldr	r3, [pc, #156]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	429a      	cmp	r2, r3
 8002354:	d210      	bcs.n	8002378 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002356:	4b24      	ldr	r3, [pc, #144]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f023 0207 	bic.w	r2, r3, #7
 800235e:	4922      	ldr	r1, [pc, #136]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002366:	4b20      	ldr	r3, [pc, #128]	; (80023e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	429a      	cmp	r2, r3
 8002372:	d001      	beq.n	8002378 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e032      	b.n	80023de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f003 0304 	and.w	r3, r3, #4
 8002380:	2b00      	cmp	r3, #0
 8002382:	d008      	beq.n	8002396 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002384:	4b19      	ldr	r3, [pc, #100]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	4916      	ldr	r1, [pc, #88]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	4313      	orrs	r3, r2
 8002394:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d009      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023a2:	4b12      	ldr	r3, [pc, #72]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	490e      	ldr	r1, [pc, #56]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023b6:	f000 f821 	bl	80023fc <HAL_RCC_GetSysClockFreq>
 80023ba:	4602      	mov	r2, r0
 80023bc:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	490a      	ldr	r1, [pc, #40]	; (80023f0 <HAL_RCC_ClockConfig+0x1c8>)
 80023c8:	5ccb      	ldrb	r3, [r1, r3]
 80023ca:	fa22 f303 	lsr.w	r3, r2, r3
 80023ce:	4a09      	ldr	r2, [pc, #36]	; (80023f4 <HAL_RCC_ClockConfig+0x1cc>)
 80023d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <HAL_RCC_ClockConfig+0x1d0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff fb50 	bl	8001a7c <HAL_InitTick>

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40022000 	.word	0x40022000
 80023ec:	40021000 	.word	0x40021000
 80023f0:	08003cb8 	.word	0x08003cb8
 80023f4:	20000000 	.word	0x20000000
 80023f8:	20000004 	.word	0x20000004

080023fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b087      	sub	sp, #28
 8002400:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002416:	4b1e      	ldr	r3, [pc, #120]	; (8002490 <HAL_RCC_GetSysClockFreq+0x94>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	2b04      	cmp	r3, #4
 8002424:	d002      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0x30>
 8002426:	2b08      	cmp	r3, #8
 8002428:	d003      	beq.n	8002432 <HAL_RCC_GetSysClockFreq+0x36>
 800242a:	e027      	b.n	800247c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800242c:	4b19      	ldr	r3, [pc, #100]	; (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	613b      	str	r3, [r7, #16]
      break;
 8002430:	e027      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	0c9b      	lsrs	r3, r3, #18
 8002436:	f003 030f 	and.w	r3, r3, #15
 800243a:	4a17      	ldr	r2, [pc, #92]	; (8002498 <HAL_RCC_GetSysClockFreq+0x9c>)
 800243c:	5cd3      	ldrb	r3, [r2, r3]
 800243e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d010      	beq.n	800246c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800244a:	4b11      	ldr	r3, [pc, #68]	; (8002490 <HAL_RCC_GetSysClockFreq+0x94>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	0c5b      	lsrs	r3, r3, #17
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	4a11      	ldr	r2, [pc, #68]	; (800249c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002456:	5cd3      	ldrb	r3, [r2, r3]
 8002458:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a0d      	ldr	r2, [pc, #52]	; (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800245e:	fb03 f202 	mul.w	r2, r3, r2
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	fbb2 f3f3 	udiv	r3, r2, r3
 8002468:	617b      	str	r3, [r7, #20]
 800246a:	e004      	b.n	8002476 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	4a0c      	ldr	r2, [pc, #48]	; (80024a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002470:	fb02 f303 	mul.w	r3, r2, r3
 8002474:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	613b      	str	r3, [r7, #16]
      break;
 800247a:	e002      	b.n	8002482 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800247c:	4b05      	ldr	r3, [pc, #20]	; (8002494 <HAL_RCC_GetSysClockFreq+0x98>)
 800247e:	613b      	str	r3, [r7, #16]
      break;
 8002480:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002482:	693b      	ldr	r3, [r7, #16]
}
 8002484:	4618      	mov	r0, r3
 8002486:	371c      	adds	r7, #28
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40021000 	.word	0x40021000
 8002494:	007a1200 	.word	0x007a1200
 8002498:	08003cc8 	.word	0x08003cc8
 800249c:	08003cd8 	.word	0x08003cd8
 80024a0:	003d0900 	.word	0x003d0900

080024a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024ac:	4b0a      	ldr	r3, [pc, #40]	; (80024d8 <RCC_Delay+0x34>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <RCC_Delay+0x38>)
 80024b2:	fba2 2303 	umull	r2, r3, r2, r3
 80024b6:	0a5b      	lsrs	r3, r3, #9
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	fb02 f303 	mul.w	r3, r2, r3
 80024be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024c0:	bf00      	nop
  }
  while (Delay --);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1e5a      	subs	r2, r3, #1
 80024c6:	60fa      	str	r2, [r7, #12]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d1f9      	bne.n	80024c0 <RCC_Delay+0x1c>
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	20000000 	.word	0x20000000
 80024dc:	10624dd3 	.word	0x10624dd3

080024e0 <memset>:
 80024e0:	4603      	mov	r3, r0
 80024e2:	4402      	add	r2, r0
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d100      	bne.n	80024ea <memset+0xa>
 80024e8:	4770      	bx	lr
 80024ea:	f803 1b01 	strb.w	r1, [r3], #1
 80024ee:	e7f9      	b.n	80024e4 <memset+0x4>

080024f0 <__errno>:
 80024f0:	4b01      	ldr	r3, [pc, #4]	; (80024f8 <__errno+0x8>)
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000058 	.word	0x20000058

080024fc <__libc_init_array>:
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	2600      	movs	r6, #0
 8002500:	4d0c      	ldr	r5, [pc, #48]	; (8002534 <__libc_init_array+0x38>)
 8002502:	4c0d      	ldr	r4, [pc, #52]	; (8002538 <__libc_init_array+0x3c>)
 8002504:	1b64      	subs	r4, r4, r5
 8002506:	10a4      	asrs	r4, r4, #2
 8002508:	42a6      	cmp	r6, r4
 800250a:	d109      	bne.n	8002520 <__libc_init_array+0x24>
 800250c:	f001 fbc8 	bl	8003ca0 <_init>
 8002510:	2600      	movs	r6, #0
 8002512:	4d0a      	ldr	r5, [pc, #40]	; (800253c <__libc_init_array+0x40>)
 8002514:	4c0a      	ldr	r4, [pc, #40]	; (8002540 <__libc_init_array+0x44>)
 8002516:	1b64      	subs	r4, r4, r5
 8002518:	10a4      	asrs	r4, r4, #2
 800251a:	42a6      	cmp	r6, r4
 800251c:	d105      	bne.n	800252a <__libc_init_array+0x2e>
 800251e:	bd70      	pop	{r4, r5, r6, pc}
 8002520:	f855 3b04 	ldr.w	r3, [r5], #4
 8002524:	4798      	blx	r3
 8002526:	3601      	adds	r6, #1
 8002528:	e7ee      	b.n	8002508 <__libc_init_array+0xc>
 800252a:	f855 3b04 	ldr.w	r3, [r5], #4
 800252e:	4798      	blx	r3
 8002530:	3601      	adds	r6, #1
 8002532:	e7f2      	b.n	800251a <__libc_init_array+0x1e>
 8002534:	08003eb8 	.word	0x08003eb8
 8002538:	08003eb8 	.word	0x08003eb8
 800253c:	08003eb8 	.word	0x08003eb8
 8002540:	08003ebc 	.word	0x08003ebc

08002544 <acos>:
 8002544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002546:	4604      	mov	r4, r0
 8002548:	460d      	mov	r5, r1
 800254a:	f000 fb2d 	bl	8002ba8 <__ieee754_acos>
 800254e:	4622      	mov	r2, r4
 8002550:	4606      	mov	r6, r0
 8002552:	460f      	mov	r7, r1
 8002554:	462b      	mov	r3, r5
 8002556:	4620      	mov	r0, r4
 8002558:	4629      	mov	r1, r5
 800255a:	f7fe fb03 	bl	8000b64 <__aeabi_dcmpun>
 800255e:	b988      	cbnz	r0, 8002584 <acos+0x40>
 8002560:	4620      	mov	r0, r4
 8002562:	4629      	mov	r1, r5
 8002564:	f000 f880 	bl	8002668 <fabs>
 8002568:	2200      	movs	r2, #0
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <acos+0x48>)
 800256c:	f7fe faf0 	bl	8000b50 <__aeabi_dcmpgt>
 8002570:	b140      	cbz	r0, 8002584 <acos+0x40>
 8002572:	f7ff ffbd 	bl	80024f0 <__errno>
 8002576:	2321      	movs	r3, #33	; 0x21
 8002578:	6003      	str	r3, [r0, #0]
 800257a:	4805      	ldr	r0, [pc, #20]	; (8002590 <acos+0x4c>)
 800257c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002580:	f000 b8bc 	b.w	80026fc <nan>
 8002584:	4630      	mov	r0, r6
 8002586:	4639      	mov	r1, r7
 8002588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800258a:	bf00      	nop
 800258c:	3ff00000 	.word	0x3ff00000
 8002590:	08003cda 	.word	0x08003cda

08002594 <sqrt>:
 8002594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002596:	4606      	mov	r6, r0
 8002598:	460f      	mov	r7, r1
 800259a:	f000 f8b5 	bl	8002708 <__ieee754_sqrt>
 800259e:	4632      	mov	r2, r6
 80025a0:	4604      	mov	r4, r0
 80025a2:	460d      	mov	r5, r1
 80025a4:	463b      	mov	r3, r7
 80025a6:	4630      	mov	r0, r6
 80025a8:	4639      	mov	r1, r7
 80025aa:	f7fe fadb 	bl	8000b64 <__aeabi_dcmpun>
 80025ae:	b990      	cbnz	r0, 80025d6 <sqrt+0x42>
 80025b0:	2200      	movs	r2, #0
 80025b2:	2300      	movs	r3, #0
 80025b4:	4630      	mov	r0, r6
 80025b6:	4639      	mov	r1, r7
 80025b8:	f7fe faac 	bl	8000b14 <__aeabi_dcmplt>
 80025bc:	b158      	cbz	r0, 80025d6 <sqrt+0x42>
 80025be:	f7ff ff97 	bl	80024f0 <__errno>
 80025c2:	2321      	movs	r3, #33	; 0x21
 80025c4:	2200      	movs	r2, #0
 80025c6:	6003      	str	r3, [r0, #0]
 80025c8:	2300      	movs	r3, #0
 80025ca:	4610      	mov	r0, r2
 80025cc:	4619      	mov	r1, r3
 80025ce:	f7fe f959 	bl	8000884 <__aeabi_ddiv>
 80025d2:	4604      	mov	r4, r0
 80025d4:	460d      	mov	r5, r1
 80025d6:	4620      	mov	r0, r4
 80025d8:	4629      	mov	r1, r5
 80025da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080025dc <cos>:
 80025dc:	b530      	push	{r4, r5, lr}
 80025de:	4a20      	ldr	r2, [pc, #128]	; (8002660 <cos+0x84>)
 80025e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80025e4:	4293      	cmp	r3, r2
 80025e6:	b087      	sub	sp, #28
 80025e8:	dc06      	bgt.n	80025f8 <cos+0x1c>
 80025ea:	2200      	movs	r2, #0
 80025ec:	2300      	movs	r3, #0
 80025ee:	b007      	add	sp, #28
 80025f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80025f4:	f000 b960 	b.w	80028b8 <__kernel_cos>
 80025f8:	4a1a      	ldr	r2, [pc, #104]	; (8002664 <cos+0x88>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	dd05      	ble.n	800260a <cos+0x2e>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	f7fd fe5d 	bl	80002c0 <__aeabi_dsub>
 8002606:	b007      	add	sp, #28
 8002608:	bd30      	pop	{r4, r5, pc}
 800260a:	aa02      	add	r2, sp, #8
 800260c:	f000 fd18 	bl	8003040 <__ieee754_rem_pio2>
 8002610:	f000 0003 	and.w	r0, r0, #3
 8002614:	2801      	cmp	r0, #1
 8002616:	d009      	beq.n	800262c <cos+0x50>
 8002618:	2802      	cmp	r0, #2
 800261a:	d011      	beq.n	8002640 <cos+0x64>
 800261c:	b9b8      	cbnz	r0, 800264e <cos+0x72>
 800261e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002622:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002626:	f000 f947 	bl	80028b8 <__kernel_cos>
 800262a:	e7ec      	b.n	8002606 <cos+0x2a>
 800262c:	9000      	str	r0, [sp, #0]
 800262e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002636:	f000 f9ff 	bl	8002a38 <__kernel_sin>
 800263a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800263e:	e7e2      	b.n	8002606 <cos+0x2a>
 8002640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002644:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002648:	f000 f936 	bl	80028b8 <__kernel_cos>
 800264c:	e7f5      	b.n	800263a <cos+0x5e>
 800264e:	2301      	movs	r3, #1
 8002650:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800265a:	f000 f9ed 	bl	8002a38 <__kernel_sin>
 800265e:	e7d2      	b.n	8002606 <cos+0x2a>
 8002660:	3fe921fb 	.word	0x3fe921fb
 8002664:	7fefffff 	.word	0x7fefffff

08002668 <fabs>:
 8002668:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800266c:	4619      	mov	r1, r3
 800266e:	4770      	bx	lr

08002670 <sin>:
 8002670:	b530      	push	{r4, r5, lr}
 8002672:	4a20      	ldr	r2, [pc, #128]	; (80026f4 <sin+0x84>)
 8002674:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002678:	4293      	cmp	r3, r2
 800267a:	b087      	sub	sp, #28
 800267c:	dc06      	bgt.n	800268c <sin+0x1c>
 800267e:	2300      	movs	r3, #0
 8002680:	2200      	movs	r2, #0
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	2300      	movs	r3, #0
 8002686:	f000 f9d7 	bl	8002a38 <__kernel_sin>
 800268a:	e006      	b.n	800269a <sin+0x2a>
 800268c:	4a1a      	ldr	r2, [pc, #104]	; (80026f8 <sin+0x88>)
 800268e:	4293      	cmp	r3, r2
 8002690:	dd05      	ble.n	800269e <sin+0x2e>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	f7fd fe13 	bl	80002c0 <__aeabi_dsub>
 800269a:	b007      	add	sp, #28
 800269c:	bd30      	pop	{r4, r5, pc}
 800269e:	aa02      	add	r2, sp, #8
 80026a0:	f000 fcce 	bl	8003040 <__ieee754_rem_pio2>
 80026a4:	f000 0003 	and.w	r0, r0, #3
 80026a8:	2801      	cmp	r0, #1
 80026aa:	d009      	beq.n	80026c0 <sin+0x50>
 80026ac:	2802      	cmp	r0, #2
 80026ae:	d00e      	beq.n	80026ce <sin+0x5e>
 80026b0:	b9c0      	cbnz	r0, 80026e4 <sin+0x74>
 80026b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026b6:	2301      	movs	r3, #1
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026be:	e7e2      	b.n	8002686 <sin+0x16>
 80026c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026c8:	f000 f8f6 	bl	80028b8 <__kernel_cos>
 80026cc:	e7e5      	b.n	800269a <sin+0x2a>
 80026ce:	2301      	movs	r3, #1
 80026d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026da:	f000 f9ad 	bl	8002a38 <__kernel_sin>
 80026de:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80026e2:	e7da      	b.n	800269a <sin+0x2a>
 80026e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80026ec:	f000 f8e4 	bl	80028b8 <__kernel_cos>
 80026f0:	e7f5      	b.n	80026de <sin+0x6e>
 80026f2:	bf00      	nop
 80026f4:	3fe921fb 	.word	0x3fe921fb
 80026f8:	7fefffff 	.word	0x7fefffff

080026fc <nan>:
 80026fc:	2000      	movs	r0, #0
 80026fe:	4901      	ldr	r1, [pc, #4]	; (8002704 <nan+0x8>)
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	7ff80000 	.word	0x7ff80000

08002708 <__ieee754_sqrt>:
 8002708:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 80028ac <__ieee754_sqrt+0x1a4>
 800270c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002710:	ea3c 0c01 	bics.w	ip, ip, r1
 8002714:	460b      	mov	r3, r1
 8002716:	4606      	mov	r6, r0
 8002718:	460d      	mov	r5, r1
 800271a:	460a      	mov	r2, r1
 800271c:	4604      	mov	r4, r0
 800271e:	d10e      	bne.n	800273e <__ieee754_sqrt+0x36>
 8002720:	4602      	mov	r2, r0
 8002722:	f7fd ff85 	bl	8000630 <__aeabi_dmul>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4630      	mov	r0, r6
 800272c:	4629      	mov	r1, r5
 800272e:	f7fd fdc9 	bl	80002c4 <__adddf3>
 8002732:	4606      	mov	r6, r0
 8002734:	460d      	mov	r5, r1
 8002736:	4630      	mov	r0, r6
 8002738:	4629      	mov	r1, r5
 800273a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800273e:	2900      	cmp	r1, #0
 8002740:	dc0d      	bgt.n	800275e <__ieee754_sqrt+0x56>
 8002742:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8002746:	ea5c 0c00 	orrs.w	ip, ip, r0
 800274a:	d0f4      	beq.n	8002736 <__ieee754_sqrt+0x2e>
 800274c:	b139      	cbz	r1, 800275e <__ieee754_sqrt+0x56>
 800274e:	4602      	mov	r2, r0
 8002750:	f7fd fdb6 	bl	80002c0 <__aeabi_dsub>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	f7fe f894 	bl	8000884 <__aeabi_ddiv>
 800275c:	e7e9      	b.n	8002732 <__ieee754_sqrt+0x2a>
 800275e:	1512      	asrs	r2, r2, #20
 8002760:	f000 8089 	beq.w	8002876 <__ieee754_sqrt+0x16e>
 8002764:	2500      	movs	r5, #0
 8002766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800276a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800276e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002772:	07d2      	lsls	r2, r2, #31
 8002774:	bf5c      	itt	pl
 8002776:	005b      	lslpl	r3, r3, #1
 8002778:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800277c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002780:	bf58      	it	pl
 8002782:	0064      	lslpl	r4, r4, #1
 8002784:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8002788:	0062      	lsls	r2, r4, #1
 800278a:	2016      	movs	r0, #22
 800278c:	4629      	mov	r1, r5
 800278e:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 8002792:	1076      	asrs	r6, r6, #1
 8002794:	190f      	adds	r7, r1, r4
 8002796:	429f      	cmp	r7, r3
 8002798:	bfde      	ittt	le
 800279a:	1bdb      	suble	r3, r3, r7
 800279c:	1939      	addle	r1, r7, r4
 800279e:	192d      	addle	r5, r5, r4
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	3801      	subs	r0, #1
 80027a4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80027a8:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80027ac:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80027b0:	d1f0      	bne.n	8002794 <__ieee754_sqrt+0x8c>
 80027b2:	4604      	mov	r4, r0
 80027b4:	2720      	movs	r7, #32
 80027b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80027ba:	428b      	cmp	r3, r1
 80027bc:	eb0c 0e00 	add.w	lr, ip, r0
 80027c0:	dc02      	bgt.n	80027c8 <__ieee754_sqrt+0xc0>
 80027c2:	d113      	bne.n	80027ec <__ieee754_sqrt+0xe4>
 80027c4:	4596      	cmp	lr, r2
 80027c6:	d811      	bhi.n	80027ec <__ieee754_sqrt+0xe4>
 80027c8:	f1be 0f00 	cmp.w	lr, #0
 80027cc:	eb0e 000c 	add.w	r0, lr, ip
 80027d0:	da56      	bge.n	8002880 <__ieee754_sqrt+0x178>
 80027d2:	2800      	cmp	r0, #0
 80027d4:	db54      	blt.n	8002880 <__ieee754_sqrt+0x178>
 80027d6:	f101 0801 	add.w	r8, r1, #1
 80027da:	1a5b      	subs	r3, r3, r1
 80027dc:	4641      	mov	r1, r8
 80027de:	4596      	cmp	lr, r2
 80027e0:	bf88      	it	hi
 80027e2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80027e6:	eba2 020e 	sub.w	r2, r2, lr
 80027ea:	4464      	add	r4, ip
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	3f01      	subs	r7, #1
 80027f0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 80027f4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80027f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80027fc:	d1dd      	bne.n	80027ba <__ieee754_sqrt+0xb2>
 80027fe:	4313      	orrs	r3, r2
 8002800:	d01b      	beq.n	800283a <__ieee754_sqrt+0x132>
 8002802:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 80028b0 <__ieee754_sqrt+0x1a8>
 8002806:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 80028b4 <__ieee754_sqrt+0x1ac>
 800280a:	e9da 0100 	ldrd	r0, r1, [sl]
 800280e:	e9db 2300 	ldrd	r2, r3, [fp]
 8002812:	f7fd fd55 	bl	80002c0 <__aeabi_dsub>
 8002816:	e9da 8900 	ldrd	r8, r9, [sl]
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4640      	mov	r0, r8
 8002820:	4649      	mov	r1, r9
 8002822:	f7fe f981 	bl	8000b28 <__aeabi_dcmple>
 8002826:	b140      	cbz	r0, 800283a <__ieee754_sqrt+0x132>
 8002828:	e9da 0100 	ldrd	r0, r1, [sl]
 800282c:	e9db 2300 	ldrd	r2, r3, [fp]
 8002830:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002834:	d126      	bne.n	8002884 <__ieee754_sqrt+0x17c>
 8002836:	463c      	mov	r4, r7
 8002838:	3501      	adds	r5, #1
 800283a:	106b      	asrs	r3, r5, #1
 800283c:	0864      	lsrs	r4, r4, #1
 800283e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8002842:	07ea      	lsls	r2, r5, #31
 8002844:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8002848:	bf48      	it	mi
 800284a:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800284e:	4620      	mov	r0, r4
 8002850:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8002854:	e76d      	b.n	8002732 <__ieee754_sqrt+0x2a>
 8002856:	0ae3      	lsrs	r3, r4, #11
 8002858:	3915      	subs	r1, #21
 800285a:	0564      	lsls	r4, r4, #21
 800285c:	2b00      	cmp	r3, #0
 800285e:	d0fa      	beq.n	8002856 <__ieee754_sqrt+0x14e>
 8002860:	02d8      	lsls	r0, r3, #11
 8002862:	d50a      	bpl.n	800287a <__ieee754_sqrt+0x172>
 8002864:	f1c2 0020 	rsb	r0, r2, #32
 8002868:	fa24 f000 	lsr.w	r0, r4, r0
 800286c:	1e55      	subs	r5, r2, #1
 800286e:	4094      	lsls	r4, r2
 8002870:	4303      	orrs	r3, r0
 8002872:	1b4a      	subs	r2, r1, r5
 8002874:	e776      	b.n	8002764 <__ieee754_sqrt+0x5c>
 8002876:	4611      	mov	r1, r2
 8002878:	e7f0      	b.n	800285c <__ieee754_sqrt+0x154>
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	3201      	adds	r2, #1
 800287e:	e7ef      	b.n	8002860 <__ieee754_sqrt+0x158>
 8002880:	4688      	mov	r8, r1
 8002882:	e7aa      	b.n	80027da <__ieee754_sqrt+0xd2>
 8002884:	f7fd fd1e 	bl	80002c4 <__adddf3>
 8002888:	e9da 8900 	ldrd	r8, r9, [sl]
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4640      	mov	r0, r8
 8002892:	4649      	mov	r1, r9
 8002894:	f7fe f93e 	bl	8000b14 <__aeabi_dcmplt>
 8002898:	b120      	cbz	r0, 80028a4 <__ieee754_sqrt+0x19c>
 800289a:	1ca1      	adds	r1, r4, #2
 800289c:	bf08      	it	eq
 800289e:	3501      	addeq	r5, #1
 80028a0:	3402      	adds	r4, #2
 80028a2:	e7ca      	b.n	800283a <__ieee754_sqrt+0x132>
 80028a4:	3401      	adds	r4, #1
 80028a6:	f024 0401 	bic.w	r4, r4, #1
 80028aa:	e7c6      	b.n	800283a <__ieee754_sqrt+0x132>
 80028ac:	7ff00000 	.word	0x7ff00000
 80028b0:	20000060 	.word	0x20000060
 80028b4:	20000068 	.word	0x20000068

080028b8 <__kernel_cos>:
 80028b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028bc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80028c0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80028c4:	4680      	mov	r8, r0
 80028c6:	460f      	mov	r7, r1
 80028c8:	e9cd 2300 	strd	r2, r3, [sp]
 80028cc:	da04      	bge.n	80028d8 <__kernel_cos+0x20>
 80028ce:	f7fe f95f 	bl	8000b90 <__aeabi_d2iz>
 80028d2:	2800      	cmp	r0, #0
 80028d4:	f000 8086 	beq.w	80029e4 <__kernel_cos+0x12c>
 80028d8:	4642      	mov	r2, r8
 80028da:	463b      	mov	r3, r7
 80028dc:	4640      	mov	r0, r8
 80028de:	4639      	mov	r1, r7
 80028e0:	f7fd fea6 	bl	8000630 <__aeabi_dmul>
 80028e4:	2200      	movs	r2, #0
 80028e6:	4b4e      	ldr	r3, [pc, #312]	; (8002a20 <__kernel_cos+0x168>)
 80028e8:	4604      	mov	r4, r0
 80028ea:	460d      	mov	r5, r1
 80028ec:	f7fd fea0 	bl	8000630 <__aeabi_dmul>
 80028f0:	a33f      	add	r3, pc, #252	; (adr r3, 80029f0 <__kernel_cos+0x138>)
 80028f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f6:	4682      	mov	sl, r0
 80028f8:	468b      	mov	fp, r1
 80028fa:	4620      	mov	r0, r4
 80028fc:	4629      	mov	r1, r5
 80028fe:	f7fd fe97 	bl	8000630 <__aeabi_dmul>
 8002902:	a33d      	add	r3, pc, #244	; (adr r3, 80029f8 <__kernel_cos+0x140>)
 8002904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002908:	f7fd fcdc 	bl	80002c4 <__adddf3>
 800290c:	4622      	mov	r2, r4
 800290e:	462b      	mov	r3, r5
 8002910:	f7fd fe8e 	bl	8000630 <__aeabi_dmul>
 8002914:	a33a      	add	r3, pc, #232	; (adr r3, 8002a00 <__kernel_cos+0x148>)
 8002916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291a:	f7fd fcd1 	bl	80002c0 <__aeabi_dsub>
 800291e:	4622      	mov	r2, r4
 8002920:	462b      	mov	r3, r5
 8002922:	f7fd fe85 	bl	8000630 <__aeabi_dmul>
 8002926:	a338      	add	r3, pc, #224	; (adr r3, 8002a08 <__kernel_cos+0x150>)
 8002928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292c:	f7fd fcca 	bl	80002c4 <__adddf3>
 8002930:	4622      	mov	r2, r4
 8002932:	462b      	mov	r3, r5
 8002934:	f7fd fe7c 	bl	8000630 <__aeabi_dmul>
 8002938:	a335      	add	r3, pc, #212	; (adr r3, 8002a10 <__kernel_cos+0x158>)
 800293a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293e:	f7fd fcbf 	bl	80002c0 <__aeabi_dsub>
 8002942:	4622      	mov	r2, r4
 8002944:	462b      	mov	r3, r5
 8002946:	f7fd fe73 	bl	8000630 <__aeabi_dmul>
 800294a:	a333      	add	r3, pc, #204	; (adr r3, 8002a18 <__kernel_cos+0x160>)
 800294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002950:	f7fd fcb8 	bl	80002c4 <__adddf3>
 8002954:	4622      	mov	r2, r4
 8002956:	462b      	mov	r3, r5
 8002958:	f7fd fe6a 	bl	8000630 <__aeabi_dmul>
 800295c:	4622      	mov	r2, r4
 800295e:	462b      	mov	r3, r5
 8002960:	f7fd fe66 	bl	8000630 <__aeabi_dmul>
 8002964:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002968:	4604      	mov	r4, r0
 800296a:	460d      	mov	r5, r1
 800296c:	4640      	mov	r0, r8
 800296e:	4639      	mov	r1, r7
 8002970:	f7fd fe5e 	bl	8000630 <__aeabi_dmul>
 8002974:	460b      	mov	r3, r1
 8002976:	4602      	mov	r2, r0
 8002978:	4629      	mov	r1, r5
 800297a:	4620      	mov	r0, r4
 800297c:	f7fd fca0 	bl	80002c0 <__aeabi_dsub>
 8002980:	4b28      	ldr	r3, [pc, #160]	; (8002a24 <__kernel_cos+0x16c>)
 8002982:	4680      	mov	r8, r0
 8002984:	429e      	cmp	r6, r3
 8002986:	4689      	mov	r9, r1
 8002988:	dc0e      	bgt.n	80029a8 <__kernel_cos+0xf0>
 800298a:	4602      	mov	r2, r0
 800298c:	460b      	mov	r3, r1
 800298e:	4650      	mov	r0, sl
 8002990:	4659      	mov	r1, fp
 8002992:	f7fd fc95 	bl	80002c0 <__aeabi_dsub>
 8002996:	4602      	mov	r2, r0
 8002998:	2000      	movs	r0, #0
 800299a:	460b      	mov	r3, r1
 800299c:	4922      	ldr	r1, [pc, #136]	; (8002a28 <__kernel_cos+0x170>)
 800299e:	f7fd fc8f 	bl	80002c0 <__aeabi_dsub>
 80029a2:	b003      	add	sp, #12
 80029a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029a8:	2400      	movs	r4, #0
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <__kernel_cos+0x174>)
 80029ac:	4622      	mov	r2, r4
 80029ae:	429e      	cmp	r6, r3
 80029b0:	bfcc      	ite	gt
 80029b2:	4d1f      	ldrgt	r5, [pc, #124]	; (8002a30 <__kernel_cos+0x178>)
 80029b4:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80029b8:	462b      	mov	r3, r5
 80029ba:	2000      	movs	r0, #0
 80029bc:	491a      	ldr	r1, [pc, #104]	; (8002a28 <__kernel_cos+0x170>)
 80029be:	f7fd fc7f 	bl	80002c0 <__aeabi_dsub>
 80029c2:	4622      	mov	r2, r4
 80029c4:	4606      	mov	r6, r0
 80029c6:	460f      	mov	r7, r1
 80029c8:	462b      	mov	r3, r5
 80029ca:	4650      	mov	r0, sl
 80029cc:	4659      	mov	r1, fp
 80029ce:	f7fd fc77 	bl	80002c0 <__aeabi_dsub>
 80029d2:	4642      	mov	r2, r8
 80029d4:	464b      	mov	r3, r9
 80029d6:	f7fd fc73 	bl	80002c0 <__aeabi_dsub>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4630      	mov	r0, r6
 80029e0:	4639      	mov	r1, r7
 80029e2:	e7dc      	b.n	800299e <__kernel_cos+0xe6>
 80029e4:	2000      	movs	r0, #0
 80029e6:	4910      	ldr	r1, [pc, #64]	; (8002a28 <__kernel_cos+0x170>)
 80029e8:	e7db      	b.n	80029a2 <__kernel_cos+0xea>
 80029ea:	bf00      	nop
 80029ec:	f3af 8000 	nop.w
 80029f0:	be8838d4 	.word	0xbe8838d4
 80029f4:	bda8fae9 	.word	0xbda8fae9
 80029f8:	bdb4b1c4 	.word	0xbdb4b1c4
 80029fc:	3e21ee9e 	.word	0x3e21ee9e
 8002a00:	809c52ad 	.word	0x809c52ad
 8002a04:	3e927e4f 	.word	0x3e927e4f
 8002a08:	19cb1590 	.word	0x19cb1590
 8002a0c:	3efa01a0 	.word	0x3efa01a0
 8002a10:	16c15177 	.word	0x16c15177
 8002a14:	3f56c16c 	.word	0x3f56c16c
 8002a18:	5555554c 	.word	0x5555554c
 8002a1c:	3fa55555 	.word	0x3fa55555
 8002a20:	3fe00000 	.word	0x3fe00000
 8002a24:	3fd33332 	.word	0x3fd33332
 8002a28:	3ff00000 	.word	0x3ff00000
 8002a2c:	3fe90000 	.word	0x3fe90000
 8002a30:	3fd20000 	.word	0x3fd20000
 8002a34:	00000000 	.word	0x00000000

08002a38 <__kernel_sin>:
 8002a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a3c:	b086      	sub	sp, #24
 8002a3e:	e9cd 2300 	strd	r2, r3, [sp]
 8002a42:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002a46:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8002a4a:	4682      	mov	sl, r0
 8002a4c:	460c      	mov	r4, r1
 8002a4e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8002a50:	da03      	bge.n	8002a5a <__kernel_sin+0x22>
 8002a52:	f7fe f89d 	bl	8000b90 <__aeabi_d2iz>
 8002a56:	2800      	cmp	r0, #0
 8002a58:	d050      	beq.n	8002afc <__kernel_sin+0xc4>
 8002a5a:	4652      	mov	r2, sl
 8002a5c:	4623      	mov	r3, r4
 8002a5e:	4650      	mov	r0, sl
 8002a60:	4621      	mov	r1, r4
 8002a62:	f7fd fde5 	bl	8000630 <__aeabi_dmul>
 8002a66:	4606      	mov	r6, r0
 8002a68:	460f      	mov	r7, r1
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4650      	mov	r0, sl
 8002a70:	4621      	mov	r1, r4
 8002a72:	f7fd fddd 	bl	8000630 <__aeabi_dmul>
 8002a76:	a33e      	add	r3, pc, #248	; (adr r3, 8002b70 <__kernel_sin+0x138>)
 8002a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7c:	4680      	mov	r8, r0
 8002a7e:	4689      	mov	r9, r1
 8002a80:	4630      	mov	r0, r6
 8002a82:	4639      	mov	r1, r7
 8002a84:	f7fd fdd4 	bl	8000630 <__aeabi_dmul>
 8002a88:	a33b      	add	r3, pc, #236	; (adr r3, 8002b78 <__kernel_sin+0x140>)
 8002a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8e:	f7fd fc17 	bl	80002c0 <__aeabi_dsub>
 8002a92:	4632      	mov	r2, r6
 8002a94:	463b      	mov	r3, r7
 8002a96:	f7fd fdcb 	bl	8000630 <__aeabi_dmul>
 8002a9a:	a339      	add	r3, pc, #228	; (adr r3, 8002b80 <__kernel_sin+0x148>)
 8002a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa0:	f7fd fc10 	bl	80002c4 <__adddf3>
 8002aa4:	4632      	mov	r2, r6
 8002aa6:	463b      	mov	r3, r7
 8002aa8:	f7fd fdc2 	bl	8000630 <__aeabi_dmul>
 8002aac:	a336      	add	r3, pc, #216	; (adr r3, 8002b88 <__kernel_sin+0x150>)
 8002aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab2:	f7fd fc05 	bl	80002c0 <__aeabi_dsub>
 8002ab6:	4632      	mov	r2, r6
 8002ab8:	463b      	mov	r3, r7
 8002aba:	f7fd fdb9 	bl	8000630 <__aeabi_dmul>
 8002abe:	a334      	add	r3, pc, #208	; (adr r3, 8002b90 <__kernel_sin+0x158>)
 8002ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac4:	f7fd fbfe 	bl	80002c4 <__adddf3>
 8002ac8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002acc:	b9dd      	cbnz	r5, 8002b06 <__kernel_sin+0xce>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	4630      	mov	r0, r6
 8002ad4:	4639      	mov	r1, r7
 8002ad6:	f7fd fdab 	bl	8000630 <__aeabi_dmul>
 8002ada:	a32f      	add	r3, pc, #188	; (adr r3, 8002b98 <__kernel_sin+0x160>)
 8002adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae0:	f7fd fbee 	bl	80002c0 <__aeabi_dsub>
 8002ae4:	4642      	mov	r2, r8
 8002ae6:	464b      	mov	r3, r9
 8002ae8:	f7fd fda2 	bl	8000630 <__aeabi_dmul>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4650      	mov	r0, sl
 8002af2:	4621      	mov	r1, r4
 8002af4:	f7fd fbe6 	bl	80002c4 <__adddf3>
 8002af8:	4682      	mov	sl, r0
 8002afa:	460c      	mov	r4, r1
 8002afc:	4650      	mov	r0, sl
 8002afe:	4621      	mov	r1, r4
 8002b00:	b006      	add	sp, #24
 8002b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b06:	2200      	movs	r2, #0
 8002b08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b0c:	4b24      	ldr	r3, [pc, #144]	; (8002ba0 <__kernel_sin+0x168>)
 8002b0e:	f7fd fd8f 	bl	8000630 <__aeabi_dmul>
 8002b12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002b1a:	4640      	mov	r0, r8
 8002b1c:	4649      	mov	r1, r9
 8002b1e:	f7fd fd87 	bl	8000630 <__aeabi_dmul>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b2a:	f7fd fbc9 	bl	80002c0 <__aeabi_dsub>
 8002b2e:	4632      	mov	r2, r6
 8002b30:	463b      	mov	r3, r7
 8002b32:	f7fd fd7d 	bl	8000630 <__aeabi_dmul>
 8002b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002b3a:	f7fd fbc1 	bl	80002c0 <__aeabi_dsub>
 8002b3e:	a316      	add	r3, pc, #88	; (adr r3, 8002b98 <__kernel_sin+0x160>)
 8002b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b44:	4606      	mov	r6, r0
 8002b46:	460f      	mov	r7, r1
 8002b48:	4640      	mov	r0, r8
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	f7fd fd70 	bl	8000630 <__aeabi_dmul>
 8002b50:	4602      	mov	r2, r0
 8002b52:	460b      	mov	r3, r1
 8002b54:	4630      	mov	r0, r6
 8002b56:	4639      	mov	r1, r7
 8002b58:	f7fd fbb4 	bl	80002c4 <__adddf3>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	4650      	mov	r0, sl
 8002b62:	4621      	mov	r1, r4
 8002b64:	f7fd fbac 	bl	80002c0 <__aeabi_dsub>
 8002b68:	e7c6      	b.n	8002af8 <__kernel_sin+0xc0>
 8002b6a:	bf00      	nop
 8002b6c:	f3af 8000 	nop.w
 8002b70:	5acfd57c 	.word	0x5acfd57c
 8002b74:	3de5d93a 	.word	0x3de5d93a
 8002b78:	8a2b9ceb 	.word	0x8a2b9ceb
 8002b7c:	3e5ae5e6 	.word	0x3e5ae5e6
 8002b80:	57b1fe7d 	.word	0x57b1fe7d
 8002b84:	3ec71de3 	.word	0x3ec71de3
 8002b88:	19c161d5 	.word	0x19c161d5
 8002b8c:	3f2a01a0 	.word	0x3f2a01a0
 8002b90:	1110f8a6 	.word	0x1110f8a6
 8002b94:	3f811111 	.word	0x3f811111
 8002b98:	55555549 	.word	0x55555549
 8002b9c:	3fc55555 	.word	0x3fc55555
 8002ba0:	3fe00000 	.word	0x3fe00000
 8002ba4:	00000000 	.word	0x00000000

08002ba8 <__ieee754_acos>:
 8002ba8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bac:	4cb2      	ldr	r4, [pc, #712]	; (8002e78 <__ieee754_acos+0x2d0>)
 8002bae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002bb2:	42a3      	cmp	r3, r4
 8002bb4:	4607      	mov	r7, r0
 8002bb6:	460e      	mov	r6, r1
 8002bb8:	dd16      	ble.n	8002be8 <__ieee754_acos+0x40>
 8002bba:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8002bbe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8002bc2:	4303      	orrs	r3, r0
 8002bc4:	d107      	bne.n	8002bd6 <__ieee754_acos+0x2e>
 8002bc6:	2900      	cmp	r1, #0
 8002bc8:	f300 8202 	bgt.w	8002fd0 <__ieee754_acos+0x428>
 8002bcc:	a190      	add	r1, pc, #576	; (adr r1, 8002e10 <__ieee754_acos+0x268>)
 8002bce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002bd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	f7fd fb71 	bl	80002c0 <__aeabi_dsub>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	f7fd fe4f 	bl	8000884 <__aeabi_ddiv>
 8002be6:	e7f4      	b.n	8002bd2 <__ieee754_acos+0x2a>
 8002be8:	4ca4      	ldr	r4, [pc, #656]	; (8002e7c <__ieee754_acos+0x2d4>)
 8002bea:	42a3      	cmp	r3, r4
 8002bec:	f300 8083 	bgt.w	8002cf6 <__ieee754_acos+0x14e>
 8002bf0:	4aa3      	ldr	r2, [pc, #652]	; (8002e80 <__ieee754_acos+0x2d8>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	f340 81ef 	ble.w	8002fd6 <__ieee754_acos+0x42e>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	f7fd fd18 	bl	8000630 <__aeabi_dmul>
 8002c00:	a385      	add	r3, pc, #532	; (adr r3, 8002e18 <__ieee754_acos+0x270>)
 8002c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c06:	4604      	mov	r4, r0
 8002c08:	460d      	mov	r5, r1
 8002c0a:	f7fd fd11 	bl	8000630 <__aeabi_dmul>
 8002c0e:	a384      	add	r3, pc, #528	; (adr r3, 8002e20 <__ieee754_acos+0x278>)
 8002c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c14:	f7fd fb56 	bl	80002c4 <__adddf3>
 8002c18:	4622      	mov	r2, r4
 8002c1a:	462b      	mov	r3, r5
 8002c1c:	f7fd fd08 	bl	8000630 <__aeabi_dmul>
 8002c20:	a381      	add	r3, pc, #516	; (adr r3, 8002e28 <__ieee754_acos+0x280>)
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	f7fd fb4b 	bl	80002c0 <__aeabi_dsub>
 8002c2a:	4622      	mov	r2, r4
 8002c2c:	462b      	mov	r3, r5
 8002c2e:	f7fd fcff 	bl	8000630 <__aeabi_dmul>
 8002c32:	a37f      	add	r3, pc, #508	; (adr r3, 8002e30 <__ieee754_acos+0x288>)
 8002c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c38:	f7fd fb44 	bl	80002c4 <__adddf3>
 8002c3c:	4622      	mov	r2, r4
 8002c3e:	462b      	mov	r3, r5
 8002c40:	f7fd fcf6 	bl	8000630 <__aeabi_dmul>
 8002c44:	a37c      	add	r3, pc, #496	; (adr r3, 8002e38 <__ieee754_acos+0x290>)
 8002c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4a:	f7fd fb39 	bl	80002c0 <__aeabi_dsub>
 8002c4e:	4622      	mov	r2, r4
 8002c50:	462b      	mov	r3, r5
 8002c52:	f7fd fced 	bl	8000630 <__aeabi_dmul>
 8002c56:	a37a      	add	r3, pc, #488	; (adr r3, 8002e40 <__ieee754_acos+0x298>)
 8002c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5c:	f7fd fb32 	bl	80002c4 <__adddf3>
 8002c60:	4622      	mov	r2, r4
 8002c62:	462b      	mov	r3, r5
 8002c64:	f7fd fce4 	bl	8000630 <__aeabi_dmul>
 8002c68:	a377      	add	r3, pc, #476	; (adr r3, 8002e48 <__ieee754_acos+0x2a0>)
 8002c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6e:	4680      	mov	r8, r0
 8002c70:	4689      	mov	r9, r1
 8002c72:	4620      	mov	r0, r4
 8002c74:	4629      	mov	r1, r5
 8002c76:	f7fd fcdb 	bl	8000630 <__aeabi_dmul>
 8002c7a:	a375      	add	r3, pc, #468	; (adr r3, 8002e50 <__ieee754_acos+0x2a8>)
 8002c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c80:	f7fd fb1e 	bl	80002c0 <__aeabi_dsub>
 8002c84:	4622      	mov	r2, r4
 8002c86:	462b      	mov	r3, r5
 8002c88:	f7fd fcd2 	bl	8000630 <__aeabi_dmul>
 8002c8c:	a372      	add	r3, pc, #456	; (adr r3, 8002e58 <__ieee754_acos+0x2b0>)
 8002c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c92:	f7fd fb17 	bl	80002c4 <__adddf3>
 8002c96:	4622      	mov	r2, r4
 8002c98:	462b      	mov	r3, r5
 8002c9a:	f7fd fcc9 	bl	8000630 <__aeabi_dmul>
 8002c9e:	a370      	add	r3, pc, #448	; (adr r3, 8002e60 <__ieee754_acos+0x2b8>)
 8002ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca4:	f7fd fb0c 	bl	80002c0 <__aeabi_dsub>
 8002ca8:	4622      	mov	r2, r4
 8002caa:	462b      	mov	r3, r5
 8002cac:	f7fd fcc0 	bl	8000630 <__aeabi_dmul>
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	4b74      	ldr	r3, [pc, #464]	; (8002e84 <__ieee754_acos+0x2dc>)
 8002cb4:	f7fd fb06 	bl	80002c4 <__adddf3>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4640      	mov	r0, r8
 8002cbe:	4649      	mov	r1, r9
 8002cc0:	f7fd fde0 	bl	8000884 <__aeabi_ddiv>
 8002cc4:	463a      	mov	r2, r7
 8002cc6:	4633      	mov	r3, r6
 8002cc8:	f7fd fcb2 	bl	8000630 <__aeabi_dmul>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	460b      	mov	r3, r1
 8002cd0:	a165      	add	r1, pc, #404	; (adr r1, 8002e68 <__ieee754_acos+0x2c0>)
 8002cd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cd6:	f7fd faf3 	bl	80002c0 <__aeabi_dsub>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4638      	mov	r0, r7
 8002ce0:	4631      	mov	r1, r6
 8002ce2:	f7fd faed 	bl	80002c0 <__aeabi_dsub>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	a161      	add	r1, pc, #388	; (adr r1, 8002e70 <__ieee754_acos+0x2c8>)
 8002cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cf0:	f7fd fae6 	bl	80002c0 <__aeabi_dsub>
 8002cf4:	e76d      	b.n	8002bd2 <__ieee754_acos+0x2a>
 8002cf6:	2900      	cmp	r1, #0
 8002cf8:	f280 80c8 	bge.w	8002e8c <__ieee754_acos+0x2e4>
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	4b61      	ldr	r3, [pc, #388]	; (8002e84 <__ieee754_acos+0x2dc>)
 8002d00:	f7fd fae0 	bl	80002c4 <__adddf3>
 8002d04:	2200      	movs	r2, #0
 8002d06:	4b60      	ldr	r3, [pc, #384]	; (8002e88 <__ieee754_acos+0x2e0>)
 8002d08:	f7fd fc92 	bl	8000630 <__aeabi_dmul>
 8002d0c:	a342      	add	r3, pc, #264	; (adr r3, 8002e18 <__ieee754_acos+0x270>)
 8002d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d12:	4604      	mov	r4, r0
 8002d14:	460d      	mov	r5, r1
 8002d16:	f7fd fc8b 	bl	8000630 <__aeabi_dmul>
 8002d1a:	a341      	add	r3, pc, #260	; (adr r3, 8002e20 <__ieee754_acos+0x278>)
 8002d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d20:	f7fd fad0 	bl	80002c4 <__adddf3>
 8002d24:	4622      	mov	r2, r4
 8002d26:	462b      	mov	r3, r5
 8002d28:	f7fd fc82 	bl	8000630 <__aeabi_dmul>
 8002d2c:	a33e      	add	r3, pc, #248	; (adr r3, 8002e28 <__ieee754_acos+0x280>)
 8002d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d32:	f7fd fac5 	bl	80002c0 <__aeabi_dsub>
 8002d36:	4622      	mov	r2, r4
 8002d38:	462b      	mov	r3, r5
 8002d3a:	f7fd fc79 	bl	8000630 <__aeabi_dmul>
 8002d3e:	a33c      	add	r3, pc, #240	; (adr r3, 8002e30 <__ieee754_acos+0x288>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fabe 	bl	80002c4 <__adddf3>
 8002d48:	4622      	mov	r2, r4
 8002d4a:	462b      	mov	r3, r5
 8002d4c:	f7fd fc70 	bl	8000630 <__aeabi_dmul>
 8002d50:	a339      	add	r3, pc, #228	; (adr r3, 8002e38 <__ieee754_acos+0x290>)
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	f7fd fab3 	bl	80002c0 <__aeabi_dsub>
 8002d5a:	4622      	mov	r2, r4
 8002d5c:	462b      	mov	r3, r5
 8002d5e:	f7fd fc67 	bl	8000630 <__aeabi_dmul>
 8002d62:	a337      	add	r3, pc, #220	; (adr r3, 8002e40 <__ieee754_acos+0x298>)
 8002d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d68:	f7fd faac 	bl	80002c4 <__adddf3>
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	462b      	mov	r3, r5
 8002d70:	f7fd fc5e 	bl	8000630 <__aeabi_dmul>
 8002d74:	4680      	mov	r8, r0
 8002d76:	4689      	mov	r9, r1
 8002d78:	4620      	mov	r0, r4
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	f7ff fcc4 	bl	8002708 <__ieee754_sqrt>
 8002d80:	a331      	add	r3, pc, #196	; (adr r3, 8002e48 <__ieee754_acos+0x2a0>)
 8002d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d86:	4606      	mov	r6, r0
 8002d88:	460f      	mov	r7, r1
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	4629      	mov	r1, r5
 8002d8e:	f7fd fc4f 	bl	8000630 <__aeabi_dmul>
 8002d92:	a32f      	add	r3, pc, #188	; (adr r3, 8002e50 <__ieee754_acos+0x2a8>)
 8002d94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d98:	f7fd fa92 	bl	80002c0 <__aeabi_dsub>
 8002d9c:	4622      	mov	r2, r4
 8002d9e:	462b      	mov	r3, r5
 8002da0:	f7fd fc46 	bl	8000630 <__aeabi_dmul>
 8002da4:	a32c      	add	r3, pc, #176	; (adr r3, 8002e58 <__ieee754_acos+0x2b0>)
 8002da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002daa:	f7fd fa8b 	bl	80002c4 <__adddf3>
 8002dae:	4622      	mov	r2, r4
 8002db0:	462b      	mov	r3, r5
 8002db2:	f7fd fc3d 	bl	8000630 <__aeabi_dmul>
 8002db6:	a32a      	add	r3, pc, #168	; (adr r3, 8002e60 <__ieee754_acos+0x2b8>)
 8002db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dbc:	f7fd fa80 	bl	80002c0 <__aeabi_dsub>
 8002dc0:	4622      	mov	r2, r4
 8002dc2:	462b      	mov	r3, r5
 8002dc4:	f7fd fc34 	bl	8000630 <__aeabi_dmul>
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4b2e      	ldr	r3, [pc, #184]	; (8002e84 <__ieee754_acos+0x2dc>)
 8002dcc:	f7fd fa7a 	bl	80002c4 <__adddf3>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4640      	mov	r0, r8
 8002dd6:	4649      	mov	r1, r9
 8002dd8:	f7fd fd54 	bl	8000884 <__aeabi_ddiv>
 8002ddc:	4632      	mov	r2, r6
 8002dde:	463b      	mov	r3, r7
 8002de0:	f7fd fc26 	bl	8000630 <__aeabi_dmul>
 8002de4:	a320      	add	r3, pc, #128	; (adr r3, 8002e68 <__ieee754_acos+0x2c0>)
 8002de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dea:	f7fd fa69 	bl	80002c0 <__aeabi_dsub>
 8002dee:	4632      	mov	r2, r6
 8002df0:	463b      	mov	r3, r7
 8002df2:	f7fd fa67 	bl	80002c4 <__adddf3>
 8002df6:	4602      	mov	r2, r0
 8002df8:	460b      	mov	r3, r1
 8002dfa:	f7fd fa63 	bl	80002c4 <__adddf3>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	a103      	add	r1, pc, #12	; (adr r1, 8002e10 <__ieee754_acos+0x268>)
 8002e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002e08:	e772      	b.n	8002cf0 <__ieee754_acos+0x148>
 8002e0a:	bf00      	nop
 8002e0c:	f3af 8000 	nop.w
 8002e10:	54442d18 	.word	0x54442d18
 8002e14:	400921fb 	.word	0x400921fb
 8002e18:	0dfdf709 	.word	0x0dfdf709
 8002e1c:	3f023de1 	.word	0x3f023de1
 8002e20:	7501b288 	.word	0x7501b288
 8002e24:	3f49efe0 	.word	0x3f49efe0
 8002e28:	b5688f3b 	.word	0xb5688f3b
 8002e2c:	3fa48228 	.word	0x3fa48228
 8002e30:	0e884455 	.word	0x0e884455
 8002e34:	3fc9c155 	.word	0x3fc9c155
 8002e38:	03eb6f7d 	.word	0x03eb6f7d
 8002e3c:	3fd4d612 	.word	0x3fd4d612
 8002e40:	55555555 	.word	0x55555555
 8002e44:	3fc55555 	.word	0x3fc55555
 8002e48:	b12e9282 	.word	0xb12e9282
 8002e4c:	3fb3b8c5 	.word	0x3fb3b8c5
 8002e50:	1b8d0159 	.word	0x1b8d0159
 8002e54:	3fe6066c 	.word	0x3fe6066c
 8002e58:	9c598ac8 	.word	0x9c598ac8
 8002e5c:	40002ae5 	.word	0x40002ae5
 8002e60:	1c8a2d4b 	.word	0x1c8a2d4b
 8002e64:	40033a27 	.word	0x40033a27
 8002e68:	33145c07 	.word	0x33145c07
 8002e6c:	3c91a626 	.word	0x3c91a626
 8002e70:	54442d18 	.word	0x54442d18
 8002e74:	3ff921fb 	.word	0x3ff921fb
 8002e78:	3fefffff 	.word	0x3fefffff
 8002e7c:	3fdfffff 	.word	0x3fdfffff
 8002e80:	3c600000 	.word	0x3c600000
 8002e84:	3ff00000 	.word	0x3ff00000
 8002e88:	3fe00000 	.word	0x3fe00000
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	2000      	movs	r0, #0
 8002e92:	4969      	ldr	r1, [pc, #420]	; (8003038 <__ieee754_acos+0x490>)
 8002e94:	f7fd fa14 	bl	80002c0 <__aeabi_dsub>
 8002e98:	2200      	movs	r2, #0
 8002e9a:	4b68      	ldr	r3, [pc, #416]	; (800303c <__ieee754_acos+0x494>)
 8002e9c:	f7fd fbc8 	bl	8000630 <__aeabi_dmul>
 8002ea0:	4604      	mov	r4, r0
 8002ea2:	460d      	mov	r5, r1
 8002ea4:	f7ff fc30 	bl	8002708 <__ieee754_sqrt>
 8002ea8:	a34d      	add	r3, pc, #308	; (adr r3, 8002fe0 <__ieee754_acos+0x438>)
 8002eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eae:	4689      	mov	r9, r1
 8002eb0:	4680      	mov	r8, r0
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7fd fbbb 	bl	8000630 <__aeabi_dmul>
 8002eba:	a34b      	add	r3, pc, #300	; (adr r3, 8002fe8 <__ieee754_acos+0x440>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	f7fd fa00 	bl	80002c4 <__adddf3>
 8002ec4:	4622      	mov	r2, r4
 8002ec6:	462b      	mov	r3, r5
 8002ec8:	f7fd fbb2 	bl	8000630 <__aeabi_dmul>
 8002ecc:	a348      	add	r3, pc, #288	; (adr r3, 8002ff0 <__ieee754_acos+0x448>)
 8002ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed2:	f7fd f9f5 	bl	80002c0 <__aeabi_dsub>
 8002ed6:	4622      	mov	r2, r4
 8002ed8:	462b      	mov	r3, r5
 8002eda:	f7fd fba9 	bl	8000630 <__aeabi_dmul>
 8002ede:	a346      	add	r3, pc, #280	; (adr r3, 8002ff8 <__ieee754_acos+0x450>)
 8002ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee4:	f7fd f9ee 	bl	80002c4 <__adddf3>
 8002ee8:	4622      	mov	r2, r4
 8002eea:	462b      	mov	r3, r5
 8002eec:	f7fd fba0 	bl	8000630 <__aeabi_dmul>
 8002ef0:	a343      	add	r3, pc, #268	; (adr r3, 8003000 <__ieee754_acos+0x458>)
 8002ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef6:	f7fd f9e3 	bl	80002c0 <__aeabi_dsub>
 8002efa:	4622      	mov	r2, r4
 8002efc:	462b      	mov	r3, r5
 8002efe:	f7fd fb97 	bl	8000630 <__aeabi_dmul>
 8002f02:	a341      	add	r3, pc, #260	; (adr r3, 8003008 <__ieee754_acos+0x460>)
 8002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f08:	f7fd f9dc 	bl	80002c4 <__adddf3>
 8002f0c:	4622      	mov	r2, r4
 8002f0e:	462b      	mov	r3, r5
 8002f10:	f7fd fb8e 	bl	8000630 <__aeabi_dmul>
 8002f14:	a33e      	add	r3, pc, #248	; (adr r3, 8003010 <__ieee754_acos+0x468>)
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	4682      	mov	sl, r0
 8002f1c:	468b      	mov	fp, r1
 8002f1e:	4620      	mov	r0, r4
 8002f20:	4629      	mov	r1, r5
 8002f22:	f7fd fb85 	bl	8000630 <__aeabi_dmul>
 8002f26:	a33c      	add	r3, pc, #240	; (adr r3, 8003018 <__ieee754_acos+0x470>)
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd f9c8 	bl	80002c0 <__aeabi_dsub>
 8002f30:	4622      	mov	r2, r4
 8002f32:	462b      	mov	r3, r5
 8002f34:	f7fd fb7c 	bl	8000630 <__aeabi_dmul>
 8002f38:	a339      	add	r3, pc, #228	; (adr r3, 8003020 <__ieee754_acos+0x478>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	f7fd f9c1 	bl	80002c4 <__adddf3>
 8002f42:	4622      	mov	r2, r4
 8002f44:	462b      	mov	r3, r5
 8002f46:	f7fd fb73 	bl	8000630 <__aeabi_dmul>
 8002f4a:	a337      	add	r3, pc, #220	; (adr r3, 8003028 <__ieee754_acos+0x480>)
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f7fd f9b6 	bl	80002c0 <__aeabi_dsub>
 8002f54:	4622      	mov	r2, r4
 8002f56:	462b      	mov	r3, r5
 8002f58:	f7fd fb6a 	bl	8000630 <__aeabi_dmul>
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	4b36      	ldr	r3, [pc, #216]	; (8003038 <__ieee754_acos+0x490>)
 8002f60:	f7fd f9b0 	bl	80002c4 <__adddf3>
 8002f64:	4602      	mov	r2, r0
 8002f66:	460b      	mov	r3, r1
 8002f68:	4650      	mov	r0, sl
 8002f6a:	4659      	mov	r1, fp
 8002f6c:	f7fd fc8a 	bl	8000884 <__aeabi_ddiv>
 8002f70:	4642      	mov	r2, r8
 8002f72:	464b      	mov	r3, r9
 8002f74:	f7fd fb5c 	bl	8000630 <__aeabi_dmul>
 8002f78:	2600      	movs	r6, #0
 8002f7a:	4682      	mov	sl, r0
 8002f7c:	468b      	mov	fp, r1
 8002f7e:	4632      	mov	r2, r6
 8002f80:	464b      	mov	r3, r9
 8002f82:	4630      	mov	r0, r6
 8002f84:	4649      	mov	r1, r9
 8002f86:	f7fd fb53 	bl	8000630 <__aeabi_dmul>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	460b      	mov	r3, r1
 8002f8e:	4620      	mov	r0, r4
 8002f90:	4629      	mov	r1, r5
 8002f92:	f7fd f995 	bl	80002c0 <__aeabi_dsub>
 8002f96:	4632      	mov	r2, r6
 8002f98:	4604      	mov	r4, r0
 8002f9a:	460d      	mov	r5, r1
 8002f9c:	464b      	mov	r3, r9
 8002f9e:	4640      	mov	r0, r8
 8002fa0:	4649      	mov	r1, r9
 8002fa2:	f7fd f98f 	bl	80002c4 <__adddf3>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	460b      	mov	r3, r1
 8002faa:	4620      	mov	r0, r4
 8002fac:	4629      	mov	r1, r5
 8002fae:	f7fd fc69 	bl	8000884 <__aeabi_ddiv>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4650      	mov	r0, sl
 8002fb8:	4659      	mov	r1, fp
 8002fba:	f7fd f983 	bl	80002c4 <__adddf3>
 8002fbe:	4632      	mov	r2, r6
 8002fc0:	464b      	mov	r3, r9
 8002fc2:	f7fd f97f 	bl	80002c4 <__adddf3>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	f7fd f97b 	bl	80002c4 <__adddf3>
 8002fce:	e600      	b.n	8002bd2 <__ieee754_acos+0x2a>
 8002fd0:	2000      	movs	r0, #0
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	e5fd      	b.n	8002bd2 <__ieee754_acos+0x2a>
 8002fd6:	a116      	add	r1, pc, #88	; (adr r1, 8003030 <__ieee754_acos+0x488>)
 8002fd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002fdc:	e5f9      	b.n	8002bd2 <__ieee754_acos+0x2a>
 8002fde:	bf00      	nop
 8002fe0:	0dfdf709 	.word	0x0dfdf709
 8002fe4:	3f023de1 	.word	0x3f023de1
 8002fe8:	7501b288 	.word	0x7501b288
 8002fec:	3f49efe0 	.word	0x3f49efe0
 8002ff0:	b5688f3b 	.word	0xb5688f3b
 8002ff4:	3fa48228 	.word	0x3fa48228
 8002ff8:	0e884455 	.word	0x0e884455
 8002ffc:	3fc9c155 	.word	0x3fc9c155
 8003000:	03eb6f7d 	.word	0x03eb6f7d
 8003004:	3fd4d612 	.word	0x3fd4d612
 8003008:	55555555 	.word	0x55555555
 800300c:	3fc55555 	.word	0x3fc55555
 8003010:	b12e9282 	.word	0xb12e9282
 8003014:	3fb3b8c5 	.word	0x3fb3b8c5
 8003018:	1b8d0159 	.word	0x1b8d0159
 800301c:	3fe6066c 	.word	0x3fe6066c
 8003020:	9c598ac8 	.word	0x9c598ac8
 8003024:	40002ae5 	.word	0x40002ae5
 8003028:	1c8a2d4b 	.word	0x1c8a2d4b
 800302c:	40033a27 	.word	0x40033a27
 8003030:	54442d18 	.word	0x54442d18
 8003034:	3ff921fb 	.word	0x3ff921fb
 8003038:	3ff00000 	.word	0x3ff00000
 800303c:	3fe00000 	.word	0x3fe00000

08003040 <__ieee754_rem_pio2>:
 8003040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003044:	4614      	mov	r4, r2
 8003046:	4ac2      	ldr	r2, [pc, #776]	; (8003350 <__ieee754_rem_pio2+0x310>)
 8003048:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800304c:	b08d      	sub	sp, #52	; 0x34
 800304e:	4592      	cmp	sl, r2
 8003050:	9104      	str	r1, [sp, #16]
 8003052:	dc07      	bgt.n	8003064 <__ieee754_rem_pio2+0x24>
 8003054:	2200      	movs	r2, #0
 8003056:	2300      	movs	r3, #0
 8003058:	e9c4 0100 	strd	r0, r1, [r4]
 800305c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003060:	2500      	movs	r5, #0
 8003062:	e024      	b.n	80030ae <__ieee754_rem_pio2+0x6e>
 8003064:	4abb      	ldr	r2, [pc, #748]	; (8003354 <__ieee754_rem_pio2+0x314>)
 8003066:	4592      	cmp	sl, r2
 8003068:	dc72      	bgt.n	8003150 <__ieee754_rem_pio2+0x110>
 800306a:	9b04      	ldr	r3, [sp, #16]
 800306c:	4dba      	ldr	r5, [pc, #744]	; (8003358 <__ieee754_rem_pio2+0x318>)
 800306e:	2b00      	cmp	r3, #0
 8003070:	a3a9      	add	r3, pc, #676	; (adr r3, 8003318 <__ieee754_rem_pio2+0x2d8>)
 8003072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003076:	dd36      	ble.n	80030e6 <__ieee754_rem_pio2+0xa6>
 8003078:	f7fd f922 	bl	80002c0 <__aeabi_dsub>
 800307c:	45aa      	cmp	sl, r5
 800307e:	4606      	mov	r6, r0
 8003080:	460f      	mov	r7, r1
 8003082:	d018      	beq.n	80030b6 <__ieee754_rem_pio2+0x76>
 8003084:	a3a6      	add	r3, pc, #664	; (adr r3, 8003320 <__ieee754_rem_pio2+0x2e0>)
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	f7fd f919 	bl	80002c0 <__aeabi_dsub>
 800308e:	4602      	mov	r2, r0
 8003090:	460b      	mov	r3, r1
 8003092:	4630      	mov	r0, r6
 8003094:	e9c4 2300 	strd	r2, r3, [r4]
 8003098:	4639      	mov	r1, r7
 800309a:	f7fd f911 	bl	80002c0 <__aeabi_dsub>
 800309e:	a3a0      	add	r3, pc, #640	; (adr r3, 8003320 <__ieee754_rem_pio2+0x2e0>)
 80030a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a4:	f7fd f90c 	bl	80002c0 <__aeabi_dsub>
 80030a8:	2501      	movs	r5, #1
 80030aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80030ae:	4628      	mov	r0, r5
 80030b0:	b00d      	add	sp, #52	; 0x34
 80030b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030b6:	a39c      	add	r3, pc, #624	; (adr r3, 8003328 <__ieee754_rem_pio2+0x2e8>)
 80030b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030bc:	f7fd f900 	bl	80002c0 <__aeabi_dsub>
 80030c0:	a39b      	add	r3, pc, #620	; (adr r3, 8003330 <__ieee754_rem_pio2+0x2f0>)
 80030c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c6:	4606      	mov	r6, r0
 80030c8:	460f      	mov	r7, r1
 80030ca:	f7fd f8f9 	bl	80002c0 <__aeabi_dsub>
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4630      	mov	r0, r6
 80030d4:	e9c4 2300 	strd	r2, r3, [r4]
 80030d8:	4639      	mov	r1, r7
 80030da:	f7fd f8f1 	bl	80002c0 <__aeabi_dsub>
 80030de:	a394      	add	r3, pc, #592	; (adr r3, 8003330 <__ieee754_rem_pio2+0x2f0>)
 80030e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e4:	e7de      	b.n	80030a4 <__ieee754_rem_pio2+0x64>
 80030e6:	f7fd f8ed 	bl	80002c4 <__adddf3>
 80030ea:	45aa      	cmp	sl, r5
 80030ec:	4606      	mov	r6, r0
 80030ee:	460f      	mov	r7, r1
 80030f0:	d016      	beq.n	8003120 <__ieee754_rem_pio2+0xe0>
 80030f2:	a38b      	add	r3, pc, #556	; (adr r3, 8003320 <__ieee754_rem_pio2+0x2e0>)
 80030f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f8:	f7fd f8e4 	bl	80002c4 <__adddf3>
 80030fc:	4602      	mov	r2, r0
 80030fe:	460b      	mov	r3, r1
 8003100:	4630      	mov	r0, r6
 8003102:	e9c4 2300 	strd	r2, r3, [r4]
 8003106:	4639      	mov	r1, r7
 8003108:	f7fd f8da 	bl	80002c0 <__aeabi_dsub>
 800310c:	a384      	add	r3, pc, #528	; (adr r3, 8003320 <__ieee754_rem_pio2+0x2e0>)
 800310e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003112:	f7fd f8d7 	bl	80002c4 <__adddf3>
 8003116:	f04f 35ff 	mov.w	r5, #4294967295
 800311a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800311e:	e7c6      	b.n	80030ae <__ieee754_rem_pio2+0x6e>
 8003120:	a381      	add	r3, pc, #516	; (adr r3, 8003328 <__ieee754_rem_pio2+0x2e8>)
 8003122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003126:	f7fd f8cd 	bl	80002c4 <__adddf3>
 800312a:	a381      	add	r3, pc, #516	; (adr r3, 8003330 <__ieee754_rem_pio2+0x2f0>)
 800312c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003130:	4606      	mov	r6, r0
 8003132:	460f      	mov	r7, r1
 8003134:	f7fd f8c6 	bl	80002c4 <__adddf3>
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	4630      	mov	r0, r6
 800313e:	e9c4 2300 	strd	r2, r3, [r4]
 8003142:	4639      	mov	r1, r7
 8003144:	f7fd f8bc 	bl	80002c0 <__aeabi_dsub>
 8003148:	a379      	add	r3, pc, #484	; (adr r3, 8003330 <__ieee754_rem_pio2+0x2f0>)
 800314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314e:	e7e0      	b.n	8003112 <__ieee754_rem_pio2+0xd2>
 8003150:	4a82      	ldr	r2, [pc, #520]	; (800335c <__ieee754_rem_pio2+0x31c>)
 8003152:	4592      	cmp	sl, r2
 8003154:	f300 80d4 	bgt.w	8003300 <__ieee754_rem_pio2+0x2c0>
 8003158:	f7ff fa86 	bl	8002668 <fabs>
 800315c:	a376      	add	r3, pc, #472	; (adr r3, 8003338 <__ieee754_rem_pio2+0x2f8>)
 800315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003162:	4606      	mov	r6, r0
 8003164:	460f      	mov	r7, r1
 8003166:	f7fd fa63 	bl	8000630 <__aeabi_dmul>
 800316a:	2200      	movs	r2, #0
 800316c:	4b7c      	ldr	r3, [pc, #496]	; (8003360 <__ieee754_rem_pio2+0x320>)
 800316e:	f7fd f8a9 	bl	80002c4 <__adddf3>
 8003172:	f7fd fd0d 	bl	8000b90 <__aeabi_d2iz>
 8003176:	4605      	mov	r5, r0
 8003178:	f7fd f9f0 	bl	800055c <__aeabi_i2d>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003184:	a364      	add	r3, pc, #400	; (adr r3, 8003318 <__ieee754_rem_pio2+0x2d8>)
 8003186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318a:	f7fd fa51 	bl	8000630 <__aeabi_dmul>
 800318e:	4602      	mov	r2, r0
 8003190:	460b      	mov	r3, r1
 8003192:	4630      	mov	r0, r6
 8003194:	4639      	mov	r1, r7
 8003196:	f7fd f893 	bl	80002c0 <__aeabi_dsub>
 800319a:	a361      	add	r3, pc, #388	; (adr r3, 8003320 <__ieee754_rem_pio2+0x2e0>)
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	4680      	mov	r8, r0
 80031a2:	4689      	mov	r9, r1
 80031a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80031a8:	f7fd fa42 	bl	8000630 <__aeabi_dmul>
 80031ac:	2d1f      	cmp	r5, #31
 80031ae:	4606      	mov	r6, r0
 80031b0:	460f      	mov	r7, r1
 80031b2:	dc0e      	bgt.n	80031d2 <__ieee754_rem_pio2+0x192>
 80031b4:	4b6b      	ldr	r3, [pc, #428]	; (8003364 <__ieee754_rem_pio2+0x324>)
 80031b6:	1e6a      	subs	r2, r5, #1
 80031b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031bc:	4553      	cmp	r3, sl
 80031be:	d008      	beq.n	80031d2 <__ieee754_rem_pio2+0x192>
 80031c0:	4632      	mov	r2, r6
 80031c2:	463b      	mov	r3, r7
 80031c4:	4640      	mov	r0, r8
 80031c6:	4649      	mov	r1, r9
 80031c8:	f7fd f87a 	bl	80002c0 <__aeabi_dsub>
 80031cc:	e9c4 0100 	strd	r0, r1, [r4]
 80031d0:	e012      	b.n	80031f8 <__ieee754_rem_pio2+0x1b8>
 80031d2:	463b      	mov	r3, r7
 80031d4:	4632      	mov	r2, r6
 80031d6:	4640      	mov	r0, r8
 80031d8:	4649      	mov	r1, r9
 80031da:	f7fd f871 	bl	80002c0 <__aeabi_dsub>
 80031de:	ea4f 532a 	mov.w	r3, sl, asr #20
 80031e2:	9305      	str	r3, [sp, #20]
 80031e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80031e8:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 80031ec:	2b10      	cmp	r3, #16
 80031ee:	dc1f      	bgt.n	8003230 <__ieee754_rem_pio2+0x1f0>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	e9c4 2300 	strd	r2, r3, [r4]
 80031f8:	e9d4 2a00 	ldrd	r2, sl, [r4]
 80031fc:	4640      	mov	r0, r8
 80031fe:	4653      	mov	r3, sl
 8003200:	4649      	mov	r1, r9
 8003202:	f7fd f85d 	bl	80002c0 <__aeabi_dsub>
 8003206:	4632      	mov	r2, r6
 8003208:	463b      	mov	r3, r7
 800320a:	f7fd f859 	bl	80002c0 <__aeabi_dsub>
 800320e:	460b      	mov	r3, r1
 8003210:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003214:	9904      	ldr	r1, [sp, #16]
 8003216:	4602      	mov	r2, r0
 8003218:	2900      	cmp	r1, #0
 800321a:	f6bf af48 	bge.w	80030ae <__ieee754_rem_pio2+0x6e>
 800321e:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8003222:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8003226:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800322a:	60e3      	str	r3, [r4, #12]
 800322c:	426d      	negs	r5, r5
 800322e:	e73e      	b.n	80030ae <__ieee754_rem_pio2+0x6e>
 8003230:	a33d      	add	r3, pc, #244	; (adr r3, 8003328 <__ieee754_rem_pio2+0x2e8>)
 8003232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800323a:	f7fd f9f9 	bl	8000630 <__aeabi_dmul>
 800323e:	4606      	mov	r6, r0
 8003240:	460f      	mov	r7, r1
 8003242:	4602      	mov	r2, r0
 8003244:	460b      	mov	r3, r1
 8003246:	4640      	mov	r0, r8
 8003248:	4649      	mov	r1, r9
 800324a:	f7fd f839 	bl	80002c0 <__aeabi_dsub>
 800324e:	4602      	mov	r2, r0
 8003250:	460b      	mov	r3, r1
 8003252:	4682      	mov	sl, r0
 8003254:	468b      	mov	fp, r1
 8003256:	4640      	mov	r0, r8
 8003258:	4649      	mov	r1, r9
 800325a:	f7fd f831 	bl	80002c0 <__aeabi_dsub>
 800325e:	4632      	mov	r2, r6
 8003260:	463b      	mov	r3, r7
 8003262:	f7fd f82d 	bl	80002c0 <__aeabi_dsub>
 8003266:	a332      	add	r3, pc, #200	; (adr r3, 8003330 <__ieee754_rem_pio2+0x2f0>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	4606      	mov	r6, r0
 800326e:	460f      	mov	r7, r1
 8003270:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003274:	f7fd f9dc 	bl	8000630 <__aeabi_dmul>
 8003278:	4632      	mov	r2, r6
 800327a:	463b      	mov	r3, r7
 800327c:	f7fd f820 	bl	80002c0 <__aeabi_dsub>
 8003280:	4602      	mov	r2, r0
 8003282:	460b      	mov	r3, r1
 8003284:	4606      	mov	r6, r0
 8003286:	460f      	mov	r7, r1
 8003288:	4650      	mov	r0, sl
 800328a:	4659      	mov	r1, fp
 800328c:	f7fd f818 	bl	80002c0 <__aeabi_dsub>
 8003290:	9a05      	ldr	r2, [sp, #20]
 8003292:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b31      	cmp	r3, #49	; 0x31
 800329a:	dc06      	bgt.n	80032aa <__ieee754_rem_pio2+0x26a>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	46d0      	mov	r8, sl
 80032a2:	46d9      	mov	r9, fp
 80032a4:	e9c4 2300 	strd	r2, r3, [r4]
 80032a8:	e7a6      	b.n	80031f8 <__ieee754_rem_pio2+0x1b8>
 80032aa:	a325      	add	r3, pc, #148	; (adr r3, 8003340 <__ieee754_rem_pio2+0x300>)
 80032ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032b4:	f7fd f9bc 	bl	8000630 <__aeabi_dmul>
 80032b8:	4606      	mov	r6, r0
 80032ba:	460f      	mov	r7, r1
 80032bc:	4602      	mov	r2, r0
 80032be:	460b      	mov	r3, r1
 80032c0:	4650      	mov	r0, sl
 80032c2:	4659      	mov	r1, fp
 80032c4:	f7fc fffc 	bl	80002c0 <__aeabi_dsub>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4680      	mov	r8, r0
 80032ce:	4689      	mov	r9, r1
 80032d0:	4650      	mov	r0, sl
 80032d2:	4659      	mov	r1, fp
 80032d4:	f7fc fff4 	bl	80002c0 <__aeabi_dsub>
 80032d8:	4632      	mov	r2, r6
 80032da:	463b      	mov	r3, r7
 80032dc:	f7fc fff0 	bl	80002c0 <__aeabi_dsub>
 80032e0:	a319      	add	r3, pc, #100	; (adr r3, 8003348 <__ieee754_rem_pio2+0x308>)
 80032e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e6:	4606      	mov	r6, r0
 80032e8:	460f      	mov	r7, r1
 80032ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032ee:	f7fd f99f 	bl	8000630 <__aeabi_dmul>
 80032f2:	4632      	mov	r2, r6
 80032f4:	463b      	mov	r3, r7
 80032f6:	f7fc ffe3 	bl	80002c0 <__aeabi_dsub>
 80032fa:	4606      	mov	r6, r0
 80032fc:	460f      	mov	r7, r1
 80032fe:	e75f      	b.n	80031c0 <__ieee754_rem_pio2+0x180>
 8003300:	4a19      	ldr	r2, [pc, #100]	; (8003368 <__ieee754_rem_pio2+0x328>)
 8003302:	4592      	cmp	sl, r2
 8003304:	dd32      	ble.n	800336c <__ieee754_rem_pio2+0x32c>
 8003306:	4602      	mov	r2, r0
 8003308:	460b      	mov	r3, r1
 800330a:	f7fc ffd9 	bl	80002c0 <__aeabi_dsub>
 800330e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003312:	e9c4 0100 	strd	r0, r1, [r4]
 8003316:	e6a3      	b.n	8003060 <__ieee754_rem_pio2+0x20>
 8003318:	54400000 	.word	0x54400000
 800331c:	3ff921fb 	.word	0x3ff921fb
 8003320:	1a626331 	.word	0x1a626331
 8003324:	3dd0b461 	.word	0x3dd0b461
 8003328:	1a600000 	.word	0x1a600000
 800332c:	3dd0b461 	.word	0x3dd0b461
 8003330:	2e037073 	.word	0x2e037073
 8003334:	3ba3198a 	.word	0x3ba3198a
 8003338:	6dc9c883 	.word	0x6dc9c883
 800333c:	3fe45f30 	.word	0x3fe45f30
 8003340:	2e000000 	.word	0x2e000000
 8003344:	3ba3198a 	.word	0x3ba3198a
 8003348:	252049c1 	.word	0x252049c1
 800334c:	397b839a 	.word	0x397b839a
 8003350:	3fe921fb 	.word	0x3fe921fb
 8003354:	4002d97b 	.word	0x4002d97b
 8003358:	3ff921fb 	.word	0x3ff921fb
 800335c:	413921fb 	.word	0x413921fb
 8003360:	3fe00000 	.word	0x3fe00000
 8003364:	08003cdc 	.word	0x08003cdc
 8003368:	7fefffff 	.word	0x7fefffff
 800336c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8003370:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8003374:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8003378:	460f      	mov	r7, r1
 800337a:	4606      	mov	r6, r0
 800337c:	f7fd fc08 	bl	8000b90 <__aeabi_d2iz>
 8003380:	f7fd f8ec 	bl	800055c <__aeabi_i2d>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4630      	mov	r0, r6
 800338a:	4639      	mov	r1, r7
 800338c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003390:	f7fc ff96 	bl	80002c0 <__aeabi_dsub>
 8003394:	2200      	movs	r2, #0
 8003396:	4b22      	ldr	r3, [pc, #136]	; (8003420 <__ieee754_rem_pio2+0x3e0>)
 8003398:	f7fd f94a 	bl	8000630 <__aeabi_dmul>
 800339c:	460f      	mov	r7, r1
 800339e:	4606      	mov	r6, r0
 80033a0:	f7fd fbf6 	bl	8000b90 <__aeabi_d2iz>
 80033a4:	f7fd f8da 	bl	800055c <__aeabi_i2d>
 80033a8:	4602      	mov	r2, r0
 80033aa:	460b      	mov	r3, r1
 80033ac:	4630      	mov	r0, r6
 80033ae:	4639      	mov	r1, r7
 80033b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80033b4:	f7fc ff84 	bl	80002c0 <__aeabi_dsub>
 80033b8:	2200      	movs	r2, #0
 80033ba:	4b19      	ldr	r3, [pc, #100]	; (8003420 <__ieee754_rem_pio2+0x3e0>)
 80033bc:	f7fd f938 	bl	8000630 <__aeabi_dmul>
 80033c0:	f04f 0803 	mov.w	r8, #3
 80033c4:	2600      	movs	r6, #0
 80033c6:	2700      	movs	r7, #0
 80033c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80033cc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80033d0:	4632      	mov	r2, r6
 80033d2:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80033d6:	463b      	mov	r3, r7
 80033d8:	46c2      	mov	sl, r8
 80033da:	f108 38ff 	add.w	r8, r8, #4294967295
 80033de:	f7fd fb8f 	bl	8000b00 <__aeabi_dcmpeq>
 80033e2:	2800      	cmp	r0, #0
 80033e4:	d1f4      	bne.n	80033d0 <__ieee754_rem_pio2+0x390>
 80033e6:	4b0f      	ldr	r3, [pc, #60]	; (8003424 <__ieee754_rem_pio2+0x3e4>)
 80033e8:	462a      	mov	r2, r5
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	2302      	movs	r3, #2
 80033ee:	4621      	mov	r1, r4
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	a806      	add	r0, sp, #24
 80033f4:	4653      	mov	r3, sl
 80033f6:	f000 f817 	bl	8003428 <__kernel_rem_pio2>
 80033fa:	9b04      	ldr	r3, [sp, #16]
 80033fc:	4605      	mov	r5, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f6bf ae55 	bge.w	80030ae <__ieee754_rem_pio2+0x6e>
 8003404:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003408:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800340c:	e9c4 2300 	strd	r2, r3, [r4]
 8003410:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003414:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003418:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800341c:	e706      	b.n	800322c <__ieee754_rem_pio2+0x1ec>
 800341e:	bf00      	nop
 8003420:	41700000 	.word	0x41700000
 8003424:	08003d5c 	.word	0x08003d5c

08003428 <__kernel_rem_pio2>:
 8003428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800342c:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8003430:	9308      	str	r3, [sp, #32]
 8003432:	9106      	str	r1, [sp, #24]
 8003434:	4bb6      	ldr	r3, [pc, #728]	; (8003710 <__kernel_rem_pio2+0x2e8>)
 8003436:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8003438:	f112 0f14 	cmn.w	r2, #20
 800343c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003440:	bfa8      	it	ge
 8003442:	1ed4      	subge	r4, r2, #3
 8003444:	9302      	str	r3, [sp, #8]
 8003446:	9b08      	ldr	r3, [sp, #32]
 8003448:	bfb8      	it	lt
 800344a:	2400      	movlt	r4, #0
 800344c:	f103 33ff 	add.w	r3, r3, #4294967295
 8003450:	9307      	str	r3, [sp, #28]
 8003452:	bfa4      	itt	ge
 8003454:	2318      	movge	r3, #24
 8003456:	fb94 f4f3 	sdivge	r4, r4, r3
 800345a:	f06f 0317 	mvn.w	r3, #23
 800345e:	fb04 3303 	mla	r3, r4, r3, r3
 8003462:	eb03 0b02 	add.w	fp, r3, r2
 8003466:	9a07      	ldr	r2, [sp, #28]
 8003468:	9b02      	ldr	r3, [sp, #8]
 800346a:	1aa7      	subs	r7, r4, r2
 800346c:	eb03 0802 	add.w	r8, r3, r2
 8003470:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8003472:	2500      	movs	r5, #0
 8003474:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003478:	2200      	movs	r2, #0
 800347a:	2300      	movs	r3, #0
 800347c:	9009      	str	r0, [sp, #36]	; 0x24
 800347e:	ae20      	add	r6, sp, #128	; 0x80
 8003480:	4545      	cmp	r5, r8
 8003482:	dd14      	ble.n	80034ae <__kernel_rem_pio2+0x86>
 8003484:	f04f 0800 	mov.w	r8, #0
 8003488:	9a08      	ldr	r2, [sp, #32]
 800348a:	ab20      	add	r3, sp, #128	; 0x80
 800348c:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8003490:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 8003494:	9b02      	ldr	r3, [sp, #8]
 8003496:	4598      	cmp	r8, r3
 8003498:	dc35      	bgt.n	8003506 <__kernel_rem_pio2+0xde>
 800349a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800349c:	2200      	movs	r2, #0
 800349e:	f1a3 0908 	sub.w	r9, r3, #8
 80034a2:	2300      	movs	r3, #0
 80034a4:	462f      	mov	r7, r5
 80034a6:	2600      	movs	r6, #0
 80034a8:	e9cd 2300 	strd	r2, r3, [sp]
 80034ac:	e01f      	b.n	80034ee <__kernel_rem_pio2+0xc6>
 80034ae:	42ef      	cmn	r7, r5
 80034b0:	d40b      	bmi.n	80034ca <__kernel_rem_pio2+0xa2>
 80034b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80034b6:	e9cd 2300 	strd	r2, r3, [sp]
 80034ba:	f7fd f84f 	bl	800055c <__aeabi_i2d>
 80034be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80034c6:	3501      	adds	r5, #1
 80034c8:	e7da      	b.n	8003480 <__kernel_rem_pio2+0x58>
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	e7f8      	b.n	80034c2 <__kernel_rem_pio2+0x9a>
 80034d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80034d4:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80034d8:	f7fd f8aa 	bl	8000630 <__aeabi_dmul>
 80034dc:	4602      	mov	r2, r0
 80034de:	460b      	mov	r3, r1
 80034e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80034e4:	f7fc feee 	bl	80002c4 <__adddf3>
 80034e8:	e9cd 0100 	strd	r0, r1, [sp]
 80034ec:	3601      	adds	r6, #1
 80034ee:	9b07      	ldr	r3, [sp, #28]
 80034f0:	3f08      	subs	r7, #8
 80034f2:	429e      	cmp	r6, r3
 80034f4:	ddec      	ble.n	80034d0 <__kernel_rem_pio2+0xa8>
 80034f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034fa:	f108 0801 	add.w	r8, r8, #1
 80034fe:	e8ea 2302 	strd	r2, r3, [sl], #8
 8003502:	3508      	adds	r5, #8
 8003504:	e7c6      	b.n	8003494 <__kernel_rem_pio2+0x6c>
 8003506:	9b02      	ldr	r3, [sp, #8]
 8003508:	aa0c      	add	r2, sp, #48	; 0x30
 800350a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800350e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003510:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8003512:	9e02      	ldr	r6, [sp, #8]
 8003514:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003518:	930a      	str	r3, [sp, #40]	; 0x28
 800351a:	ab98      	add	r3, sp, #608	; 0x260
 800351c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003520:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8003524:	ab70      	add	r3, sp, #448	; 0x1c0
 8003526:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800352a:	46d0      	mov	r8, sl
 800352c:	46b1      	mov	r9, r6
 800352e:	af0c      	add	r7, sp, #48	; 0x30
 8003530:	9700      	str	r7, [sp, #0]
 8003532:	f1b9 0f00 	cmp.w	r9, #0
 8003536:	f1a8 0808 	sub.w	r8, r8, #8
 800353a:	dc70      	bgt.n	800361e <__kernel_rem_pio2+0x1f6>
 800353c:	465a      	mov	r2, fp
 800353e:	4620      	mov	r0, r4
 8003540:	4629      	mov	r1, r5
 8003542:	f000 fab1 	bl	8003aa8 <scalbn>
 8003546:	2200      	movs	r2, #0
 8003548:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800354c:	4604      	mov	r4, r0
 800354e:	460d      	mov	r5, r1
 8003550:	f7fd f86e 	bl	8000630 <__aeabi_dmul>
 8003554:	f000 fb24 	bl	8003ba0 <floor>
 8003558:	2200      	movs	r2, #0
 800355a:	4b6e      	ldr	r3, [pc, #440]	; (8003714 <__kernel_rem_pio2+0x2ec>)
 800355c:	f7fd f868 	bl	8000630 <__aeabi_dmul>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4620      	mov	r0, r4
 8003566:	4629      	mov	r1, r5
 8003568:	f7fc feaa 	bl	80002c0 <__aeabi_dsub>
 800356c:	460d      	mov	r5, r1
 800356e:	4604      	mov	r4, r0
 8003570:	f7fd fb0e 	bl	8000b90 <__aeabi_d2iz>
 8003574:	9004      	str	r0, [sp, #16]
 8003576:	f7fc fff1 	bl	800055c <__aeabi_i2d>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4620      	mov	r0, r4
 8003580:	4629      	mov	r1, r5
 8003582:	f7fc fe9d 	bl	80002c0 <__aeabi_dsub>
 8003586:	f1bb 0f00 	cmp.w	fp, #0
 800358a:	4680      	mov	r8, r0
 800358c:	4689      	mov	r9, r1
 800358e:	dd6f      	ble.n	8003670 <__kernel_rem_pio2+0x248>
 8003590:	1e71      	subs	r1, r6, #1
 8003592:	ab0c      	add	r3, sp, #48	; 0x30
 8003594:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003598:	9c04      	ldr	r4, [sp, #16]
 800359a:	f1cb 0018 	rsb	r0, fp, #24
 800359e:	fa43 f200 	asr.w	r2, r3, r0
 80035a2:	4414      	add	r4, r2
 80035a4:	4082      	lsls	r2, r0
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	aa0c      	add	r2, sp, #48	; 0x30
 80035aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80035ae:	f1cb 0217 	rsb	r2, fp, #23
 80035b2:	9404      	str	r4, [sp, #16]
 80035b4:	4113      	asrs	r3, r2
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	9b00      	ldr	r3, [sp, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	dd66      	ble.n	800368c <__kernel_rem_pio2+0x264>
 80035be:	2200      	movs	r2, #0
 80035c0:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80035c4:	4614      	mov	r4, r2
 80035c6:	9b04      	ldr	r3, [sp, #16]
 80035c8:	3301      	adds	r3, #1
 80035ca:	9304      	str	r3, [sp, #16]
 80035cc:	4296      	cmp	r6, r2
 80035ce:	f300 80ad 	bgt.w	800372c <__kernel_rem_pio2+0x304>
 80035d2:	f1bb 0f00 	cmp.w	fp, #0
 80035d6:	dd07      	ble.n	80035e8 <__kernel_rem_pio2+0x1c0>
 80035d8:	f1bb 0f01 	cmp.w	fp, #1
 80035dc:	f000 80b5 	beq.w	800374a <__kernel_rem_pio2+0x322>
 80035e0:	f1bb 0f02 	cmp.w	fp, #2
 80035e4:	f000 80bb 	beq.w	800375e <__kernel_rem_pio2+0x336>
 80035e8:	9b00      	ldr	r3, [sp, #0]
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d14e      	bne.n	800368c <__kernel_rem_pio2+0x264>
 80035ee:	4642      	mov	r2, r8
 80035f0:	464b      	mov	r3, r9
 80035f2:	2000      	movs	r0, #0
 80035f4:	4948      	ldr	r1, [pc, #288]	; (8003718 <__kernel_rem_pio2+0x2f0>)
 80035f6:	f7fc fe63 	bl	80002c0 <__aeabi_dsub>
 80035fa:	4680      	mov	r8, r0
 80035fc:	4689      	mov	r9, r1
 80035fe:	2c00      	cmp	r4, #0
 8003600:	d044      	beq.n	800368c <__kernel_rem_pio2+0x264>
 8003602:	465a      	mov	r2, fp
 8003604:	2000      	movs	r0, #0
 8003606:	4944      	ldr	r1, [pc, #272]	; (8003718 <__kernel_rem_pio2+0x2f0>)
 8003608:	f000 fa4e 	bl	8003aa8 <scalbn>
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	4640      	mov	r0, r8
 8003612:	4649      	mov	r1, r9
 8003614:	f7fc fe54 	bl	80002c0 <__aeabi_dsub>
 8003618:	4680      	mov	r8, r0
 800361a:	4689      	mov	r9, r1
 800361c:	e036      	b.n	800368c <__kernel_rem_pio2+0x264>
 800361e:	2200      	movs	r2, #0
 8003620:	4b3e      	ldr	r3, [pc, #248]	; (800371c <__kernel_rem_pio2+0x2f4>)
 8003622:	4620      	mov	r0, r4
 8003624:	4629      	mov	r1, r5
 8003626:	f7fd f803 	bl	8000630 <__aeabi_dmul>
 800362a:	f7fd fab1 	bl	8000b90 <__aeabi_d2iz>
 800362e:	f7fc ff95 	bl	800055c <__aeabi_i2d>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800363a:	2200      	movs	r2, #0
 800363c:	4b38      	ldr	r3, [pc, #224]	; (8003720 <__kernel_rem_pio2+0x2f8>)
 800363e:	f7fc fff7 	bl	8000630 <__aeabi_dmul>
 8003642:	4602      	mov	r2, r0
 8003644:	460b      	mov	r3, r1
 8003646:	4620      	mov	r0, r4
 8003648:	4629      	mov	r1, r5
 800364a:	f7fc fe39 	bl	80002c0 <__aeabi_dsub>
 800364e:	f7fd fa9f 	bl	8000b90 <__aeabi_d2iz>
 8003652:	9b00      	ldr	r3, [sp, #0]
 8003654:	f109 39ff 	add.w	r9, r9, #4294967295
 8003658:	f843 0b04 	str.w	r0, [r3], #4
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003662:	e9d8 2300 	ldrd	r2, r3, [r8]
 8003666:	f7fc fe2d 	bl	80002c4 <__adddf3>
 800366a:	4604      	mov	r4, r0
 800366c:	460d      	mov	r5, r1
 800366e:	e760      	b.n	8003532 <__kernel_rem_pio2+0x10a>
 8003670:	d105      	bne.n	800367e <__kernel_rem_pio2+0x256>
 8003672:	1e73      	subs	r3, r6, #1
 8003674:	aa0c      	add	r2, sp, #48	; 0x30
 8003676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800367a:	15db      	asrs	r3, r3, #23
 800367c:	e79b      	b.n	80035b6 <__kernel_rem_pio2+0x18e>
 800367e:	2200      	movs	r2, #0
 8003680:	4b28      	ldr	r3, [pc, #160]	; (8003724 <__kernel_rem_pio2+0x2fc>)
 8003682:	f7fd fa5b 	bl	8000b3c <__aeabi_dcmpge>
 8003686:	2800      	cmp	r0, #0
 8003688:	d13e      	bne.n	8003708 <__kernel_rem_pio2+0x2e0>
 800368a:	9000      	str	r0, [sp, #0]
 800368c:	2200      	movs	r2, #0
 800368e:	2300      	movs	r3, #0
 8003690:	4640      	mov	r0, r8
 8003692:	4649      	mov	r1, r9
 8003694:	f7fd fa34 	bl	8000b00 <__aeabi_dcmpeq>
 8003698:	2800      	cmp	r0, #0
 800369a:	f000 80b2 	beq.w	8003802 <__kernel_rem_pio2+0x3da>
 800369e:	1e74      	subs	r4, r6, #1
 80036a0:	4623      	mov	r3, r4
 80036a2:	2200      	movs	r2, #0
 80036a4:	9902      	ldr	r1, [sp, #8]
 80036a6:	428b      	cmp	r3, r1
 80036a8:	da60      	bge.n	800376c <__kernel_rem_pio2+0x344>
 80036aa:	2a00      	cmp	r2, #0
 80036ac:	d075      	beq.n	800379a <__kernel_rem_pio2+0x372>
 80036ae:	ab0c      	add	r3, sp, #48	; 0x30
 80036b0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80036b4:	f1ab 0b18 	sub.w	fp, fp, #24
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f000 80a0 	beq.w	80037fe <__kernel_rem_pio2+0x3d6>
 80036be:	465a      	mov	r2, fp
 80036c0:	2000      	movs	r0, #0
 80036c2:	4915      	ldr	r1, [pc, #84]	; (8003718 <__kernel_rem_pio2+0x2f0>)
 80036c4:	f000 f9f0 	bl	8003aa8 <scalbn>
 80036c8:	46a2      	mov	sl, r4
 80036ca:	4606      	mov	r6, r0
 80036cc:	460f      	mov	r7, r1
 80036ce:	f04f 0800 	mov.w	r8, #0
 80036d2:	ab70      	add	r3, sp, #448	; 0x1c0
 80036d4:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800371c <__kernel_rem_pio2+0x2f4>
 80036d8:	00e5      	lsls	r5, r4, #3
 80036da:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 80036de:	f1ba 0f00 	cmp.w	sl, #0
 80036e2:	f280 80c4 	bge.w	800386e <__kernel_rem_pio2+0x446>
 80036e6:	4626      	mov	r6, r4
 80036e8:	2e00      	cmp	r6, #0
 80036ea:	f2c0 80f6 	blt.w	80038da <__kernel_rem_pio2+0x4b2>
 80036ee:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <__kernel_rem_pio2+0x300>)
 80036f0:	f04f 0a00 	mov.w	sl, #0
 80036f4:	9307      	str	r3, [sp, #28]
 80036f6:	ab70      	add	r3, sp, #448	; 0x1c0
 80036f8:	f04f 0b00 	mov.w	fp, #0
 80036fc:	f04f 0800 	mov.w	r8, #0
 8003700:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8003704:	1ba7      	subs	r7, r4, r6
 8003706:	e0dc      	b.n	80038c2 <__kernel_rem_pio2+0x49a>
 8003708:	2302      	movs	r3, #2
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	e757      	b.n	80035be <__kernel_rem_pio2+0x196>
 800370e:	bf00      	nop
 8003710:	08003ea8 	.word	0x08003ea8
 8003714:	40200000 	.word	0x40200000
 8003718:	3ff00000 	.word	0x3ff00000
 800371c:	3e700000 	.word	0x3e700000
 8003720:	41700000 	.word	0x41700000
 8003724:	3fe00000 	.word	0x3fe00000
 8003728:	08003e68 	.word	0x08003e68
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	b944      	cbnz	r4, 8003742 <__kernel_rem_pio2+0x31a>
 8003730:	b11b      	cbz	r3, 800373a <__kernel_rem_pio2+0x312>
 8003732:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	2301      	movs	r3, #1
 800373a:	461c      	mov	r4, r3
 800373c:	3201      	adds	r2, #1
 800373e:	3704      	adds	r7, #4
 8003740:	e744      	b.n	80035cc <__kernel_rem_pio2+0x1a4>
 8003742:	1acb      	subs	r3, r1, r3
 8003744:	603b      	str	r3, [r7, #0]
 8003746:	4623      	mov	r3, r4
 8003748:	e7f7      	b.n	800373a <__kernel_rem_pio2+0x312>
 800374a:	1e72      	subs	r2, r6, #1
 800374c:	ab0c      	add	r3, sp, #48	; 0x30
 800374e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003752:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003756:	a90c      	add	r1, sp, #48	; 0x30
 8003758:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800375c:	e744      	b.n	80035e8 <__kernel_rem_pio2+0x1c0>
 800375e:	1e72      	subs	r2, r6, #1
 8003760:	ab0c      	add	r3, sp, #48	; 0x30
 8003762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003766:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800376a:	e7f4      	b.n	8003756 <__kernel_rem_pio2+0x32e>
 800376c:	a90c      	add	r1, sp, #48	; 0x30
 800376e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003772:	3b01      	subs	r3, #1
 8003774:	430a      	orrs	r2, r1
 8003776:	e795      	b.n	80036a4 <__kernel_rem_pio2+0x27c>
 8003778:	3301      	adds	r3, #1
 800377a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800377e:	2900      	cmp	r1, #0
 8003780:	d0fa      	beq.n	8003778 <__kernel_rem_pio2+0x350>
 8003782:	9a08      	ldr	r2, [sp, #32]
 8003784:	a920      	add	r1, sp, #128	; 0x80
 8003786:	18b2      	adds	r2, r6, r2
 8003788:	f106 0801 	add.w	r8, r6, #1
 800378c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8003790:	18f4      	adds	r4, r6, r3
 8003792:	4544      	cmp	r4, r8
 8003794:	da04      	bge.n	80037a0 <__kernel_rem_pio2+0x378>
 8003796:	4626      	mov	r6, r4
 8003798:	e6bf      	b.n	800351a <__kernel_rem_pio2+0xf2>
 800379a:	2301      	movs	r3, #1
 800379c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800379e:	e7ec      	b.n	800377a <__kernel_rem_pio2+0x352>
 80037a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037a2:	f04f 0900 	mov.w	r9, #0
 80037a6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80037aa:	f7fc fed7 	bl	800055c <__aeabi_i2d>
 80037ae:	2600      	movs	r6, #0
 80037b0:	2700      	movs	r7, #0
 80037b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037b4:	e9c5 0100 	strd	r0, r1, [r5]
 80037b8:	3b08      	subs	r3, #8
 80037ba:	9300      	str	r3, [sp, #0]
 80037bc:	9504      	str	r5, [sp, #16]
 80037be:	9b07      	ldr	r3, [sp, #28]
 80037c0:	4599      	cmp	r9, r3
 80037c2:	dd05      	ble.n	80037d0 <__kernel_rem_pio2+0x3a8>
 80037c4:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 80037c8:	f108 0801 	add.w	r8, r8, #1
 80037cc:	3508      	adds	r5, #8
 80037ce:	e7e0      	b.n	8003792 <__kernel_rem_pio2+0x36a>
 80037d0:	f8dd c010 	ldr.w	ip, [sp, #16]
 80037d4:	9900      	ldr	r1, [sp, #0]
 80037d6:	f109 0901 	add.w	r9, r9, #1
 80037da:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 80037de:	9100      	str	r1, [sp, #0]
 80037e0:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 80037e4:	f8cd c010 	str.w	ip, [sp, #16]
 80037e8:	f7fc ff22 	bl	8000630 <__aeabi_dmul>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4630      	mov	r0, r6
 80037f2:	4639      	mov	r1, r7
 80037f4:	f7fc fd66 	bl	80002c4 <__adddf3>
 80037f8:	4606      	mov	r6, r0
 80037fa:	460f      	mov	r7, r1
 80037fc:	e7df      	b.n	80037be <__kernel_rem_pio2+0x396>
 80037fe:	3c01      	subs	r4, #1
 8003800:	e755      	b.n	80036ae <__kernel_rem_pio2+0x286>
 8003802:	f1cb 0200 	rsb	r2, fp, #0
 8003806:	4640      	mov	r0, r8
 8003808:	4649      	mov	r1, r9
 800380a:	f000 f94d 	bl	8003aa8 <scalbn>
 800380e:	2200      	movs	r2, #0
 8003810:	4ba3      	ldr	r3, [pc, #652]	; (8003aa0 <__kernel_rem_pio2+0x678>)
 8003812:	4604      	mov	r4, r0
 8003814:	460d      	mov	r5, r1
 8003816:	f7fd f991 	bl	8000b3c <__aeabi_dcmpge>
 800381a:	b1f8      	cbz	r0, 800385c <__kernel_rem_pio2+0x434>
 800381c:	2200      	movs	r2, #0
 800381e:	4ba1      	ldr	r3, [pc, #644]	; (8003aa4 <__kernel_rem_pio2+0x67c>)
 8003820:	4620      	mov	r0, r4
 8003822:	4629      	mov	r1, r5
 8003824:	f7fc ff04 	bl	8000630 <__aeabi_dmul>
 8003828:	f7fd f9b2 	bl	8000b90 <__aeabi_d2iz>
 800382c:	4607      	mov	r7, r0
 800382e:	f7fc fe95 	bl	800055c <__aeabi_i2d>
 8003832:	2200      	movs	r2, #0
 8003834:	4b9a      	ldr	r3, [pc, #616]	; (8003aa0 <__kernel_rem_pio2+0x678>)
 8003836:	f7fc fefb 	bl	8000630 <__aeabi_dmul>
 800383a:	460b      	mov	r3, r1
 800383c:	4602      	mov	r2, r0
 800383e:	4629      	mov	r1, r5
 8003840:	4620      	mov	r0, r4
 8003842:	f7fc fd3d 	bl	80002c0 <__aeabi_dsub>
 8003846:	f7fd f9a3 	bl	8000b90 <__aeabi_d2iz>
 800384a:	1c74      	adds	r4, r6, #1
 800384c:	ab0c      	add	r3, sp, #48	; 0x30
 800384e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8003852:	f10b 0b18 	add.w	fp, fp, #24
 8003856:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800385a:	e730      	b.n	80036be <__kernel_rem_pio2+0x296>
 800385c:	4620      	mov	r0, r4
 800385e:	4629      	mov	r1, r5
 8003860:	f7fd f996 	bl	8000b90 <__aeabi_d2iz>
 8003864:	ab0c      	add	r3, sp, #48	; 0x30
 8003866:	4634      	mov	r4, r6
 8003868:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800386c:	e727      	b.n	80036be <__kernel_rem_pio2+0x296>
 800386e:	ab0c      	add	r3, sp, #48	; 0x30
 8003870:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8003874:	f7fc fe72 	bl	800055c <__aeabi_i2d>
 8003878:	4632      	mov	r2, r6
 800387a:	463b      	mov	r3, r7
 800387c:	f7fc fed8 	bl	8000630 <__aeabi_dmul>
 8003880:	4642      	mov	r2, r8
 8003882:	e86b 0102 	strd	r0, r1, [fp], #-8
 8003886:	464b      	mov	r3, r9
 8003888:	4630      	mov	r0, r6
 800388a:	4639      	mov	r1, r7
 800388c:	f7fc fed0 	bl	8000630 <__aeabi_dmul>
 8003890:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003894:	4606      	mov	r6, r0
 8003896:	460f      	mov	r7, r1
 8003898:	e721      	b.n	80036de <__kernel_rem_pio2+0x2b6>
 800389a:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800389e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80038a2:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80038a6:	f8cd c01c 	str.w	ip, [sp, #28]
 80038aa:	f7fc fec1 	bl	8000630 <__aeabi_dmul>
 80038ae:	4602      	mov	r2, r0
 80038b0:	460b      	mov	r3, r1
 80038b2:	4650      	mov	r0, sl
 80038b4:	4659      	mov	r1, fp
 80038b6:	f7fc fd05 	bl	80002c4 <__adddf3>
 80038ba:	4682      	mov	sl, r0
 80038bc:	468b      	mov	fp, r1
 80038be:	f108 0801 	add.w	r8, r8, #1
 80038c2:	9b02      	ldr	r3, [sp, #8]
 80038c4:	4598      	cmp	r8, r3
 80038c6:	dc01      	bgt.n	80038cc <__kernel_rem_pio2+0x4a4>
 80038c8:	45b8      	cmp	r8, r7
 80038ca:	dde6      	ble.n	800389a <__kernel_rem_pio2+0x472>
 80038cc:	ab48      	add	r3, sp, #288	; 0x120
 80038ce:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80038d2:	e9c7 ab00 	strd	sl, fp, [r7]
 80038d6:	3e01      	subs	r6, #1
 80038d8:	e706      	b.n	80036e8 <__kernel_rem_pio2+0x2c0>
 80038da:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80038dc:	2b02      	cmp	r3, #2
 80038de:	dc09      	bgt.n	80038f4 <__kernel_rem_pio2+0x4cc>
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	dc32      	bgt.n	800394a <__kernel_rem_pio2+0x522>
 80038e4:	d058      	beq.n	8003998 <__kernel_rem_pio2+0x570>
 80038e6:	9b04      	ldr	r3, [sp, #16]
 80038e8:	f003 0007 	and.w	r0, r3, #7
 80038ec:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80038f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038f4:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80038f6:	2b03      	cmp	r3, #3
 80038f8:	d1f5      	bne.n	80038e6 <__kernel_rem_pio2+0x4be>
 80038fa:	ab48      	add	r3, sp, #288	; 0x120
 80038fc:	441d      	add	r5, r3
 80038fe:	46aa      	mov	sl, r5
 8003900:	46a3      	mov	fp, r4
 8003902:	f1bb 0f00 	cmp.w	fp, #0
 8003906:	dc74      	bgt.n	80039f2 <__kernel_rem_pio2+0x5ca>
 8003908:	46aa      	mov	sl, r5
 800390a:	46a3      	mov	fp, r4
 800390c:	f1bb 0f01 	cmp.w	fp, #1
 8003910:	f300 808e 	bgt.w	8003a30 <__kernel_rem_pio2+0x608>
 8003914:	2700      	movs	r7, #0
 8003916:	463e      	mov	r6, r7
 8003918:	2c01      	cmp	r4, #1
 800391a:	f300 80a8 	bgt.w	8003a6e <__kernel_rem_pio2+0x646>
 800391e:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8003922:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8003926:	9b00      	ldr	r3, [sp, #0]
 8003928:	2b00      	cmp	r3, #0
 800392a:	f040 80aa 	bne.w	8003a82 <__kernel_rem_pio2+0x65a>
 800392e:	4603      	mov	r3, r0
 8003930:	462a      	mov	r2, r5
 8003932:	9806      	ldr	r0, [sp, #24]
 8003934:	e9c0 2300 	strd	r2, r3, [r0]
 8003938:	4622      	mov	r2, r4
 800393a:	460b      	mov	r3, r1
 800393c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003940:	463a      	mov	r2, r7
 8003942:	4633      	mov	r3, r6
 8003944:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8003948:	e7cd      	b.n	80038e6 <__kernel_rem_pio2+0x4be>
 800394a:	2000      	movs	r0, #0
 800394c:	46a0      	mov	r8, r4
 800394e:	4601      	mov	r1, r0
 8003950:	ab48      	add	r3, sp, #288	; 0x120
 8003952:	441d      	add	r5, r3
 8003954:	f1b8 0f00 	cmp.w	r8, #0
 8003958:	da38      	bge.n	80039cc <__kernel_rem_pio2+0x5a4>
 800395a:	9b00      	ldr	r3, [sp, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d03c      	beq.n	80039da <__kernel_rem_pio2+0x5b2>
 8003960:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8003964:	4602      	mov	r2, r0
 8003966:	462b      	mov	r3, r5
 8003968:	9d06      	ldr	r5, [sp, #24]
 800396a:	2601      	movs	r6, #1
 800396c:	e9c5 2300 	strd	r2, r3, [r5]
 8003970:	460b      	mov	r3, r1
 8003972:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8003976:	f7fc fca3 	bl	80002c0 <__aeabi_dsub>
 800397a:	4684      	mov	ip, r0
 800397c:	460f      	mov	r7, r1
 800397e:	ad48      	add	r5, sp, #288	; 0x120
 8003980:	42b4      	cmp	r4, r6
 8003982:	da2c      	bge.n	80039de <__kernel_rem_pio2+0x5b6>
 8003984:	9b00      	ldr	r3, [sp, #0]
 8003986:	b10b      	cbz	r3, 800398c <__kernel_rem_pio2+0x564>
 8003988:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800398c:	4662      	mov	r2, ip
 800398e:	463b      	mov	r3, r7
 8003990:	9906      	ldr	r1, [sp, #24]
 8003992:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8003996:	e7a6      	b.n	80038e6 <__kernel_rem_pio2+0x4be>
 8003998:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800399a:	ab48      	add	r3, sp, #288	; 0x120
 800399c:	4637      	mov	r7, r6
 800399e:	441d      	add	r5, r3
 80039a0:	2c00      	cmp	r4, #0
 80039a2:	da09      	bge.n	80039b8 <__kernel_rem_pio2+0x590>
 80039a4:	9b00      	ldr	r3, [sp, #0]
 80039a6:	b10b      	cbz	r3, 80039ac <__kernel_rem_pio2+0x584>
 80039a8:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80039ac:	4632      	mov	r2, r6
 80039ae:	463b      	mov	r3, r7
 80039b0:	9906      	ldr	r1, [sp, #24]
 80039b2:	e9c1 2300 	strd	r2, r3, [r1]
 80039b6:	e796      	b.n	80038e6 <__kernel_rem_pio2+0x4be>
 80039b8:	4630      	mov	r0, r6
 80039ba:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80039be:	4639      	mov	r1, r7
 80039c0:	f7fc fc80 	bl	80002c4 <__adddf3>
 80039c4:	3c01      	subs	r4, #1
 80039c6:	4606      	mov	r6, r0
 80039c8:	460f      	mov	r7, r1
 80039ca:	e7e9      	b.n	80039a0 <__kernel_rem_pio2+0x578>
 80039cc:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80039d0:	f7fc fc78 	bl	80002c4 <__adddf3>
 80039d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80039d8:	e7bc      	b.n	8003954 <__kernel_rem_pio2+0x52c>
 80039da:	460d      	mov	r5, r1
 80039dc:	e7c2      	b.n	8003964 <__kernel_rem_pio2+0x53c>
 80039de:	4660      	mov	r0, ip
 80039e0:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 80039e4:	4639      	mov	r1, r7
 80039e6:	f7fc fc6d 	bl	80002c4 <__adddf3>
 80039ea:	3601      	adds	r6, #1
 80039ec:	4684      	mov	ip, r0
 80039ee:	460f      	mov	r7, r1
 80039f0:	e7c6      	b.n	8003980 <__kernel_rem_pio2+0x558>
 80039f2:	e9da 6700 	ldrd	r6, r7, [sl]
 80039f6:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 80039fa:	4632      	mov	r2, r6
 80039fc:	463b      	mov	r3, r7
 80039fe:	4640      	mov	r0, r8
 8003a00:	4649      	mov	r1, r9
 8003a02:	f7fc fc5f 	bl	80002c4 <__adddf3>
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a0e:	4640      	mov	r0, r8
 8003a10:	4649      	mov	r1, r9
 8003a12:	f7fc fc55 	bl	80002c0 <__aeabi_dsub>
 8003a16:	4632      	mov	r2, r6
 8003a18:	463b      	mov	r3, r7
 8003a1a:	f7fc fc53 	bl	80002c4 <__adddf3>
 8003a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a22:	e86a 0102 	strd	r0, r1, [sl], #-8
 8003a26:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003a2a:	e9ca 2300 	strd	r2, r3, [sl]
 8003a2e:	e768      	b.n	8003902 <__kernel_rem_pio2+0x4da>
 8003a30:	e9da 8900 	ldrd	r8, r9, [sl]
 8003a34:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8003a38:	4642      	mov	r2, r8
 8003a3a:	464b      	mov	r3, r9
 8003a3c:	4630      	mov	r0, r6
 8003a3e:	4639      	mov	r1, r7
 8003a40:	f7fc fc40 	bl	80002c4 <__adddf3>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a4c:	4630      	mov	r0, r6
 8003a4e:	4639      	mov	r1, r7
 8003a50:	f7fc fc36 	bl	80002c0 <__aeabi_dsub>
 8003a54:	4642      	mov	r2, r8
 8003a56:	464b      	mov	r3, r9
 8003a58:	f7fc fc34 	bl	80002c4 <__adddf3>
 8003a5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a60:	e86a 0102 	strd	r0, r1, [sl], #-8
 8003a64:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003a68:	e9ca 2300 	strd	r2, r3, [sl]
 8003a6c:	e74e      	b.n	800390c <__kernel_rem_pio2+0x4e4>
 8003a6e:	4638      	mov	r0, r7
 8003a70:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8003a74:	4631      	mov	r1, r6
 8003a76:	f7fc fc25 	bl	80002c4 <__adddf3>
 8003a7a:	3c01      	subs	r4, #1
 8003a7c:	4607      	mov	r7, r0
 8003a7e:	460e      	mov	r6, r1
 8003a80:	e74a      	b.n	8003918 <__kernel_rem_pio2+0x4f0>
 8003a82:	9b06      	ldr	r3, [sp, #24]
 8003a84:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003a88:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8003a8c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8003a90:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8003a94:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8003a98:	601d      	str	r5, [r3, #0]
 8003a9a:	615e      	str	r6, [r3, #20]
 8003a9c:	e723      	b.n	80038e6 <__kernel_rem_pio2+0x4be>
 8003a9e:	bf00      	nop
 8003aa0:	41700000 	.word	0x41700000
 8003aa4:	3e700000 	.word	0x3e700000

08003aa8 <scalbn>:
 8003aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aaa:	4616      	mov	r6, r2
 8003aac:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003ab0:	4604      	mov	r4, r0
 8003ab2:	460d      	mov	r5, r1
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	b992      	cbnz	r2, 8003ade <scalbn+0x36>
 8003ab8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003abc:	4303      	orrs	r3, r0
 8003abe:	d03c      	beq.n	8003b3a <scalbn+0x92>
 8003ac0:	4b31      	ldr	r3, [pc, #196]	; (8003b88 <scalbn+0xe0>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f7fc fdb4 	bl	8000630 <__aeabi_dmul>
 8003ac8:	4b30      	ldr	r3, [pc, #192]	; (8003b8c <scalbn+0xe4>)
 8003aca:	4604      	mov	r4, r0
 8003acc:	429e      	cmp	r6, r3
 8003ace:	460d      	mov	r5, r1
 8003ad0:	da0f      	bge.n	8003af2 <scalbn+0x4a>
 8003ad2:	a329      	add	r3, pc, #164	; (adr r3, 8003b78 <scalbn+0xd0>)
 8003ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad8:	f7fc fdaa 	bl	8000630 <__aeabi_dmul>
 8003adc:	e006      	b.n	8003aec <scalbn+0x44>
 8003ade:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8003ae2:	42ba      	cmp	r2, r7
 8003ae4:	d109      	bne.n	8003afa <scalbn+0x52>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	f7fc fbec 	bl	80002c4 <__adddf3>
 8003aec:	4604      	mov	r4, r0
 8003aee:	460d      	mov	r5, r1
 8003af0:	e023      	b.n	8003b3a <scalbn+0x92>
 8003af2:	460b      	mov	r3, r1
 8003af4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003af8:	3a36      	subs	r2, #54	; 0x36
 8003afa:	f24c 3150 	movw	r1, #50000	; 0xc350
 8003afe:	428e      	cmp	r6, r1
 8003b00:	dd0e      	ble.n	8003b20 <scalbn+0x78>
 8003b02:	a31f      	add	r3, pc, #124	; (adr r3, 8003b80 <scalbn+0xd8>)
 8003b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b08:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8003b0c:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8003b10:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8003b14:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8003b18:	481d      	ldr	r0, [pc, #116]	; (8003b90 <scalbn+0xe8>)
 8003b1a:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8003b1e:	e7db      	b.n	8003ad8 <scalbn+0x30>
 8003b20:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003b24:	4432      	add	r2, r6
 8003b26:	428a      	cmp	r2, r1
 8003b28:	dceb      	bgt.n	8003b02 <scalbn+0x5a>
 8003b2a:	2a00      	cmp	r2, #0
 8003b2c:	dd08      	ble.n	8003b40 <scalbn+0x98>
 8003b2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003b32:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003b36:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003b3a:	4620      	mov	r0, r4
 8003b3c:	4629      	mov	r1, r5
 8003b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003b40:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003b44:	da0c      	bge.n	8003b60 <scalbn+0xb8>
 8003b46:	a30c      	add	r3, pc, #48	; (adr r3, 8003b78 <scalbn+0xd0>)
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8003b50:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8003b54:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8003b58:	480e      	ldr	r0, [pc, #56]	; (8003b94 <scalbn+0xec>)
 8003b5a:	f041 011f 	orr.w	r1, r1, #31
 8003b5e:	e7bb      	b.n	8003ad8 <scalbn+0x30>
 8003b60:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003b64:	3236      	adds	r2, #54	; 0x36
 8003b66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003b6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003b6e:	4620      	mov	r0, r4
 8003b70:	4629      	mov	r1, r5
 8003b72:	2200      	movs	r2, #0
 8003b74:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <scalbn+0xf0>)
 8003b76:	e7af      	b.n	8003ad8 <scalbn+0x30>
 8003b78:	c2f8f359 	.word	0xc2f8f359
 8003b7c:	01a56e1f 	.word	0x01a56e1f
 8003b80:	8800759c 	.word	0x8800759c
 8003b84:	7e37e43c 	.word	0x7e37e43c
 8003b88:	43500000 	.word	0x43500000
 8003b8c:	ffff3cb0 	.word	0xffff3cb0
 8003b90:	8800759c 	.word	0x8800759c
 8003b94:	c2f8f359 	.word	0xc2f8f359
 8003b98:	3c900000 	.word	0x3c900000
 8003b9c:	00000000 	.word	0x00000000

08003ba0 <floor>:
 8003ba0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ba8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8003bac:	2e13      	cmp	r6, #19
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4607      	mov	r7, r0
 8003bb2:	460c      	mov	r4, r1
 8003bb4:	4605      	mov	r5, r0
 8003bb6:	dc32      	bgt.n	8003c1e <floor+0x7e>
 8003bb8:	2e00      	cmp	r6, #0
 8003bba:	da14      	bge.n	8003be6 <floor+0x46>
 8003bbc:	a334      	add	r3, pc, #208	; (adr r3, 8003c90 <floor+0xf0>)
 8003bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc2:	f7fc fb7f 	bl	80002c4 <__adddf3>
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f7fc ffc1 	bl	8000b50 <__aeabi_dcmpgt>
 8003bce:	b138      	cbz	r0, 8003be0 <floor+0x40>
 8003bd0:	2c00      	cmp	r4, #0
 8003bd2:	da56      	bge.n	8003c82 <floor+0xe2>
 8003bd4:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8003bd8:	4325      	orrs	r5, r4
 8003bda:	d055      	beq.n	8003c88 <floor+0xe8>
 8003bdc:	2500      	movs	r5, #0
 8003bde:	4c2e      	ldr	r4, [pc, #184]	; (8003c98 <floor+0xf8>)
 8003be0:	4623      	mov	r3, r4
 8003be2:	462f      	mov	r7, r5
 8003be4:	e025      	b.n	8003c32 <floor+0x92>
 8003be6:	4a2d      	ldr	r2, [pc, #180]	; (8003c9c <floor+0xfc>)
 8003be8:	fa42 f806 	asr.w	r8, r2, r6
 8003bec:	ea01 0208 	and.w	r2, r1, r8
 8003bf0:	4302      	orrs	r2, r0
 8003bf2:	d01e      	beq.n	8003c32 <floor+0x92>
 8003bf4:	a326      	add	r3, pc, #152	; (adr r3, 8003c90 <floor+0xf0>)
 8003bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfa:	f7fc fb63 	bl	80002c4 <__adddf3>
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2300      	movs	r3, #0
 8003c02:	f7fc ffa5 	bl	8000b50 <__aeabi_dcmpgt>
 8003c06:	2800      	cmp	r0, #0
 8003c08:	d0ea      	beq.n	8003be0 <floor+0x40>
 8003c0a:	2c00      	cmp	r4, #0
 8003c0c:	bfbe      	ittt	lt
 8003c0e:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003c12:	4133      	asrlt	r3, r6
 8003c14:	18e4      	addlt	r4, r4, r3
 8003c16:	2500      	movs	r5, #0
 8003c18:	ea24 0408 	bic.w	r4, r4, r8
 8003c1c:	e7e0      	b.n	8003be0 <floor+0x40>
 8003c1e:	2e33      	cmp	r6, #51	; 0x33
 8003c20:	dd0b      	ble.n	8003c3a <floor+0x9a>
 8003c22:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003c26:	d104      	bne.n	8003c32 <floor+0x92>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	f7fc fb4b 	bl	80002c4 <__adddf3>
 8003c2e:	4607      	mov	r7, r0
 8003c30:	460b      	mov	r3, r1
 8003c32:	4638      	mov	r0, r7
 8003c34:	4619      	mov	r1, r3
 8003c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c3a:	f04f 38ff 	mov.w	r8, #4294967295
 8003c3e:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8003c42:	fa28 f802 	lsr.w	r8, r8, r2
 8003c46:	ea10 0f08 	tst.w	r0, r8
 8003c4a:	d0f2      	beq.n	8003c32 <floor+0x92>
 8003c4c:	a310      	add	r3, pc, #64	; (adr r3, 8003c90 <floor+0xf0>)
 8003c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c52:	f7fc fb37 	bl	80002c4 <__adddf3>
 8003c56:	2200      	movs	r2, #0
 8003c58:	2300      	movs	r3, #0
 8003c5a:	f7fc ff79 	bl	8000b50 <__aeabi_dcmpgt>
 8003c5e:	2800      	cmp	r0, #0
 8003c60:	d0be      	beq.n	8003be0 <floor+0x40>
 8003c62:	2c00      	cmp	r4, #0
 8003c64:	da0a      	bge.n	8003c7c <floor+0xdc>
 8003c66:	2e14      	cmp	r6, #20
 8003c68:	d101      	bne.n	8003c6e <floor+0xce>
 8003c6a:	3401      	adds	r4, #1
 8003c6c:	e006      	b.n	8003c7c <floor+0xdc>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003c74:	40b3      	lsls	r3, r6
 8003c76:	441d      	add	r5, r3
 8003c78:	42af      	cmp	r7, r5
 8003c7a:	d8f6      	bhi.n	8003c6a <floor+0xca>
 8003c7c:	ea25 0508 	bic.w	r5, r5, r8
 8003c80:	e7ae      	b.n	8003be0 <floor+0x40>
 8003c82:	2500      	movs	r5, #0
 8003c84:	462c      	mov	r4, r5
 8003c86:	e7ab      	b.n	8003be0 <floor+0x40>
 8003c88:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8003c8c:	e7a8      	b.n	8003be0 <floor+0x40>
 8003c8e:	bf00      	nop
 8003c90:	8800759c 	.word	0x8800759c
 8003c94:	7e37e43c 	.word	0x7e37e43c
 8003c98:	bff00000 	.word	0xbff00000
 8003c9c:	000fffff 	.word	0x000fffff

08003ca0 <_init>:
 8003ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ca2:	bf00      	nop
 8003ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ca6:	bc08      	pop	{r3}
 8003ca8:	469e      	mov	lr, r3
 8003caa:	4770      	bx	lr

08003cac <_fini>:
 8003cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cae:	bf00      	nop
 8003cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cb2:	bc08      	pop	{r3}
 8003cb4:	469e      	mov	lr, r3
 8003cb6:	4770      	bx	lr
