$date
	Fri Jan 08 13:47:35 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 4 " q [3:0] $end
$var wire 4 # qBar [3:0] $end
$var wire 1 $ rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b1111 #
b0 "
0!
$end
#20
b0 #
b1111 "
1$
1!
#40
0!
#60
b1 #
b1110 "
1!
#80
0!
#100
b10 #
b1101 "
1!
#120
0!
#140
b11 #
b1100 "
1!
#160
0!
#180
b100 #
b1011 "
1!
#200
0!
#220
b101 #
b1010 "
1!
#240
0!
#260
b110 #
b1001 "
1!
#280
0!
#300
b111 #
b1000 "
1!
#320
0!
#340
b1000 #
b111 "
1!
#360
0!
#380
b1001 #
b110 "
1!
#400
0!
#420
b1010 #
b101 "
1!
#440
0!
#460
b1011 #
b100 "
1!
#480
0!
#500
b1100 #
b11 "
1!
#520
0!
#540
b1101 #
b10 "
1!
#560
0!
#580
b1110 #
b1 "
1!
#600
0!
#620
b1111 #
b0 "
1!
#640
0!
#660
b0 #
b1111 "
1!
#700
