// Seed: 741682105
module module_0 (
    input  wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4
);
  initial begin : LABEL_0
    if (1 / 1) id_4 -= id_0;
    else $signed(25);
    ;
  end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input wire id_7
);
  logic id_9 = id_3;
  always @* begin : LABEL_0
    id_9 <= (-1);
  end
  wire id_10;
  ;
  xnor primCall (id_5, id_10, id_1);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_5,
      id_5
  );
endmodule
