/*
 * Copyright (c) 2021 Cypress Semiconductor Corporation.
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <infineon/psoc6/mpns/CY8C624ABZI_S2D44.dtsi>
#include <infineon/psoc6/system_clocks.dtsi>
#include "cy8cproto_062_4343w_common.dtsi"

/ {
	model = "cy8cproto_062_4343w with an Cypress PSoCâ„¢ 6 SoC";
	compatible = "cy8cproto_062_4343w", "PSoC6";

	aliases {
		uart-5 = &uart5;
		i2c-0  = &i2c3;
	};

	chosen {
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,console = &uart5;
		zephyr,shell-uart = &uart5;
		zephyr,bt_uart = &uart2;
	};

	/* Wifi configuration */
	wifi-sdio {
		status = "okay";
		compatible = "infineon,cyw43xxx-wifi-sdio";

		/* SDIO pins */
		wifi-sdio-cmd-gpios = <&gpio_prt2 4 0>;
		wifi-sdio-clk-gpios = <&gpio_prt2 5 0>;
		wifi-sdio-d0-gpios  = <&gpio_prt2 0 0>;
		wifi-sdio-d1-gpios  = <&gpio_prt2 1 0>;
		wifi-sdio-d2-gpios  = <&gpio_prt2 2 0>;
		wifi-sdio-d3-gpios  = <&gpio_prt2 3 0>;

		/* WIFI control gpios */
		wifi-reg-on-gpios    = <&gpio_prt2 6 0>;
		wifi-host-wake-gpios = <&gpio_prt0 4 0>;
	};
};

&counter0_0 {
	status = "okay";
};

&uart5 {
	status = "okay";
	current-speed = <115200>;

	/* UART pins */
	pinctrl-0 = <&p5_1_scb5_uart_tx &p5_0_scb5_uart_rx>;
	pinctrl-names = "default";
};

&uart2 {
	status = "okay";
	current-speed = <115200>;

	/* HCI-UART pins*/
	pinctrl-0 = <&p3_1_scb2_uart_tx &p3_0_scb2_uart_rx &p3_2_scb2_uart_rts &p3_3_scb2_uart_cts>;
	pinctrl-names = "default";

	bt-hci {
		status = "okay";
		compatible = "infineon,cyw43xxx-bt-hci";
		label = "BT_HCI";
		bt-reg-on-gpios = <&gpio_prt3 4 GPIO_ACTIVE_HIGH>;
		baudrate_for_fw_download = <3000000>;
	};
};

&i2c3 {
	status = "okay";

	/* I2C pins */
	pinctrl-0 = <&p6_0_scb3_i2c_scl &p6_1_scb3_i2c_sda>;
	pinctrl-names = "default";
};

/* System clock configuration */
&fll0 {
	status = "okay";
	clock-frequency = <100000000>;
};

&clk_hf0 {
	clock-div = <1>;
	clocks = <&fll0>;
};

/* CM4 core clock = 100MHz
 * &fll clock-frequency / &clk_hf0 clock-div / &clk_fast clock-div = 100MHz / 1 / 1 = 100MHz
 */
&clk_fast {
	clock-div = <1>;
};

/* CM0+ core clock = 50MHz
 * &fll clock-frequency / &clk_hf0 clock-div / &clk_slow clock-div = 100MHz / 1 / 2 = 50MHz
 */
&clk_slow {
	clock-div = <2>;
};

/* PERI core clock = 100MHz
 * &fll clock-frequency / &clk_hf0 clock-div / &clk_peri clock-div = 100MHz / 1 / 1 = 100MHz
 */
&clk_peri {
	clock-div = <1>;
};
