

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_773_2'
================================================================
* Date:           Tue Aug  8 00:15:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.151 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_773_2  |      256|      256|         1|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ip = alloca i32 1"   --->   Operation 4 'alloca' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %ip"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ip_1 = load i9 %ip" [seq_align_multiple.cpp:776]   --->   Operation 7 'load' 'ip_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln773 = icmp_eq  i9 %ip_1, i9 256" [seq_align_multiple.cpp:773]   --->   Operation 9 'icmp' 'icmp_ln773' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln776 = add i9 %ip_1, i9 1" [seq_align_multiple.cpp:776]   --->   Operation 11 'add' 'add_ln776' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln773 = br i1 %icmp_ln773, void %for.inc31.split, void %for.inc56.preheader.exitStub" [seq_align_multiple.cpp:773]   --->   Operation 12 'br' 'br_ln773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ip_cast = zext i9 %ip_1" [seq_align_multiple.cpp:776]   --->   Operation 13 'zext' 'ip_cast' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln773 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [seq_align_multiple.cpp:773]   --->   Operation 14 'specloopname' 'specloopname_ln773' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i9 %ip_1" [seq_align_multiple.cpp:776]   --->   Operation 15 'trunc' 'trunc_ln776' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln776 = zext i8 %trunc_ln776" [seq_align_multiple.cpp:776]   --->   Operation 16 'zext' 'zext_ln776' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_pe_score_addr = getelementptr i32 %last_pe_score, i64 0, i64 %ip_cast" [seq_align_multiple.cpp:776]   --->   Operation 17 'getelementptr' 'last_pe_score_addr' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln776, i2 0" [seq_align_multiple.cpp:776]   --->   Operation 18 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln776_1 = zext i10 %tmp_2" [seq_align_multiple.cpp:776]   --->   Operation 19 'zext' 'zext_ln776_1' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln776 = sub i11 %zext_ln776, i11 %zext_ln776_1" [seq_align_multiple.cpp:776]   --->   Operation 20 'sub' 'sub_ln776' <Predicate = (!icmp_ln773)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln776_1 = add i11 %sub_ln776, i11 2045" [seq_align_multiple.cpp:776]   --->   Operation 21 'add' 'add_ln776_1' <Predicate = (!icmp_ln773)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln776 = sext i11 %add_ln776_1" [seq_align_multiple.cpp:776]   --->   Operation 22 'sext' 'sext_ln776' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%store_ln776 = store i32 %sext_ln776, i8 %last_pe_score_addr" [seq_align_multiple.cpp:776]   --->   Operation 23 'store' 'store_ln776' <Predicate = (!icmp_ln773)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln773 = store i9 %add_ln776, i9 %ip" [seq_align_multiple.cpp:773]   --->   Operation 24 'store' 'store_ln773' <Predicate = (!icmp_ln773)> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln773 = br void %for.inc31" [seq_align_multiple.cpp:773]   --->   Operation 25 'br' 'br_ln773' <Predicate = (!icmp_ln773)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln773)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'alloca' operation ('ip') [2]  (0 ns)
	'load' operation ('ip', seq_align_multiple.cpp:776) on local variable 'ip' [6]  (0 ns)
	'sub' operation ('sub_ln776', seq_align_multiple.cpp:776) [20]  (0 ns)
	'add' operation ('add_ln776_1', seq_align_multiple.cpp:776) [21]  (0.914 ns)
	'store' operation ('store_ln776', seq_align_multiple.cpp:776) of variable 'sext_ln776', seq_align_multiple.cpp:776 on array 'last_pe_score' [23]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
