@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: FA113 :"d:\ivan\faks\1. semestar\diglog\lv6\impl1\source\sem_toplevel.vhd":20:17:20:31|Pipelining module un2_r_clk_div[23:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\ivan\faks\1. semestar\diglog\lv6\impl1\source\sem_toplevel.vhd":20:4:20:12|Pushed in register R_clk_div[23:0].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock sem|R_clk_div_derived_clock[23] is not used and is being removed
@N: FX1056 |Writing EDF file: D:\Ivan\Faks\1. Semestar\DigLog\LV6\impl1\LV6_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
