<stg><name>sin<33, 6></name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:0 %x_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %x_val

]]></Node>
<StgValue><ssdm name="x_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:1 %sign0 = icmp_sgt  i33 %x_val_read, i33 0

]]></Node>
<StgValue><ssdm name="sign0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry_ifconv:2 %sub_ln237 = sub i33 0, i33 %x_val_read

]]></Node>
<StgValue><ssdm name="sub_ln237"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry_ifconv:3 %in = select i1 %sign0, i33 %x_val_read, i33 %sub_ln237

]]></Node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="73" op_0_bw="33">
<![CDATA[
entry_ifconv:4 %zext_ln64 = zext i33 %in

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="73" op_0_bw="73" op_1_bw="73">
<![CDATA[
entry_ifconv:5 %mul_ln64 = mul i73 %zext_ln64, i73 699970842190

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %kint = partselect i6 @_ssdm_op_PartSelect.i6.i73.i32.i32, i73 %mul_ln64, i32 67, i32 72

]]></Node>
<StgValue><ssdm name="kint"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="73" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %k = partselect i2 @_ssdm_op_PartSelect.i2.i73.i32.i32, i73 %mul_ln64, i32 67, i32 68

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="33">
<![CDATA[
entry_ifconv:9 %trunc_ln68 = trunc i33 %in

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="35" op_0_bw="6">
<![CDATA[
entry_ifconv:8 %zext_ln68 = zext i6 %kint

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="35" op_0_bw="35" op_1_bw="28" op_2_bw="7">
<![CDATA[
entry_ifconv:10 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i28.i7, i28 %trunc_ln68, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:11 %mul_ln68 = mul i35 %zext_ln68, i35 7373662959

]]></Node>
<StgValue><ssdm name="mul_ln68"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:12 %add_ln68 = add i35 %shl_ln, i35 %mul_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="34" op_0_bw="34" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:13 %r = partselect i34 @_ssdm_op_PartSelect.i34.i35.i32.i32, i35 %add_ln68, i32 1, i32 34

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="35" op_0_bw="34">
<![CDATA[
entry_ifconv:14 %zext_ln68_1 = zext i34 %r

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
entry_ifconv:15 %sub_ln254 = sub i35 13493037704, i35 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="sub_ln254"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:16 %icmp_ln251 = icmp_eq  i2 %k, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln251"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:17 %icmp_ln251_1 = icmp_eq  i2 %k, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln251_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:18 %or_ln251 = or i1 %icmp_ln251, i1 %icmp_ln251_1

]]></Node>
<StgValue><ssdm name="or_ln251"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="34" op_0_bw="34" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %tmp_1 = partselect i34 @_ssdm_op_PartSelect.i34.i35.i32.i32, i35 %sub_ln254, i32 1, i32 34

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="33" op_1_bw="35" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:20 %tmp_2 = partselect i33 @_ssdm_op_PartSelect.i33.i35.i32.i32, i35 %add_ln68, i32 2, i32 34

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="34" op_0_bw="33">
<![CDATA[
entry_ifconv:21 %zext_ln251 = zext i33 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="34" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
entry_ifconv:22 %z = select i1 %or_ln251, i34 %tmp_1, i34 %zext_ln251

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:28 %icmp_ln274 = icmp_eq  i2 %k, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln274"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:23 %y = call i34 @cordic_circ_apfixed<35, 3, 0>, i34 %z

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="29" op_0_bw="29" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:24 %trunc_ln = partselect i29 @_ssdm_op_PartSelect.i29.i34.i32.i32, i34 %y, i32 5, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251_1" val="0"/>
<literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
entry_ifconv:25 %sub_ln274 = sub i34 0, i34 %y

]]></Node>
<StgValue><ssdm name="sub_ln274"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln251_1" val="0"/>
<literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="29" op_0_bw="29" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %trunc_ln1 = partselect i29 @_ssdm_op_PartSelect.i29.i34.i32.i32, i34 %sub_ln274, i32 5, i32 33

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry_ifconv:27 %select_ln274 = select i1 %icmp_ln251_1, i29 %trunc_ln, i29 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln274"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry_ifconv:29 %select_ln274_1 = select i1 %icmp_ln274, i29 %trunc_ln, i29 %select_ln274

]]></Node>
<StgValue><ssdm name="select_ln274_1"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sign0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
entry_ifconv:30 %sub_ln292 = sub i29 0, i29 %select_ln274_1

]]></Node>
<StgValue><ssdm name="sub_ln292"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
entry_ifconv:31 %select_ln291 = select i1 %sign0, i29 %select_ln274_1, i29 %sub_ln292

]]></Node>
<StgValue><ssdm name="select_ln291"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="29">
<![CDATA[
entry_ifconv:32 %ret_ln1939 = ret i29 %select_ln291

]]></Node>
<StgValue><ssdm name="ret_ln1939"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
