Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Sun Sep  6 09:59:33 2020
| Host             : DESKTOP-VO2BSI1 running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.213        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.150        |
| Device Static (W)        | 0.063        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |        5 |       --- |             --- |
| Slice Logic              |     0.005 |    45099 |       --- |             --- |
|   LUT as Logic           |     0.004 |    20321 |     20800 |           97.70 |
|   CARRY4                 |    <0.001 |      474 |      8150 |            5.82 |
|   Register               |    <0.001 |    20891 |     41600 |           50.22 |
|   LUT as Distributed RAM |    <0.001 |       72 |      9600 |            0.75 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |      199 |     32600 |            0.61 |
|   LUT as Shift Register  |    <0.001 |       17 |      9600 |            0.18 |
|   Others                 |     0.000 |      636 |       --- |             --- |
| Signals                  |     0.007 |    35042 |       --- |             --- |
| Block RAM                |    <0.001 |       34 |        50 |           68.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |     0.001 |       71 |       210 |           33.81 |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.063 |          |           |                 |
| Total                    |     0.213 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.052 |       0.045 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------+-----------------+
| Clock                | Domain                            | Constraint (ns) |
+----------------------+-----------------------------------+-----------------+
| clk_out1_clk_divider | clk_div/inst/clk_out1_clk_divider |            20.0 |
| clkfbout_clk_divider | clk_div/inst/clkfbout_clk_divider |            10.0 |
| sys_clk              | sys_clk                           |            10.0 |
+----------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| fpga_top              |     0.150 |
|   clk_div             |     0.106 |
|     inst              |     0.106 |
|   core                |     0.042 |
|     debug_module      |     0.003 |
|     eclass            |     0.009 |
|       _unnamed_       |     0.009 |
|     mixed_cluster     |     0.004 |
|     pwm_cluster       |     0.008 |
|       pwm4            |     0.001 |
|       pwm5            |     0.001 |
|     spi_cluster       |     0.005 |
|       spi0            |     0.002 |
|       spi1            |     0.002 |
|     uart_cluster      |     0.006 |
|       uart0           |     0.002 |
|       uart1           |     0.002 |
|   xadc_wiz_inst       |     0.001 |
|     inst              |     0.001 |
|       AXI_XADC_CORE_I |     0.001 |
+-----------------------+-----------+


