#[repr(C)]
#[doc = "Register block"]
pub struct RegisterBlock {
    _reserved0: [u8; 0x0800],
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Control,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h:
        FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressH,
    _reserved64: [u8; 0x0300],
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Control,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission0,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission1,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission2,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressH,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressL,
    fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h:
        FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressH,
}
impl RegisterBlock {
    #[doc = "0x800 - The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control
    }
    #[doc = "0x804 - The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0
    }
    #[doc = "0x808 - The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1
    }
    #[doc = "0x80c - The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2
    }
    #[doc = "0x810 - The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l
    }
    #[doc = "0x814 - The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h
    }
    #[doc = "0x818 - The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l
    }
    #[doc = "0x81c - The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h
    }
    #[doc = "0x820 - The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control
    }
    #[doc = "0x824 - The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0
    }
    #[doc = "0x828 - The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1
    }
    #[doc = "0x82c - The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2
    }
    #[doc = "0x830 - The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l
    }
    #[doc = "0x834 - The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h
    }
    #[doc = "0x838 - The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l
    }
    #[doc = "0x83c - The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h
    }
    #[doc = "0x840 - The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control
    }
    #[doc = "0x844 - The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0
    }
    #[doc = "0x848 - The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1
    }
    #[doc = "0x84c - The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2
    }
    #[doc = "0x850 - The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l
    }
    #[doc = "0x854 - The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h
    }
    #[doc = "0x858 - The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l
    }
    #[doc = "0x85c - The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h
    }
    #[doc = "0x860 - The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control
    }
    #[doc = "0x864 - The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0
    }
    #[doc = "0x868 - The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1
    }
    #[doc = "0x86c - The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2
    }
    #[doc = "0x870 - The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l
    }
    #[doc = "0x874 - The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h
    }
    #[doc = "0x878 - The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l
    }
    #[doc = "0x87c - The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h
    }
    #[doc = "0x880 - The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control
    }
    #[doc = "0x884 - The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0
    }
    #[doc = "0x888 - The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1
    }
    #[doc = "0x88c - The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2
    }
    #[doc = "0x890 - The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l
    }
    #[doc = "0x894 - The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h
    }
    #[doc = "0x898 - The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l
    }
    #[doc = "0x89c - The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h
    }
    #[doc = "0x8a0 - The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control
    }
    #[doc = "0x8a4 - The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0
    }
    #[doc = "0x8a8 - The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1
    }
    #[doc = "0x8ac - The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2
    }
    #[doc = "0x8b0 - The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l
    }
    #[doc = "0x8b4 - The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h
    }
    #[doc = "0x8b8 - The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l
    }
    #[doc = "0x8bc - The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h
    }
    #[doc = "0x8c0 - The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control
    }
    #[doc = "0x8c4 - The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0
    }
    #[doc = "0x8c8 - The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1
    }
    #[doc = "0x8cc - The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2
    }
    #[doc = "0x8d0 - The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l
    }
    #[doc = "0x8d4 - The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h
    }
    #[doc = "0x8d8 - The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l
    }
    #[doc = "0x8dc - The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h
    }
    #[doc = "0x8e0 - The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control
    }
    #[doc = "0x8e4 - The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0
    }
    #[doc = "0x8e8 - The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1
    }
    #[doc = "0x8ec - The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2
    }
    #[doc = "0x8f0 - The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l
    }
    #[doc = "0x8f4 - The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h
    }
    #[doc = "0x8f8 - The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l
    }
    #[doc = "0x8fc - The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h
    }
    #[doc = "0xc00 - The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control
    }
    #[doc = "0xc04 - The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0
    }
    #[doc = "0xc08 - The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1
    }
    #[doc = "0xc0c - The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2
    }
    #[doc = "0xc10 - The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l
    }
    #[doc = "0xc14 - The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h
    }
    #[doc = "0xc18 - The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l
    }
    #[doc = "0xc1c - The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h
    }
    #[doc = "0xc20 - The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control
    }
    #[doc = "0xc24 - The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0
    }
    #[doc = "0xc28 - The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1
    }
    #[doc = "0xc2c - The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2
    }
    #[doc = "0xc30 - The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l
    }
    #[doc = "0xc34 - The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h
    }
    #[doc = "0xc38 - The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l
    }
    #[doc = "0xc3c - The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h
    }
    #[doc = "0xc40 - The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control
    }
    #[doc = "0xc44 - The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0
    }
    #[doc = "0xc48 - The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1
    }
    #[doc = "0xc4c - The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2
    }
    #[doc = "0xc50 - The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l
    }
    #[doc = "0xc54 - The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h
    }
    #[doc = "0xc58 - The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l
    }
    #[doc = "0xc5c - The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h
    }
    #[doc = "0xc60 - The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control
    }
    #[doc = "0xc64 - The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0
    }
    #[doc = "0xc68 - The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1
    }
    #[doc = "0xc6c - The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2
    }
    #[doc = "0xc70 - The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l
    }
    #[doc = "0xc74 - The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h
    }
    #[doc = "0xc78 - The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l
    }
    #[doc = "0xc7c - The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h
    }
    #[doc = "0xc80 - The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control
    }
    #[doc = "0xc84 - The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0
    }
    #[doc = "0xc88 - The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1
    }
    #[doc = "0xc8c - The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2
    }
    #[doc = "0xc90 - The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l
    }
    #[doc = "0xc94 - The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h
    }
    #[doc = "0xc98 - The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l
    }
    #[doc = "0xc9c - The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h
    }
    #[doc = "0xca0 - The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control
    }
    #[doc = "0xca4 - The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0
    }
    #[doc = "0xca8 - The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1
    }
    #[doc = "0xcac - The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2
    }
    #[doc = "0xcb0 - The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l
    }
    #[doc = "0xcb4 - The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h
    }
    #[doc = "0xcb8 - The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l
    }
    #[doc = "0xcbc - The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h
    }
    #[doc = "0xcc0 - The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control
    }
    #[doc = "0xcc4 - The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0
    }
    #[doc = "0xcc8 - The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1
    }
    #[doc = "0xccc - The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2
    }
    #[doc = "0xcd0 - The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l
    }
    #[doc = "0xcd4 - The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h
    }
    #[doc = "0xcd8 - The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l
    }
    #[doc = "0xcdc - The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h
    }
    #[doc = "0xce0 - The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Control {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control
    }
    #[doc = "0xce4 - The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission0 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0
    }
    #[doc = "0xce8 - The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission1 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1
    }
    #[doc = "0xcec - The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission2 {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2
    }
    #[doc = "0xcf0 - The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l
    }
    #[doc = "0xcf4 - The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h
    }
    #[doc = "0xcf8 - The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressL {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l
    }
    #[doc = "0xcfc - The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
    #[inline(always)]
    pub const fn fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h(
        &self,
    ) -> &FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressH {
        &self.fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h
    }
}
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_control (rw) register accessor: The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0ControlSpec > ;
#[doc = "The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_0 (rw) register accessor: The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission0Spec > ;
#[doc = "The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_1 (rw) register accessor: The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission1Spec > ;
#[doc = "The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_2 (rw) register accessor: The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0Permission2Spec > ;
#[doc = "The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_l (rw) register accessor: The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressLSpec > ;
#[doc = "The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_h (rw) register accessor: The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0StartAddressHSpec > ;
#[doc = "The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_l (rw) register accessor: The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressLSpec > ;
#[doc = "The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_h (rw) register accessor: The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_0_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion0EndAddressHSpec > ;
#[doc = "The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_0_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_control (rw) register accessor: The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1ControlSpec > ;
#[doc = "The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_0 (rw) register accessor: The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission0Spec > ;
#[doc = "The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_1 (rw) register accessor: The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission1Spec > ;
#[doc = "The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_2 (rw) register accessor: The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1Permission2Spec > ;
#[doc = "The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_l (rw) register accessor: The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressLSpec > ;
#[doc = "The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_h (rw) register accessor: The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1StartAddressHSpec > ;
#[doc = "The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_l (rw) register accessor: The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressLSpec > ;
#[doc = "The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_h (rw) register accessor: The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_1_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion1EndAddressHSpec > ;
#[doc = "The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_1_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_control (rw) register accessor: The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2ControlSpec > ;
#[doc = "The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_0 (rw) register accessor: The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission0Spec > ;
#[doc = "The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_1 (rw) register accessor: The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission1Spec > ;
#[doc = "The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_2 (rw) register accessor: The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2Permission2Spec > ;
#[doc = "The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_l (rw) register accessor: The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressLSpec > ;
#[doc = "The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_h (rw) register accessor: The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2StartAddressHSpec > ;
#[doc = "The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_l (rw) register accessor: The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressLSpec > ;
#[doc = "The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_h (rw) register accessor: The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_2_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion2EndAddressHSpec > ;
#[doc = "The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_2_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_control (rw) register accessor: The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3ControlSpec > ;
#[doc = "The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_0 (rw) register accessor: The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission0Spec > ;
#[doc = "The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_1 (rw) register accessor: The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission1Spec > ;
#[doc = "The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_2 (rw) register accessor: The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3Permission2Spec > ;
#[doc = "The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_l (rw) register accessor: The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressLSpec > ;
#[doc = "The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_h (rw) register accessor: The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3StartAddressHSpec > ;
#[doc = "The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_l (rw) register accessor: The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressLSpec > ;
#[doc = "The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_h (rw) register accessor: The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_3_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion3EndAddressHSpec > ;
#[doc = "The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_3_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_control (rw) register accessor: The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4ControlSpec > ;
#[doc = "The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_0 (rw) register accessor: The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission0Spec > ;
#[doc = "The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_1 (rw) register accessor: The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission1Spec > ;
#[doc = "The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_2 (rw) register accessor: The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4Permission2Spec > ;
#[doc = "The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_l (rw) register accessor: The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressLSpec > ;
#[doc = "The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_h (rw) register accessor: The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4StartAddressHSpec > ;
#[doc = "The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_l (rw) register accessor: The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressLSpec > ;
#[doc = "The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_h (rw) register accessor: The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_4_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion4EndAddressHSpec > ;
#[doc = "The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_4_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_control (rw) register accessor: The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5ControlSpec > ;
#[doc = "The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_0 (rw) register accessor: The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission0Spec > ;
#[doc = "The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_1 (rw) register accessor: The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission1Spec > ;
#[doc = "The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_2 (rw) register accessor: The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5Permission2Spec > ;
#[doc = "The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_l (rw) register accessor: The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressLSpec > ;
#[doc = "The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_h (rw) register accessor: The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5StartAddressHSpec > ;
#[doc = "The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_l (rw) register accessor: The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressLSpec > ;
#[doc = "The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_h (rw) register accessor: The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_5_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion5EndAddressHSpec > ;
#[doc = "The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_5_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_control (rw) register accessor: The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6ControlSpec > ;
#[doc = "The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_0 (rw) register accessor: The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission0Spec > ;
#[doc = "The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_1 (rw) register accessor: The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission1Spec > ;
#[doc = "The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_2 (rw) register accessor: The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6Permission2Spec > ;
#[doc = "The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_l (rw) register accessor: The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressLSpec > ;
#[doc = "The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_h (rw) register accessor: The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6StartAddressHSpec > ;
#[doc = "The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_l (rw) register accessor: The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressLSpec > ;
#[doc = "The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_h (rw) register accessor: The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_6_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion6EndAddressHSpec > ;
#[doc = "The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_6_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_control (rw) register accessor: The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_control")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7ControlSpec > ;
#[doc = "The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_0 (rw) register accessor: The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission0Spec > ;
#[doc = "The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_1 (rw) register accessor: The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission1Spec > ;
#[doc = "The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_2 (rw) register accessor: The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2 :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7Permission2Spec > ;
#[doc = "The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_l (rw) register accessor: The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressLSpec > ;
#[doc = "The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_h (rw) register accessor: The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7StartAddressHSpec > ;
#[doc = "The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_l (rw) register accessor: The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressLSpec > ;
#[doc = "The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_h (rw) register accessor: The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0_fw_region_7_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h :: FwRegsBrScrp32bMotorToScrp0_32bClk4L0FwRegion7EndAddressHSpec > ;
#[doc = "The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP0_32b_clk4_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp0_32b_clk4_l0_fw_region_7_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_control (rw) register accessor: The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0ControlSpec > ;
#[doc = "The FW Region 0 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_0 (rw) register accessor: The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission0Spec > ;
#[doc = "The FW Region 0 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_1 (rw) register accessor: The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission1Spec > ;
#[doc = "The FW Region 0 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_2 (rw) register accessor: The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0Permission2Spec > ;
#[doc = "The FW Region 0 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_l (rw) register accessor: The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressLSpec > ;
#[doc = "The FW Region 0 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_h (rw) register accessor: The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0StartAddressHSpec > ;
#[doc = "The FW Region 0 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_l (rw) register accessor: The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressLSpec > ;
#[doc = "The FW Region 0 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_h (rw) register accessor: The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_0_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion0EndAddressHSpec > ;
#[doc = "The FW Region 0 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 0 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_0_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_control (rw) register accessor: The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1ControlSpec > ;
#[doc = "The FW Region 1 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_0 (rw) register accessor: The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission0Spec > ;
#[doc = "The FW Region 1 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_1 (rw) register accessor: The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission1Spec > ;
#[doc = "The FW Region 1 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_2 (rw) register accessor: The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1Permission2Spec > ;
#[doc = "The FW Region 1 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_l (rw) register accessor: The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressLSpec > ;
#[doc = "The FW Region 1 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_h (rw) register accessor: The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1StartAddressHSpec > ;
#[doc = "The FW Region 1 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_l (rw) register accessor: The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressLSpec > ;
#[doc = "The FW Region 1 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_h (rw) register accessor: The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_1_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion1EndAddressHSpec > ;
#[doc = "The FW Region 1 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 1 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_1_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_control (rw) register accessor: The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2ControlSpec > ;
#[doc = "The FW Region 2 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_0 (rw) register accessor: The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission0Spec > ;
#[doc = "The FW Region 2 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_1 (rw) register accessor: The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission1Spec > ;
#[doc = "The FW Region 2 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_2 (rw) register accessor: The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2Permission2Spec > ;
#[doc = "The FW Region 2 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_l (rw) register accessor: The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressLSpec > ;
#[doc = "The FW Region 2 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_h (rw) register accessor: The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2StartAddressHSpec > ;
#[doc = "The FW Region 2 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_l (rw) register accessor: The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressLSpec > ;
#[doc = "The FW Region 2 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_h (rw) register accessor: The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_2_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion2EndAddressHSpec > ;
#[doc = "The FW Region 2 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 2 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_2_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_control (rw) register accessor: The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3ControlSpec > ;
#[doc = "The FW Region 3 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_0 (rw) register accessor: The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission0Spec > ;
#[doc = "The FW Region 3 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_1 (rw) register accessor: The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission1Spec > ;
#[doc = "The FW Region 3 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_2 (rw) register accessor: The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3Permission2Spec > ;
#[doc = "The FW Region 3 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_l (rw) register accessor: The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressLSpec > ;
#[doc = "The FW Region 3 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_h (rw) register accessor: The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3StartAddressHSpec > ;
#[doc = "The FW Region 3 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_l (rw) register accessor: The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressLSpec > ;
#[doc = "The FW Region 3 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_h (rw) register accessor: The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_3_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion3EndAddressHSpec > ;
#[doc = "The FW Region 3 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 3 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_3_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_control (rw) register accessor: The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4ControlSpec > ;
#[doc = "The FW Region 4 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_0 (rw) register accessor: The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission0Spec > ;
#[doc = "The FW Region 4 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_1 (rw) register accessor: The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission1Spec > ;
#[doc = "The FW Region 4 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_2 (rw) register accessor: The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4Permission2Spec > ;
#[doc = "The FW Region 4 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_l (rw) register accessor: The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressLSpec > ;
#[doc = "The FW Region 4 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_h (rw) register accessor: The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4StartAddressHSpec > ;
#[doc = "The FW Region 4 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_l (rw) register accessor: The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressLSpec > ;
#[doc = "The FW Region 4 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_h (rw) register accessor: The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_4_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion4EndAddressHSpec > ;
#[doc = "The FW Region 4 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 4 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_4_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_control (rw) register accessor: The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5ControlSpec > ;
#[doc = "The FW Region 5 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_0 (rw) register accessor: The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission0Spec > ;
#[doc = "The FW Region 5 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_1 (rw) register accessor: The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission1Spec > ;
#[doc = "The FW Region 5 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_2 (rw) register accessor: The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5Permission2Spec > ;
#[doc = "The FW Region 5 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_l (rw) register accessor: The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressLSpec > ;
#[doc = "The FW Region 5 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_h (rw) register accessor: The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5StartAddressHSpec > ;
#[doc = "The FW Region 5 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_l (rw) register accessor: The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressLSpec > ;
#[doc = "The FW Region 5 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_h (rw) register accessor: The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_5_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion5EndAddressHSpec > ;
#[doc = "The FW Region 5 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 5 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_5_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_control (rw) register accessor: The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6ControlSpec > ;
#[doc = "The FW Region 6 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_0 (rw) register accessor: The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission0Spec > ;
#[doc = "The FW Region 6 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_1 (rw) register accessor: The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission1Spec > ;
#[doc = "The FW Region 6 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_2 (rw) register accessor: The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6Permission2Spec > ;
#[doc = "The FW Region 6 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_l (rw) register accessor: The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressLSpec > ;
#[doc = "The FW Region 6 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_h (rw) register accessor: The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6StartAddressHSpec > ;
#[doc = "The FW Region 6 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_l (rw) register accessor: The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressLSpec > ;
#[doc = "The FW Region 6 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_h (rw) register accessor: The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_6_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion6EndAddressHSpec > ;
#[doc = "The FW Region 6 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 6 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_6_end_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_control (rw) register accessor: The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_control")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Control = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7ControlSpec > ;
#[doc = "The FW Region 7 Control Register defines the control fields for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_control;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_0 (rw) register accessor: The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_0")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission0 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission0Spec > ;
#[doc = "The FW Region 7 Permission 0 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_0;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_1 (rw) register accessor: The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_1")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission1 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission1Spec > ;
#[doc = "The FW Region 7 Permission 1 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_1;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_2 (rw) register accessor: The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_permission_2")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission2 = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2 :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7Permission2Spec > ;
#[doc = "The FW Region 7 Permission 2 Register defines the permissions for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_permission_2;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_l (rw) register accessor: The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressLSpec > ;
#[doc = "The FW Region 7 Start Address Low Register defines the start address bits 31 to 0 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_h (rw) register accessor: The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_start_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7StartAddressHSpec > ;
#[doc = "The FW Region 7 Start Address High Register defines the start address bits 47 to 32 for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_start_address_h;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_l (rw) register accessor: The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_l")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressL = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressLSpec > ;
#[doc = "The FW Region 7 End Address Low Register defines the end address bits 31 to 0 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_l;
#[doc = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_h (rw) register accessor: The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h`]
module"]
#[doc(alias = "FW_REGS_br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0_fw_region_7_end_address_h")]
pub type FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressH = crate :: Reg < fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h :: FwRegsBrScrp32bMotorToScrp32bMiscIoL0FwRegion7EndAddressHSpec > ;
#[doc = "The FW Region 7 End Address High Register defines the end address bits 47 to 32 to include for the slave br_SCRP_32b_motor_to_SCRP_32b_miscIO_l0 region 7 firewall."]
pub mod fw_regs_br_scrp_32b_motor_to_scrp_32b_misc_io_l0_fw_region_7_end_address_h;
