Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto c6e9d52bcd72492c815aba851b8fbd5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_3bit_4to1_behav xil_defaultlib.mux_3bit_4to1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/230273-kovac/digital-electronics-1/lab/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:50]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/230273-kovac/digital-electronics-1/lab/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:51]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [D:/Documents/230273-kovac/digital-electronics-1/lab/03-vivado/multiplexer/multiplexer.srcs/sources_1/new/mux_3bit_4to1.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_3bit_4to1
Built simulation snapshot mux_3bit_4to1_behav
