--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.403(R)|    3.346(R)|clk               |   0.000|
flashData<0> |   -1.399(R)|    4.156(R)|clk               |   0.000|
flashData<1> |   -1.461(R)|    4.205(R)|clk               |   0.000|
flashData<2> |   -1.573(R)|    4.295(R)|clk               |   0.000|
flashData<3> |   -1.667(R)|    4.370(R)|clk               |   0.000|
flashData<4> |   -1.635(R)|    4.344(R)|clk               |   0.000|
flashData<5> |   -0.545(R)|    3.472(R)|clk               |   0.000|
flashData<6> |   -1.081(R)|    3.902(R)|clk               |   0.000|
flashData<7> |   -1.411(R)|    4.165(R)|clk               |   0.000|
flashData<8> |   -1.396(R)|    4.154(R)|clk               |   0.000|
flashData<9> |   -1.256(R)|    4.042(R)|clk               |   0.000|
flashData<10>|   -1.053(R)|    3.879(R)|clk               |   0.000|
flashData<11>|   -1.077(R)|    3.898(R)|clk               |   0.000|
flashData<12>|   -1.065(R)|    3.889(R)|clk               |   0.000|
flashData<13>|   -1.003(R)|    3.839(R)|clk               |   0.000|
flashData<14>|   -0.433(R)|    3.383(R)|clk               |   0.000|
flashData<15>|   -0.829(R)|    3.700(R)|clk               |   0.000|
ram1Data<0>  |   -0.703(R)|    3.587(R)|clk               |   0.000|
ram1Data<1>  |   -1.917(R)|    4.557(R)|clk               |   0.000|
ram1Data<2>  |   -1.938(R)|    4.597(R)|clk               |   0.000|
ram1Data<3>  |   -1.632(R)|    4.349(R)|clk               |   0.000|
ram1Data<4>  |   -1.701(R)|    4.404(R)|clk               |   0.000|
ram1Data<5>  |   -2.182(R)|    4.789(R)|clk               |   0.000|
ram1Data<6>  |   -1.264(R)|    4.054(R)|clk               |   0.000|
ram1Data<7>  |   -1.999(R)|    4.642(R)|clk               |   0.000|
ram2Data<0>  |   -1.348(R)|    5.814(R)|clk               |   0.000|
ram2Data<1>  |   -0.301(R)|    4.698(R)|clk               |   0.000|
ram2Data<2>  |   -1.598(R)|    5.148(R)|clk               |   0.000|
ram2Data<3>  |   -1.268(R)|    5.425(R)|clk               |   0.000|
ram2Data<4>  |   -1.561(R)|    5.101(R)|clk               |   0.000|
ram2Data<5>  |   -1.962(R)|    5.631(R)|clk               |   0.000|
ram2Data<6>  |   -1.526(R)|    5.318(R)|clk               |   0.000|
ram2Data<7>  |   -1.831(R)|    5.345(R)|clk               |   0.000|
ram2Data<8>  |   -3.154(R)|    5.591(R)|clk               |   0.000|
ram2Data<9>  |   -2.890(R)|    5.394(R)|clk               |   0.000|
ram2Data<10> |   -2.627(R)|    5.501(R)|clk               |   0.000|
ram2Data<11> |   -2.668(R)|    5.551(R)|clk               |   0.000|
ram2Data<12> |   -2.740(R)|    6.083(R)|clk               |   0.000|
ram2Data<13> |   -2.658(R)|    5.559(R)|clk               |   0.000|
ram2Data<14> |   -1.798(R)|    5.857(R)|clk               |   0.000|
ram2Data<15> |   -2.906(R)|    5.834(R)|clk               |   0.000|
tbre         |    1.248(R)|    2.026(R)|clk               |   0.000|
tsre         |   -0.752(R)|    3.626(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -0.561(R)|    3.543(R)|clk               |   0.000|
flashData<0> |   -1.557(R)|    4.353(R)|clk               |   0.000|
flashData<1> |   -1.619(R)|    4.402(R)|clk               |   0.000|
flashData<2> |   -1.731(R)|    4.492(R)|clk               |   0.000|
flashData<3> |   -1.825(R)|    4.567(R)|clk               |   0.000|
flashData<4> |   -1.793(R)|    4.541(R)|clk               |   0.000|
flashData<5> |   -0.703(R)|    3.669(R)|clk               |   0.000|
flashData<6> |   -1.239(R)|    4.099(R)|clk               |   0.000|
flashData<7> |   -1.569(R)|    4.362(R)|clk               |   0.000|
flashData<8> |   -1.554(R)|    4.351(R)|clk               |   0.000|
flashData<9> |   -1.414(R)|    4.239(R)|clk               |   0.000|
flashData<10>|   -1.211(R)|    4.076(R)|clk               |   0.000|
flashData<11>|   -1.235(R)|    4.095(R)|clk               |   0.000|
flashData<12>|   -1.223(R)|    4.086(R)|clk               |   0.000|
flashData<13>|   -1.161(R)|    4.036(R)|clk               |   0.000|
flashData<14>|   -0.591(R)|    3.580(R)|clk               |   0.000|
flashData<15>|   -0.987(R)|    3.897(R)|clk               |   0.000|
ram1Data<0>  |   -0.861(R)|    3.784(R)|clk               |   0.000|
ram1Data<1>  |   -2.075(R)|    4.754(R)|clk               |   0.000|
ram1Data<2>  |   -2.096(R)|    4.794(R)|clk               |   0.000|
ram1Data<3>  |   -1.790(R)|    4.546(R)|clk               |   0.000|
ram1Data<4>  |   -1.859(R)|    4.601(R)|clk               |   0.000|
ram1Data<5>  |   -2.340(R)|    4.986(R)|clk               |   0.000|
ram1Data<6>  |   -1.422(R)|    4.251(R)|clk               |   0.000|
ram1Data<7>  |   -2.157(R)|    4.839(R)|clk               |   0.000|
ram2Data<0>  |   -1.506(R)|    6.011(R)|clk               |   0.000|
ram2Data<1>  |   -0.459(R)|    4.895(R)|clk               |   0.000|
ram2Data<2>  |   -1.756(R)|    5.345(R)|clk               |   0.000|
ram2Data<3>  |   -1.426(R)|    5.622(R)|clk               |   0.000|
ram2Data<4>  |   -1.719(R)|    5.298(R)|clk               |   0.000|
ram2Data<5>  |   -2.120(R)|    5.828(R)|clk               |   0.000|
ram2Data<6>  |   -1.684(R)|    5.515(R)|clk               |   0.000|
ram2Data<7>  |   -1.989(R)|    5.542(R)|clk               |   0.000|
ram2Data<8>  |   -3.312(R)|    5.788(R)|clk               |   0.000|
ram2Data<9>  |   -3.048(R)|    5.591(R)|clk               |   0.000|
ram2Data<10> |   -2.785(R)|    5.698(R)|clk               |   0.000|
ram2Data<11> |   -2.826(R)|    5.748(R)|clk               |   0.000|
ram2Data<12> |   -2.898(R)|    6.280(R)|clk               |   0.000|
ram2Data<13> |   -2.816(R)|    5.756(R)|clk               |   0.000|
ram2Data<14> |   -1.956(R)|    6.054(R)|clk               |   0.000|
ram2Data<15> |   -3.064(R)|    6.031(R)|clk               |   0.000|
tbre         |    1.090(R)|    2.223(R)|clk               |   0.000|
tsre         |   -0.910(R)|    3.823(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_in to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
flashAddr<1> |   14.253(R)|clk               |   0.000|
flashAddr<2> |   13.967(R)|clk               |   0.000|
flashAddr<3> |   14.178(R)|clk               |   0.000|
flashAddr<4> |   13.772(R)|clk               |   0.000|
flashAddr<5> |   13.433(R)|clk               |   0.000|
flashAddr<6> |   14.306(R)|clk               |   0.000|
flashAddr<7> |   13.552(R)|clk               |   0.000|
flashAddr<8> |   13.830(R)|clk               |   0.000|
flashAddr<9> |   13.707(R)|clk               |   0.000|
flashAddr<10>|   13.933(R)|clk               |   0.000|
flashAddr<11>|   13.967(R)|clk               |   0.000|
flashAddr<12>|   13.845(R)|clk               |   0.000|
flashAddr<13>|   14.141(R)|clk               |   0.000|
flashAddr<14>|   14.668(R)|clk               |   0.000|
flashAddr<15>|   14.109(R)|clk               |   0.000|
flashAddr<16>|   13.973(R)|clk               |   0.000|
flashData<0> |   14.553(R)|clk               |   0.000|
flashData<1> |   15.375(R)|clk               |   0.000|
flashData<2> |   15.628(R)|clk               |   0.000|
flashData<3> |   14.552(R)|clk               |   0.000|
flashData<4> |   15.335(R)|clk               |   0.000|
flashData<5> |   15.333(R)|clk               |   0.000|
flashData<6> |   15.079(R)|clk               |   0.000|
flashData<7> |   15.064(R)|clk               |   0.000|
flashData<8> |   14.816(R)|clk               |   0.000|
flashData<9> |   14.803(R)|clk               |   0.000|
flashData<10>|   15.591(R)|clk               |   0.000|
flashData<11>|   15.586(R)|clk               |   0.000|
flashData<12>|   15.840(R)|clk               |   0.000|
flashData<13>|   15.846(R)|clk               |   0.000|
flashData<14>|   16.088(R)|clk               |   0.000|
flashData<15>|   16.095(R)|clk               |   0.000|
flashOe      |   17.304(R)|clk               |   0.000|
flashWe      |   15.756(R)|clk               |   0.000|
ram1Data<0>  |   14.115(R)|clk               |   0.000|
ram1Data<1>  |   14.122(R)|clk               |   0.000|
ram1Data<2>  |   14.439(R)|clk               |   0.000|
ram1Data<3>  |   14.248(R)|clk               |   0.000|
ram1Data<4>  |   14.063(R)|clk               |   0.000|
ram1Data<5>  |   13.650(R)|clk               |   0.000|
ram1Data<6>  |   13.581(R)|clk               |   0.000|
ram1Data<7>  |   13.283(R)|clk               |   0.000|
ram2Addr<0>  |   13.827(R)|clk               |   0.000|
ram2Addr<1>  |   14.642(R)|clk               |   0.000|
ram2Addr<2>  |   14.129(R)|clk               |   0.000|
ram2Addr<3>  |   14.309(R)|clk               |   0.000|
ram2Addr<4>  |   14.084(R)|clk               |   0.000|
ram2Addr<5>  |   14.364(R)|clk               |   0.000|
ram2Addr<6>  |   14.858(R)|clk               |   0.000|
ram2Addr<7>  |   14.481(R)|clk               |   0.000|
ram2Addr<8>  |   14.423(R)|clk               |   0.000|
ram2Addr<9>  |   15.045(R)|clk               |   0.000|
ram2Addr<10> |   14.859(R)|clk               |   0.000|
ram2Addr<11> |   14.765(R)|clk               |   0.000|
ram2Addr<12> |   15.645(R)|clk               |   0.000|
ram2Addr<13> |   14.641(R)|clk               |   0.000|
ram2Addr<14> |   14.138(R)|clk               |   0.000|
ram2Addr<15> |   13.233(R)|clk               |   0.000|
ram2Data<0>  |   14.709(R)|clk               |   0.000|
ram2Data<1>  |   15.743(R)|clk               |   0.000|
ram2Data<2>  |   15.464(R)|clk               |   0.000|
ram2Data<3>  |   15.460(R)|clk               |   0.000|
ram2Data<4>  |   14.761(R)|clk               |   0.000|
ram2Data<5>  |   14.978(R)|clk               |   0.000|
ram2Data<6>  |   15.537(R)|clk               |   0.000|
ram2Data<7>  |   15.539(R)|clk               |   0.000|
ram2Data<8>  |   15.078(R)|clk               |   0.000|
ram2Data<9>  |   15.144(R)|clk               |   0.000|
ram2Data<10> |   14.822(R)|clk               |   0.000|
ram2Data<11> |   15.263(R)|clk               |   0.000|
ram2Data<12> |   14.803(R)|clk               |   0.000|
ram2Data<13> |   15.675(R)|clk               |   0.000|
ram2Data<14> |   15.264(R)|clk               |   0.000|
ram2Data<15> |   15.059(R)|clk               |   0.000|
ram2Oe       |   13.584(R)|clk               |   0.000|
ram2We       |   13.433(R)|clk               |   0.000|
rdn          |   16.104(R)|clk               |   0.000|
wrn          |   14.472(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
flashAddr<1> |   14.450(R)|clk               |   0.000|
flashAddr<2> |   14.164(R)|clk               |   0.000|
flashAddr<3> |   14.375(R)|clk               |   0.000|
flashAddr<4> |   13.969(R)|clk               |   0.000|
flashAddr<5> |   13.630(R)|clk               |   0.000|
flashAddr<6> |   14.503(R)|clk               |   0.000|
flashAddr<7> |   13.749(R)|clk               |   0.000|
flashAddr<8> |   14.027(R)|clk               |   0.000|
flashAddr<9> |   13.904(R)|clk               |   0.000|
flashAddr<10>|   14.130(R)|clk               |   0.000|
flashAddr<11>|   14.164(R)|clk               |   0.000|
flashAddr<12>|   14.042(R)|clk               |   0.000|
flashAddr<13>|   14.338(R)|clk               |   0.000|
flashAddr<14>|   14.865(R)|clk               |   0.000|
flashAddr<15>|   14.306(R)|clk               |   0.000|
flashAddr<16>|   14.170(R)|clk               |   0.000|
flashData<0> |   14.750(R)|clk               |   0.000|
flashData<1> |   15.572(R)|clk               |   0.000|
flashData<2> |   15.825(R)|clk               |   0.000|
flashData<3> |   14.749(R)|clk               |   0.000|
flashData<4> |   15.532(R)|clk               |   0.000|
flashData<5> |   15.530(R)|clk               |   0.000|
flashData<6> |   15.276(R)|clk               |   0.000|
flashData<7> |   15.261(R)|clk               |   0.000|
flashData<8> |   15.013(R)|clk               |   0.000|
flashData<9> |   15.000(R)|clk               |   0.000|
flashData<10>|   15.788(R)|clk               |   0.000|
flashData<11>|   15.783(R)|clk               |   0.000|
flashData<12>|   16.037(R)|clk               |   0.000|
flashData<13>|   16.043(R)|clk               |   0.000|
flashData<14>|   16.285(R)|clk               |   0.000|
flashData<15>|   16.292(R)|clk               |   0.000|
flashOe      |   17.501(R)|clk               |   0.000|
flashWe      |   15.953(R)|clk               |   0.000|
ram1Data<0>  |   14.312(R)|clk               |   0.000|
ram1Data<1>  |   14.319(R)|clk               |   0.000|
ram1Data<2>  |   14.636(R)|clk               |   0.000|
ram1Data<3>  |   14.445(R)|clk               |   0.000|
ram1Data<4>  |   14.260(R)|clk               |   0.000|
ram1Data<5>  |   13.847(R)|clk               |   0.000|
ram1Data<6>  |   13.778(R)|clk               |   0.000|
ram1Data<7>  |   13.480(R)|clk               |   0.000|
ram2Addr<0>  |   14.024(R)|clk               |   0.000|
ram2Addr<1>  |   14.839(R)|clk               |   0.000|
ram2Addr<2>  |   14.326(R)|clk               |   0.000|
ram2Addr<3>  |   14.506(R)|clk               |   0.000|
ram2Addr<4>  |   14.281(R)|clk               |   0.000|
ram2Addr<5>  |   14.561(R)|clk               |   0.000|
ram2Addr<6>  |   15.055(R)|clk               |   0.000|
ram2Addr<7>  |   14.678(R)|clk               |   0.000|
ram2Addr<8>  |   14.620(R)|clk               |   0.000|
ram2Addr<9>  |   15.242(R)|clk               |   0.000|
ram2Addr<10> |   15.056(R)|clk               |   0.000|
ram2Addr<11> |   14.962(R)|clk               |   0.000|
ram2Addr<12> |   15.842(R)|clk               |   0.000|
ram2Addr<13> |   14.838(R)|clk               |   0.000|
ram2Addr<14> |   14.335(R)|clk               |   0.000|
ram2Addr<15> |   13.430(R)|clk               |   0.000|
ram2Data<0>  |   14.906(R)|clk               |   0.000|
ram2Data<1>  |   15.940(R)|clk               |   0.000|
ram2Data<2>  |   15.661(R)|clk               |   0.000|
ram2Data<3>  |   15.657(R)|clk               |   0.000|
ram2Data<4>  |   14.958(R)|clk               |   0.000|
ram2Data<5>  |   15.175(R)|clk               |   0.000|
ram2Data<6>  |   15.734(R)|clk               |   0.000|
ram2Data<7>  |   15.736(R)|clk               |   0.000|
ram2Data<8>  |   15.275(R)|clk               |   0.000|
ram2Data<9>  |   15.341(R)|clk               |   0.000|
ram2Data<10> |   15.019(R)|clk               |   0.000|
ram2Data<11> |   15.460(R)|clk               |   0.000|
ram2Data<12> |   15.000(R)|clk               |   0.000|
ram2Data<13> |   15.872(R)|clk               |   0.000|
ram2Data<14> |   15.461(R)|clk               |   0.000|
ram2Data<15> |   15.256(R)|clk               |   0.000|
ram2Oe       |   13.781(R)|clk               |   0.000|
ram2We       |   13.630(R)|clk               |   0.000|
rdn          |   16.301(R)|clk               |   0.000|
wrn          |   14.669(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.055|         |         |         |
rst            |    8.457|    8.457|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.055|         |         |         |
rst            |    8.299|    8.299|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 01 06:16:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



