+====================+===================+=====================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                                 |
+====================+===================+=====================================================================================================================================================================================================================================================+
| clk_out1_ak_clock  | clk_out3_ak_clock | transmission/evenparitytracker_reg/D                                                                                                                                                                                                                |
| clk_out3_ak_clock  | clk_out3_ak_clock | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN |
| clk_out3_ak_clock  | clk_out3_ak_clock | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D                                                                                                                                                      |
| clk_out3_ak_clock  | clk_out3_ak_clock | fif0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D                                                                                                                                                   |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/frame_counter_reg[0]/R                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/frame_counter_reg[1]/R                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/preamblestate_reg[7]/S                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/preamblestate_reg[0]/R                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/preamblestate_reg[1]/R                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/preamblestate_reg[2]/R                                                                                                                                                                                                                 |
| clk_out1_ak_clock  | clk_out1_ak_clock | transmission/preamblestate_reg[3]/S                                                                                                                                                                                                                 |
+--------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
