INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass3_1/ass3_1.srcs/sources_1/new/Full_Subtracter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Subtracter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass3_1/ass3_1.srcs/sources_1/new/four_one_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_one_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass3_1/ass3_1.srcs/sim_1/new/FullSubstract_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullSubstract_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass3_1/ass3_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
