

================================================================
== Vitis HLS Report for 'compute_pss'
================================================================
* Date:           Thu Jun  2 15:25:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  16.30 ns|  11.899 ns|     4.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      268|      397|  4.368 us|  6.471 us|  268|  397|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1   |      128|      128|         1|          1|          1|   128|       yes|
        |- VITIS_LOOP_97_2   |      127|      127|         2|          1|          1|   127|       yes|
        |- VITIS_LOOP_107_3  |      128|      128|         2|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 3 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%trunc_ln264_read = read i17 @_ssdm_op_Read.ap_fifo.i17P0A, i17 %trunc_ln264" [lte_cell_search.cpp:260]   --->   Operation 18 'read' 'trunc_ln264_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i17 %trunc_ln264_read" [lte_cell_search.cpp:256->lte_cell_search.cpp:259]   --->   Operation 19 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IN_real_V_addr = getelementptr i23 %IN_real_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 20 'getelementptr' 'IN_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%r_V = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 21 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%IN_imag_V_addr = getelementptr i23 %IN_imag_V, i64 0, i64 %zext_ln256" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 22 'getelementptr' 'IN_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%r_V_12 = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 23 'load' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_1 : Operation 24 [1/1] (1.09ns)   --->   "%run = icmp_eq  i17 %trunc_ln264_read, i17 0" [lte_cell_search.cpp:260->lte_cell_search.cpp:259]   --->   Operation 24 'icmp' 'run' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_real_V, void @p_str"   --->   Operation 25 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i23 %IN_imag_V, void @p_str"   --->   Operation 26 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_imag_V, i32 1, void @p_str"   --->   Operation 27 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbindport_ln0 = specbindport void @_ssdm_op_SpecBindPort, i23 %IN_real_V, i32 1, void @p_str"   --->   Operation 28 'specbindport' 'specbindport_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %trunc_ln264, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%r_V = load i17 %IN_real_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 30 'load' 'r_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 31 [1/2] (1.23ns)   --->   "%r_V_12 = load i17 %IN_imag_V_addr" [lte_cell_search.cpp:262->lte_cell_search.cpp:259]   --->   Operation 31 'load' 'r_V_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 23> <Depth = 96000> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %run, void %.loopexit.i.i, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i.preheader" [lte_cell_search.cpp:87->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 32 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%br_ln259 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i" [lte_cell_search.cpp:259]   --->   Operation 33 'br' 'br_ln259' <Predicate = (run)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_V = phi i8 %i_V_7, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i, i8 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i.preheader"   --->   Operation 34 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.76ns)   --->   "%i_V_7 = add i8 %i_V, i8 1" [lte_cell_search.cpp:259]   --->   Operation 35 'add' 'i_V_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%icmp_ln878 = icmp_eq  i8 %i_V, i8 128" [lte_cell_search.cpp:259]   --->   Operation 36 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln878, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split.i.i, void %.loopexit.i.i.loopexit" [lte_cell_search.cpp:89->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 38 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 39 'specpipeline' 'specpipeline_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [lte_cell_search.cpp:259]   --->   Operation 40 'specloopname' 'specloopname_ln259' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i8 %i_V" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 41 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i6 %trunc_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 42 'zext' 'zext_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 43 'getelementptr' 'IN_R_buff_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 44 'getelementptr' 'IN_R_buff_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i_V, i32 6, i32 7" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 45 'partselect' 'tmp' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %tmp, i2 0" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 46 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %branch1.i.i, void %branch0.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 47 'br' 'br_ln92' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 0, i6 %IN_R_buff_V_1_addr" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 48 'store' 'store_ln92' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split12.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 49 'br' 'br_ln92' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln92 = store i32 0, i6 %IN_R_buff_V_0_addr" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 50 'store' 'store_ln92' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split12.i.i" [lte_cell_search.cpp:92->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 51 'br' 'br_ln92' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 52 'getelementptr' 'IN_I_buff_V_0_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln92" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 53 'getelementptr' 'IN_I_buff_V_1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln92, void %branch9.i.i, void %branch8.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 54 'br' 'br_ln93' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 0, i6 %IN_I_buff_V_1_addr" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 55 'store' 'store_ln93' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln93 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 56 'br' 'br_ln93' <Predicate = (!icmp_ln878 & !icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 0, i6 %IN_I_buff_V_0_addr" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 57 'store' 'store_ln93' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.split1244.i.i" [lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 58 'br' 'br_ln93' <Predicate = (!icmp_ln878 & icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1165.i.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.42>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit.i.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (run)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln97 = br void" [lte_cell_search.cpp:97->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 61 'br' 'br_ln97' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%i_V_11 = phi i7 0, void %.loopexit.i.i, i7 %ret, void %.split19285160.i.i"   --->   Operation 62 'phi' 'i_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.77ns)   --->   "%ret = add i7 %i_V_11, i7 1" [lte_cell_search.cpp:259]   --->   Operation 63 'add' 'ret' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.81ns)   --->   "%icmp_ln878_2 = icmp_eq  i7 %i_V_11, i7 127" [lte_cell_search.cpp:259]   --->   Operation 64 'icmp' 'icmp_ln878_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 65 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln878_2, void %.split.i.i_ifconv, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i" [lte_cell_search.cpp:97->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 66 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1346 = trunc i7 %i_V_11" [lte_cell_search.cpp:259]   --->   Operation 67 'trunc' 'trunc_ln1346' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln100 = add i6 %trunc_ln1346, i6 1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 68 'add' 'add_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i6 %add_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 69 'zext' 'zext_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_1 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 70 'getelementptr' 'IN_R_buff_V_0_addr_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_1 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 71 'getelementptr' 'IN_R_buff_V_1_addr_1' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.23ns)   --->   "%IN_R_buff_V_0_load = load i6 %IN_R_buff_V_0_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 72 'load' 'IN_R_buff_V_0_load' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 73 [2/2] (1.23ns)   --->   "%IN_R_buff_V_1_load = load i6 %IN_R_buff_V_1_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 73 'load' 'IN_R_buff_V_1_load' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_V_11, i32 6" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 74 'bitselect' 'tmp_80' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %tmp_80, void %branch4.i.i, void %branch5.i.i" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 75 'br' 'br_ln100' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_2 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 76 'getelementptr' 'IN_I_buff_V_0_addr_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_2 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln100" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 77 'getelementptr' 'IN_I_buff_V_1_addr_2' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.23ns)   --->   "%IN_I_buff_V_0_load_1 = load i6 %IN_I_buff_V_0_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 78 'load' 'IN_I_buff_V_0_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 79 [2/2] (1.23ns)   --->   "%IN_I_buff_V_1_load_1 = load i6 %IN_I_buff_V_1_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 79 'load' 'IN_I_buff_V_1_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp_80, void %branch12.i.i, void %branch13.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 80 'br' 'br_ln101' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:259]   --->   Operation 82 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [lte_cell_search.cpp:259]   --->   Operation 83 'specloopname' 'specloopname_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %ret, i32 6" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 84 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/2] (1.23ns)   --->   "%IN_R_buff_V_0_load = load i6 %IN_R_buff_V_0_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 85 'load' 'IN_R_buff_V_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 86 [1/2] (1.23ns)   --->   "%IN_R_buff_V_1_load = load i6 %IN_R_buff_V_1_addr_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 86 'load' 'IN_R_buff_V_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 87 [1/1] (0.44ns)   --->   "%select_ln100 = select i1 %tmp_79, i32 %IN_R_buff_V_1_load, i32 %IN_R_buff_V_0_load" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 87 'select' 'select_ln100' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i6 %trunc_ln1346" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 88 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_3 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 89 'getelementptr' 'IN_R_buff_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_3 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 90 'getelementptr' 'IN_R_buff_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %select_ln100, i6 %IN_R_buff_V_0_addr_3" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 91 'store' 'store_ln100' <Predicate = (!tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split1928.i.i_ifconv" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 92 'br' 'br_ln100' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln100 = store i32 %select_ln100, i6 %IN_R_buff_V_1_addr_3" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 93 'store' 'store_ln100' <Predicate = (tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln100 = br void %.split1928.i.i_ifconv" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 94 'br' 'br_ln100' <Predicate = (tmp_80)> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%IN_I_buff_V_0_load_1 = load i6 %IN_I_buff_V_0_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 95 'load' 'IN_I_buff_V_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 96 [1/2] (1.23ns)   --->   "%IN_I_buff_V_1_load_1 = load i6 %IN_I_buff_V_1_addr_2" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 96 'load' 'IN_I_buff_V_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 97 [1/1] (0.44ns)   --->   "%select_ln100_1 = select i1 %tmp_79, i32 %IN_I_buff_V_1_load_1, i32 %IN_I_buff_V_0_load_1" [lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 97 'select' 'select_ln100_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_3 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 98 'getelementptr' 'IN_I_buff_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_3 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln100_1" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 99 'getelementptr' 'IN_I_buff_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %select_ln100_1, i6 %IN_I_buff_V_0_addr_3" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 100 'store' 'store_ln101' <Predicate = (!tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln101 = br void %.split19285160.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 101 'br' 'br_ln101' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %select_ln100_1, i6 %IN_I_buff_V_1_addr_3" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 102 'store' 'store_ln101' <Predicate = (tmp_80)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln101 = br void %.split19285160.i.i" [lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 103 'br' 'br_ln101' <Predicate = (tmp_80)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 4.61>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i23 %r_V" [lte_cell_search.cpp:259]   --->   Operation 104 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (3.37ns)   --->   "%r_V_11 = mul i48 %sext_ln1115, i48 1048576000" [lte_cell_search.cpp:259]   --->   Operation 105 'mul' 'r_V_11' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_11, i32 16, i32 47" [lte_cell_search.cpp:259]   --->   Operation 106 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln104 = store i32 %trunc_ln9, i32 63" [lte_cell_search.cpp:104->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 107 'store' 'store_ln104' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i23 %r_V_12" [lte_cell_search.cpp:259]   --->   Operation 108 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (3.37ns)   --->   "%r_V_13 = mul i48 %sext_ln1115_1, i48 1048576000" [lte_cell_search.cpp:259]   --->   Operation 109 'mul' 'r_V_13' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %r_V_13, i32 16, i32 47" [lte_cell_search.cpp:259]   --->   Operation 110 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln105 = store i32 %trunc_ln708_s, i32 63" [lte_cell_search.cpp:105->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 111 'store' 'store_ln105' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln107 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.i.i" [lte_cell_search.cpp:107->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 112 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 8 <SV = 6> <Delay = 1.23>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%i_V_8 = phi i8 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i8 %i_V_9, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 113 'phi' 'i_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%acc_i_2_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_2_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 114 'phi' 'acc_i_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%acc_r_2_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_2_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 115 'phi' 'acc_r_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%acc_i_1_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_1_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 116 'phi' 'acc_i_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%acc_r_1_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_1_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 117 'phi' 'acc_r_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%acc_i_0_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_i_0_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 118 'phi' 'acc_i_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%acc_r_0_V_2 = phi i32 0, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi24ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1068.i.i, i32 %acc_r_0_V, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv"   --->   Operation 119 'phi' 'acc_r_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.76ns)   --->   "%i_V_9 = add i8 %i_V_8, i8 1" [lte_cell_search.cpp:259]   --->   Operation 120 'add' 'i_V_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.84ns)   --->   "%icmp_ln878_3 = icmp_eq  i8 %i_V_8, i8 128" [lte_cell_search.cpp:259]   --->   Operation 121 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 122 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln878_3, void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.split.i.i_ifconv, void %.exit" [lte_cell_search.cpp:107->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 123 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %i_V_8" [lte_cell_search.cpp:259]   --->   Operation 124 'zext' 'zext_ln534' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i8 %i_V_8" [lte_cell_search.cpp:259]   --->   Operation 125 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116" [lte_cell_search.cpp:259]   --->   Operation 126 'zext' 'zext_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%IN_R_buff_V_0_addr_2 = getelementptr i32 %IN_R_buff_V_0, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 127 'getelementptr' 'IN_R_buff_V_0_addr_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%IN_R_buff_V_1_addr_2 = getelementptr i32 %IN_R_buff_V_1, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 128 'getelementptr' 'IN_R_buff_V_1_addr_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %i_V_8, i32 6, i32 7" [lte_cell_search.cpp:259]   --->   Operation 129 'partselect' 'tmp_81' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.44ns)   --->   "%icmp_ln1116 = icmp_eq  i2 %tmp_81, i2 0" [lte_cell_search.cpp:259]   --->   Operation 130 'icmp' 'icmp_ln1116' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/2] (1.23ns)   --->   "%IN_R_buff_V_0_load_1 = load i6 %IN_R_buff_V_0_addr_2" [lte_cell_search.cpp:259]   --->   Operation 131 'load' 'IN_R_buff_V_0_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 132 [2/2] (1.23ns)   --->   "%IN_R_buff_V_1_load_1 = load i6 %IN_R_buff_V_1_addr_2" [lte_cell_search.cpp:259]   --->   Operation 132 'load' 'IN_R_buff_V_1_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%td_pss_real_V_0_addr = getelementptr i23 %td_pss_real_V_0, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 133 'getelementptr' 'td_pss_real_V_0_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 134 [2/2] (1.23ns)   --->   "%lhs_V_1 = load i7 %td_pss_real_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 134 'load' 'lhs_V_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%IN_I_buff_V_0_addr_1 = getelementptr i32 %IN_I_buff_V_0, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 135 'getelementptr' 'IN_I_buff_V_0_addr_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%IN_I_buff_V_1_addr_1 = getelementptr i32 %IN_I_buff_V_1, i64 0, i64 %zext_ln1116" [lte_cell_search.cpp:259]   --->   Operation 136 'getelementptr' 'IN_I_buff_V_1_addr_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 137 [2/2] (1.23ns)   --->   "%IN_I_buff_V_0_load = load i6 %IN_I_buff_V_0_addr_1" [lte_cell_search.cpp:259]   --->   Operation 137 'load' 'IN_I_buff_V_0_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 138 [2/2] (1.23ns)   --->   "%IN_I_buff_V_1_load = load i6 %IN_I_buff_V_1_addr_1" [lte_cell_search.cpp:259]   --->   Operation 138 'load' 'IN_I_buff_V_1_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%td_pss_imag_V_0_addr = getelementptr i22 %td_pss_imag_V_0, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 139 'getelementptr' 'td_pss_imag_V_0_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 140 [2/2] (1.23ns)   --->   "%rhs_2 = load i7 %td_pss_imag_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 140 'load' 'rhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%td_pss_real_V_1_addr = getelementptr i22 %td_pss_real_V_1, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 141 'getelementptr' 'td_pss_real_V_1_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 142 [2/2] (1.23ns)   --->   "%lhs_V_7 = load i7 %td_pss_real_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 142 'load' 'lhs_V_7' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%td_pss_imag_V_1_addr = getelementptr i22 %td_pss_imag_V_1, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 143 'getelementptr' 'td_pss_imag_V_1_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (1.23ns)   --->   "%rhs_5 = load i7 %td_pss_imag_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 144 'load' 'rhs_5' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%td_pss_real_V_2_addr = getelementptr i22 %td_pss_real_V_2, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 145 'getelementptr' 'td_pss_real_V_2_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 146 [2/2] (1.23ns)   --->   "%lhs_V_13 = load i7 %td_pss_real_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 146 'load' 'lhs_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%td_pss_imag_V_2_addr = getelementptr i22 %td_pss_imag_V_2, i64 0, i64 %zext_ln534" [lte_cell_search.cpp:259]   --->   Operation 147 'getelementptr' 'td_pss_imag_V_2_addr' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (1.23ns)   --->   "%rhs_8 = load i7 %td_pss_imag_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 148 'load' 'rhs_8' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>

State 9 <SV = 7> <Delay = 7.88>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [lte_cell_search.cpp:83->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 149 'specpipeline' 'specpipeline_ln83' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [lte_cell_search.cpp:83->lte_cell_search.cpp:263->lte_cell_search.cpp:259]   --->   Operation 150 'specloopname' 'specloopname_ln83' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (1.23ns)   --->   "%IN_R_buff_V_0_load_1 = load i6 %IN_R_buff_V_0_addr_2" [lte_cell_search.cpp:259]   --->   Operation 151 'load' 'IN_R_buff_V_0_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/2] (1.23ns)   --->   "%IN_R_buff_V_1_load_1 = load i6 %IN_R_buff_V_1_addr_2" [lte_cell_search.cpp:259]   --->   Operation 152 'load' 'IN_R_buff_V_1_load_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 153 [1/1] (0.44ns)   --->   "%r_V_44 = select i1 %icmp_ln1116, i32 %IN_R_buff_V_0_load_1, i32 %IN_R_buff_V_1_load_1" [lte_cell_search.cpp:259]   --->   Operation 153 'select' 'r_V_44' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1115_8 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 154 'sext' 'sext_ln1115_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1115_9 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 155 'sext' 'sext_ln1115_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 156 [1/2] (1.23ns)   --->   "%lhs_V_1 = load i7 %td_pss_real_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 156 'load' 'lhs_V_1' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 128> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %lhs_V_1" [lte_cell_search.cpp:259]   --->   Operation 157 'sext' 'sext_ln1118' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (3.42ns)   --->   "%r_V_33 = mul i54 %sext_ln1115_9, i54 %sext_ln1118" [lte_cell_search.cpp:259]   --->   Operation 158 'mul' 'r_V_33' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i30 @_ssdm_op_PartSelect.i30.i54.i32.i32, i54 %r_V_33, i32 24, i32 53" [lte_cell_search.cpp:259]   --->   Operation 159 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 160 [1/2] (1.23ns)   --->   "%IN_I_buff_V_0_load = load i6 %IN_I_buff_V_0_addr_1" [lte_cell_search.cpp:259]   --->   Operation 160 'load' 'IN_I_buff_V_0_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 161 [1/2] (1.23ns)   --->   "%IN_I_buff_V_1_load = load i6 %IN_I_buff_V_1_addr_1" [lte_cell_search.cpp:259]   --->   Operation 161 'load' 'IN_I_buff_V_1_load' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 162 [1/1] (0.44ns)   --->   "%r_V_45 = select i1 %icmp_ln1116, i32 %IN_I_buff_V_0_load, i32 %IN_I_buff_V_1_load" [lte_cell_search.cpp:259]   --->   Operation 162 'select' 'r_V_45' <Predicate = (!icmp_ln878_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1115_10 = sext i32 %r_V_45" [lte_cell_search.cpp:259]   --->   Operation 163 'sext' 'sext_ln1115_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 164 [1/2] (1.23ns)   --->   "%rhs_2 = load i7 %td_pss_imag_V_0_addr" [lte_cell_search.cpp:259]   --->   Operation 164 'load' 'rhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %rhs_2" [lte_cell_search.cpp:259]   --->   Operation 165 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (3.42ns)   --->   "%r_V_35 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_2" [lte_cell_search.cpp:259]   --->   Operation 166 'mul' 'r_V_35' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_35, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 167 'partselect' 'trunc_ln708_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i30 %trunc_ln708_2" [lte_cell_search.cpp:259]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i30 %trunc_ln708_2" [lte_cell_search.cpp:259]   --->   Operation 169 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i29 %trunc_ln708_3" [lte_cell_search.cpp:259]   --->   Operation 170 'sext' 'sext_ln1192_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.99ns)   --->   "%ret_V_24 = add i31 %sext_ln703_1, i31 %sext_ln1192_6" [lte_cell_search.cpp:259]   --->   Operation 171 'add' 'ret_V_24' <Predicate = (!icmp_ln878_3)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_0_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 172 'bitconcatenate' 'lhs_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i31 %ret_V_24" [lte_cell_search.cpp:259]   --->   Operation 173 'sext' 'sext_ln1192' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.03ns)   --->   "%ret_V_6 = add i40 %lhs_2, i40 %sext_ln1192" [lte_cell_search.cpp:259]   --->   Operation 174 'add' 'ret_V_6' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%acc_r_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 175 'partselect' 'acc_r_0_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i32 %r_V_44" [lte_cell_search.cpp:259]   --->   Operation 176 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i32 %r_V_45" [lte_cell_search.cpp:259]   --->   Operation 177 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.01ns)   --->   "%ret_V_25 = add i33 %sext_ln703_3, i33 %sext_ln703_2" [lte_cell_search.cpp:259]   --->   Operation 178 'add' 'ret_V_25' <Predicate = (!icmp_ln878_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i22 %rhs_2" [lte_cell_search.cpp:259]   --->   Operation 179 'sext' 'sext_ln1193' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.92ns)   --->   "%ret_V_8 = sub i23 %lhs_V_1, i23 %sext_ln1193" [lte_cell_search.cpp:259]   --->   Operation 180 'sub' 'ret_V_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1115_11 = sext i33 %ret_V_25" [lte_cell_search.cpp:259]   --->   Operation 181 'sext' 'sext_ln1115_11' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i23 %ret_V_8" [lte_cell_search.cpp:259]   --->   Operation 182 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (3.41ns)   --->   "%r_V_37 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_3" [lte_cell_search.cpp:259]   --->   Operation 183 'mul' 'r_V_37' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_37, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 184 'partselect' 'trunc_ln708_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1193_5 = sext i31 %trunc_ln708_4" [lte_cell_search.cpp:259]   --->   Operation 185 'sext' 'sext_ln1193_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_26 = sub i32 %sext_ln1193_5, i32 %sext_ln703" [lte_cell_search.cpp:259]   --->   Operation 186 'sub' 'ret_V_26' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i29 %trunc_ln708_3" [lte_cell_search.cpp:259]   --->   Operation 187 'sext' 'sext_ln1192_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_27 = add i32 %ret_V_26, i32 %sext_ln1192_7" [lte_cell_search.cpp:259]   --->   Operation 188 'add' 'ret_V_27' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_0_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 189 'bitconcatenate' 'lhs_V_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %ret_V_27" [lte_cell_search.cpp:259]   --->   Operation 190 'sext' 'sext_ln1192_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.03ns)   --->   "%ret_V_11 = add i40 %lhs_V_4, i40 %sext_ln1192_1" [lte_cell_search.cpp:259]   --->   Operation 191 'add' 'ret_V_11' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%acc_i_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_11, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 192 'partselect' 'acc_i_0_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 193 [1/2] (1.23ns)   --->   "%lhs_V_7 = load i7 %td_pss_real_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 193 'load' 'lhs_V_7' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %lhs_V_7" [lte_cell_search.cpp:259]   --->   Operation 194 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (3.42ns)   --->   "%r_V_38 = mul i53 %sext_ln1115_8, i53 %sext_ln1118_4" [lte_cell_search.cpp:259]   --->   Operation 195 'mul' 'r_V_38' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_38, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 196 'partselect' 'trunc_ln708_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 197 [1/2] (1.23ns)   --->   "%rhs_5 = load i7 %td_pss_imag_V_1_addr" [lte_cell_search.cpp:259]   --->   Operation 197 'load' 'rhs_5' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %rhs_5" [lte_cell_search.cpp:259]   --->   Operation 198 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (3.42ns)   --->   "%r_V_39 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_5" [lte_cell_search.cpp:259]   --->   Operation 199 'mul' 'r_V_39' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_39, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 200 'partselect' 'trunc_ln708_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i29 %trunc_ln708_5" [lte_cell_search.cpp:259]   --->   Operation 201 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i29 %trunc_ln708_5" [lte_cell_search.cpp:259]   --->   Operation 202 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i29 %trunc_ln708_6" [lte_cell_search.cpp:259]   --->   Operation 203 'sext' 'sext_ln1192_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.98ns)   --->   "%ret_V_28 = add i30 %sext_ln1192_8, i30 %sext_ln703_5" [lte_cell_search.cpp:259]   --->   Operation 204 'add' 'ret_V_28' <Predicate = (!icmp_ln878_3)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_V_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_1_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 205 'bitconcatenate' 'lhs_V_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i30 %ret_V_28" [lte_cell_search.cpp:259]   --->   Operation 206 'sext' 'sext_ln1192_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.03ns)   --->   "%ret_V_13 = add i40 %lhs_V_6, i40 %sext_ln1192_2" [lte_cell_search.cpp:259]   --->   Operation 207 'add' 'ret_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%acc_r_1_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_13, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 208 'partselect' 'acc_r_1_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i22 %lhs_V_7" [lte_cell_search.cpp:259]   --->   Operation 209 'sext' 'sext_ln1193_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i22 %rhs_5" [lte_cell_search.cpp:259]   --->   Operation 210 'sext' 'sext_ln1193_2' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.91ns)   --->   "%ret_V_14 = sub i23 %sext_ln1193_1, i23 %sext_ln1193_2" [lte_cell_search.cpp:259]   --->   Operation 211 'sub' 'ret_V_14' <Predicate = (!icmp_ln878_3)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i23 %ret_V_14" [lte_cell_search.cpp:259]   --->   Operation 212 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (3.41ns)   --->   "%r_V_40 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_6" [lte_cell_search.cpp:259]   --->   Operation 213 'mul' 'r_V_40' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_40, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 214 'partselect' 'trunc_ln708_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1193_6 = sext i31 %trunc_ln708_7" [lte_cell_search.cpp:259]   --->   Operation 215 'sext' 'sext_ln1193_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i32 %sext_ln1193_6, i32 %sext_ln703_4" [lte_cell_search.cpp:259]   --->   Operation 216 'sub' 'ret_V_29' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i29 %trunc_ln708_6" [lte_cell_search.cpp:259]   --->   Operation 217 'sext' 'sext_ln1192_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i32 %ret_V_29, i32 %sext_ln1192_9" [lte_cell_search.cpp:259]   --->   Operation 218 'add' 'ret_V_30' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_1_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 219 'bitconcatenate' 'lhs_V_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %ret_V_30" [lte_cell_search.cpp:259]   --->   Operation 220 'sext' 'sext_ln1192_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (1.03ns)   --->   "%ret_V_17 = add i40 %lhs_V_10, i40 %sext_ln1192_3" [lte_cell_search.cpp:259]   --->   Operation 221 'add' 'ret_V_17' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%acc_i_1_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_17, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 222 'partselect' 'acc_i_1_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 223 [1/2] (1.23ns)   --->   "%lhs_V_13 = load i7 %td_pss_real_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 223 'load' 'lhs_V_13' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %lhs_V_13" [lte_cell_search.cpp:259]   --->   Operation 224 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (3.42ns)   --->   "%r_V_41 = mul i53 %sext_ln1115_8, i53 %sext_ln1118_7" [lte_cell_search.cpp:259]   --->   Operation 225 'mul' 'r_V_41' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_41, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 226 'partselect' 'trunc_ln708_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 227 [1/2] (1.23ns)   --->   "%rhs_8 = load i7 %td_pss_imag_V_2_addr" [lte_cell_search.cpp:259]   --->   Operation 227 'load' 'rhs_8' <Predicate = (!icmp_ln878_3)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 22> <Depth = 128> <ROM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %rhs_8" [lte_cell_search.cpp:259]   --->   Operation 228 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (3.42ns)   --->   "%r_V_42 = mul i53 %sext_ln1115_10, i53 %sext_ln1118_8" [lte_cell_search.cpp:259]   --->   Operation 229 'mul' 'r_V_42' <Predicate = (!icmp_ln878_3)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i29 @_ssdm_op_PartSelect.i29.i53.i32.i32, i53 %r_V_42, i32 24, i32 52" [lte_cell_search.cpp:259]   --->   Operation 230 'partselect' 'trunc_ln708_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i29 %trunc_ln708_8" [lte_cell_search.cpp:259]   --->   Operation 231 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i29 %trunc_ln708_8" [lte_cell_search.cpp:259]   --->   Operation 232 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i29 %trunc_ln708_9" [lte_cell_search.cpp:259]   --->   Operation 233 'sext' 'sext_ln1192_10' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.98ns)   --->   "%ret_V_31 = add i30 %sext_ln1192_10, i30 %sext_ln703_7" [lte_cell_search.cpp:259]   --->   Operation 234 'add' 'ret_V_31' <Predicate = (!icmp_ln878_3)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_r_2_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 235 'bitconcatenate' 'lhs_V_12' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i30 %ret_V_31" [lte_cell_search.cpp:259]   --->   Operation 236 'sext' 'sext_ln1192_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (1.03ns)   --->   "%ret_V_19 = add i40 %lhs_V_12, i40 %sext_ln1192_4" [lte_cell_search.cpp:259]   --->   Operation 237 'add' 'ret_V_19' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%acc_r_2_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_19, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 238 'partselect' 'acc_r_2_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i22 %lhs_V_13" [lte_cell_search.cpp:259]   --->   Operation 239 'sext' 'sext_ln1193_3' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1193_4 = sext i22 %rhs_8" [lte_cell_search.cpp:259]   --->   Operation 240 'sext' 'sext_ln1193_4' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.91ns)   --->   "%ret_V_20 = sub i23 %sext_ln1193_3, i23 %sext_ln1193_4" [lte_cell_search.cpp:259]   --->   Operation 241 'sub' 'ret_V_20' <Predicate = (!icmp_ln878_3)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i23 %ret_V_20" [lte_cell_search.cpp:259]   --->   Operation 242 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (3.41ns)   --->   "%r_V_43 = mul i55 %sext_ln1115_11, i55 %sext_ln1118_9" [lte_cell_search.cpp:259]   --->   Operation 243 'mul' 'r_V_43' <Predicate = (!icmp_ln878_3)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i31 @_ssdm_op_PartSelect.i31.i55.i32.i32, i55 %r_V_43, i32 24, i32 54" [lte_cell_search.cpp:259]   --->   Operation 244 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1193_7 = sext i31 %trunc_ln708_1" [lte_cell_search.cpp:259]   --->   Operation 245 'sext' 'sext_ln1193_7' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_32 = sub i32 %sext_ln1193_7, i32 %sext_ln703_6" [lte_cell_search.cpp:259]   --->   Operation 246 'sub' 'ret_V_32' <Predicate = (!icmp_ln878_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i29 %trunc_ln708_9" [lte_cell_search.cpp:259]   --->   Operation 247 'sext' 'sext_ln1192_11' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_33 = add i32 %ret_V_32, i32 %sext_ln1192_11" [lte_cell_search.cpp:259]   --->   Operation 248 'add' 'ret_V_33' <Predicate = (!icmp_ln878_3)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %acc_i_2_V_2, i8 0" [lte_cell_search.cpp:259]   --->   Operation 249 'bitconcatenate' 'lhs_V_16' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i32 %ret_V_33" [lte_cell_search.cpp:259]   --->   Operation 250 'sext' 'sext_ln1192_5' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (1.03ns)   --->   "%ret_V_23 = add i40 %lhs_V_16, i40 %sext_ln1192_5" [lte_cell_search.cpp:259]   --->   Operation 251 'add' 'ret_V_23' <Predicate = (!icmp_ln878_3)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%acc_i_2_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_23, i32 8, i32 39" [lte_cell_search.cpp:259]   --->   Operation 252 'partselect' 'acc_i_2_V' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi16ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1012.i.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (!icmp_ln878_3)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 4.52>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i32 %acc_r_0_V_2" [lte_cell_search.cpp:259]   --->   Operation 254 'sext' 'sext_ln1115_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (3.42ns)   --->   "%r_V_15 = mul i50 %sext_ln1115_2, i50 %sext_ln1115_2" [lte_cell_search.cpp:259]   --->   Operation 255 'mul' 'r_V_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1115_3 = sext i32 %acc_i_0_V_2" [lte_cell_search.cpp:259]   --->   Operation 256 'sext' 'sext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (3.42ns)   --->   "%r_V_17 = mul i50 %sext_ln1115_3, i50 %sext_ln1115_3" [lte_cell_search.cpp:259]   --->   Operation 257 'mul' 'r_V_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (1.10ns)   --->   "%ret_V = add i50 %r_V_17, i50 %r_V_15" [lte_cell_search.cpp:259]   --->   Operation 258 'add' 'ret_V' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%x_V = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 259 'partselect' 'x_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1115_4 = sext i32 %acc_r_1_V_2" [lte_cell_search.cpp:259]   --->   Operation 260 'sext' 'sext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (3.42ns)   --->   "%r_V_21 = mul i50 %sext_ln1115_4, i50 %sext_ln1115_4" [lte_cell_search.cpp:259]   --->   Operation 261 'mul' 'r_V_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1115_5 = sext i32 %acc_i_1_V_2" [lte_cell_search.cpp:259]   --->   Operation 262 'sext' 'sext_ln1115_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (3.42ns)   --->   "%r_V_23 = mul i50 %sext_ln1115_5, i50 %sext_ln1115_5" [lte_cell_search.cpp:259]   --->   Operation 263 'mul' 'r_V_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (1.10ns)   --->   "%ret_V_3 = add i50 %r_V_23, i50 %r_V_21" [lte_cell_search.cpp:259]   --->   Operation 264 'add' 'ret_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%x_V_1 = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V_3, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 265 'partselect' 'x_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1115_6 = sext i32 %acc_r_2_V_2" [lte_cell_search.cpp:259]   --->   Operation 266 'sext' 'sext_ln1115_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (3.42ns)   --->   "%r_V_27 = mul i50 %sext_ln1115_6, i50 %sext_ln1115_6" [lte_cell_search.cpp:259]   --->   Operation 267 'mul' 'r_V_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1115_7 = sext i32 %acc_i_2_V_2" [lte_cell_search.cpp:259]   --->   Operation 268 'sext' 'sext_ln1115_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (3.42ns)   --->   "%r_V_29 = mul i50 %sext_ln1115_7, i50 %sext_ln1115_7" [lte_cell_search.cpp:259]   --->   Operation 269 'mul' 'r_V_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (1.10ns)   --->   "%ret_V_4 = add i50 %r_V_29, i50 %r_V_27" [lte_cell_search.cpp:259]   --->   Operation 270 'add' 'ret_V_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%x_V_2 = partselect i40 @_ssdm_op_PartSelect.i40.i50.i32.i32, i50 %ret_V_4, i32 10, i32 49" [lte_cell_search.cpp:259]   --->   Operation 271 'partselect' 'x_V_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 11.8>
ST_11 : Operation 272 [6/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 272 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 273 [6/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 273 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 274 [6/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 274 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 11.8>
ST_12 : Operation 275 [5/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 275 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 276 [5/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 276 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 277 [5/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 277 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 11.8>
ST_13 : Operation 278 [4/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 278 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 279 [4/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 279 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 280 [4/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 280 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 11.8>
ST_14 : Operation 281 [3/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 281 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 282 [3/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 282 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 283 [3/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 283 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 11.8>
ST_15 : Operation 284 [2/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 284 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 285 [2/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 285 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 286 [2/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 286 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 11.8>
ST_16 : Operation 287 [1/6] (11.8ns)   --->   "%r_V_18 = call i31 @sqrt_fixed<40, 18>, i40 %x_V" [lte_cell_search.cpp:259]   --->   Operation 287 'call' 'r_V_18' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 288 [1/6] (11.8ns)   --->   "%r_V_24 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_1" [lte_cell_search.cpp:259]   --->   Operation 288 'call' 'r_V_24' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 289 [1/6] (11.8ns)   --->   "%r_V_30 = call i31 @sqrt_fixed<40, 18>, i40 %x_V_2" [lte_cell_search.cpp:259]   --->   Operation 289 'call' 'r_V_30' <Predicate = true> <Delay = 11.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 3.37>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i31 %r_V_18" [lte_cell_search.cpp:259]   --->   Operation 290 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (3.37ns)   --->   "%r_V_19 = mul i44 %zext_ln1115, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 291 'mul' 'r_V_19' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%pss_rslt_0_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_19, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 292 'partselect' 'pss_rslt_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1115_3 = zext i31 %r_V_24" [lte_cell_search.cpp:259]   --->   Operation 293 'zext' 'zext_ln1115_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (3.37ns)   --->   "%r_V_25 = mul i44 %zext_ln1115_3, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 294 'mul' 'r_V_25' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 295 [1/1] (0.00ns)   --->   "%pss_rslt_1_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_25, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 295 'partselect' 'pss_rslt_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1115_4 = zext i31 %r_V_30" [lte_cell_search.cpp:259]   --->   Operation 296 'zext' 'zext_ln1115_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 297 [1/1] (3.37ns)   --->   "%r_V_31 = mul i44 %zext_ln1115_4, i44 4194" [lte_cell_search.cpp:259]   --->   Operation 297 'mul' 'r_V_31' <Predicate = true> <Delay = 3.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%pss_rslt_2_V_write_assign = partselect i20 @_ssdm_op_PartSelect.i20.i44.i32.i32, i44 %r_V_31, i32 24, i32 43" [lte_cell_search.cpp:259]   --->   Operation 298 'partselect' 'pss_rslt_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i20 %pss_rslt_0_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 299 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i20 %pss_rslt_1_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 300 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i20 %pss_rslt_2_V_write_assign" [lte_cell_search.cpp:259]   --->   Operation 301 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%ret_ln259 = ret i60 %mrv_2" [lte_cell_search.cpp:259]   --->   Operation 302 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 16.3ns, clock uncertainty: 4.4ns.

 <State 1>: 3.08ns
The critical path consists of the following:
	fifo read on port 'trunc_ln264' (lte_cell_search.cpp:260) [25]  (1.84 ns)
	'getelementptr' operation ('IN_real_V_addr', lte_cell_search.cpp:262->lte_cell_search.cpp:259) [27]  (0 ns)
	'load' operation ('r.V', lte_cell_search.cpp:262->lte_cell_search.cpp:259) on array 'IN_real_V' [28]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('r.V', lte_cell_search.cpp:262->lte_cell_search.cpp:259) on array 'IN_real_V' [28]  (1.24 ns)

 <State 3>: 2.09ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', lte_cell_search.cpp:259) [36]  (0 ns)
	'getelementptr' operation ('IN_I_buff_V_0_addr', lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259) [58]  (0 ns)
	'store' operation ('store_ln93', lte_cell_search.cpp:93->lte_cell_search.cpp:263->lte_cell_search.cpp:259) of constant 0 on array 'IN_I_buff_V_0' [65]  (1.24 ns)
	blocking operation 0.849 ns on control path)

 <State 4>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('ret', lte_cell_search.cpp:259) [74]  (0.427 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('ret', lte_cell_search.cpp:259) [74]  (0 ns)
	'add' operation ('add_ln100', lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259) [83]  (0.781 ns)
	'getelementptr' operation ('IN_I_buff_V_0_addr_2', lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259) [103]  (0 ns)
	'load' operation ('IN_I_buff_V_0_load_1', lte_cell_search.cpp:101->lte_cell_search.cpp:263->lte_cell_search.cpp:259) on array 'IN_I_buff_V_0' [105]  (1.24 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	'load' operation ('IN_R_buff_V_0_load', lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259) on array 'IN_R_buff_V_0' [88]  (1.24 ns)
	'select' operation ('select_ln100', lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259) [90]  (0.449 ns)
	'store' operation ('store_ln100', lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259) of variable 'select_ln100', lte_cell_search.cpp:100->lte_cell_search.cpp:263->lte_cell_search.cpp:259 on array 'IN_R_buff_V_0' [97]  (1.24 ns)

 <State 7>: 4.61ns
The critical path consists of the following:
	'mul' operation ('r.V', lte_cell_search.cpp:259) [121]  (3.37 ns)
	'store' operation ('store_ln104', lte_cell_search.cpp:104->lte_cell_search.cpp:263->lte_cell_search.cpp:259) of variable 'trunc_ln9', lte_cell_search.cpp:259 on array 'IN_R_buff_V_1' [123]  (1.24 ns)

 <State 8>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', lte_cell_search.cpp:259) [130]  (0 ns)
	'getelementptr' operation ('IN_R_buff_V_0_addr_2', lte_cell_search.cpp:259) [147]  (0 ns)
	'load' operation ('IN_R_buff_V_0_load_1', lte_cell_search.cpp:259) on array 'IN_R_buff_V_0' [151]  (1.24 ns)

 <State 9>: 7.88ns
The critical path consists of the following:
	'load' operation ('IN_R_buff_V_0_load_1', lte_cell_search.cpp:259) on array 'IN_R_buff_V_0' [151]  (1.24 ns)
	'select' operation ('r.V', lte_cell_search.cpp:259) [153]  (0.449 ns)
	'add' operation ('ret.V', lte_cell_search.cpp:259) [182]  (1.02 ns)
	'mul' operation ('r.V', lte_cell_search.cpp:259) [187]  (3.42 ns)
	'sub' operation ('ret.V', lte_cell_search.cpp:259) [190]  (0 ns)
	'add' operation ('ret.V', lte_cell_search.cpp:259) [192]  (0.731 ns)
	'add' operation ('ret.V', lte_cell_search.cpp:259) [195]  (1.03 ns)

 <State 10>: 4.52ns
The critical path consists of the following:
	'mul' operation ('r.V', lte_cell_search.cpp:259) [264]  (3.42 ns)
	'add' operation ('ret.V', lte_cell_search.cpp:259) [267]  (1.1 ns)

 <State 11>: 11.9ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.9 ns)

 <State 12>: 11.9ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.9 ns)

 <State 13>: 11.9ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.9 ns)

 <State 14>: 11.9ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.9 ns)

 <State 15>: 11.9ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.9 ns)

 <State 16>: 11.8ns
The critical path consists of the following:
	'call' operation ('r.V', lte_cell_search.cpp:259) to 'sqrt_fixed<40, 18>' [269]  (11.8 ns)

 <State 17>: 3.37ns
The critical path consists of the following:
	'mul' operation ('r.V', lte_cell_search.cpp:259) [271]  (3.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
