    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_ACCELEROMETER_cy_psoc4_sarmux_8
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_0_PIN EQU 3
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_2_PIN EQU 0
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_ACCELEROMETER_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; ADC_ACCELEROMETER_cy_psoc4_sar
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_ACCELEROMETER_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; ADC_ACCELEROMETER_intClock
ADC_ACCELEROMETER_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_ACCELEROMETER_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_ACCELEROMETER_intClock__ENABLE_MASK EQU 0x80000000
ADC_ACCELEROMETER_intClock__MASK EQU 0x80000000
ADC_ACCELEROMETER_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; BLUE_TXInternalInterrupt
BLUE_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLUE_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLUE_TXInternalInterrupt__INTC_MASK EQU 0x01
BLUE_TXInternalInterrupt__INTC_NUMBER EQU 0
BLUE_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC0
BLUE_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
BLUE_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
BLUE_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLUE_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ADC_ACCELEROMETER_IRQ
ADC_ACCELEROMETER_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_ACCELEROMETER_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_ACCELEROMETER_IRQ__INTC_MASK EQU 0x4000
ADC_ACCELEROMETER_IRQ__INTC_NUMBER EQU 14
ADC_ACCELEROMETER_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_ACCELEROMETER_IRQ__INTC_PRIOR_NUM EQU 3
ADC_ACCELEROMETER_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_ACCELEROMETER_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_ACCELEROMETER_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; BLUE_IntClock
BLUE_IntClock__DIVIDER_MASK EQU 0x0000FFFF
BLUE_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
BLUE_IntClock__ENABLE_MASK EQU 0x80000000
BLUE_IntClock__MASK EQU 0x80000000
BLUE_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

; PSOC5_SCBCLK
PSOC5_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
PSOC5_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
PSOC5_SCBCLK__ENABLE_MASK EQU 0x80000000
PSOC5_SCBCLK__MASK EQU 0x80000000
PSOC5_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

; BLUE_BUART
BLUE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
BLUE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
BLUE_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
BLUE_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
BLUE_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
BLUE_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_00
BLUE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
BLUE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
BLUE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
BLUE_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_00
BLUE_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
BLUE_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
BLUE_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
BLUE_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
BLUE_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
BLUE_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
BLUE_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
BLUE_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
BLUE_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
BLUE_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
BLUE_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
BLUE_BUART_sRX_RxBitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
BLUE_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
BLUE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
BLUE_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
BLUE_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
BLUE_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_00
BLUE_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
BLUE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
BLUE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
BLUE_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
BLUE_BUART_sRX_RxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
BLUE_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
BLUE_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
BLUE_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
BLUE_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
BLUE_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
BLUE_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
BLUE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
BLUE_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
BLUE_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
BLUE_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
BLUE_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
BLUE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
BLUE_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
BLUE_BUART_sRX_RxSts__3__MASK EQU 0x08
BLUE_BUART_sRX_RxSts__3__POS EQU 3
BLUE_BUART_sRX_RxSts__4__MASK EQU 0x10
BLUE_BUART_sRX_RxSts__4__POS EQU 4
BLUE_BUART_sRX_RxSts__5__MASK EQU 0x20
BLUE_BUART_sRX_RxSts__5__POS EQU 5
BLUE_BUART_sRX_RxSts__MASK EQU 0x38
BLUE_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
BLUE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
BLUE_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01
BLUE_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
BLUE_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
BLUE_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
BLUE_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
BLUE_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
BLUE_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
BLUE_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
BLUE_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
BLUE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
BLUE_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
BLUE_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
BLUE_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
BLUE_BUART_sTX_TxSts__0__MASK EQU 0x01
BLUE_BUART_sTX_TxSts__0__POS EQU 0
BLUE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
BLUE_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
BLUE_BUART_sTX_TxSts__1__MASK EQU 0x02
BLUE_BUART_sTX_TxSts__1__POS EQU 1
BLUE_BUART_sTX_TxSts__2__MASK EQU 0x04
BLUE_BUART_sTX_TxSts__2__POS EQU 2
BLUE_BUART_sTX_TxSts__3__MASK EQU 0x08
BLUE_BUART_sTX_TxSts__3__POS EQU 3
BLUE_BUART_sTX_TxSts__MASK EQU 0x0F
BLUE_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
BLUE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
BLUE_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_03
BLUE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_03

; PSOC5_SCB
PSOC5_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
PSOC5_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
PSOC5_SCB__CTRL EQU CYREG_SCB1_CTRL
PSOC5_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
PSOC5_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
PSOC5_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
PSOC5_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
PSOC5_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
PSOC5_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
PSOC5_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
PSOC5_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
PSOC5_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
PSOC5_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
PSOC5_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
PSOC5_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
PSOC5_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
PSOC5_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
PSOC5_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
PSOC5_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
PSOC5_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
PSOC5_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
PSOC5_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
PSOC5_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
PSOC5_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
PSOC5_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
PSOC5_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
PSOC5_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
PSOC5_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
PSOC5_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
PSOC5_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
PSOC5_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
PSOC5_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
PSOC5_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
PSOC5_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
PSOC5_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
PSOC5_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
PSOC5_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
PSOC5_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
PSOC5_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
PSOC5_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
PSOC5_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
PSOC5_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
PSOC5_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
PSOC5_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
PSOC5_SCB__INTR_M EQU CYREG_SCB1_INTR_M
PSOC5_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
PSOC5_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
PSOC5_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
PSOC5_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
PSOC5_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
PSOC5_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
PSOC5_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
PSOC5_SCB__INTR_S EQU CYREG_SCB1_INTR_S
PSOC5_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
PSOC5_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
PSOC5_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
PSOC5_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
PSOC5_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
PSOC5_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
PSOC5_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
PSOC5_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
PSOC5_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
PSOC5_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
PSOC5_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
PSOC5_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
PSOC5_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
PSOC5_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
PSOC5_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
PSOC5_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
PSOC5_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
PSOC5_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
PSOC5_SCB__STATUS EQU CYREG_SCB1_STATUS
PSOC5_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
PSOC5_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
PSOC5_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
PSOC5_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
PSOC5_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
PSOC5_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
PSOC5_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
PSOC5_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; PSOC5_rx
PSOC5_rx__0__DM__MASK EQU 0x07
PSOC5_rx__0__DM__SHIFT EQU 0
PSOC5_rx__0__DR EQU CYREG_PRT3_DR
PSOC5_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PSOC5_rx__0__HSIOM_MASK EQU 0x0000000F
PSOC5_rx__0__HSIOM_SHIFT EQU 0
PSOC5_rx__0__INTCFG EQU CYREG_PRT3_INTCFG
PSOC5_rx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PSOC5_rx__0__MASK EQU 0x01
PSOC5_rx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PSOC5_rx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PSOC5_rx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PSOC5_rx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PSOC5_rx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PSOC5_rx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PSOC5_rx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PSOC5_rx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PSOC5_rx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PSOC5_rx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PSOC5_rx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PSOC5_rx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PSOC5_rx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PSOC5_rx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PSOC5_rx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PSOC5_rx__0__PC EQU CYREG_PRT3_PC
PSOC5_rx__0__PC2 EQU CYREG_PRT3_PC2
PSOC5_rx__0__PORT EQU 3
PSOC5_rx__0__PS EQU CYREG_PRT3_PS
PSOC5_rx__0__SHIFT EQU 0
PSOC5_rx__DR EQU CYREG_PRT3_DR
PSOC5_rx__INTCFG EQU CYREG_PRT3_INTCFG
PSOC5_rx__INTSTAT EQU CYREG_PRT3_INTSTAT
PSOC5_rx__MASK EQU 0x01
PSOC5_rx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PSOC5_rx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PSOC5_rx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PSOC5_rx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PSOC5_rx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PSOC5_rx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PSOC5_rx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PSOC5_rx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PSOC5_rx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PSOC5_rx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PSOC5_rx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PSOC5_rx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PSOC5_rx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PSOC5_rx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PSOC5_rx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PSOC5_rx__PC EQU CYREG_PRT3_PC
PSOC5_rx__PC2 EQU CYREG_PRT3_PC2
PSOC5_rx__PORT EQU 3
PSOC5_rx__PS EQU CYREG_PRT3_PS
PSOC5_rx__SHIFT EQU 0

; PSOC5_tx
PSOC5_tx__0__DM__MASK EQU 0x38
PSOC5_tx__0__DM__SHIFT EQU 3
PSOC5_tx__0__DR EQU CYREG_PRT3_DR
PSOC5_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
PSOC5_tx__0__HSIOM_MASK EQU 0x000000F0
PSOC5_tx__0__HSIOM_SHIFT EQU 4
PSOC5_tx__0__INTCFG EQU CYREG_PRT3_INTCFG
PSOC5_tx__0__INTSTAT EQU CYREG_PRT3_INTSTAT
PSOC5_tx__0__MASK EQU 0x02
PSOC5_tx__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
PSOC5_tx__0__OUT_SEL_SHIFT EQU 2
PSOC5_tx__0__OUT_SEL_VAL EQU -1
PSOC5_tx__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PSOC5_tx__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PSOC5_tx__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PSOC5_tx__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PSOC5_tx__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PSOC5_tx__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PSOC5_tx__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PSOC5_tx__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PSOC5_tx__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PSOC5_tx__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PSOC5_tx__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PSOC5_tx__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PSOC5_tx__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PSOC5_tx__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PSOC5_tx__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PSOC5_tx__0__PC EQU CYREG_PRT3_PC
PSOC5_tx__0__PC2 EQU CYREG_PRT3_PC2
PSOC5_tx__0__PORT EQU 3
PSOC5_tx__0__PS EQU CYREG_PRT3_PS
PSOC5_tx__0__SHIFT EQU 1
PSOC5_tx__DR EQU CYREG_PRT3_DR
PSOC5_tx__INTCFG EQU CYREG_PRT3_INTCFG
PSOC5_tx__INTSTAT EQU CYREG_PRT3_INTSTAT
PSOC5_tx__MASK EQU 0x02
PSOC5_tx__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
PSOC5_tx__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
PSOC5_tx__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
PSOC5_tx__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
PSOC5_tx__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
PSOC5_tx__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
PSOC5_tx__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
PSOC5_tx__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
PSOC5_tx__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
PSOC5_tx__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
PSOC5_tx__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
PSOC5_tx__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
PSOC5_tx__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
PSOC5_tx__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
PSOC5_tx__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
PSOC5_tx__PC EQU CYREG_PRT3_PC
PSOC5_tx__PC2 EQU CYREG_PRT3_PC2
PSOC5_tx__PORT EQU 3
PSOC5_tx__PS EQU CYREG_PRT3_PS
PSOC5_tx__SHIFT EQU 1

; Blue_Rx
Blue_Rx__0__DM__MASK EQU 0x7000
Blue_Rx__0__DM__SHIFT EQU 12
Blue_Rx__0__DR EQU CYREG_PRT0_DR
Blue_Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Blue_Rx__0__HSIOM_MASK EQU 0x000F0000
Blue_Rx__0__HSIOM_SHIFT EQU 16
Blue_Rx__0__INTCFG EQU CYREG_PRT0_INTCFG
Blue_Rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Blue_Rx__0__MASK EQU 0x10
Blue_Rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blue_Rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blue_Rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blue_Rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blue_Rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blue_Rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blue_Rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blue_Rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blue_Rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blue_Rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blue_Rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blue_Rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blue_Rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blue_Rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blue_Rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blue_Rx__0__PC EQU CYREG_PRT0_PC
Blue_Rx__0__PC2 EQU CYREG_PRT0_PC2
Blue_Rx__0__PORT EQU 0
Blue_Rx__0__PS EQU CYREG_PRT0_PS
Blue_Rx__0__SHIFT EQU 4
Blue_Rx__DR EQU CYREG_PRT0_DR
Blue_Rx__INTCFG EQU CYREG_PRT0_INTCFG
Blue_Rx__INTSTAT EQU CYREG_PRT0_INTSTAT
Blue_Rx__MASK EQU 0x10
Blue_Rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blue_Rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blue_Rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blue_Rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blue_Rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blue_Rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blue_Rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blue_Rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blue_Rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blue_Rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blue_Rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blue_Rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blue_Rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blue_Rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blue_Rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blue_Rx__PC EQU CYREG_PRT0_PC
Blue_Rx__PC2 EQU CYREG_PRT0_PC2
Blue_Rx__PORT EQU 0
Blue_Rx__PS EQU CYREG_PRT0_PS
Blue_Rx__SHIFT EQU 4

; Blue_Tx
Blue_Tx__0__DM__MASK EQU 0x38000
Blue_Tx__0__DM__SHIFT EQU 15
Blue_Tx__0__DR EQU CYREG_PRT0_DR
Blue_Tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Blue_Tx__0__HSIOM_MASK EQU 0x00F00000
Blue_Tx__0__HSIOM_SHIFT EQU 20
Blue_Tx__0__INTCFG EQU CYREG_PRT0_INTCFG
Blue_Tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Blue_Tx__0__MASK EQU 0x20
Blue_Tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Blue_Tx__0__OUT_SEL_SHIFT EQU 10
Blue_Tx__0__OUT_SEL_VAL EQU 2
Blue_Tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blue_Tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blue_Tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blue_Tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blue_Tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blue_Tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blue_Tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blue_Tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blue_Tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blue_Tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blue_Tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blue_Tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blue_Tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blue_Tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blue_Tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blue_Tx__0__PC EQU CYREG_PRT0_PC
Blue_Tx__0__PC2 EQU CYREG_PRT0_PC2
Blue_Tx__0__PORT EQU 0
Blue_Tx__0__PS EQU CYREG_PRT0_PS
Blue_Tx__0__SHIFT EQU 5
Blue_Tx__DR EQU CYREG_PRT0_DR
Blue_Tx__INTCFG EQU CYREG_PRT0_INTCFG
Blue_Tx__INTSTAT EQU CYREG_PRT0_INTSTAT
Blue_Tx__MASK EQU 0x20
Blue_Tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blue_Tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blue_Tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blue_Tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blue_Tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blue_Tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blue_Tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blue_Tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blue_Tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blue_Tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blue_Tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blue_Tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blue_Tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blue_Tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blue_Tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blue_Tx__PC EQU CYREG_PRT0_PC
Blue_Tx__PC2 EQU CYREG_PRT0_PC2
Blue_Tx__PORT EQU 0
Blue_Tx__PS EQU CYREG_PRT0_PS
Blue_Tx__SHIFT EQU 5

; Vin_Y
Vin_Y__0__DM__MASK EQU 0x38
Vin_Y__0__DM__SHIFT EQU 3
Vin_Y__0__DR EQU CYREG_PRT2_DR
Vin_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Vin_Y__0__HSIOM_MASK EQU 0x000000F0
Vin_Y__0__HSIOM_SHIFT EQU 4
Vin_Y__0__INTCFG EQU CYREG_PRT2_INTCFG
Vin_Y__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin_Y__0__MASK EQU 0x02
Vin_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin_Y__0__PC EQU CYREG_PRT2_PC
Vin_Y__0__PC2 EQU CYREG_PRT2_PC2
Vin_Y__0__PORT EQU 2
Vin_Y__0__PS EQU CYREG_PRT2_PS
Vin_Y__0__SHIFT EQU 1
Vin_Y__DR EQU CYREG_PRT2_DR
Vin_Y__INTCFG EQU CYREG_PRT2_INTCFG
Vin_Y__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin_Y__MASK EQU 0x02
Vin_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin_Y__PC EQU CYREG_PRT2_PC
Vin_Y__PC2 EQU CYREG_PRT2_PC2
Vin_Y__PORT EQU 2
Vin_Y__PS EQU CYREG_PRT2_PS
Vin_Y__SHIFT EQU 1

; Vin_Z
Vin_Z__0__DM__MASK EQU 0x07
Vin_Z__0__DM__SHIFT EQU 0
Vin_Z__0__DR EQU CYREG_PRT2_DR
Vin_Z__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Vin_Z__0__HSIOM_MASK EQU 0x0000000F
Vin_Z__0__HSIOM_SHIFT EQU 0
Vin_Z__0__INTCFG EQU CYREG_PRT2_INTCFG
Vin_Z__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin_Z__0__MASK EQU 0x01
Vin_Z__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin_Z__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin_Z__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin_Z__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin_Z__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin_Z__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin_Z__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin_Z__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin_Z__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin_Z__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin_Z__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin_Z__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin_Z__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin_Z__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin_Z__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin_Z__0__PC EQU CYREG_PRT2_PC
Vin_Z__0__PC2 EQU CYREG_PRT2_PC2
Vin_Z__0__PORT EQU 2
Vin_Z__0__PS EQU CYREG_PRT2_PS
Vin_Z__0__SHIFT EQU 0
Vin_Z__DR EQU CYREG_PRT2_DR
Vin_Z__INTCFG EQU CYREG_PRT2_INTCFG
Vin_Z__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin_Z__MASK EQU 0x01
Vin_Z__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin_Z__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin_Z__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin_Z__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin_Z__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin_Z__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin_Z__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin_Z__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin_Z__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin_Z__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin_Z__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin_Z__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin_Z__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin_Z__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin_Z__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin_Z__PC EQU CYREG_PRT2_PC
Vin_Z__PC2 EQU CYREG_PRT2_PC2
Vin_Z__PORT EQU 2
Vin_Z__PS EQU CYREG_PRT2_PS
Vin_Z__SHIFT EQU 0

; Vin
Vin__0__DM__MASK EQU 0xE00
Vin__0__DM__SHIFT EQU 9
Vin__0__DR EQU CYREG_PRT2_DR
Vin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Vin__0__HSIOM_MASK EQU 0x0000F000
Vin__0__HSIOM_SHIFT EQU 12
Vin__0__INTCFG EQU CYREG_PRT2_INTCFG
Vin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin__0__MASK EQU 0x08
Vin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin__0__PC EQU CYREG_PRT2_PC
Vin__0__PC2 EQU CYREG_PRT2_PC2
Vin__0__PORT EQU 2
Vin__0__PS EQU CYREG_PRT2_PS
Vin__0__SHIFT EQU 3
Vin__DR EQU CYREG_PRT2_DR
Vin__INTCFG EQU CYREG_PRT2_INTCFG
Vin__INTSTAT EQU CYREG_PRT2_INTSTAT
Vin__MASK EQU 0x08
Vin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Vin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Vin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Vin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Vin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Vin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Vin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Vin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Vin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Vin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Vin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Vin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Vin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Vin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Vin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Vin__PC EQU CYREG_PRT2_PC
Vin__PC2 EQU CYREG_PRT2_PC2
Vin__PORT EQU 2
Vin__PS EQU CYREG_PRT2_PS
Vin__SHIFT EQU 3

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
