

================================================================
== Vitis HLS Report for 'foo_m'
================================================================
* Date:           Sun Dec 11 11:11:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  3.895 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   376836|   376836|  2.261 ms|  2.261 ms|  376837|  376837|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop1   |   131072|   131072|         8|          -|          -|  16384|        no|
        |- L1      |    49152|    49152|         3|          -|          -|  16384|        no|
        |- Loop2   |   131072|   131072|         8|          -|          -|  16384|        no|
        |- Loop3   |    65536|    65536|         4|          -|          -|  16384|        no|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   179|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|    430|     2|    -|
|Memory           |       96|   -|      0|     0|    0|
|Multiplexer      |        -|   -|      -|   198|    -|
|Register         |        -|   -|    368|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |       96|   4|    798|   379|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |      240|  10|      4|     4|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_6ns_32_5_1_U2  |mul_32s_6ns_32_5_1  |        0|   1|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   4|  430|   2|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |temp1_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp2_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |temp3_U  |temp1_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total    |                     |       96|  0|   0|    0|  49152|   96|     3|      1572864|
    +---------+---------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_207_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln31_fu_271_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln38_fu_306_p2   |         +|   0|  0|  22|          15|           1|
    |add_ln41_fu_322_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_241_p2    |         +|   0|  0|  22|          15|           1|
    |icmp_ln21_fu_201_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln31_fu_265_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln38_fu_300_p2  |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln8_fu_235_p2   |      icmp|   0|  0|  13|          15|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 179|         152|         100|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  123|         25|    1|         25|
    |i_1_fu_74       |    9|          2|   15|         30|
    |i_fu_58         |    9|          2|   15|         30|
    |j_fu_78         |    9|          2|   15|         30|
    |k_fu_82         |    9|          2|   15|         30|
    |temp1_address0  |   13|          3|   14|         42|
    |temp2_address0  |   13|          3|   14|         42|
    |temp3_address0  |   13|          3|   14|         42|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  198|         42|  103|        271|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln41_reg_445      |  32|   0|   32|          0|
    |ap_CS_fsm             |  24|   0|   24|          0|
    |data_in_load_reg_359  |  32|   0|   32|          0|
    |i_1_fu_74             |  15|   0|   15|          0|
    |i_fu_58               |  15|   0|   15|          0|
    |j_fu_78               |  15|   0|   15|          0|
    |k_fu_82               |  15|   0|   15|          0|
    |mul_ln24_reg_364      |  32|   0|   32|          0|
    |mul_ln34_reg_421      |  32|   0|   32|          0|
    |temp1_load_reg_390    |  32|   0|   32|          0|
    |temp2_load_reg_416    |  32|   0|   32|          0|
    |temp3_load_reg_439    |  32|   0|   32|          0|
    |zext_ln21_reg_339     |  15|   0|   64|         49|
    |zext_ln31_reg_396     |  15|   0|   64|         49|
    |zext_ln38_reg_426     |  15|   0|   64|         49|
    |zext_ln8_reg_369      |  15|   0|   64|         49|
    +----------------------+----+----+-----+-----------+
    |Total                 | 368|   0|  564|        196|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         foo_m|  return value|
|data_in_address0    |  out|   14|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|   14|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|   14|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 13 
11 --> 12 
12 --> 10 
13 --> 14 21 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 13 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 35 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%temp1 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 36 'alloca' 'temp1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%temp2 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 37 'alloca' 'temp2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%temp3 = alloca i64 1" [./source/lab5_z1.c:18]   --->   Operation 38 'alloca' 'temp3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 0, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 39 'store' 'store_ln21' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [./source/lab5_z1.c:21]   --->   Operation 40 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i15 %i" [./source/lab5_z1.c:21]   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i15 %i_2" [./source/lab5_z1.c:21]   --->   Operation 42 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.26ns)   --->   "%icmp_ln21 = icmp_eq  i15 %i_2, i15 16384" [./source/lab5_z1.c:21]   --->   Operation 43 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.14ns)   --->   "%add_ln21 = add i15 %i_2, i15 1" [./source/lab5_z1.c:21]   --->   Operation 45 'add' 'add_ln21' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split6, void %.preheader1.preheader" [./source/lab5_z1.c:21]   --->   Operation 46 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr i32 %data_in, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 47 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 48 'load' 'data_in_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln21 = store i15 %add_ln21, i15 %i" [./source/lab5_z1.c:21]   --->   Operation 49 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 50 'alloca' 'i_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 0, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 51 'store' 'store_ln8' <Predicate = (icmp_ln21)> <Delay = 1.61>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln8 = br void %.preheader1" [./source/lab5_z1.c:8]   --->   Operation 52 'br' 'br_ln8' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%data_in_load = load i14 %data_in_addr" [./source/lab5_z1.c:24]   --->   Operation 53 'load' 'data_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 54 [5/5] (3.89ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 54 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 55 [4/5] (3.89ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 55 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 56 [3/5] (3.89ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 56 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 57 [2/5] (3.89ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 57 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 58 [1/5] (3.89ns)   --->   "%mul_ln24 = mul i32 %data_in_load, i32 %scale_read" [./source/lab5_z1.c:24]   --->   Operation 58 'mul' 'mul_ln24' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./source/lab5_z1.c:21]   --->   Operation 59 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%temp1_addr = getelementptr i32 %temp1, i64 0, i64 %zext_ln21" [./source/lab5_z1.c:24]   --->   Operation 60 'getelementptr' 'temp1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %mul_ln24, i14 %temp1_addr" [./source/lab5_z1.c:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 3.87>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 63 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i15 %i_3" [./source/lab5_z1.c:8]   --->   Operation 64 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (2.26ns)   --->   "%icmp_ln8 = icmp_eq  i15 %i_3, i15 16384" [./source/lab5_z1.c:8]   --->   Operation 65 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 66 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (2.14ns)   --->   "%add_ln8 = add i15 %i_3, i15 1" [./source/lab5_z1.c:8]   --->   Operation 67 'add' 'add_ln8' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split4, void %split.exit.preheader" [./source/lab5_z1.c:8]   --->   Operation 68 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%temp1_addr_1 = getelementptr i32 %temp1, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 69 'getelementptr' 'temp1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 70 'load' 'temp1_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_10 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln8 = store i15 %add_ln8, i15 %i_1" [./source/lab5_z1.c:8]   --->   Operation 71 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.61>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 72 'alloca' 'j' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 0, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 73 'store' 'store_ln31' <Predicate = (icmp_ln8)> <Delay = 1.61>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln31 = br void %split.exit" [./source/lab5_z1.c:31]   --->   Operation 74 'br' 'br_ln31' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 3.25>
ST_11 : Operation 75 [1/2] (3.25ns)   --->   "%temp1_load = load i14 %temp1_addr_1" [./source/lab5_z1.c:11]   --->   Operation 75 'load' 'temp1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 12 <SV = 4> <Delay = 3.25>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./source/lab5_z1.c:8]   --->   Operation 76 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%temp2_addr = getelementptr i32 %temp2, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:11]   --->   Operation 77 'getelementptr' 'temp2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln11 = store i32 %temp1_load, i14 %temp2_addr" [./source/lab5_z1.c:11]   --->   Operation 78 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%temp3_addr = getelementptr i32 %temp3, i64 0, i64 %zext_ln8" [./source/lab5_z1.c:12]   --->   Operation 79 'getelementptr' 'temp3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %temp1_load, i14 %temp3_addr" [./source/lab5_z1.c:12]   --->   Operation 80 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 3.87>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%j_1 = load i15 %j" [./source/lab5_z1.c:31]   --->   Operation 82 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i15 %j_1" [./source/lab5_z1.c:31]   --->   Operation 83 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (2.26ns)   --->   "%icmp_ln31 = icmp_eq  i15 %j_1, i15 16384" [./source/lab5_z1.c:31]   --->   Operation 84 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 85 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/1] (2.14ns)   --->   "%add_ln31 = add i15 %j_1, i15 1" [./source/lab5_z1.c:31]   --->   Operation 86 'add' 'add_ln31' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split2, void %.preheader.preheader" [./source/lab5_z1.c:31]   --->   Operation 87 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%temp2_addr_1 = getelementptr i32 %temp2, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 88 'getelementptr' 'temp2_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 89 'load' 'temp2_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_13 : Operation 90 [1/1] (1.61ns)   --->   "%store_ln31 = store i15 %add_ln31, i15 %j" [./source/lab5_z1.c:31]   --->   Operation 90 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 91 'alloca' 'k' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 0, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 92 'store' 'store_ln38' <Predicate = (icmp_ln31)> <Delay = 1.61>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.preheader" [./source/lab5_z1.c:38]   --->   Operation 93 'br' 'br_ln38' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 94 [1/2] (3.25ns)   --->   "%temp2_load = load i14 %temp2_addr_1" [./source/lab5_z1.c:34]   --->   Operation 94 'load' 'temp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 15 <SV = 5> <Delay = 3.89>
ST_15 : Operation 95 [5/5] (3.89ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 95 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 3.89>
ST_16 : Operation 96 [4/5] (3.89ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 96 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 3.89>
ST_17 : Operation 97 [3/5] (3.89ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 97 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 3.89>
ST_18 : Operation 98 [2/5] (3.89ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 98 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 3.89>
ST_19 : Operation 99 [1/5] (3.89ns)   --->   "%mul_ln34 = mul i32 %temp2_load, i32 22" [./source/lab5_z1.c:34]   --->   Operation 99 'mul' 'mul_ln34' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 3.25>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./source/lab5_z1.c:31]   --->   Operation 100 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%data_out1_addr = getelementptr i32 %data_out1, i64 0, i64 %zext_ln31" [./source/lab5_z1.c:34]   --->   Operation 101 'getelementptr' 'data_out1_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %mul_ln34, i14 %data_out1_addr" [./source/lab5_z1.c:34]   --->   Operation 102 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split.exit"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 4> <Delay = 3.87>
ST_21 : Operation 104 [1/1] (0.00ns)   --->   "%k_1 = load i15 %k" [./source/lab5_z1.c:38]   --->   Operation 104 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i15 %k_1" [./source/lab5_z1.c:38]   --->   Operation 105 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (2.26ns)   --->   "%icmp_ln38 = icmp_eq  i15 %k_1, i15 16384" [./source/lab5_z1.c:38]   --->   Operation 106 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 107 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (2.14ns)   --->   "%add_ln38 = add i15 %k_1, i15 1" [./source/lab5_z1.c:38]   --->   Operation 108 'add' 'add_ln38' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void" [./source/lab5_z1.c:38]   --->   Operation 109 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%temp3_addr_1 = getelementptr i32 %temp3, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 110 'getelementptr' 'temp3_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 111 [2/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 111 'load' 'temp3_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_21 : Operation 112 [1/1] (1.61ns)   --->   "%store_ln38 = store i15 %add_ln38, i15 %k" [./source/lab5_z1.c:38]   --->   Operation 112 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.61>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [./source/lab5_z1.c:45]   --->   Operation 113 'ret' 'ret_ln45' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 114 [1/2] (3.25ns)   --->   "%temp3_load = load i14 %temp3_addr_1" [./source/lab5_z1.c:41]   --->   Operation 114 'load' 'temp3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 23 <SV = 6> <Delay = 2.70>
ST_23 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%shl_ln41 = shl i32 %temp3_load, i32 5" [./source/lab5_z1.c:41]   --->   Operation 115 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 116 [1/1] (2.70ns) (out node of the LUT)   --->   "%add_ln41 = add i32 %temp3_load, i32 %shl_ln41" [./source/lab5_z1.c:41]   --->   Operation 116 'add' 'add_ln41' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 7> <Delay = 3.25>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab5_z1.c:38]   --->   Operation 117 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%data_out2_addr = getelementptr i32 %data_out2, i64 0, i64 %zext_ln38" [./source/lab5_z1.c:41]   --->   Operation 118 'getelementptr' 'data_out2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln41 = store i32 %add_ln41, i14 %data_out2_addr" [./source/lab5_z1.c:41]   --->   Operation 119 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0111111111000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000000]
scale_read        (read             ) [ 0011111111000000000000000]
temp1             (alloca           ) [ 0011111111111000000000000]
temp2             (alloca           ) [ 0011111111111111111110000]
temp3             (alloca           ) [ 0011111111111111111111111]
store_ln21        (store            ) [ 0000000000000000000000000]
br_ln21           (br               ) [ 0000000000000000000000000]
i_2               (load             ) [ 0000000000000000000000000]
zext_ln21         (zext             ) [ 0001111111000000000000000]
icmp_ln21         (icmp             ) [ 0011111111000000000000000]
empty             (speclooptripcount) [ 0000000000000000000000000]
add_ln21          (add              ) [ 0000000000000000000000000]
br_ln21           (br               ) [ 0000000000000000000000000]
data_in_addr      (getelementptr    ) [ 0001000000000000000000000]
store_ln21        (store            ) [ 0000000000000000000000000]
i_1               (alloca           ) [ 0011111111111000000000000]
store_ln8         (store            ) [ 0000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000]
data_in_load      (load             ) [ 0000111110000000000000000]
mul_ln24          (mul              ) [ 0000000001000000000000000]
specloopname_ln21 (specloopname     ) [ 0000000000000000000000000]
temp1_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
i_3               (load             ) [ 0000000000000000000000000]
zext_ln8          (zext             ) [ 0000000000011000000000000]
icmp_ln8          (icmp             ) [ 0000000000111000000000000]
empty_10          (speclooptripcount) [ 0000000000000000000000000]
add_ln8           (add              ) [ 0000000000000000000000000]
br_ln8            (br               ) [ 0000000000000000000000000]
temp1_addr_1      (getelementptr    ) [ 0000000000010000000000000]
store_ln8         (store            ) [ 0000000000000000000000000]
j                 (alloca           ) [ 0000000000111111111110000]
store_ln31        (store            ) [ 0000000000000000000000000]
br_ln31           (br               ) [ 0000000000000000000000000]
temp1_load        (load             ) [ 0000000000001000000000000]
specloopname_ln8  (specloopname     ) [ 0000000000000000000000000]
temp2_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln11        (store            ) [ 0000000000000000000000000]
temp3_addr        (getelementptr    ) [ 0000000000000000000000000]
store_ln12        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
j_1               (load             ) [ 0000000000000000000000000]
zext_ln31         (zext             ) [ 0000000000000011111110000]
icmp_ln31         (icmp             ) [ 0000000000000111111110000]
empty_11          (speclooptripcount) [ 0000000000000000000000000]
add_ln31          (add              ) [ 0000000000000000000000000]
br_ln31           (br               ) [ 0000000000000000000000000]
temp2_addr_1      (getelementptr    ) [ 0000000000000010000000000]
store_ln31        (store            ) [ 0000000000000000000000000]
k                 (alloca           ) [ 0000000000000111111111111]
store_ln38        (store            ) [ 0000000000000000000000000]
br_ln38           (br               ) [ 0000000000000000000000000]
temp2_load        (load             ) [ 0000000000000001111100000]
mul_ln34          (mul              ) [ 0000000000000000000010000]
specloopname_ln31 (specloopname     ) [ 0000000000000000000000000]
data_out1_addr    (getelementptr    ) [ 0000000000000000000000000]
store_ln34        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
k_1               (load             ) [ 0000000000000000000000000]
zext_ln38         (zext             ) [ 0000000000000000000000111]
icmp_ln38         (icmp             ) [ 0000000000000000000001111]
empty_12          (speclooptripcount) [ 0000000000000000000000000]
add_ln38          (add              ) [ 0000000000000000000000000]
br_ln38           (br               ) [ 0000000000000000000000000]
temp3_addr_1      (getelementptr    ) [ 0000000000000000000000100]
store_ln38        (store            ) [ 0000000000000000000000000]
ret_ln45          (ret              ) [ 0000000000000000000000000]
temp3_load        (load             ) [ 0000000000000000000000010]
shl_ln41          (shl              ) [ 0000000000000000000000000]
add_ln41          (add              ) [ 0000000000000000000000001]
specloopname_ln38 (specloopname     ) [ 0000000000000000000000000]
data_out2_addr    (getelementptr    ) [ 0000000000000000000000000]
store_ln41        (store            ) [ 0000000000000000000000000]
br_ln0            (br               ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="temp1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="temp2_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="temp3_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/13 "/>
</bind>
</comp>

<comp id="86" class="1004" name="scale_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_in_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="temp1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="7"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/9 temp1_load/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="temp1_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="15" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp1_addr_1/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="15" slack="2"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/12 temp2_load/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="15" slack="2"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/12 temp3_load/21 "/>
</bind>
</comp>

<comp id="148" class="1004" name="temp2_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="15" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_addr_1/13 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_out1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="15" slack="7"/>
<pin id="159" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out1_addr/20 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln34_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="1"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/20 "/>
</bind>
</comp>

<comp id="168" class="1004" name="temp3_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="15" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp3_addr_1/21 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_out2_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="15" slack="3"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out2_addr/24 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln41_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="1"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/24 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln21_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="15" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_2_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="15" slack="1"/>
<pin id="195" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln21_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln21_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="15" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln21_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln21_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="15" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln8_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="15" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="3"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_3_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="15" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln8_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="15" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln8_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="15" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln31_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="15" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="15" slack="1"/>
<pin id="259" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln31_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln31_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="15" slack="0"/>
<pin id="267" dir="0" index="1" bw="15" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln31_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln31_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="15" slack="0"/>
<pin id="279" dir="0" index="1" bw="15" slack="1"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln38_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="15" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/13 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="6" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/15 "/>
</bind>
</comp>

<comp id="292" class="1004" name="k_1_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="1"/>
<pin id="294" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/21 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln38_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="15" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/21 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln38_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="0" index="1" bw="15" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/21 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln38_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/21 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln38_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/21 "/>
</bind>
</comp>

<comp id="317" class="1004" name="shl_ln41_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/23 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln41_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/23 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="15" slack="0"/>
<pin id="329" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="334" class="1005" name="scale_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="3"/>
<pin id="336" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="zext_ln21_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="7"/>
<pin id="341" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="347" class="1005" name="data_in_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="1"/>
<pin id="349" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="0"/>
<pin id="354" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="data_in_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_in_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="mul_ln24_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln8_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="2"/>
<pin id="371" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="378" class="1005" name="temp1_addr_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="1"/>
<pin id="380" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp1_addr_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="j_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="15" slack="0"/>
<pin id="385" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="390" class="1005" name="temp1_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_load "/>
</bind>
</comp>

<comp id="396" class="1005" name="zext_ln31_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="7"/>
<pin id="398" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="404" class="1005" name="temp2_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="14" slack="1"/>
<pin id="406" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp2_addr_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="416" class="1005" name="temp2_load_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_load "/>
</bind>
</comp>

<comp id="421" class="1005" name="mul_ln34_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="426" class="1005" name="zext_ln38_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="3"/>
<pin id="428" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="434" class="1005" name="temp3_addr_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="1"/>
<pin id="436" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp3_addr_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="temp3_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_load "/>
</bind>
</comp>

<comp id="445" class="1005" name="add_ln41_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="148" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="205"><net_src comp="193" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="193" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="227" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="257" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="292" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="58" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="337"><net_src comp="86" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="342"><net_src comp="196" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="350"><net_src comp="92" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="355"><net_src comp="74" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="362"><net_src comp="99" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="367"><net_src comp="223" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="372"><net_src comp="230" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="381"><net_src comp="117" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="386"><net_src comp="78" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="393"><net_src comp="111" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="399"><net_src comp="260" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="407"><net_src comp="148" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="412"><net_src comp="82" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="419"><net_src comp="130" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="424"><net_src comp="287" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="429"><net_src comp="295" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="437"><net_src comp="168" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="442"><net_src comp="142" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="448"><net_src comp="322" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out1 | {20 }
	Port: data_out2 | {24 }
 - Input state : 
	Port: foo_m : data_in | {2 3 }
	Port: foo_m : scale | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
	State 2
		zext_ln21 : 1
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		data_in_addr : 2
		data_in_load : 3
		store_ln21 : 2
		store_ln8 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln24 : 1
	State 10
		zext_ln8 : 1
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		temp1_addr_1 : 2
		temp1_load : 3
		store_ln8 : 2
		store_ln31 : 1
	State 11
	State 12
		store_ln11 : 1
		store_ln12 : 1
	State 13
		zext_ln31 : 1
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		temp2_addr_1 : 2
		temp2_load : 3
		store_ln31 : 2
		store_ln38 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln34 : 1
	State 21
		zext_ln38 : 1
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		temp3_addr_1 : 2
		temp3_load : 3
		store_ln38 : 2
	State 22
	State 23
	State 24
		store_ln41 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_223      |    3    |   215   |    1    |
|          |       grp_fu_287      |    1    |   215   |    1    |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln21_fu_207    |    0    |    0    |    22   |
|          |     add_ln8_fu_241    |    0    |    0    |    22   |
|    add   |    add_ln31_fu_271    |    0    |    0    |    22   |
|          |    add_ln38_fu_306    |    0    |    0    |    22   |
|          |    add_ln41_fu_322    |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln21_fu_201   |    0    |    0    |    12   |
|   icmp   |    icmp_ln8_fu_235    |    0    |    0    |    12   |
|          |    icmp_ln31_fu_265   |    0    |    0    |    12   |
|          |    icmp_ln38_fu_300   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|   read   | scale_read_read_fu_86 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln21_fu_196   |    0    |    0    |    0    |
|   zext   |    zext_ln8_fu_230    |    0    |    0    |    0    |
|          |    zext_ln31_fu_260   |    0    |    0    |    0    |
|          |    zext_ln38_fu_295   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |    shl_ln41_fu_317    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |   430   |   177   |
|----------|-----------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|temp1|   32   |    0   |    0   |    0   |
|temp2|   32   |    0   |    0   |    0   |
|temp3|   32   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   96   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln41_reg_445  |   32   |
|data_in_addr_reg_347|   14   |
|data_in_load_reg_359|   32   |
|     i_1_reg_352    |   15   |
|      i_reg_327     |   15   |
|      j_reg_383     |   15   |
|      k_reg_409     |   15   |
|  mul_ln24_reg_364  |   32   |
|  mul_ln34_reg_421  |   32   |
| scale_read_reg_334 |   32   |
|temp1_addr_1_reg_378|   14   |
| temp1_load_reg_390 |   32   |
|temp2_addr_1_reg_404|   14   |
| temp2_load_reg_416 |   32   |
|temp3_addr_1_reg_434|   14   |
| temp3_load_reg_439 |   32   |
|  zext_ln21_reg_339 |   64   |
|  zext_ln31_reg_396 |   64   |
|  zext_ln38_reg_426 |   64   |
|  zext_ln8_reg_369  |   64   |
+--------------------+--------+
|        Total       |   628  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_111 |  p0  |   3  |  14  |   42   ||    13   |
| grp_access_fu_130 |  p0  |   3  |  14  |   42   ||    13   |
| grp_access_fu_142 |  p0  |   3  |  14  |   42   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  || 6.53729 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   430  |   177  |    -   |
|   Memory  |   96   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   48   |    -   |
|  Register |    -   |    -   |    -   |   628  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   96   |    4   |    6   |  1058  |   225  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
