Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jul  1 15:15:28 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PriorityEncoder_timing_summary_routed.rpt -pb PriorityEncoder_timing_summary_routed.pb -rpx PriorityEncoder_timing_summary_routed.rpx -warn_on_violation
| Design       : PriorityEncoder
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.440ns  (logic 4.856ns (39.040%)  route 7.583ns (60.960%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=4, routed)           4.903     5.885    x_IBUF[8]
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.152     6.037 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.680     8.717    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    12.440 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.440    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.167ns  (logic 4.659ns (38.289%)  route 7.508ns (61.711%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=4, routed)           4.932     5.914    x_IBUF[8]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     6.038 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.577     8.615    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.167 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.167    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.578ns  (logic 4.641ns (40.087%)  route 6.937ns (59.913%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 f  x_IBUF[8]_inst/O
                         net (fo=4, routed)           4.680     5.662    x_IBUF[8]
    SLICE_X1Y83          LUT3 (Prop_lut3_I0_O)        0.124     5.786 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.257     8.043    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.578 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.578    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[8]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.227ns  (logic 4.657ns (41.476%)  route 6.571ns (58.524%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  x[8] (IN)
                         net (fo=0)                   0.000     0.000    x[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  x_IBUF[8]_inst/O
                         net (fo=4, routed)           4.903     5.885    x_IBUF[8]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.124     6.009 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.677    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.227 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.227    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.563ns (59.028%)  route 1.085ns (40.972%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.397     0.662    x_IBUF[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045     0.707 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.688     1.395    y_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.648 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.648    y[2]
    J13                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.591ns (57.053%)  route 1.198ns (42.947%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  x_IBUF[5]_inst/O
                         net (fo=3, routed)           0.401     0.666    x_IBUF[5]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.711 r  y_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.228     0.939    y_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.045     0.984 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.569     1.553    y_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.789 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.789    y[1]
    K15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[7]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.601ns (55.473%)  route 1.285ns (44.527%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  x[7] (IN)
                         net (fo=0)                   0.000     0.000    x[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  x_IBUF[7]_inst/O
                         net (fo=3, routed)           0.518     0.793    x_IBUF[7]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.042     0.835 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.767     1.602    y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     2.886 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.886    y[0]
    H17                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[9]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.057ns  (logic 1.492ns (36.777%)  route 2.565ns (63.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  x[9] (IN)
                         net (fo=0)                   0.000     0.000    x[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  x_IBUF[9]_inst/O
                         net (fo=4, routed)           2.246     2.442    x_IBUF[9]
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.487 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.806    y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.057 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.057    y[3]
    N14                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------





