{"vcs1":{"timestamp_begin":1731553587.518248008, "rt":1.69, "ut":0.25, "st":0.24}}
{"vcselab":{"timestamp_begin":1731553589.274218894, "rt":1.25, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1731553590.592623088, "rt":0.32, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731553586.959846225}
{"VCS_COMP_START_TIME": 1731553586.959846225}
{"VCS_COMP_END_TIME": 1731553592.270352491}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333048}}
{"stitch_vcselab": {"peak_mem": 231560}}
