// Seed: 2897112263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout tri1 id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd60,
    parameter id_5  = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  input wire _id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_11,
      id_11,
      id_6,
      id_6,
      id_7,
      id_11,
      id_11,
      id_11,
      id_11,
      id_6,
      id_6,
      id_11,
      id_6,
      id_3,
      id_6,
      id_6
  );
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic [id_5 : id_10] id_13;
  ;
  assign id_1[-1] = {id_10 < id_11, 1 | (id_6)};
  parameter id_14 = -1;
  assign id_13 = id_10;
endmodule
