<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/79955117817</prism:url><dc:identifier>SCOPUS_ID:79955117817</dc:identifier><eid>2-s2.0-79955117817</eid><prism:doi>10.1007/978-3-642-20282-7_17</prism:doi><dc:title>Logarithmic multiplier in hardware implementation of neural networks</dc:title><prism:aggregationType>Book Series</prism:aggregationType><srctype>k</srctype><subtype>cp</subtype><subtypeDescription>Conference Paper</subtypeDescription><citedby-count>5</citedby-count><prism:publicationName>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</prism:publicationName><source-id>25674</source-id><prism:isbn>9783642202810</prism:isbn><prism:issn>03029743 16113349</prism:issn><prism:volume>6593 LNCS</prism:volume><prism:issueIdentifier>PART 1</prism:issueIdentifier><prism:startingPage>158</prism:startingPage><prism:endingPage>168</prism:endingPage><prism:pageRange>158-168</prism:pageRange><prism:coverDate>2011-04-28</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6506205187"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname><ce:given-name>Uroš</ce:given-name><preferred-name><ce:initials>U.</ce:initials><ce:indexed-name>Lotrič U.</ce:indexed-name><ce:surname>Lotrič</ce:surname><ce:given-name>Uroš</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6506205187</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng">
                        <ce:para>Neural networks on chip have found some niche areas of applications, ranging from massive consumer products requiring small costs to real-time systems requiring real time response. Speaking about latter, iterative logarithmic multipliers show a great potential in increasing performance of the hardware neural networks. By relatively reducing the size of the multiplication circuit, the concurrency and consequently the speed of the model can be greatly improved. The proposed hardware implementation of the multilayer perceptron with on chip learning ability confirms the potential of the concept. The experiments performed on a Proben1 benchmark dataset show that the adaptive nature of the proposed neural network model enables the compensation of the errors caused by inexact calculations by simultaneously increasing its performance and reducing power consumption. © 2011 Springer-Verlag.</ce:para>
                    </abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/79955117817" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=79955117817&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=79955117817&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6506205187"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname><ce:given-name>Uroš</ce:given-name><preferred-name><ce:initials>U.</ce:initials><ce:indexed-name>Lotrič U.</ce:indexed-name><ce:surname>Lotrič</ce:surname><ce:given-name>Uroš</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6506205187</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulić P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>FPGA</author-keyword><author-keyword>Iterative logarithmic multiplier</author-keyword><author-keyword>Neural network</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Benchmark datasets</mainterm><mainterm weight="a" candidate="n">FPGA</mainterm><mainterm weight="a" candidate="n">Hardware implementations</mainterm><mainterm weight="a" candidate="n">Hardware neural networks</mainterm><mainterm weight="a" candidate="n">Iterative logarithmic multiplier</mainterm><mainterm weight="a" candidate="n">Multi layer perceptron</mainterm><mainterm weight="a" candidate="n">Networks on chips</mainterm><mainterm weight="a" candidate="n">Neural network model</mainterm><mainterm weight="a" candidate="n">Niche areas</mainterm><mainterm weight="a" candidate="n">On-chip learning</mainterm><mainterm weight="a" candidate="n">Real time response</mainterm><mainterm weight="a" candidate="n">Reducing power</mainterm></idxterms><subject-areas><subject-area code="2614" abbrev="MATH">Theoretical Computer Science</subject-area><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="17" month="03" timestamp="2019-03-17T09:26:10.000010-04:00" year="2019"/><ait:date-sort day="28" month="04" year="2011"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2011 Elsevier B.V., All rights reserved.</copyright><itemidlist>
                    <ce:doi>10.1007/978-3-642-20282-7_17</ce:doi>
                    <itemid idtype="PUI">361647434</itemid>
                    <itemid idtype="CPX">20111713937575</itemid>
                    <itemid idtype="SCP">79955117817</itemid>
                    <itemid idtype="SGR">79955117817</itemid>
                </itemidlist><history>
                    <date-created day="28" month="04" year="2011"/>
                </history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="cp"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords>
                        <author-keyword xml:lang="eng">FPGA</author-keyword>
                        <author-keyword xml:lang="eng">Iterative logarithmic multiplier</author-keyword>
                        <author-keyword xml:lang="eng">Neural network</author-keyword>
                    </author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">Logarithmic multiplier in hardware implementation of neural networks</titletext></citation-title><author-group><author auid="6506205187" seq="1"><ce:initials>U.</ce:initials><ce:indexed-name>Lotric U.</ce:indexed-name><ce:surname>Lotrič</ce:surname><ce:given-name>Uroš</ce:given-name><preferred-name>
                            <ce:initials>U.</ce:initials>
                            <ce:indexed-name>Lotrič U.</ce:indexed-name>
                            <ce:surname>Lotrič</ce:surname>
                            <ce:given-name>Uroš</ce:given-name>
                        </preferred-name></author><author auid="6603205527" seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulić</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name>
                            <ce:initials>P.</ce:initials>
                            <ce:indexed-name>Bulić P.</ce:indexed-name>
                            <ce:surname>Bulić</ce:surname>
                            <ce:given-name>Patricio</ce:given-name>
                        </preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person>
                        <ce:initials>U.</ce:initials>
                        <ce:indexed-name>Lotric U.</ce:indexed-name>
                        <ce:surname>Lotrič</ce:surname>
                    </person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng">
                        <ce:para>Neural networks on chip have found some niche areas of applications, ranging from massive consumer products requiring small costs to real-time systems requiring real time response. Speaking about latter, iterative logarithmic multipliers show a great potential in increasing performance of the hardware neural networks. By relatively reducing the size of the multiplication circuit, the concurrency and consequently the speed of the model can be greatly improved. The proposed hardware implementation of the multilayer perceptron with on chip learning ability confirms the potential of the concept. The experiments performed on a Proben1 benchmark dataset show that the adaptive nature of the proposed neural network model enables the compensation of the errors caused by inexact calculations by simultaneously increasing its performance and reducing power consumption. © 2011 Springer-Verlag.</ce:para>
                    </abstract></abstracts><source country="deu" srcid="25674" type="k"><sourcetitle>Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)</sourcetitle><sourcetitle-abbrev>Lect. Notes Comput. Sci.</sourcetitle-abbrev><issuetitle>Adaptive and Natural Computing Algorithms - 10th International Conference, ICANNGA 2011, Proceedings</issuetitle><issn type="print">03029743</issn><issn type="electronic">16113349</issn><isbn length="13" level="volume">9783642202810</isbn><volisspag>
                        <voliss issue="PART 1" volume="6593 LNCS"/>
                        <pagerange first="158" last="168"/>
                    </volisspag><publicationyear first="2011"/><publicationdate>
                        <year>2011</year>
                    <date-text xfab-added="true">2011</date-text></publicationdate><additional-srcinfo>
                        <conferenceinfo>
                            <confevent>
                                <confname>10th International Conference on Adaptive and Natural Computing Algorithms, ICANNGA 2011</confname>
                                <conflocation country="svn">
                                    <city-group>Ljubljana</city-group>
                                </conflocation>
                                <confdate>
                                    <startdate day="14" month="04" year="2011"/>
                                    <enddate day="16" month="04" year="2011"/>
                                </confdate>
                                <confcode>84610</confcode>
                            </confevent>
                            <confpublication>
                                <procpartno>1 of 2</procpartno>
                                <procpagerange>var.pagings</procpagerange>
                            </confpublication>
                        </conferenceinfo>
                    </additional-srcinfo></source><enhancement><classificationgroup><classifications type="CPXCLASS">
                            <classification>
                                 
                                <classification-code>913</classification-code>
                                 
                                <classification-description>Production Planning and Control; Manufacturing</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>723.4</classification-code>
                                 
                                <classification-description>Artificial Intelligence</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>723</classification-code>
                                 
                                <classification-description>Computer Software, Data Handling and Applications</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>921</classification-code>
                                 
                                <classification-description>Applied Mathematics</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>722.4</classification-code>
                                 
                                <classification-description>Digital Computers and Systems</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>713.5</classification-code>
                                 
                                <classification-description>Other Electronic Circuits</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>605</classification-code>
                                 
                                <classification-description>Small Tools and Hardware</classification-description>
                                 
                            </classification>
                            <classification>
                                 
                                <classification-code>721.3</classification-code>
                                 
                                <classification-description>Computer Circuits</classification-description>
                                 
                            </classification>
                        </classifications><classifications type="GEOCLASS">
                            <classification>
                                 
                                <classification-code>Related Topics</classification-code>
                                 
                            </classification>
                        </classifications><classifications type="ASJC">
                            <classification>2614</classification>
                            <classification>1700</classification>
                        </classifications><classifications type="SUBJABBR"><classification>MATH</classification><classification>COMP</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="9">
                    <reference id="1">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>FPGA implementations of neural networks - A survey of a decade of progress</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">33746892995</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>J.</ce:initials>
                                    <ce:indexed-name>Zhu J.</ce:indexed-name>
                                    <ce:surname>Zhu</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>P.</ce:initials>
                                    <ce:indexed-name>Sutton P.</ce:indexed-name>
                                    <ce:surname>Sutton</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>LNCS</ref-sourcetitle>
                            <ref-publicationyear first="2003"/>
                            <ref-volisspag>
                                <voliss volume="2778"/>
                                <pagerange first="1062" last="1066"/>
                            </ref-volisspag>
                            <ref-text>Cheung, P.Y.K., Constantinides, G.A., de Sousa, J.T. (eds.) FPL 2003. Springer, Heidelberg</ref-text>
                        </ref-info>
                        <ref-fulltext>Zhu, J., Sutton, P.: FPGA implementations of neural networks - a survey of a decade of progress. In: Cheung, P.Y.K., Constantinides, G.A., de Sousa, J.T. (eds.) FPL 2003. LNCS, vol. 2778, pp. 1062-1066. Springer, Heidelberg (2003)</ref-fulltext>
                    </reference>
                    <reference id="2">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Artificial neural networks: A review of commercial hardware</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">9944233985</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>F.M.</ce:initials>
                                    <ce:indexed-name>Dias F.M.</ce:indexed-name>
                                    <ce:surname>Dias</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>A.</ce:initials>
                                    <ce:indexed-name>Antunesa A.</ce:indexed-name>
                                    <ce:surname>Antunesa</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>A.M.</ce:initials>
                                    <ce:indexed-name>Motab A.M.</ce:indexed-name>
                                    <ce:surname>Motab</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Engineering Applications of Artificial Intelligence</ref-sourcetitle>
                            <ref-publicationyear first="2004"/>
                            <ref-volisspag>
                                <voliss volume="17"/>
                                <pagerange first="945" last="952"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Dias, F.M., Antunesa, A., Motab, A.M.: Artificial neural networks: a review of commercial hardware. Engineering Applications of Artificial Intelligence 17, 945-952 (2004)</ref-fulltext>
                    </reference>
                    <reference id="3">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">0000980875</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>J.N.</ce:initials>
                                    <ce:indexed-name>Mitchell J.N.</ce:indexed-name>
                                    <ce:surname>Mitchell</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>IRE Transactions on Electronic Computers</ref-sourcetitle>
                            <ref-publicationyear first="1962"/>
                            <ref-volisspag>
                                <voliss volume="11"/>
                                <pagerange first="512" last="517"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Mitchell, J.N.: Computer multiplication and division using binary logarithms. IRE Transactions on Electronic Computers 11, 512-517 (1962)</ref-fulltext>
                    </reference>
                    <reference id="4">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">33947271792</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>V.</ce:initials>
                                    <ce:indexed-name>Mahalingam V.</ce:indexed-name>
                                    <ce:surname>Mahalingam</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>N.</ce:initials>
                                    <ce:indexed-name>Rangantathan N.</ce:indexed-name>
                                    <ce:surname>Rangantathan</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle>
                            <ref-publicationyear first="2006"/>
                            <ref-volisspag>
                                <voliss volume="55"/>
                                <pagerange first="1523" last="1535"/>
                            </ref-volisspag>
                        </ref-info>
                        <ref-fulltext>Mahalingam, V., Rangantathan, N.: Improving Accuracy in Mitchell's Logarithmic Multiplication Using Operand Decomposition. IEEE Transactions on Computers 55, 1523-1535 (2006)</ref-fulltext>
                    </reference>
                    <reference id="5">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>An Iterative Logarithmic Multiplier</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">79551478217</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>Z.</ce:initials>
                                    <ce:indexed-name>Babic Z.</ce:indexed-name>
                                    <ce:surname>Babic</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>A.</ce:initials>
                                    <ce:indexed-name>Avramovic A.</ce:indexed-name>
                                    <ce:surname>Avramovic</ce:surname>
                                </author>
                                <author seq="3">
                                    <ce:initials>P.</ce:initials>
                                    <ce:indexed-name>Bulic P.</ce:indexed-name>
                                    <ce:surname>Bulic</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Microprocessors and Microsystems</ref-sourcetitle>
                            <ref-publicationyear first="2011"/>
                            <ref-volisspag>
                                <voliss issue="1" volume="35"/>
                                <pagerange first="23" last="33"/>
                            </ref-volisspag>
                            <ref-text>ISSN 0141-9331, doi:10.1016/j.micpro.2010.07.001</ref-text>
                        </ref-info>
                        <ref-fulltext>Babic, Z., Avramovic, A., Bulic, P.: An Iterative Logarithmic Multiplier. Microprocessors and Microsystems 35(1), 23-33 (2011) ISSN 0141-9331, doi:10.1016/j.micpro.2010.07.001</ref-fulltext>
                    </reference>
                    <reference id="6">
                        <ref-info>
                            <refd-itemidlist>
                                <itemid idtype="SGR">0003413187</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>S.</ce:initials>
                                    <ce:indexed-name>Haykin S.</ce:indexed-name>
                                    <ce:surname>Haykin</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Neural Networks: A Comprehensive Foundation</ref-sourcetitle>
                            <ref-publicationyear first="1999"/>
                            <ref-text>2nd edn. Prentice-Hall, New Jersey</ref-text>
                        </ref-info>
                        <ref-fulltext>Haykin, S.: Neural networks: a comprehensive foundation, 2nd edn. Prentice-Hall, New Jersey (1999)</ref-fulltext>
                    </reference>
                    <reference id="7">
                        <ref-info>
                            <refd-itemidlist>
                                <itemid idtype="SGR">34247854318</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>V.A.</ce:initials>
                                    <ce:indexed-name>Pedroni V.A.</ce:indexed-name>
                                    <ce:surname>Pedroni</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Circuit Design with VHDL</ref-sourcetitle>
                            <ref-publicationyear first="2004"/>
                            <ref-text>MIT, Cambridge</ref-text>
                        </ref-info>
                        <ref-fulltext>Pedroni, V.A.: Circuit Design With VHDL. MIT, Cambridge (2004)</ref-fulltext>
                    </reference>
                    <reference id="8">
                        <ref-info>
                            <ref-title>
                                <ref-titletext>Implementation of neural network with learning ability using FPGA programmable circuits</ref-titletext>
                            </ref-title>
                            <refd-itemidlist>
                                <itemid idtype="SGR">79955086031</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>M.</ce:initials>
                                    <ce:indexed-name>Gutman M.</ce:indexed-name>
                                    <ce:surname>Gutman</ce:surname>
                                </author>
                                <author seq="2">
                                    <ce:initials>U.</ce:initials>
                                    <ce:indexed-name>Lotric U.</ce:indexed-name>
                                    <ce:surname>Lotrič</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>Proceedings of the ERK 2010 Conference</ref-sourcetitle>
                            <ref-publicationyear first="2010"/>
                            <ref-volisspag>
                                <voliss volume="B"/>
                                <pagerange first="173" last="176"/>
                            </ref-volisspag>
                            <ref-text>Zajc, B., Trost, A. (eds.) IEEE Slovenian section, Ljubljana</ref-text>
                        </ref-info>
                        <ref-fulltext>Gutman, M., Lotrič, U.: Implementation of neural network with learning ability using FPGA programmable circuits. In: Zajc, B., Trost, A. (eds.) Proceedings of the ERK 2010 Conference, vol. B, pp. 173-176. IEEE Slovenian section, Ljubljana (2010)</ref-fulltext>
                    </reference>
                    <reference id="9">
                        <ref-info>
                            <refd-itemidlist>
                                <itemid idtype="SGR">0004042460</itemid>
                            </refd-itemidlist>
                            <ref-authors>
                                <author seq="1">
                                    <ce:initials>L.</ce:initials>
                                    <ce:indexed-name>Prechelt L.</ce:indexed-name>
                                    <ce:surname>Prechelt</ce:surname>
                                </author>
                            </ref-authors>
                            <ref-sourcetitle>PROBEN1 - A Set of Neural Network Benchmark Problems and Rules</ref-sourcetitle>
                            <ref-publicationyear first="1994"/>
                            <ref-text>Technical Report 21/94, University of Karslruhe, Karlsruhe</ref-text>
                        </ref-info>
                        <ref-fulltext>Prechelt, L.: PROBEN1 - A Set of Neural Network Benchmark Problems and Rules. Technical Report 21/94, University of Karslruhe, Karlsruhe (1994)</ref-fulltext>
                    </reference>
                </bibliography></tail></bibrecord></item></abstracts-retrieval-response>