============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:06:14 pm
  Module:                 alu_WIDTH8
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[6]/CK->D
          Group: clock
     Startpoint: (R) in1_q_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      13                  
       Uncertainty:-     100                  
     Required Time:=     220                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  in1_q_reg[2]/CK -       -     R     (arrival)        32    -     0     0       0    (-,-) 
  in1_q_reg[2]/Q  -       CK->Q R     DFFRHQX4LVT       4  7.1    14    43      43    (-,-) 
  g3636__9315/Y   -       A->Y  R     OR2X1LVT          4  6.1    31    27      70    (-,-) 
  g3603__6417/Y   -       B->Y  F     NAND2BX1LVT       1  3.8    36    26      96    (-,-) 
  g3576__1666/Y   -       A0->Y R     OAI21X4LVT        4  6.1    24    19     115    (-,-) 
  g3553__7098/Y   -       A->Y  R     CLKAND2X2LVT      2  3.2    11    19     134    (-,-) 
  g3540__2883/Y   -       A1->Y F     AOI21X1LVT        2  3.5    35    23     157    (-,-) 
  g3528__1617/Y   -       A1->Y R     OAI22X1LVT        1  2.1    39    26     183    (-,-) 
  g3520__4319/Y   -       A1->Y F     AOI21X1LVT        1  2.1    28    23     206    (-,-) 
  g3517__2398/Y   -       B0->Y R     OAI21X1LVT        1  2.1    31    14     220    (-,-) 
  out_q_reg[6]/D  <<<     -     R     DFFRHQX1LVT       1    -     -     0     220    (-,-) 
#-------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:06:31 pm
  Module:                 alu_WIDTH16
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[14]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     221                  
      Launch Clock:-       0                  
         Data Path:-     221                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  in2_q_reg[10]/CK -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  in2_q_reg[10]/Q  -       CK->Q  R     DFFRX1LVT         3  4.7    26    48      48    (-,-) 
  g7755__7098/Y    -       B->Y   F     NOR2X1LVT         2  4.0    23    16      65    (-,-) 
  g7720/Y          -       A->Y   R     INVX2LVT          4  7.0    22    15      80    (-,-) 
  g7611__6260/Y    -       A->Y   F     NAND2X2LVT        2  3.8    21    16      96    (-,-) 
  g7588__1705/Y    -       B->Y   R     NOR2X2LVT         3  4.9    28    19     116    (-,-) 
  g7559__8428/Y    -       B->Y   F     NAND2X1LVT        2  3.4    32    23     139    (-,-) 
  g7546/Y          -       A->Y   R     INVX1LVT          1  2.2    17    14     153    (-,-) 
  g7500__2883/Y    -       B0->Y  F     AOI221X1LVT       1  2.2    37    21     174    (-,-) 
  g7474__9945/Y    -       B->Y   R     XNOR2X1LVT        1  1.9    12    27     200    (-,-) 
  g7426__5526/Y    -       A1N->Y R     OAI2BB1X1LVT      1  2.1    20    21     221    (-,-) 
  out_q_reg[14]/D  <<<     -      R     DFFRHQX1LVT       1    -     -     0     221    (-,-) 
#---------------------------------------------------------------------------------------------

============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:06:53 pm
  Module:                 alu_WIDTH32
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin out_q_reg[28]/CK->D
          Group: clock
     Startpoint: (R) in2_q_reg[13]/CK
          Clock: (R) clock
       Endpoint: (F) out_q_reg[28]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     333            0     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=     226                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  in2_q_reg[13]/CK -       -     R     (arrival)      104    -     0     0       0    (-,-) 
  in2_q_reg[13]/Q  -       CK->Q F     DFFRX2LVT        2  5.6    15    40      40    (-,-) 
  g17447__3680/Y   -       A->Y  R     NOR2X4LVT        2  6.4    20    16      56    (-,-) 
  g17385/Y         -       A->Y  F     INVX3LVT         3  6.5    14    11      67    (-,-) 
  g17271__5122/Y   -       A1->Y R     AOI21X4LVT       2  4.2    17    14      80    (-,-) 
  g17197__7098/Y   -       B->Y  F     NOR2X2LVT        2  4.6    16    11      91    (-,-) 
  g17090__5107/Y   -       A1->Y R     OAI21X4LVT       1  4.8    20    15     106    (-,-) 
  g17046__7410/Y   -       C->Y  F     NAND3X6LVT       2  7.7    27    18     125    (-,-) 
  g17043/Y         -       A->Y  R     INVX2LVT         1  6.2    20    15     139    (-,-) 
  g17019__9315/Y   -       A->Y  F     NAND2X8LVT       7 15.1    22    17     156    (-,-) 
  g17006/Y         -       A->Y  F     BUFX6LVT         2  4.4     7    16     172    (-,-) 
  g16940__7410/Y   -       C->Y  R     NAND3BX2LVT      1  2.7    14     9     181    (-,-) 
  g16899__6161/Y   -       B0->Y F     OAI31X2LVT       1  2.5    22    17     198    (-,-) 
  g16826__2883/Y   -       B->Y  R     NOR2X2LVT        1  2.7    18    14     212    (-,-) 
  g16805__7098/Y   -       B0->Y F     OAI21X2LVT       1  2.0    22    14     226    (-,-) 
  out_q_reg[28]/D  <<<     -     F     DFFRHQX1LVT      1    -     -     0     226    (-,-) 
#-------------------------------------------------------------------------------------------

