<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p221" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_221{left:96px;bottom:1124px;letter-spacing:0.16px;}
#t2_221{left:496px;bottom:1130px;}
#t3_221{left:496px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t4_221{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t5_221{left:397px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_221{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t7_221{left:165px;bottom:1071px;letter-spacing:-0.17px;word-spacing:8.27px;}
#t8_221{left:289px;bottom:1071px;}
#t9_221{left:310px;bottom:1071px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ta_221{left:165px;bottom:1054px;letter-spacing:-0.17px;word-spacing:8.27px;}
#tb_221{left:289px;bottom:1054px;}
#tc_221{left:310px;bottom:1054px;letter-spacing:-0.16px;word-spacing:0.01px;}
#td_221{left:165px;bottom:1037px;letter-spacing:-0.16px;word-spacing:0.02px;}
#te_221{left:289px;bottom:1037px;}
#tf_221{left:310px;bottom:1037px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tg_221{left:165px;bottom:1020px;letter-spacing:-0.16px;word-spacing:0.02px;}
#th_221{left:289px;bottom:1020px;}
#ti_221{left:310px;bottom:1020px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tj_221{left:138px;bottom:994px;letter-spacing:0.11px;}
#tk_221{left:594px;bottom:994px;letter-spacing:0.17px;}
#tl_221{left:616px;bottom:994px;letter-spacing:0.12px;word-spacing:0.02px;}
#tm_221{left:675px;bottom:994px;letter-spacing:0.17px;}
#tn_221{left:694px;bottom:994px;letter-spacing:0.11px;}
#to_221{left:138px;bottom:976px;letter-spacing:0.11px;word-spacing:0.03px;}
#tp_221{left:138px;bottom:950px;letter-spacing:0.13px;word-spacing:0.08px;}
#tq_221{left:138px;bottom:932px;letter-spacing:0.1px;word-spacing:-0.15px;}
#tr_221{left:243px;bottom:932px;letter-spacing:0.16px;}
#ts_221{left:503px;bottom:932px;letter-spacing:0.12px;}
#tt_221{left:544px;bottom:932px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tu_221{left:630px;bottom:932px;letter-spacing:0.11px;word-spacing:-0.18px;}
#tv_221{left:814px;bottom:932px;}
#tw_221{left:823px;bottom:932px;letter-spacing:0.11px;word-spacing:-0.17px;}
#tx_221{left:137px;bottom:913px;letter-spacing:0.16px;word-spacing:0.01px;}
#ty_221{left:330px;bottom:913px;letter-spacing:0.1px;word-spacing:0.01px;}
#tz_221{left:137px;bottom:887px;letter-spacing:0.1px;word-spacing:0.28px;}
#t10_221{left:137px;bottom:869px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t11_221{left:137px;bottom:843px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t12_221{left:137px;bottom:817px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t13_221{left:137px;bottom:799px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t14_221{left:137px;bottom:773px;letter-spacing:0.1px;word-spacing:0.01px;}
#t15_221{left:138px;bottom:747px;letter-spacing:0.11px;word-spacing:0.45px;}
#t16_221{left:138px;bottom:728px;letter-spacing:-0.21px;}
#t17_221{left:138px;bottom:703px;letter-spacing:0.1px;word-spacing:0.01px;}
#t18_221{left:138px;bottom:677px;letter-spacing:0.11px;word-spacing:0.98px;}
#t19_221{left:138px;bottom:658px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1a_221{left:138px;bottom:632px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1b_221{left:138px;bottom:606px;letter-spacing:0.11px;word-spacing:-0.25px;}
#t1c_221{left:138px;bottom:588px;letter-spacing:-0.21px;}
#t1d_221{left:138px;bottom:554px;letter-spacing:0.11px;}
#t1e_221{left:138px;bottom:528px;letter-spacing:0.09px;}
#t1f_221{left:138px;bottom:502px;letter-spacing:0.11px;word-spacing:0.79px;}
#t1g_221{left:138px;bottom:484px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1h_221{left:138px;bottom:458px;letter-spacing:0.11px;word-spacing:0.84px;}
#t1i_221{left:138px;bottom:440px;letter-spacing:0.12px;word-spacing:2.55px;}
#t1j_221{left:138px;bottom:421px;letter-spacing:0.1px;word-spacing:0.45px;}
#t1k_221{left:138px;bottom:403px;letter-spacing:0.1px;}
#t1l_221{left:138px;bottom:377px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1m_221{left:138px;bottom:359px;letter-spacing:0.09px;}
#t1n_221{left:138px;bottom:333px;letter-spacing:0.11px;word-spacing:-0.25px;}
#t1o_221{left:138px;bottom:314px;letter-spacing:0.07px;word-spacing:0.03px;}
#t1p_221{left:138px;bottom:288px;letter-spacing:0.09px;word-spacing:0.03px;}
#t1q_221{left:138px;bottom:255px;letter-spacing:0.08px;word-spacing:-0.03px;}
#t1r_221{left:138px;bottom:229px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1s_221{left:138px;bottom:203px;letter-spacing:0.09px;word-spacing:0.36px;}
#t1t_221{left:138px;bottom:185px;letter-spacing:0.08px;word-spacing:1.05px;}
#t1u_221{left:138px;bottom:166px;letter-spacing:0.11px;word-spacing:-0.28px;}
#t1v_221{left:138px;bottom:148px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1w_221{left:138px;bottom:122px;letter-spacing:0.11px;word-spacing:0.43px;}

.s1_221{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_221{font-size:3px;font-family:Arial-Bold_sgd;color:#7F7F7F;}
.s3_221{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_221{font-size:14px;font-family:Courier_rz;color:#000;}
.s5_221{font-size:14px;font-family:SymbolMT_s0;color:#000;}
.s6_221{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s7_221{font-size:15px;font-family:Courier_rz;color:#000;}
.s8_221{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.t.v0_221{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts221" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_s0;
	src: url("fonts/SymbolMT_s0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg221Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg221" style="-webkit-user-select: none;"><object width="935" height="1210" data="221/221.svg" type="image/svg+xml" id="pdf221" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_221" class="t s1_221">DIV MOD DIVU MODU DDIV DMOD DDIVU DMODU </span><span id="t2_221" class="t v0_221 s2_221">I</span><span id="t3_221" class="t s1_221">DIV: Divide Words Signed MOD: Modulo Words </span>
<span id="t4_221" class="t s3_221">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_221" class="t s3_221">microMIPS64™ Instruction Set, Revision 6.05 </span><span id="t6_221" class="t s3_221">221 </span>
<span id="t7_221" class="t s4_221">DDIV: GPR[rd] </span><span id="t8_221" class="t s5_221"> </span><span id="t9_221" class="t s4_221">divide.signed( GPR[rs], GPR[rt] ) </span>
<span id="ta_221" class="t s4_221">DMOD: GPR[rd] </span><span id="tb_221" class="t s5_221"> </span><span id="tc_221" class="t s4_221">modulo.signed( GPR[rs], GPR[rt] ) </span>
<span id="td_221" class="t s4_221">DDIVU: GPR[rd] </span><span id="te_221" class="t s5_221"> </span><span id="tf_221" class="t s4_221">divide.unsigned( GPR[rs], GPR[rt] ) </span>
<span id="tg_221" class="t s4_221">DMODU: GPR[rd] </span><span id="th_221" class="t s5_221"> </span><span id="ti_221" class="t s4_221">modulo.unsigned( GPR[rs], GPR[rt] ) </span>
<span id="tj_221" class="t s6_221">The Release 6 divide and modulo instructions divide the operands in GPR </span><span id="tk_221" class="t s7_221">rs </span><span id="tl_221" class="t s6_221">and GPR </span><span id="tm_221" class="t s7_221">rt</span><span id="tn_221" class="t s6_221">, and place the quotient or </span>
<span id="to_221" class="t s6_221">remainder in GPR rd. </span>
<span id="tp_221" class="t s6_221">For each of the div/mod operator pairs DIV/M OD, DIVU/MODU, DDIV/DMOD, DDIVU/DMODU the results sat- </span>
<span id="tq_221" class="t s6_221">isfy the equation </span><span id="tr_221" class="t s7_221">(A div B)*B + (A mod B) = A, </span><span id="ts_221" class="t s6_221">where </span><span id="tt_221" class="t s7_221">(A mod B) </span><span id="tu_221" class="t s6_221">has same sign as the dividend </span><span id="tv_221" class="t s7_221">A</span><span id="tw_221" class="t s6_221">, and </span>
<span id="tx_221" class="t s7_221">abs(A mod B) &lt; abs(B)</span><span id="ty_221" class="t s6_221">. This equation uniquely defines the results. </span>
<span id="tz_221" class="t s6_221">NOTE: if the divisor B=0, this equation cannot be satisfied, and the result is UNPREDICTABLE. This is commonly </span>
<span id="t10_221" class="t s6_221">called “truncated division”. </span>
<span id="t11_221" class="t s6_221">DIV performs a signed 32-bit integer division, and places the 32-bit quotient result in the destination register. </span>
<span id="t12_221" class="t s6_221">MOD performs a signed 32-bit integer division, and places the 32-bit remainder result in the destination register. The </span>
<span id="t13_221" class="t s6_221">remainder result has the same sign as the dividend. </span>
<span id="t14_221" class="t s6_221">DIVU performs an unsigned 32-bit integer division, and places the 32-bit quotient result in the destination register. </span>
<span id="t15_221" class="t s6_221">MODU performs an unsigned 32-bit integer division, and places the 32-bit remainder result in the destination regis- </span>
<span id="t16_221" class="t s6_221">ter. </span>
<span id="t17_221" class="t s6_221">DDIV performs a signed 64-bit integer division, and places the 64-bit quotient result in the destination register. </span>
<span id="t18_221" class="t s6_221">DMOD performs a signed 64-bit integer division, and places the 64-bit remainder result in the destination register. </span>
<span id="t19_221" class="t s6_221">The remainder result has the same sign as the dividend. </span>
<span id="t1a_221" class="t s6_221">DDIVU performs an unsigned 64-bit integer division, and places the 64-bit quotient result in the destination register. </span>
<span id="t1b_221" class="t s6_221">DMODU performs an unsigned 64-bit integer division, and places the 64-bit remainder result in the destination regis- </span>
<span id="t1c_221" class="t s6_221">ter. </span>
<span id="t1d_221" class="t s8_221">Restrictions: </span>
<span id="t1e_221" class="t s6_221">If the divisor in GPR rt is zero, the result value is UNPREDICTABLE. </span>
<span id="t1f_221" class="t s6_221">On a 64-bit CPU, the 32-bit signed divide (DIV) and modulo (MOD) instructions are UNPREDICTABLE if inputs </span>
<span id="t1g_221" class="t s6_221">are not signed extended 32-bit integers. </span>
<span id="t1h_221" class="t s6_221">Special provision is made for the inputs to unsigned 32-bit divide and modulo on a 64-bit CPU. Since many 32-bit </span>
<span id="t1i_221" class="t s6_221">instructions sign extend 32 bits to 64 even for unsigned computation, properly sign extended numbers must be </span>
<span id="t1j_221" class="t s6_221">accepted as input, and truncated to 32 bits, clearing bits 32-63. However, it is also desirable to accept zero extended </span>
<span id="t1k_221" class="t s6_221">32-bit integers, with bits 32-63 all 0. </span>
<span id="t1l_221" class="t s6_221">On a 64-bit CPU, DIVU and MODU are UNPREDICTABLE if their inputs are not zero or sign extended 32-bit inte- </span>
<span id="t1m_221" class="t s6_221">gers. </span>
<span id="t1n_221" class="t s6_221">On a 64-bit CPU, the 32-bit divide and modulo instructions, both signed and unsigned, sign extend the result as if it is </span>
<span id="t1o_221" class="t s6_221">a 32-bit signed integer. </span>
<span id="t1p_221" class="t s6_221">DDIV, DMOD, DDIVU, DMODU: Reserved Instruction exception if 64-bit instructions are not enabled. </span>
<span id="t1q_221" class="t s8_221">Availability and Compatibility: </span>
<span id="t1r_221" class="t s6_221">These instructions are introduced by and required as of Release 6. </span>
<span id="t1s_221" class="t s6_221">Release 6 divide instructions have the same opcode mnemonic as the pre-Release 6 divide instructions (DIV, DIVU, </span>
<span id="t1t_221" class="t s6_221">DDIV, DDIVU). The instruction encodings are different, as are the instruction semantics: the Release 6 instruction </span>
<span id="t1u_221" class="t s6_221">produces only the quotient, whereas the pre-Release 6 instruction produces quotient and remainder in HI/LO registers </span>
<span id="t1v_221" class="t s6_221">respectively, and separate modulo instructions are required to obtain the remainder. </span>
<span id="t1w_221" class="t s6_221">The assembly syntax distinguishes the Release 6 from the pre-Release 6 divide instructions. For example, Release 6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
