{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524483677096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524483677099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 19:41:16 2018 " "Processing started: Mon Apr 23 19:41:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524483677099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483677099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9250_top -c ad9250_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad9250_top -c ad9250_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483677099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524483677753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524483677753 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686342 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686342 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686345 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686345 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686348 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686348 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/rom_port/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/rom_port/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686354 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/rom_port.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/rom_port.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686354 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686357 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/phyrst_controller.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686357 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/jesd204b/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/jesd204b/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686359 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/jesd204b.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/jesd204b.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686360 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/core_pll/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/core_pll/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686365 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/core_pll.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/core_pll.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686365 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/program/FPGA/AD9250_test/ip_core/atx_pll/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/program/FPGA/AD9250_test/ip_core/atx_pll/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Analysis & Synthesis" 0 -1 1524483686368 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/program/FPGA/AD9250_test/ip_core/atx_pll.qsys " "Skipped generation of the Qsys file \"E:/program/FPGA/AD9250_test/ip_core/atx_pll.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Analysis & Synthesis" 0 -1 1524483686368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tx_phyrst_ctl " "Found entity 1: tb_tx_phyrst_ctl" {  } { { "ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_tx_phyrst_ctl_cfg:config " "Found design unit 1: tb_tx_phyrst_ctl_cfg:config" {  } { { "ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/synth/tb_tx_phyrst_ctl_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (tb_tx_phyrst_ctl_altera_xcvr_reset_control_161) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (tb_tx_phyrst_ctl_altera_xcvr_reset_control_161)" {  } { { "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_56_28 " "Found entity 1: fifo_56_28" {  } { { "ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_56_28_cfg:config " "Found design unit 1: fifo_56_28_cfg:config" {  } { { "ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_56_28_fifo_161_jjnbjqy " "Found entity 1: fifo_56_28_fifo_161_jjnbjqy" {  } { { "ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/synth/tx_jesd204b.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/synth/tx_jesd204b.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_jesd204b " "Found entity 1: tx_jesd204b" {  } { { "ip_core/tx_jesd204b/synth/tx_jesd204b.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/synth/tx_jesd204b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/synth/tx_jesd204b_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/synth/tx_jesd204b_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_jesd204b_cfg:config " "Found design unit 1: tx_jesd204b_cfg:config" {  } { { "ip_core/tx_jesd204b/synth/tx_jesd204b_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/synth/tx_jesd204b_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_jesd204b_altera_jesd204_161_py6ow4q " "Found entity 1: tx_jesd204b_altera_jesd204_161_py6ow4q" {  } { { "ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_jesd204b_altera_jesd204_161_py6ow4q_cfg:config " "Found design unit 1: tx_jesd204b_altera_jesd204_161_py6ow4q_cfg:config" {  } { { "ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_161/synth/tx_jesd204b_altera_jesd204_161_py6ow4q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_base " "Found entity 1: altera_jesd204_tx_base" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_base.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_base.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_csr " "Found entity 1: altera_jesd204_tx_csr" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_csr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483686902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483686902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_ctl " "Found entity 1: altera_jesd204_tx_ctl" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_ctl.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_ctl.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_dll " "Found entity 1: altera_jesd204_tx_dll" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_dll.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_dll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_regmap " "Found entity 1: altera_jesd204_tx_regmap" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap_opt.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap_opt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_regmap_opt " "Found entity 1: altera_jesd204_tx_regmap_opt" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap_opt.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_regmap_opt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_scrambler " "Found entity 1: altera_jesd204_tx_scrambler" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_scrambler.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_161/synth/altera_jesd204_tx_scrambler.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_jesd204b_altera_jesd204_phy_161_bhvxniy " "Found entity 1: tx_jesd204b_altera_jesd204_phy_161_bhvxniy" {  } { { "ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483687999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483687999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg:config " "Found design unit 1: tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg:config" {  } { { "ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_phy_161/synth/tx_jesd204b_altera_jesd204_phy_161_bhvxniy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_phy_adapter_xs " "Found entity 1: altera_jesd204_phy_adapter_xs" {  } { { "ip_core/tx_jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv 8 8 " "Found 8 design units, including 8 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_pcs_rev_20nm1 " "Found entity 1: twentynm_pcs_rev_20nm1" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_pcs_rev_20nm2 " "Found entity 2: twentynm_pcs_rev_20nm2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 4625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_pcs_rev_20nm3 " "Found entity 3: twentynm_pcs_rev_20nm3" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 9225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_pcs_rev_20nm4 " "Found entity 4: twentynm_pcs_rev_20nm4" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 13825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_pcs_rev_20nm5 " "Found entity 5: twentynm_pcs_rev_20nm5" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 18425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_pcs_rev_20nm5es " "Found entity 6: twentynm_pcs_rev_20nm5es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 23025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_pcs_rev_20nm5es2 " "Found entity 7: twentynm_pcs_rev_20nm5es2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 27625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_pcs_rev_20nm4es " "Found entity 8: twentynm_pcs_rev_20nm4es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 32225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv 8 8 " "Found 8 design units, including 8 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_pma_rev_20nm1 " "Found entity 1: twentynm_pma_rev_20nm1" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_pma_rev_20nm2 " "Found entity 2: twentynm_pma_rev_20nm2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 1610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_pma_rev_20nm3 " "Found entity 3: twentynm_pma_rev_20nm3" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 3195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_pma_rev_20nm4 " "Found entity 4: twentynm_pma_rev_20nm4" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 4780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_pma_rev_20nm5 " "Found entity 5: twentynm_pma_rev_20nm5" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 6365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_pma_rev_20nm5es " "Found entity 6: twentynm_pma_rev_20nm5es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 7950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_pma_rev_20nm5es2 " "Found entity 7: twentynm_pma_rev_20nm5es2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 9537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_pma_rev_20nm4es " "Found entity 8: twentynm_pma_rev_20nm4es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 11122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_xcvr_avmm " "Found entity 1: twentynm_xcvr_avmm" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv 9 9 " "Found 9 design units, including 9 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_xcvr_native " "Found entity 1: twentynm_xcvr_native" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_xcvr_native_rev_20nm1 " "Found entity 2: twentynm_xcvr_native_rev_20nm1" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 7523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_xcvr_native_rev_20nm2 " "Found entity 3: twentynm_xcvr_native_rev_20nm2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 9956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_xcvr_native_rev_20nm3 " "Found entity 4: twentynm_xcvr_native_rev_20nm3" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 12389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_xcvr_native_rev_20nm4 " "Found entity 5: twentynm_xcvr_native_rev_20nm4" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 14822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_xcvr_native_rev_20nm5 " "Found entity 6: twentynm_xcvr_native_rev_20nm5" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 17255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_xcvr_native_rev_20nm5es " "Found entity 7: twentynm_xcvr_native_rev_20nm5es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 19688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_xcvr_native_rev_20nm5es2 " "Found entity 8: twentynm_xcvr_native_rev_20nm5es2" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 22121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_xcvr_native_rev_20nm4es " "Found entity 9: twentynm_xcvr_native_rev_20nm4es" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 24554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_a10_functions_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a10_avmm_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: a10_avmm_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_pipe_retry " "Found entity 1: alt_xcvr_native_pipe_retry" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_avmm_csr " "Found entity 1: alt_xcvr_native_avmm_csr" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_prbs_accum " "Found entity 1: alt_xcvr_native_prbs_accum" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_odi_accel " "Found entity 1: alt_xcvr_native_odi_accel" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_rcfg_arb " "Found entity 1: alt_xcvr_native_rcfg_arb" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_commands_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_commands_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_functions_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_functions_h (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_program (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_program (SystemVerilog) (tx_jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_mgmt_cpu " "Found entity 1: pcie_mgmt_cpu" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_mgmt_master " "Found entity 1: pcie_mgmt_master" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_pcie_dfe_ip " "Found entity 1: altera_xcvr_native_pcie_dfe_ip" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq " "Found entity 1: tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_6d2kjaq.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_6d2kjaq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_rcfg_opt_logic_6d2kjaq " "Found entity 1: alt_xcvr_native_rcfg_opt_logic_6d2kjaq" {  } { { "ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_6d2kjaq.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_6d2kjaq.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_mlpcs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_mlpcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_mlpcs " "Found entity 1: altera_jesd204_tx_mlpcs" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_mlpcs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_mlpcs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_8b10b_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_8b10b_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_8b10b_enc " "Found entity 1: altera_jesd204_8b10b_enc" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_8b10b_enc.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_8b10b_enc.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_tx_pcs " "Found entity 1: altera_jesd204_tx_pcs" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_pcs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_tx_pcs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_wys_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_wys_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_wys_lut " "Found entity 1: altera_jesd204_wys_lut" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_wys_lut.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_wys_lut.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_xn_8b10b_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_xn_8b10b_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_xn_8b10b_enc " "Found entity 1: altera_jesd204_xn_8b10b_enc" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_xn_8b10b_enc.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_xn_8b10b_enc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_pcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_pcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_pcfifo " "Found entity 1: altera_jesd204_pcfifo" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_pcfifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_pcfifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483688908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483688908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_mixed_width_dcfifo " "Found entity 1: altera_jesd204_mixed_width_dcfifo" {  } { { "ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_port/synth/rom_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_port/synth/rom_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_port " "Found entity 1: rom_port" {  } { { "ip_core/rom_port/synth/rom_port.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/synth/rom_port.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_port/synth/rom_port_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/rom_port/synth/rom_port_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_port_cfg:config " "Found design unit 1: rom_port_cfg:config" {  } { { "ip_core/rom_port/synth/rom_port_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/synth/rom_port_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_port_rom_1port_161_m5cej6i " "Found entity 1: rom_port_rom_1port_161_m5cej6i" {  } { { "ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/synth/phyrst_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/phyrst_controller/synth/phyrst_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 phyrst_controller " "Found entity 1: phyrst_controller" {  } { { "ip_core/phyrst_controller/synth/phyrst_controller.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/synth/phyrst_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/synth/phyrst_controller_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/phyrst_controller/synth/phyrst_controller_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phyrst_controller_cfg:config " "Found design unit 1: phyrst_controller_cfg:config" {  } { { "ip_core/phyrst_controller/synth/phyrst_controller_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/synth/phyrst_controller_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phyrst_controller_altera_xcvr_reset_control_161) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phyrst_controller_altera_xcvr_reset_control_161)" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/synth/jesd204b.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/synth/jesd204b.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204b " "Found entity 1: jesd204b" {  } { { "ip_core/jesd204b/synth/jesd204b.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/synth/jesd204b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/synth/jesd204b_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/synth/jesd204b_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jesd204b_cfg:config " "Found design unit 1: jesd204b_cfg:config" {  } { { "ip_core/jesd204b/synth/jesd204b_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/synth/jesd204b_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204b_altera_jesd204_161_zta4dmq " "Found entity 1: jesd204b_altera_jesd204_161_zta4dmq" {  } { { "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jesd204b_altera_jesd204_161_zta4dmq_cfg:config " "Found design unit 1: jesd204b_altera_jesd204_161_zta4dmq_cfg:config" {  } { { "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_base " "Found entity 1: altera_jesd204_rx_base" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_csr " "Found entity 1: altera_jesd204_rx_csr" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_ctl " "Found entity 1: altera_jesd204_rx_ctl" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_ctl.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_ctl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_descrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_descrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_descrambler " "Found entity 1: altera_jesd204_rx_descrambler" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_descrambler.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_descrambler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll " "Found entity 1: altera_jesd204_rx_dll" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_char_val.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_char_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_char_val " "Found entity 1: altera_jesd204_rx_dll_char_val" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_char_val.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_char_val.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_cs " "Found entity 1: altera_jesd204_rx_dll_cs" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_cs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_cs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_fs_char_replace.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_fs_char_replace.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_fs_char_replace " "Found entity 1: altera_jesd204_rx_dll_fs_char_replace" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_fs_char_replace.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_fs_char_replace.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483689915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483689915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_frame_align.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_frame_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_frame_align " "Found entity 1: altera_jesd204_rx_dll_frame_align" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_frame_align.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_frame_align.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_lane_align.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_lane_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_lane_align " "Found entity 1: altera_jesd204_rx_dll_lane_align" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_lane_align.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_lane_align.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_data_store " "Found entity 1: altera_jesd204_rx_dll_data_store" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_ecc_enc_encoder_21b " "Found entity 1: altera_jesd204_rx_dll_ecc_enc_encoder_21b" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690328 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jesd204_rx_dll_ecc_enc " "Found entity 2: altera_jesd204_rx_dll_ecc_enc" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_enc.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v 2 2 " "Found 2 design units, including 2 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_ecc_dec_decoder_25g " "Found entity 1: altera_jesd204_rx_dll_ecc_dec_decoder_25g" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690444 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jesd204_rx_dll_ecc_dec " "Found entity 2: altera_jesd204_rx_dll_ecc_dec" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_dec.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_ecc_fifo " "Found entity 1: altera_jesd204_rx_dll_ecc_fifo" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_fifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_ecc_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_dll_wo_ecc_fifo " "Found entity 1: altera_jesd204_rx_dll_wo_ecc_fifo" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483690635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483690635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_regmap " "Found entity 1: altera_jesd204_rx_regmap" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_regmap.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_regmap.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204b_altera_jesd204_phy_161_yorkvea " "Found entity 1: jesd204b_altera_jesd204_phy_161_yorkvea" {  } { { "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jesd204b_altera_jesd204_phy_161_yorkvea_cfg:config " "Found design unit 1: jesd204b_altera_jesd204_phy_161_yorkvea_cfg:config" {  } { { "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv 8 8 " "Found 8 design units, including 8 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_pcs_rev_20nm1 " "Found entity 1: twentynm_pcs_rev_20nm1" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_pcs_rev_20nm2 " "Found entity 2: twentynm_pcs_rev_20nm2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 4625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_pcs_rev_20nm3 " "Found entity 3: twentynm_pcs_rev_20nm3" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 9225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_pcs_rev_20nm4 " "Found entity 4: twentynm_pcs_rev_20nm4" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 13825 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_pcs_rev_20nm5 " "Found entity 5: twentynm_pcs_rev_20nm5" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 18425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_pcs_rev_20nm5es " "Found entity 6: twentynm_pcs_rev_20nm5es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 23025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_pcs_rev_20nm5es2 " "Found entity 7: twentynm_pcs_rev_20nm5es2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 27625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_pcs_rev_20nm4es " "Found entity 8: twentynm_pcs_rev_20nm4es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pcs.sv" 32225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv 8 8 " "Found 8 design units, including 8 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_pma_rev_20nm1 " "Found entity 1: twentynm_pma_rev_20nm1" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_pma_rev_20nm2 " "Found entity 2: twentynm_pma_rev_20nm2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 1610 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_pma_rev_20nm3 " "Found entity 3: twentynm_pma_rev_20nm3" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 3195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_pma_rev_20nm4 " "Found entity 4: twentynm_pma_rev_20nm4" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 4780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_pma_rev_20nm5 " "Found entity 5: twentynm_pma_rev_20nm5" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 6365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_pma_rev_20nm5es " "Found entity 6: twentynm_pma_rev_20nm5es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 7950 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_pma_rev_20nm5es2 " "Found entity 7: twentynm_pma_rev_20nm5es2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 9537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_pma_rev_20nm4es " "Found entity 8: twentynm_pma_rev_20nm4es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_pma.sv" 11122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_xcvr_avmm " "Found entity 1: twentynm_xcvr_avmm" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv 9 9 " "Found 9 design units, including 9 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_xcvr_native " "Found entity 1: twentynm_xcvr_native" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "2 twentynm_xcvr_native_rev_20nm1 " "Found entity 2: twentynm_xcvr_native_rev_20nm1" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 7523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_xcvr_native_rev_20nm2 " "Found entity 3: twentynm_xcvr_native_rev_20nm2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 9956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_xcvr_native_rev_20nm3 " "Found entity 4: twentynm_xcvr_native_rev_20nm3" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 12389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_xcvr_native_rev_20nm4 " "Found entity 5: twentynm_xcvr_native_rev_20nm4" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 14822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_xcvr_native_rev_20nm5 " "Found entity 6: twentynm_xcvr_native_rev_20nm5" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 17255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_xcvr_native_rev_20nm5es " "Found entity 7: twentynm_xcvr_native_rev_20nm5es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 19688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_xcvr_native_rev_20nm5es2 " "Found entity 8: twentynm_xcvr_native_rev_20nm5es2" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 22121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_xcvr_native_rev_20nm4es " "Found entity 9: twentynm_xcvr_native_rev_20nm4es" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 24554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_a10_functions_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a10_avmm_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: a10_avmm_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/a10_avmm_h.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_pipe_retry " "Found entity 1: alt_xcvr_native_pipe_retry" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_pipe_retry.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_avmm_csr " "Found entity 1: alt_xcvr_native_avmm_csr" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_prbs_accum " "Found entity 1: alt_xcvr_native_prbs_accum" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_prbs_accum.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_odi_accel " "Found entity 1: alt_xcvr_native_odi_accel" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_odi_accel.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_rcfg_arb " "Found entity 1: alt_xcvr_native_rcfg_arb" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_arb.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_params_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_commands_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_commands_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_commands_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_functions_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_functions_h (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_functions_h.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcie_mgmt_program (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161) " "Found design unit 1: pcie_mgmt_program (SystemVerilog) (jesd204b_altera_xcvr_native_a10_161)" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_program.sv" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_mgmt_cpu " "Found entity 1: pcie_mgmt_cpu" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_cpu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_mgmt_master " "Found entity 1: pcie_mgmt_master" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/pcie_mgmt_master.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_pcie_dfe_ip " "Found entity 1: altera_xcvr_native_pcie_dfe_ip" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/altera_xcvr_native_pcie_dfe_ip.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204b_altera_xcvr_native_a10_161_ou2lroi " "Found entity 1: jesd204b_altera_xcvr_native_a10_161_ou2lroi" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_native_rcfg_opt_logic_ou2lroi " "Found entity 1: alt_xcvr_native_rcfg_opt_logic_ou2lroi" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_mlpcs " "Found entity 1: altera_jesd204_rx_mlpcs" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_8b10b_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_8b10b_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_8b10b_dec " "Found entity 1: altera_jesd204_8b10b_dec" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_8b10b_dec.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_8b10b_dec.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_rx_pcs " "Found entity 1: altera_jesd204_rx_pcs" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_pcs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_pcs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wa.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wa.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_wa " "Found entity 1: altera_jesd204_wa" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wa.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wa.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wys_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wys_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_wys_lut " "Found entity 1: altera_jesd204_wys_lut" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wys_lut.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_wys_lut.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_xn_8b10b_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_xn_8b10b_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_xn_8b10b_dec " "Found entity 1: altera_jesd204_xn_8b10b_dec" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_xn_8b10b_dec.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_xn_8b10b_dec.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483691923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483691923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_pcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_pcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_pcfifo " "Found entity 1: altera_jesd204_pcfifo" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_pcfifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_pcfifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_mixed_width_dcfifo " "Found entity 1: altera_jesd204_mixed_width_dcfifo" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_mixed_width_dcfifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_phy_adapter_xs " "Found entity 1: altera_jesd204_phy_adapter_xs" {  } { { "ip_core/jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_adapter_xs_161/synth/altera_jesd204_phy_adapter_xs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/core_pll/synth/core_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/core_pll/synth/core_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pll " "Found entity 1: core_pll" {  } { { "ip_core/core_pll/synth/core_pll.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/synth/core_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/core_pll/synth/core_pll_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/core_pll/synth/core_pll_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_pll_cfg:config " "Found design unit 1: core_pll_cfg:config" {  } { { "ip_core/core_pll/synth/core_pll_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/synth/core_pll_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pll_altera_iopll_161_ep46qai " "Found entity 1: core_pll_altera_iopll_161_ep46qai" {  } { { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/synth/atx_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/synth/atx_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 atx_pll " "Found entity 1: atx_pll" {  } { { "ip_core/atx_pll/synth/atx_pll.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/synth/atx_pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/synth/atx_pll_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/atx_pll/synth/atx_pll_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atx_pll_cfg:config " "Found design unit 1: atx_pll_cfg:config" {  } { { "ip_core/atx_pll/synth/atx_pll_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/synth/atx_pll_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/twentynm_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/twentynm_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twentynm_xcvr_avmm " "Found entity 1: twentynm_xcvr_avmm" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/twentynm_xcvr_avmm.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/twentynm_xcvr_avmm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_arbiter.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_avmm_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_avmm_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a10_avmm_h (SystemVerilog) (atx_pll_altera_xcvr_atx_pll_a10_161) " "Found design unit 1: a10_avmm_h (SystemVerilog) (atx_pll_altera_xcvr_atx_pll_a10_161)" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_avmm_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_avmm_h.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/altera_xcvr_native_a10_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_a10_functions_h (SystemVerilog) (atx_pll_altera_xcvr_atx_pll_a10_161) " "Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (atx_pll_altera_xcvr_atx_pll_a10_161)" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/altera_xcvr_native_a10_functions_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_atx_pll_rcfg_arb " "Found entity 1: alt_xcvr_atx_pll_rcfg_arb" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_arb.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_arb.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_xcvr_atx_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_xcvr_atx_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 a10_xcvr_atx_pll " "Found entity 1: a10_xcvr_atx_pll" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_xcvr_atx_pll.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/a10_xcvr_atx_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_embedded_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_embedded_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_pll_embedded_debug " "Found entity 1: alt_xcvr_pll_embedded_debug" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_embedded_debug.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_embedded_debug.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_pll_avmm_csr " "Found entity 1: alt_xcvr_pll_avmm_csr" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_avmm_csr.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_pll_avmm_csr.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi " "Found entity 1: atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi " "Found entity 1: alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi" {  } { { "ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/atx_pll/altera_xcvr_atx_pll_a10_161/synth/alt_xcvr_atx_pll_rcfg_opt_logic_25ew5mi.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692236 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ramp_checker.sv(83) " "Verilog HDL information at ramp_checker.sv(83): always construct contains both blocking and non-blocking assignments" {  } { { "src/ramp_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/ramp_checker.sv" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524483692237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramp_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ramp_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ramp_checker " "Found entity 1: ramp_checker" {  } { { "src/ramp_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/ramp_checker.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/prbs_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/prbs_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prbs_checker " "Found entity 1: prbs_checker" {  } { { "src/prbs_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/prbs_checker.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pattern_checker_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pattern_checker_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_checker_top " "Found entity 1: pattern_checker_top" {  } { { "src/pattern_checker_top.sv" "" { Text "E:/program/FPGA/AD9250_test/src/pattern_checker_top.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alternate_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alternate_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alternate_checker " "Found entity 1: alternate_checker" {  } { { "src/alternate_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/alternate_checker.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_jesd204_transport_rx_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_jesd204_transport_rx_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_transport_rx_top " "Found entity 1: altera_jesd204_transport_rx_top" {  } { { "src/altera_jesd204_transport_rx_top.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_transport_rx_top.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_jesd204_deassembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_jesd204_deassembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jesd204_deassembler " "Found entity 1: altera_jesd204_deassembler" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692246 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_master.v(93) " "Verilog HDL information at spi_master.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524483692247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_multi_sysref.v 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_multi_sysref.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_multi_sysref " "Found entity 1: gen_multi_sysref" {  } { { "src/gen_multi_sysref.v" "" { Text "E:/program/FPGA/AD9250_test/src/gen_multi_sysref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_reset INIT_RESET control_unit.v(77) " "Verilog HDL Declaration information at control_unit.v(77): object \"init_reset\" differs only in case from object \"INIT_RESET\" in the same scope" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "set_reset SET_RESET control_unit.v(65) " "Verilog HDL Declaration information at control_unit.v(65): object \"set_reset\" differs only in case from object \"SET_RESET\" in the same scope" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr_xcvr_reset CLR_XCVR_RESET control_unit.v(66) " "Verilog HDL Declaration information at control_unit.v(66): object \"clr_xcvr_reset\" differs only in case from object \"CLR_XCVR_RESET\" in the same scope" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr_avs_reset CLR_AVS_RESET control_unit.v(67) " "Verilog HDL Declaration information at control_unit.v(67): object \"clr_avs_reset\" differs only in case from object \"CLR_AVS_RESET\" in the same scope" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr_core_reset CLR_CORE_RESET control_unit.v(68) " "Verilog HDL Declaration information at control_unit.v(68): object \"clr_core_reset\" differs only in case from object \"CLR_CORE_RESET\" in the same scope" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/command_6_implement.v 1 1 " "Found 1 design units, including 1 entities, in source file src/command_6_implement.v" { { "Info" "ISGN_ENTITY_NAME" "1 command_6_implement " "Found entity 1: command_6_implement" {  } { { "src/command_6_implement.v" "" { Text "E:/program/FPGA/AD9250_test/src/command_6_implement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "src/altera_reset_synchronizer.v" "" { Text "E:/program/FPGA/AD9250_test/src/altera_reset_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "src/altera_reset_controller.v" "" { Text "E:/program/FPGA/AD9250_test/src/altera_reset_controller.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692255 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad9250_top.v(312) " "Verilog HDL information at ad9250_top.v(312): always construct contains both blocking and non-blocking assignments" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 312 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524483692256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ad9250_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ad9250_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9250_top " "Found entity 1: ad9250_top" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483692256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483692256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "neg_sck spi_master.v(90) " "Verilog HDL Implicit Net warning at spi_master.v(90): created implicit net for \"neg_sck\"" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pos_sck spi_master.v(91) " "Verilog HDL Implicit Net warning at spi_master.v(91): created implicit net for \"pos_sck\"" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_rx_ready_and control_unit.v(88) " "Verilog HDL Implicit Net warning at control_unit.v(88): created implicit net for \"wire_rx_ready_and\"" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xcvr_ctrl_rst_n ad9250_top.v(69) " "Verilog HDL Implicit Net warning at ad9250_top.v(69): created implicit net for \"xcvr_ctrl_rst_n\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_int ad9250_top.v(208) " "Verilog HDL Implicit Net warning at ad9250_top.v(208): created implicit net for \"rx_int\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692267 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_link_rst_n ad9250_top.v(233) " "Verilog HDL Implicit Net warning at ad9250_top.v(233): created implicit net for \"rx_link_rst_n\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "checker_ready ad9250_top.v(270) " "Verilog HDL Implicit Net warning at ad9250_top.v(270): created implicit net for \"checker_ready\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rx_sample_valid_bus ad9250_top.v(271) " "Verilog HDL Implicit Net warning at ad9250_top.v(271): created implicit net for \"rx_sample_valid_bus\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdreq ad9250_top.v(290) " "Verilog HDL Implicit Net warning at ad9250_top.v(290): created implicit net for \"rdreq\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck ad9250_top.v(382) " "Verilog HDL Implicit Net warning at ad9250_top.v(382): created implicit net for \"sck\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483692268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9250_top " "Elaborating entity \"ad9250_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524483693009 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sclk ad9250_top.v(12) " "Output port \"sclk\" at ad9250_top.v(12) has no driver" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483693014 "|ad9250_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pll core_pll:core_pll " "Elaborating entity \"core_pll\" for hierarchy \"core_pll:core_pll\"" {  } { { "src/ad9250_top.v" "core_pll" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pll_altera_iopll_161_ep46qai core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0 " "Elaborating entity \"core_pll_altera_iopll_161_ep46qai\" for hierarchy \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\"" {  } { { "ip_core/core_pll/synth/core_pll.v" "iopll_0" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/synth/core_pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_iopll core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Elaborating entity \"altera_iopll\" for hierarchy \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "altera_iopll_i" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Instantiated megafunction \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 4 " "Parameter \"c_cnt_hi_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 4 " "Parameter \"c_cnt_hi_div1\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 2 " "Parameter \"c_cnt_hi_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 256 " "Parameter \"c_cnt_hi_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 256 " "Parameter \"c_cnt_hi_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 256 " "Parameter \"c_cnt_hi_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 256 " "Parameter \"c_cnt_hi_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 256 " "Parameter \"c_cnt_hi_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 256 " "Parameter \"c_cnt_hi_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 4 " "Parameter \"c_cnt_lo_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 4 " "Parameter \"c_cnt_lo_div1\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 2 " "Parameter \"c_cnt_lo_div2\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 256 " "Parameter \"c_cnt_lo_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 256 " "Parameter \"c_cnt_lo_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 256 " "Parameter \"c_cnt_lo_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 256 " "Parameter \"c_cnt_lo_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 256 " "Parameter \"c_cnt_lo_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 256 " "Parameter \"c_cnt_lo_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_0 outclk0 " "Parameter \"clock_name_0\" = \"outclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_1 outclk1 " "Parameter \"clock_name_1\" = \"outclk1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_2 outclk2 " "Parameter \"clock_name_2\" = \"outclk2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_3  " "Parameter \"clock_name_3\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_4  " "Parameter \"clock_name_4\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_5  " "Parameter \"clock_name_5\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_6  " "Parameter \"clock_name_6\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_7  " "Parameter \"clock_name_7\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_8  " "Parameter \"clock_name_8\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_0 false " "Parameter \"clock_name_global_0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_1 false " "Parameter \"clock_name_global_1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_2 false " "Parameter \"clock_name_global_2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_3 false " "Parameter \"clock_name_global_3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_4 false " "Parameter \"clock_name_global_4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_5 false " "Parameter \"clock_name_global_5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_6 false " "Parameter \"clock_name_global_6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_7 false " "Parameter \"clock_name_global_7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_8 false " "Parameter \"clock_name_global_8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 2 " "Parameter \"m_cnt_hi_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 2 " "Parameter \"m_cnt_lo_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode source_synchronous " "Parameter \"operation_mode\" = \"source_synchronous\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 200.000000 MHz " "Parameter \"output_clock_frequency2\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 ps " "Parameter \"output_clock_frequency3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 ps " "Parameter \"output_clock_frequency4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 ps " "Parameter \"output_clock_frequency5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 ps " "Parameter \"output_clock_frequency6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 ps " "Parameter \"output_clock_frequency7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 ps " "Parameter \"output_clock_frequency8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bw_sel Low " "Parameter \"pll_bw_sel\" = \"Low\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl pll_bw_res_setting2 " "Parameter \"pll_bwctrl\" = \"pll_bw_res_setting2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current pll_cp_setting10 " "Parameter \"pll_cp_current\" = \"pll_cp_setting10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_0_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_0_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_1_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_1_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 pll_fbclk_mux_1_glb " "Parameter \"pll_fbclk_mux_1\" = \"pll_fbclk_mux_1_glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 pll_fbclk_mux_2_fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"pll_fbclk_mux_2_fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src c_m_cnt_in_src_ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 800.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"800.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Arria 10 " "Parameter \"pll_type\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 200.0 MHz " "Parameter \"reference_clock_frequency\" = \"200.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693062 ""}  } { { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_arlol core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst " "Elaborating entity \"twentynm_iopll_arlol\" for hierarchy \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\"" {  } { { "altera_iopll.v" "arlol_inst" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\", which is child of megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } } { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iopll_bootstrap core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst " "Elaborating entity \"iopll_bootstrap\" for hierarchy \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\"" {  } { { "altera_iopll.v" "iopll_bootstrap_inst" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\", which is child of megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } } { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_ip core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll " "Elaborating entity \"twentynm_iopll_ip\" for hierarchy \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\"" {  } { { "altera_iopll.v" "twentynm_pll" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\", which is child of megafunction instantiation \"core_pll:core_pll\|core_pll_altera_iopll_161_ep46qai:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } } { "ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/core_pll/altera_iopll_161/synth/core_pll_altera_iopll_161_ep46qai.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phyrst_controller phyrst_controller:xcvr_rst_controller " "Elaborating entity \"phyrst_controller\" for hierarchy \"phyrst_controller:xcvr_rst_controller\"" {  } { { "src/ad9250_top.v" "xcvr_rst_controller" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0 " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\"" {  } { { "ip_core/phyrst_controller/synth/phyrst_controller.v" "xcvr_reset_control_0" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/synth/phyrst_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset\"" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "g_reset_sync.alt_xcvr_resync_reset" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"phyrst_controller:xcvr_rst_controller\|altera_xcvr_reset_control:xcvr_reset_control_0\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready\"" {  } { { "ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_ready" { Text "E:/program/FPGA/AD9250_test/ip_core/phyrst_controller/altera_xcvr_reset_control_161/synth/altera_xcvr_reset_control.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:u_rx_link_rst_sync " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:u_rx_link_rst_sync\"" {  } { { "src/ad9250_top.v" "u_rx_link_rst_sync" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:u_rx_link_rst_sync\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:u_rx_link_rst_sync\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "src/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/program/FPGA/AD9250_test/src/altera_reset_controller.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:u_rx_link_rst_sync\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:u_rx_link_rst_sync\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "src/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/program/FPGA/AD9250_test/src/altera_reset_controller.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204b jesd204b:jesd204b_rx " "Elaborating entity \"jesd204b\" for hierarchy \"jesd204b:jesd204b_rx\"" {  } { { "src/ad9250_top.v" "jesd204b_rx" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204b_altera_jesd204_161_zta4dmq jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0 " "Elaborating entity \"jesd204b_altera_jesd204_161_zta4dmq\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\"" {  } { { "ip_core/jesd204b/synth/jesd204b.v" "jesd204_0" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/synth/jesd204b.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_base jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx " "Elaborating entity \"altera_jesd204_rx_base\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\"" {  } { { "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" "inst_rx" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_ctl jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst " "Elaborating entity \"altera_jesd204_rx_ctl\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_ctl:altera_jesd204_rx_ctl_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" "altera_jesd204_rx_ctl_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_csr jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst " "Elaborating entity \"altera_jesd204_rx_csr\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" "altera_jesd204_rx_csr_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "and_phy_csr_rx_locked_to_data_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer:and_phy_csr_rx_locked_to_data_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693707 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "dll_ctrl_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 17 " "Parameter \"width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693723 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\|altera_std_synchronizer:sync\[0\].u jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:dll_ctrl_inst\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1137 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "syncn_sysref_ctrl_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:syncn_sysref_ctrl_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 25 " "Parameter \"width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693778 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "rx_test_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_test_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693844 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "rx_err0_in_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err0_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693860 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "rx_err1_in_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1233 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_std_synchronizer_bundle:rx_err1_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483693885 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1233 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483693885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_regmap jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_jesd204_rx_regmap:rx_regmap " "Elaborating entity \"altera_jesd204_rx_regmap\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_csr:altera_jesd204_rx_csr_inst\|altera_jesd204_rx_regmap:rx_regmap\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" "rx_regmap" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_csr.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483693956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_descrambler jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_descrambler:rx_link_inst\[0\].altera_jesd204_rx_descrambler_inst " "Elaborating entity \"altera_jesd204_rx_descrambler\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_descrambler:rx_link_inst\[0\].altera_jesd204_rx_descrambler_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" "rx_link_inst\[0\].altera_jesd204_rx_descrambler_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst " "Elaborating entity \"altera_jesd204_rx_dll\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" "rx_link_inst\[0\].altera_jesd204_rx_dll_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_base.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_char_val jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_char_val:altera_jesd204_rx_dll_char_val " "Elaborating entity \"altera_jesd204_rx_dll_char_val\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_char_val:altera_jesd204_rx_dll_char_val\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_char_val" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_cs jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs " "Elaborating entity \"altera_jesd204_rx_dll_cs\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_cs:altera_jesd204_rx_dll_cs\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_cs" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_fs_char_replace jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_fs_char_replace:altera_jesd204_rx_dll_fs_char_replace " "Elaborating entity \"altera_jesd204_rx_dll_fs_char_replace\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_fs_char_replace:altera_jesd204_rx_dll_fs_char_replace\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_fs_char_replace" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_frame_align jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align " "Elaborating entity \"altera_jesd204_rx_dll_frame_align\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_frame_align:altera_jesd204_rx_dll_frame_align\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_frame_align" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_lane_align jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align " "Elaborating entity \"altera_jesd204_rx_dll_lane_align\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_lane_align:altera_jesd204_rx_dll_lane_align\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_lane_align" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_data_store jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store " "Elaborating entity \"altera_jesd204_rx_dll_data_store\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" "altera_jesd204_rx_dll_data_store" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_dll_wo_ecc_fifo jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo " "Elaborating entity \"altera_jesd204_rx_dll_wo_ecc_fifo\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v" "altera_jesd204_rx_dll_wo_ecc_fifo" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_data_store.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483694963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" "scfifo_component" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483695197 ""}  } { { "ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_161/synth/altera_jesd204_rx_dll_wo_ecc_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483695197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uv81 " "Found entity 1: scfifo_uv81" {  } { { "db/scfifo_uv81.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/scfifo_uv81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uv81 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated " "Elaborating entity \"scfifo_uv81\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hn81 " "Found entity 1: a_dpfifo_hn81" {  } { { "db/a_dpfifo_hn81.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hn81 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo " "Elaborating entity \"a_dpfifo_hn81\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\"" {  } { { "db/scfifo_uv81.tdf" "dpfifo" { Text "E:/program/FPGA/AD9250_test/db/scfifo_uv81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89n1 " "Found entity 1: altsyncram_89n1" {  } { { "db/altsyncram_89n1.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/altsyncram_89n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89n1 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|altsyncram_89n1:FIFOram " "Elaborating entity \"altsyncram_89n1\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|altsyncram_89n1:FIFOram\"" {  } { { "db/a_dpfifo_hn81.tdf" "FIFOram" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hd8 " "Found entity 1: cmpr_hd8" {  } { { "db/cmpr_hd8.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cmpr_hd8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hd8 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cmpr_hd8:almost_full_comparer " "Elaborating entity \"cmpr_hd8\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cmpr_hd8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hn81.tdf" "almost_full_comparer" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hd8 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cmpr_hd8:two_comparison " "Elaborating entity \"cmpr_hd8\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cmpr_hd8:two_comparison\"" {  } { { "db/a_dpfifo_hn81.tdf" "two_comparison" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqa " "Found entity 1: cntr_sqa" {  } { { "db/cntr_sqa.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cntr_sqa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sqa jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_sqa:rd_ptr_msb " "Elaborating entity \"cntr_sqa\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_sqa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hn81.tdf" "rd_ptr_msb" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9r6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9r6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9r6 " "Found entity 1: cntr_9r6" {  } { { "db/cntr_9r6.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cntr_9r6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9r6 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_9r6:usedw_counter " "Elaborating entity \"cntr_9r6\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_9r6:usedw_counter\"" {  } { { "db/a_dpfifo_hn81.tdf" "usedw_counter" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tqa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqa " "Found entity 1: cntr_tqa" {  } { { "db/cntr_tqa.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cntr_tqa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483695487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483695487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tqa jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_tqa:wr_ptr " "Elaborating entity \"cntr_tqa\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|altera_jesd204_rx_base:inst_rx\|altera_jesd204_rx_dll:rx_link_inst\[0\].altera_jesd204_rx_dll_inst\|altera_jesd204_rx_dll_data_store:altera_jesd204_rx_dll_data_store\|altera_jesd204_rx_dll_wo_ecc_fifo:altera_jesd204_rx_dll_wo_ecc_fifo\|scfifo:scfifo_component\|scfifo_uv81:auto_generated\|a_dpfifo_hn81:dpfifo\|cntr_tqa:wr_ptr\"" {  } { { "db/a_dpfifo_hn81.tdf" "wr_ptr" { Text "E:/program/FPGA/AD9250_test/db/a_dpfifo_hn81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483695491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204b_altera_jesd204_phy_161_yorkvea jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy " "Elaborating entity \"jesd204b_altera_jesd204_phy_161_yorkvea\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\"" {  } { { "ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" "inst_phy" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_161/synth/jesd204b_altera_jesd204_161_zta4dmq.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_mlpcs jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_rx_mlpcs:inst_rx_mlpcs " "Elaborating entity \"altera_jesd204_rx_mlpcs\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_rx_mlpcs:inst_rx_mlpcs\"" {  } { { "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" "inst_rx_mlpcs" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_rx_pcs jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_rx_mlpcs:inst_rx_mlpcs\|altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst\[0\].altera_jesd204_rx_pcs_inst " "Elaborating entity \"altera_jesd204_rx_pcs\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_rx_mlpcs:inst_rx_mlpcs\|altera_jesd204_rx_pcs:gen_rx_pcs.rx_pcs_inst\[0\].altera_jesd204_rx_pcs_inst\"" {  } { { "ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v" "gen_rx_pcs.rx_pcs_inst\[0\].altera_jesd204_rx_pcs_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_rx_mlpcs_161/synth/altera_jesd204_rx_mlpcs.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_phy_adapter_xs jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_phy_adapter_xs:inst_phy_adapter " "Elaborating entity \"altera_jesd204_phy_adapter_xs\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|altera_jesd204_phy_adapter_xs:inst_phy_adapter\"" {  } { { "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" "inst_phy_adapter" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204b_altera_xcvr_native_a10_161_ou2lroi jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr " "Elaborating entity \"jesd204b_altera_xcvr_native_a10_161_ou2lroi\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\"" {  } { { "ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" "inst_xcvr" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_jesd204_phy_161/synth/jesd204b_altera_jesd204_phy_161_yorkvea.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_native_rcfg_opt_logic_ou2lroi jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic " "Elaborating entity \"alt_xcvr_native_rcfg_opt_logic_ou2lroi\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "alt_xcvr_native_optional_rcfg_logic" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_pcie_dfe_address alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(145) " "Verilog HDL or VHDL warning at alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(145): object \"split_pcie_dfe_address\" assigned a value but never read" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483696880 "|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "split_pcie_dfe_writedata alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(146) " "Verilog HDL or VHDL warning at alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(146): object \"split_pcie_dfe_writedata\" assigned a value but never read" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483696880 "|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcie_dfe_read_write alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(174) " "Verilog HDL or VHDL warning at alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv(174): object \"pcie_dfe_read_write\" assigned a value but never read" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/alt_xcvr_native_rcfg_opt_logic_ou2lroi.sv" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483696880 "|ad9250_top|jesd204b:jesd204b_rx|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr|alt_xcvr_native_rcfg_opt_logic_ou2lroi:alt_xcvr_native_optional_rcfg_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_transceiver_reset_endpoint jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx " "Elaborating entity \"altera_transceiver_reset_endpoint\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 1378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483696989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_a10_xcvr_reset_endpoint jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst " "Elaborating entity \"altera_a10_xcvr_reset_endpoint\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\"" {  } { { "altera_transceiver_reset_endpoint.v" "xcvr_reset_ep_inst" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\", which is child of megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\"" {  } { { "altera_transceiver_reset_endpoint.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v" 39 0 0 } } { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 1378 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_a10_xcvr_reset_endpoint.vhd" "ep" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697447 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\|altera_fabric_endpoint:ep jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx " "Elaborated megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|altera_transceiver_reset_endpoint:g_xcvr_native_insts\[0\].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx\"" {  } { { "altera_a10_xcvr_reset_endpoint.vhd" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd" 180 0 0 } } { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 1378 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_xcvr_native jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst " "Elaborating entity \"twentynm_xcvr_native\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_xcvr_native_rev_20nm2 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst " "Elaborating entity \"twentynm_xcvr_native_rev_20nm2\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "twentynm_xcvr_native_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_pma_rev_20nm2 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pma_rev_20nm2:inst_twentynm_pma " "Elaborating entity \"twentynm_pma_rev_20nm2\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pma_rev_20nm2:inst_twentynm_pma\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "inst_twentynm_pma" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 11400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_pcs_rev_20nm2 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pcs_rev_20nm2:inst_twentynm_pcs " "Elaborating entity \"twentynm_pcs_rev_20nm2\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pcs_rev_20nm2:inst_twentynm_pcs\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "inst_twentynm_pcs" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 12279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483697907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_xcvr_avmm jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm " "Elaborating entity \"twentynm_xcvr_avmm\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "inst_twentynm_xcvr_avmm" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 12387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|alt_xcvr_resync:avmm_atom_insts\[0\].avmm_reset_sync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|alt_xcvr_resync:avmm_atom_insts\[0\].avmm_reset_sync_inst\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" "avmm_atom_insts\[0\].avmm_reset_sync_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_avmm.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_xcvr_native jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst " "Elaborating entity \"twentynm_xcvr_native\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" "g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/jesd204b_altera_xcvr_native_a10_161_ou2lroi.sv" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_xcvr_native_rev_20nm2 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst " "Elaborating entity \"twentynm_xcvr_native_rev_20nm2\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "twentynm_xcvr_native_inst" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_pma_rev_20nm2 jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pma_rev_20nm2:inst_twentynm_pma " "Elaborating entity \"twentynm_pma_rev_20nm2\" for hierarchy \"jesd204b:jesd204b_rx\|jesd204b_altera_jesd204_161_zta4dmq:jesd204_0\|jesd204b_altera_jesd204_phy_161_yorkvea:inst_phy\|jesd204b_altera_xcvr_native_a10_161_ou2lroi:inst_xcvr\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm2:twentynm_xcvr_native_inst\|twentynm_pma_rev_20nm2:inst_twentynm_pma\"" {  } { { "ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" "inst_twentynm_pma" { Text "E:/program/FPGA/AD9250_test/ip_core/jesd204b/altera_xcvr_native_a10_161/synth/twentynm_xcvr_native.sv" 11400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_transport_rx_top altera_jesd204_transport_rx_top:u_rx_transport " "Elaborating entity \"altera_jesd204_transport_rx_top\" for hierarchy \"altera_jesd204_transport_rx_top:u_rx_transport\"" {  } { { "src/ad9250_top.v" "u_rx_transport" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jesd204_deassembler altera_jesd204_transport_rx_top:u_rx_transport\|altera_jesd204_deassembler:deassember1 " "Elaborating entity \"altera_jesd204_deassembler\" for hierarchy \"altera_jesd204_transport_rx_top:u_rx_transport\|altera_jesd204_deassembler:deassember1\"" {  } { { "src/altera_jesd204_transport_rx_top.sv" "deassember1" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_transport_rx_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_f3 altera_jesd204_deassembler.sv(80) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(80): object \"csr_f3\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698848 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_n15 altera_jesd204_deassembler.sv(85) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(85): object \"csr_n15\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698848 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_n16 altera_jesd204_deassembler.sv(86) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(86): object \"csr_n16\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698848 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_b0_rx_datain altera_jesd204_deassembler.sv(95) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(95): object \"f1_b0_rx_datain\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698849 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_b1_rx_datain altera_jesd204_deassembler.sv(96) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(96): object \"f1_b1_rx_datain\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698849 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_b2_rx_datain altera_jesd204_deassembler.sv(97) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(97): object \"f1_b2_rx_datain\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698849 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1_b3_rx_datain altera_jesd204_deassembler.sv(98) " "Verilog HDL or VHDL warning at altera_jesd204_deassembler.sv(98): object \"f1_b3_rx_datain\" assigned a value but never read" {  } { { "src/altera_jesd204_deassembler.sv" "" { Text "E:/program/FPGA/AD9250_test/src/altera_jesd204_deassembler.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483698849 "|ad9250_top|altera_jesd204_transport_rx_top:u_rx_transport|altera_jesd204_deassembler:deassember1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_checker_top pattern_checker_top:u_chk " "Elaborating entity \"pattern_checker_top\" for hierarchy \"pattern_checker_top:u_chk\"" {  } { { "src/ad9250_top.v" "u_chk" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs_checker pattern_checker_top:u_chk\|prbs_checker:prbs_chkN_inst " "Elaborating entity \"prbs_checker\" for hierarchy \"pattern_checker_top:u_chk\|prbs_checker:prbs_chkN_inst\"" {  } { { "src/pattern_checker_top.sv" "prbs_chkN_inst" { Text "E:/program/FPGA/AD9250_test/src/pattern_checker_top.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 prbs_checker.sv(75) " "Verilog HDL assignment warning at prbs_checker.sv(75): truncated value with size 8 to match size of target (7)" {  } { { "src/prbs_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/prbs_checker.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483698901 "|ad9250_top|pattern_checker_top:u_chk|prbs_checker:prbs_chkN_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alternate_checker pattern_checker_top:u_chk\|alternate_checker:alternate_chkN_inst " "Elaborating entity \"alternate_checker\" for hierarchy \"pattern_checker_top:u_chk\|alternate_checker:alternate_chkN_inst\"" {  } { { "src/pattern_checker_top.sv" "alternate_chkN_inst" { Text "E:/program/FPGA/AD9250_test/src/pattern_checker_top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483698985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 alternate_checker.sv(49) " "Verilog HDL assignment warning at alternate_checker.sv(49): truncated value with size 32 to match size of target (14)" {  } { { "src/alternate_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/alternate_checker.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483698986 "|ad9250_top|pattern_checker_top:u_chk|alternate_checker:alternate_chkN_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 alternate_checker.sv(50) " "Verilog HDL assignment warning at alternate_checker.sv(50): truncated value with size 32 to match size of target (14)" {  } { { "src/alternate_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/alternate_checker.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483698986 "|ad9250_top|pattern_checker_top:u_chk|alternate_checker:alternate_chkN_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 alternate_checker.sv(71) " "Verilog HDL assignment warning at alternate_checker.sv(71): truncated value with size 8 to match size of target (7)" {  } { { "src/alternate_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/alternate_checker.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483698987 "|ad9250_top|pattern_checker_top:u_chk|alternate_checker:alternate_chkN_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramp_checker pattern_checker_top:u_chk\|ramp_checker:ramp_chkN_inst " "Elaborating entity \"ramp_checker\" for hierarchy \"pattern_checker_top:u_chk\|ramp_checker:ramp_chkN_inst\"" {  } { { "src/pattern_checker_top.sv" "ramp_chkN_inst" { Text "E:/program/FPGA/AD9250_test/src/pattern_checker_top.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 ramp_checker.sv(69) " "Verilog HDL assignment warning at ramp_checker.sv(69): truncated value with size 8 to match size of target (7)" {  } { { "src/ramp_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/ramp_checker.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699001 "|ad9250_top|pattern_checker_top:u_chk|ramp_checker:ramp_chkN_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ramp_checker.sv(91) " "Verilog HDL assignment warning at ramp_checker.sv(91): truncated value with size 32 to match size of target (14)" {  } { { "src/ramp_checker.sv" "" { Text "E:/program/FPGA/AD9250_test/src/ramp_checker.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699002 "|ad9250_top|pattern_checker_top:u_chk|ramp_checker:ramp_chkN_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_56_28 fifo_56_28:fifo_56_28 " "Elaborating entity \"fifo_56_28\" for hierarchy \"fifo_56_28:fifo_56_28\"" {  } { { "src/ad9250_top.v" "fifo_56_28" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_56_28_fifo_161_jjnbjqy fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0 " "Elaborating entity \"fifo_56_28_fifo_161_jjnbjqy\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\"" {  } { { "ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v" "fifo_0" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/synth/fifo_56_28.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" "dcfifo_mixed_widths_component" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 5 " "Parameter \"lpm_widthu_r\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 28 " "Parameter \"lpm_width_r\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699298 ""}  } { { "ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/fifo_161/synth/fifo_56_28_fifo_161_jjnbjqy.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483699298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1b12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1b12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1b12 " "Found entity 1: dcfifo_1b12" {  } { { "db/dcfifo_1b12.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1b12 fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated " "Elaborating entity \"dcfifo_1b12\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l86 " "Found entity 1: a_graycounter_l86" {  } { { "db/a_graycounter_l86.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/a_graycounter_l86.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l86 fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|a_graycounter_l86:rdptr_g1p " "Elaborating entity \"a_graycounter_l86\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|a_graycounter_l86:rdptr_g1p\"" {  } { { "db/dcfifo_1b12.tdf" "rdptr_g1p" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_imb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_imb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_imb " "Found entity 1: a_graycounter_imb" {  } { { "db/a_graycounter_imb.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/a_graycounter_imb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_imb fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|a_graycounter_imb:wrptr_g1p " "Elaborating entity \"a_graycounter_imb\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|a_graycounter_imb:wrptr_g1p\"" {  } { { "db/dcfifo_1b12.tdf" "wrptr_g1p" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5v61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5v61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5v61 " "Found entity 1: altsyncram_5v61" {  } { { "db/altsyncram_5v61.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/altsyncram_5v61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5v61 fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|altsyncram_5v61:fifo_ram " "Elaborating entity \"altsyncram_5v61\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|altsyncram_5v61:fifo_ram\"" {  } { { "db/dcfifo_1b12.tdf" "fifo_ram" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/alt_synch_pipe_d9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_1b12.tdf" "rs_dgwp" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/dffpipe_uu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe6 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe6\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe6" { Text "E:/program/FPGA/AD9250_test/db/alt_synch_pipe_d9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_an5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_an5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_an5 " "Found entity 1: cmpr_an5" {  } { { "db/cmpr_an5.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cmpr_an5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_an5 fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|cmpr_an5:rdempty_eq_comp " "Elaborating entity \"cmpr_an5\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|cmpr_an5:rdempty_eq_comp\"" {  } { { "db/dcfifo_1b12.tdf" "rdempty_eq_comp" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n6d " "Found entity 1: cntr_n6d" {  } { { "db/cntr_n6d.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/cntr_n6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n6d fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|cntr_n6d:cntr_b " "Elaborating entity \"cntr_n6d\" for hierarchy \"fifo_56_28:fifo_56_28\|fifo_56_28_fifo_161_jjnbjqy:fifo_0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_1b12:auto_generated\|cntr_n6d:cntr_b\"" {  } { { "db/dcfifo_1b12.tdf" "cntr_b" { Text "E:/program/FPGA/AD9250_test/db/dcfifo_1b12.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_multi_sysref gen_multi_sysref:gen_multi_sysref " "Elaborating entity \"gen_multi_sysref\" for hierarchy \"gen_multi_sysref:gen_multi_sysref\"" {  } { { "src/ad9250_top.v" "gen_multi_sysref" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 gen_multi_sysref.v(34) " "Verilog HDL assignment warning at gen_multi_sysref.v(34): truncated value with size 32 to match size of target (9)" {  } { { "src/gen_multi_sysref.v" "" { Text "E:/program/FPGA/AD9250_test/src/gen_multi_sysref.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699598 "|ad9250_top|gen_multi_sysref:gen_multi_sysref"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "src/ad9250_top.v" "control_unit" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_spi_read control_unit.v(62) " "Verilog HDL or VHDL warning at control_unit.v(62): object \"set_spi_read\" assigned a value but never read" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483699603 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_poll_status control_unit.v(63) " "Verilog HDL or VHDL warning at control_unit.v(63): object \"set_poll_status\" assigned a value but never read" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483699603 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_first_read control_unit.v(64) " "Verilog HDL or VHDL warning at control_unit.v(64): object \"set_first_read\" assigned a value but never read" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483699604 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_addr_r control_unit.v(74) " "Verilog HDL or VHDL warning at control_unit.v(74): object \"spi_addr_r\" assigned a value but never read" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483699604 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_select_r control_unit.v(75) " "Verilog HDL or VHDL warning at control_unit.v(75): object \"spi_select_r\" assigned a value but never read" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524483699604 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 control_unit.v(303) " "Verilog HDL assignment warning at control_unit.v(303): truncated value with size 32 to match size of target (24)" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699605 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi_read_r control_unit.v(297) " "Verilog HDL Always Construct warning at control_unit.v(297): inferring latch(es) for variable \"spi_read_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 297 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483699605 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_addr control_unit.v(41) " "Output port \"spi_addr\" at control_unit.v(41) has no driver" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483699606 "|ad9250_top|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_select control_unit.v(40) " "Output port \"spi_select\" at control_unit.v(40) has no driver" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524483699606 "|ad9250_top|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi_read_r control_unit.v(297) " "Inferred latch for \"spi_read_r\" at control_unit.v(297)" {  } { { "src/control_unit.v" "" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 297 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699607 "|ad9250_top|control_unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_port control_unit:control_unit\|rom_port:rom_port " "Elaborating entity \"rom_port\" for hierarchy \"control_unit:control_unit\|rom_port:rom_port\"" {  } { { "src/control_unit.v" "rom_port" { Text "E:/program/FPGA/AD9250_test/src/control_unit.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_port_rom_1port_161_m5cej6i control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0 " "Elaborating entity \"rom_port_rom_1port_161_m5cej6i\" for hierarchy \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\"" {  } { { "ip_core/rom_port/synth/rom_port.v" "rom_1port_0" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/synth/rom_port.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborating entity \"altera_syncram\" for hierarchy \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" "altera_syncram_component" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component " "Elaborated megafunction instantiation \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\"" {  } { { "ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component " "Instantiated megafunction \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/program/FPGA/AD9250/rom_port/adc.mif " "Parameter \"init_file\" = \"E:/program/FPGA/AD9250/rom_port/adc.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524483699645 ""}  } { { "ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" "" { Text "E:/program/FPGA/AD9250_test/ip_core/rom_port/rom_1port_161/synth/rom_port_rom_1port_161_m5cej6i.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524483699645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_qin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_qin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_qin1 " "Found entity 1: altera_syncram_qin1" {  } { { "db/altera_syncram_qin1.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/altera_syncram_qin1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_qin1 control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_qin1:auto_generated " "Elaborating entity \"altera_syncram_qin1\" for hierarchy \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_qin1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1c4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1c4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1c4 " "Found entity 1: altsyncram_t1c4" {  } { { "db/altsyncram_t1c4.tdf" "" { Text "E:/program/FPGA/AD9250_test/db/altsyncram_t1c4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483699729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1c4 control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_qin1:auto_generated\|altsyncram_t1c4:altsyncram1 " "Elaborating entity \"altsyncram_t1c4\" for hierarchy \"control_unit:control_unit\|rom_port:rom_port\|rom_port_rom_1port_161_m5cej6i:rom_1port_0\|altera_syncram:altera_syncram_component\|altera_syncram_qin1:auto_generated\|altsyncram_t1c4:altsyncram1\"" {  } { { "db/altera_syncram_qin1.tdf" "altsyncram1" { Text "E:/program/FPGA/AD9250_test/db/altera_syncram_qin1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:spi_master " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:spi_master\"" {  } { { "src/ad9250_top.v" "spi_master" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524483699760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "transmitting spi_master.v(48) " "Verilog HDL Always Construct warning at spi_master.v(48): inferring latch(es) for variable \"transmitting\", which holds its previous value in one or more paths through the always construct" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483699761 "|ad9250_top|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reading spi_master.v(48) " "Verilog HDL Always Construct warning at spi_master.v(48): inferring latch(es) for variable \"reading\", which holds its previous value in one or more paths through the always construct" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483699761 "|ad9250_top|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ss_r spi_master.v(48) " "Verilog HDL Always Construct warning at spi_master.v(48): inferring latch(es) for variable \"ss_r\", which holds its previous value in one or more paths through the always construct" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524483699761 "|ad9250_top|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(104) " "Verilog HDL assignment warning at spi_master.v(104): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699761 "|ad9250_top|spi_master:spi_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_master.v(109) " "Verilog HDL assignment warning at spi_master.v(109): truncated value with size 32 to match size of target (4)" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524483699762 "|ad9250_top|spi_master:spi_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ss_r spi_master.v(48) " "Inferred latch for \"ss_r\" at spi_master.v(48)" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699764 "|ad9250_top|spi_master:spi_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reading spi_master.v(48) " "Inferred latch for \"reading\" at spi_master.v(48)" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699765 "|ad9250_top|spi_master:spi_master"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmitting spi_master.v(48) " "Inferred latch for \"transmitting\" at spi_master.v(48)" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483699765 "|ad9250_top|spi_master:spi_master"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700543 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700543 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700544 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700544 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700546 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700546 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700548 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700548 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700551 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700551 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700804 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700807 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700807 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700808 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700808 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700809 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700809 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700811 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700811 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[31\] " "Net \"spi_txdata\[31\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[31\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[30\] " "Net \"spi_txdata\[30\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[30\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[29\] " "Net \"spi_txdata\[29\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[29\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[28\] " "Net \"spi_txdata\[28\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[28\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[27\] " "Net \"spi_txdata\[27\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[27\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[26\] " "Net \"spi_txdata\[26\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[26\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[25\] " "Net \"spi_txdata\[25\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[25\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "spi_txdata\[24\] " "Net \"spi_txdata\[24\]\" is missing source, defaulting to GND" {  } { { "src/ad9250_top.v" "spi_txdata\[24\]" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 346 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524483700815 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524483700815 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524483701148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.23.19:41:44 Progress: Loading sld90336144/alt_sld_fab_wrapper_hw.tcl " "2018.04.23.19:41:44 Progress: Loading sld90336144/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483704684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Transforming system: alt_sld_fab\" " "Alt_sld_fab: \"Transforming system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform " "Alt_sld_fab: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform generation_view_transform took 0.000s " "Alt_sld_fab: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform " "Presplit: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: Running transform generation_view_transform took 0.000s " "Presplit: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform " "Splitter: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: Running transform generation_view_transform took 0.000s " "Splitter: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "A10xcvrfabric: Running transform generation_view_transform " "A10xcvrfabric: Running transform generation_view_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "A10xcvrfabric: Running transform generation_view_transform took 0.000s " "A10xcvrfabric: Running transform generation_view_transform took 0.000s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706632 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.041s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.041s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform " "Alt_sld_fab: Running transform merlin_avalon_transform" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Running transform merlin_avalon_transform took 0.007s " "Alt_sld_fab: Running transform merlin_avalon_transform took 0.007s" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\" " "Alt_sld_fab: \"Naming system components in system: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706761 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Processing generation queue\" " "Alt_sld_fab: \"Processing generation queue\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab\" " "Alt_sld_fab: \"Generating: alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483706763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_161_oe7symi\" " "Alt_sld_fab: \"Generating: alt_sld_fab_alt_sld_fab_161_oe7symi\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483707182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_161_ksmztdy\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_super_splitter_161_ksmztdy\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483707452 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_161_kh7iddq\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_sld_splitter_161_kh7iddq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483707589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq\" " "Alt_sld_fab: \"Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483707730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 9 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 9 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483707742 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1524483708512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_161_oe7symi " "Found entity 1: alt_sld_fab_alt_sld_fab_161_oe7symi" {  } { { "db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi.v" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_161_oe7symi_cfg:config " "Found design unit 1: alt_sld_fab_alt_sld_fab_161_oe7symi_cfg:config" {  } { { "db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/alt_sld_fab_161/synth/alt_sld_fab_alt_sld_fab_161_oe7symi_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq " "Found entity 1: alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq" {  } { { "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq.v" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_161_a5febdq.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_xcvr_resync.sv" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/alt_xcvr_resync.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/altera_xcvr_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/altera_xcvr_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_sequencer " "Found entity 1: altera_xcvr_reset_sequencer" {  } { { "db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/altera_xcvr_reset_sequencer.sv" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/altera_a10_xcvr_reset_sequencer_161/synth/altera_xcvr_reset_sequencer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_kh7iddq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_kh7iddq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_sld_splitter_161_kh7iddq " "Found entity 1: alt_sld_fab_altera_sld_splitter_161_kh7iddq" {  } { { "db/ip/sld90336144/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_kh7iddq.sv" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/altera_sld_splitter_161/synth/alt_sld_fab_altera_sld_splitter_161_kh7iddq.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483708917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483708917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_ksmztdy.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_ksmztdy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_altera_super_splitter_161_ksmztdy " "Found entity 1: alt_sld_fab_altera_super_splitter_161_ksmztdy" {  } { { "db/ip/sld90336144/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_ksmztdy.sv" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/altera_super_splitter_161/synth/alt_sld_fab_altera_super_splitter_161_ksmztdy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483709003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483709003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/synth/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld90336144/synth/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld90336144/synth/alt_sld_fab.v" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/synth/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483709090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483709090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld90336144/synth/alt_sld_fab_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/sld90336144/synth/alt_sld_fab_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_cfg:config " "Found design unit 1: alt_sld_fab_cfg:config" {  } { { "db/ip/sld90336144/synth/alt_sld_fab_cfg.v" "" { Text "E:/program/FPGA/AD9250_test/db/ip/sld90336144/synth/alt_sld_fab_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524483709092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483709092 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "spi_master:spi_master\|transmitting " "LATCH primitive \"spi_master:spi_master\|transmitting\" is permanently enabled" {  } { { "src/spi_master.v" "" { Text "E:/program/FPGA/AD9250_test/src/spi_master.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524483711638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524483712293 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sclk GND " "Pin \"sclk\" is stuck at GND" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524483713632 "|ad9250_top|sclk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524483713632 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "277 " "277 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524483714844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_jesd204_tx_base 50 " "Ignored 50 assignments for entity \"altera_jesd204_tx_base\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_jesd204_tx_mlpcs 21 " "Ignored 21 assignments for entity \"altera_jesd204_tx_mlpcs\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "atx_pll 23 " "Ignored 23 assignments for entity \"atx_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity atx_pll -sip \"E:/program/FPGA/AD9250_test/ip_core/atx_pll/atx_pll.sip\" -library lib_atx_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi 201 " "Ignored 201 assignments for entity \"atx_pll_altera_xcvr_atx_pll_a10_161_25ew5mi\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tb_tx_phyrst_ctl 22 " "Ignored 22 assignments for entity \"tb_tx_phyrst_ctl\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity tb_tx_phyrst_ctl -sip \"E:/program/FPGA/AD9250_test/ip_core/tb_tx_phyrst_ctl/tb_tx_phyrst_ctl.sip\" -library lib_tb_tx_phyrst_ctl was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715232 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715232 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_jesd204b 26 " "Ignored 26 assignments for entity \"tx_jesd204b\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715233 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715233 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity tx_jesd204b -sip \"E:/program/FPGA/AD9250_test/ip_core/tx_jesd204b/tx_jesd204b.sip\" -library lib_tx_jesd204b was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524483715233 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_jesd204b_altera_jesd204_161_py6ow4q 70 " "Ignored 70 assignments for entity \"tx_jesd204b_altera_jesd204_161_py6ow4q\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_jesd204b_altera_jesd204_phy_161_bhvxniy 36 " "Ignored 36 assignments for entity \"tx_jesd204b_altera_jesd204_phy_161_bhvxniy\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715233 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq 117 " "Ignored 117 assignments for entity \"tx_jesd204b_altera_xcvr_native_a10_161_6d2kjaq\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524483715233 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/program/FPGA/AD9250_test/output_files/ad9250_top.map.smsg " "Generated suppressed messages file E:/program/FPGA/AD9250_test/output_files/ad9250_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483716200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "miso " "No output dependent on input pin \"miso\"" {  } { { "src/ad9250_top.v" "" { Text "E:/program/FPGA/AD9250_test/src/ad9250_top.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524483718553 "|ad9250_top|miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524483718553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2088 " "Implemented 2088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524483718559 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524483718559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1891 " "Implemented 1891 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524483718559 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524483718559 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1524483718559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524483718559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524483718649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 23 19:41:58 2018 " "Processing ended: Mon Apr 23 19:41:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524483718649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524483718649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524483718649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524483718649 ""}
