(* ProofKfree.v -- kfree over the SIE-agnostic sconf world (kalloc cone,
   stage 8).  The sconf mirror of [wp_kfree] (WpKfree.v): memset (before the
   lock, interrupts at ambient level) runs SIE-blind via MemsetPage.wp_memset_page_sconf;
   the acquire/critical-section/release run at the disabled level, threading
   the counting token [intr_count] net-zero (acquire n->S n, release S n->n).
   sp moves only at the prologue/epilogue (4-slot frame), traded through
   sie_cap push/pop 4 (the avail param drops K -> K-4 across the body); the
   sub-calls carve their own frames from the threaded [sie_cap] avail. *)
From Stdlib Require Import Eqdep_dec ZArith Lia List.
From stdpp Require Import gmap list list_monad bitvector.definitions bitvector.tactics.
From iris.proofmode Require Import proofmode.
From iris.algebra Require Import excl.
From iris.base_logic.lib Require Import ghost_var gen_heap invariants.
From iris.program_logic Require Import language weakestpre lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn.
Require Import CalleeSaved.
Require Import KallocInv CodeKalloc.
Require Import WpLock.
Require Import VcGen.
Require Import WpSmodeIntr.
Require Import WpSconfAlu WpSconfMem WpSconfBtype WpSconfCtl.
Require Import IntrDefs.
Require Import WpNext.
Require Import CpuOwn.
Require Import SpecMemsetPage SpecAcquire SpecRelease.
Require Import WpKfree.
Require Import SpecKfree.
From Kernel Require KernelInstrs.
From Kernel Require KernelSyms.
Require Import KernelRvcDecode.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import CtxIdDefs.
Local Open Scope Z_scope.



Module KfreeProof (Acquire : ACQUIRE) (MemsetPage : MEMSETPAGE) (Release : RELEASE) : KFREE.

Section ProofKfree.
  Context `{!riscvGS Σ, !xv6G Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.


  Context {kt : ktier}.
  (* THE LED FORM is the proof; the landed [wp_kfree_sconf] follows as a
     corollary below.  The actor of the ledger's event is [pcur], the
     [cpu_own] proc word (claude-notes/design/ni-kalloc-ledger.md, D3). *)
  Lemma wp_kfree_led_sconf
      (γl : gname) (γk : gname * gname) (lk fl : mword 64)
      (m : regfile)

      (on : option nat) (n : nat) (eb : bool) (pcur : mword 64) (K : nat) (b : bool) (lks : gset string)
    : wp_kfree_led_sconf_body kt γl γk lk fl m on n eb pcur K b lks.
  Proof using .
    cbv beta delta [wp_kfree_led_sconf_body].
    intros pcE p ret_tgt HK Hlk Hfl Hnoffpos Hfresh.
    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    iIntros "Hcg Hcnt #Htext Hpc #Hkmem Hpre Havail Hcont".
    iDestruct (cpu_own_eb_agree with "Hcg Hcnt") as %Hbmatch. symmetry in Hbmatch.
    set (spr := add_vec (m !!! Regidx csp_rs1 : mword 64) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))).
    (* the caller-supplied page precondition: validity + full ownership *)
    iDestruct "Hpre" as "[%Hpv Hpown]".
    assert (Hpal : (uint p) mod 4096 = 0) by (destruct Hpv as [Ha _]; exact Ha).
    assert (Hprlo : KernelSyms.end_ <= uint p) by (destruct Hpv as [_ [Hlo _]]; exact Hlo).
    assert (Hprhi : uint p < 0x88000000) by (destruct Hpv as [_ [_ Hhi]]; exact Hhi).
    assert (Hsltu14 : zopz0zI_u p (mword_of_int KernelSyms.end_ : mword 64) = false).
    { unfold zopz0zI_u. apply Z.ltb_ge.
      replace (uint (mword_of_int KernelSyms.end_ : mword 64)) with KernelSyms.end_ by (vm_compute; reflexivity).
      lia. }
    assert (Hsltu1e : zopz0zI_u (mword_of_int 0x87FFFFFF : mword 64) p = false).
    { unfold zopz0zI_u. apply Z.ltb_ge.
      replace (uint (mword_of_int 0x87FFFFFF : mword 64)) with 0x87FFFFFF by (vm_compute; reflexivity).
      lia. }
    (* ===== PROLOGUE: 4-slot frame trade + saves ===== *)
    set (R1 := <[Regidx csp_rs1 := regval_into_reg (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m).
    assert (Hsp1 : R1 !!! Regidx csp_rs1 = pa_stk (m !!! Regidx csp_rs1) 4).
    { rewrite /R1 upd_eq. unfold regval_into_reg, pa_stk, add_vec_int. apply f_equal.
      apply bv_eq; vm_compute; reflexivity. }
    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    assert (Hpush : add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))) = pa_stk (m !!! Regidx csp_rs1) 4).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    (* +0x00 c.addi sp,-32 -- the frame trade (push k := 4) *)
    iApply (wp_caddi_sp_push_s_sconf pcE (mword_of_int 32 : mword 6) m K 4 b ltac:(lia) Hpush
              with "Hcg Hpc []").
    { iApply (kfi_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m) with R1.
    assert (HspR1 : R1 !!! Regidx csp_rs1 = spr)
      by (rewrite /R1 upd_eq; reflexivity).
    (* frame cells at [pa_stk sp0 1..4] *)
    iEval (rewrite (stack_own_slots (KTR := kt)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1 & S2 & S3 & S4 & _)".
    iDestruct "S1" as (vr24) "Hr24". iDestruct "S2" as (vr16) "Hr16".
    iDestruct "S3" as (vr8)  "Hr8".  iDestruct "S4" as (vr0)  "Hr0".
    assert (Hb1 : add_vec (R1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec (R1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec (R1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 3).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb4 : add_vec (R1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 4).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2. f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    iEval (rewrite -Hb1) in "Hr24". iEval (rewrite -Hb2) in "Hr16".
    iEval (rewrite -Hb3) in "Hr8".  iEval (rewrite -Hb4) in "Hr0".
    assert (Hpp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x02)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp02) in "Hpc".
    (* +0x02 c.sdsp ra,24(sp) *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x02)) (mword_of_int 3 : mword 6) (mword_of_int 1 : mword 5)
              R1 (K - 4)%nat vr24 b with "Hcg Hpc [] Hr24").
    { iApply (kfi_02 with "Htext"). }
    iIntros (CID2 Hs2) "Hcg Hpc Hr24".
    iEval (rgne) in "Hr24".
    assert (Hpp04 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x02) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x04)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp04) in "Hpc".
    (* +0x04 c.sdsp s0,16(sp) *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x04)) (mword_of_int 2 : mword 6) (mword_of_int 8 : mword 5)
              R1 (K - 4)%nat vr16 b with "Hcg Hpc [] Hr16").
    { iApply (kfi_04 with "Htext"). }
    iIntros (CID3 Hs3) "Hcg Hpc Hr16".
    iEval (rgne) in "Hr16".
    assert (Hpp06 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x06)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    (* +0x06 c.sdsp s1,8(sp) *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x06)) (mword_of_int 1 : mword 6) (mword_of_int 9 : mword 5)
              R1 (K - 4)%nat vr8 b with "Hcg Hpc [] Hr8").
    { iApply (kfi_06 with "Htext"). }
    iIntros (CID4 Hs4) "Hcg Hpc Hr8".
    iEval (rgne) in "Hr8".
    assert (Hpp08 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x08)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    (* +0x08 c.sdsp s2,0(sp) *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x08)) (mword_of_int 0 : mword 6) (mword_of_int 18 : mword 5)
              R1 (K - 4)%nat vr0 b with "Hcg Hpc [] Hr0").
    { iApply (kfi_08 with "Htext"). }
    iIntros (CID5 Hs5) "Hcg Hpc Hr0".
    iEval (rgne) in "Hr0".
    assert (Hpp0a : add_vec_int (mword_of_int (KernelSyms.kfree + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x0a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    (* +0x0a c.addi4spn s0,sp,32 *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.kfree + 0x0a)) (Cregidx (mword_of_int 0)) (mword_of_int 8 : mword 8) (mword_of_int 8 : mword 5)
              R1 (K - 4)%nat b ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_0a with "Htext"). }
    iIntros (CID6 Hs6) "Hcg Hpc".
    set (R2 := <[Regidx (mword_of_int 8 : mword 5) := regval_into_reg (add_vec (R1 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> R1).
    assert (Hpp0c : add_vec_int (mword_of_int (KernelSyms.kfree + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x0c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0c) in "Hpc".
    (* ===== PANIC-CHECK ALU (0x0c..0x30): all bounds hold, both branches fall ===== *)
    (* +0x0c auipc a5,0x23 *)
    iApply (wp_auipc_s_sconf (mword_of_int (KernelSyms.kfree + 0x0c)) (mword_of_int 15 : mword 5) (mword_of_int 0x23 : mword 20)
              R2 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_0c with "Htext"). }
    iIntros (CID7 Hs7) "Hcg Hpc".
    set (R3 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (add_vec (mword_of_int (KernelSyms.kfree + 0x0c) : mword 64) (auipc_off (mword_of_int 0x23 : mword 20)))]> R2).
    assert (Hpp10 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x0c) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x10)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp10) in "Hpc".
    (* +0x10 addi a5,a5,-1086  (a5 := <end> = KernelSyms.end_ = 0x80023640) *)
    iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.kfree + 0x10)) (mword_of_int 15 : mword 5) (mword_of_int 15 : mword 5) (mword_of_int 0xdce : mword 12)
              R3 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_10 with "Htext"). }
    iIntros (CID8 Hs8) "Hcg Hpc".
    set (R4 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (add_vec (R3 !!! Regidx (mword_of_int 15 : mword 5)) (sign_extend' 64 (mword_of_int 3534 : mword 12)))]> R3).
    iEval (rgne) in "Hcg".
    assert (Hpp14 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x10) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x14)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp14) in "Hpc".
    assert (Hp10 : R4 !!! Regidx (mword_of_int 10 : mword 5) = p).
    { rewrite /R4 upd_ne; [| vm_compute; discriminate].
      rewrite /R3 upd_ne; [| vm_compute; discriminate].
      rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    assert (Hend : R4 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int KernelSyms.end_).
    { rewrite /R4 upd_eq. rewrite /R3 upd_eq.
      apply bv_eq; vm_compute; reflexivity. }
    (* +0x14 sltu a4,a0,a5  (a4 := p <u end = 0) *)
    iApply (wp_sltu_s_sconf (mword_of_int (KernelSyms.kfree + 0x14))
              (mword_of_int 14 : mword 5) (mword_of_int 10 : mword 5) (mword_of_int 15 : mword 5)
              (mword_of_int 0 : mword 64) R4 (K - 4)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(repeat rgne; rewrite Hp10 Hend; exact (sltu_false_zero p (mword_of_int KernelSyms.end_) Hsltu14))
              with "Hcg Hpc []").
    { iApply (kfi_14 with "Htext"). }
    iIntros (CID9 Hs9) "Hcg Hpc".
    set (R5 := <[Regidx (mword_of_int 14 : mword 5) := regval_into_reg (mword_of_int 0 : mword 64)]> R4).
    assert (Hpp18 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x14) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x18)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp18) in "Hpc".
    (* +0x18 c.li a5,17 *)
    iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.kfree + 0x18))
              (mword_of_int 15 : mword 5) (mword_of_int 17 : mword 6) (mword_of_int 17 : mword 64)
              R5 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_18 with "Htext"). }
    iIntros (CID10 Hs10) "Hcg Hpc".
    set (R6 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (mword_of_int 17 : mword 64)]> R5).
    assert (Hli : R6 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 17)
      by (rewrite /R6 upd_eq; reflexivity).
    assert (Hpp1a : add_vec_int (mword_of_int (KernelSyms.kfree + 0x18) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x1a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1a) in "Hpc".
    (* +0x1a c.slli a5,0x1b  (a5 := 17 << 27 = PHYSTOP) *)
    iApply (wp_cslli_s_sconf (mword_of_int (KernelSyms.kfree + 0x1a)) (Regidx (mword_of_int 15)) (mword_of_int 15 : mword 5) (mword_of_int 27 : mword 6)
              R6 (K - 4)%nat b ltac:(reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_1a with "Htext"). }
    iIntros (CID11 Hs11) "Hcg Hpc".
    set (R7 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (shift_bits_left (R6 !!! Regidx (mword_of_int 15 : mword 5)) (subrange_vec_dec (mword_of_int 27 : mword 6) (Z.sub log2_xlen 1) 0))]> R6).
    iEval (rgne) in "Hcg".
    assert (Hphys : R7 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 0x88000000).
    { rewrite /R7 upd_eq. rewrite Hli. apply bv_eq; vm_compute; reflexivity. }
    assert (Hpp1c : add_vec_int (mword_of_int (KernelSyms.kfree + 0x1a) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x1c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1c) in "Hpc".
    (* +0x1c c.addi a5,-1  (a5 := PHYSTOP - 1) *)
    iApply (wp_caddi_s_sconf (mword_of_int (KernelSyms.kfree + 0x1c)) (mword_of_int 15 : mword 5) (mword_of_int 63 : mword 6)
              R7 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_1c with "Htext"). }
    iIntros (CID12 Hs12) "Hcg Hpc".
    set (R8 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (add_vec (R7 !!! Regidx (mword_of_int 15 : mword 5)) (sign_extend' 64 (sign_extend' 12 (mword_of_int 63 : mword 6))))]> R7).
    iEval (rgne) in "Hcg".
    assert (Hphysm1 : R8 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 0x87FFFFFF).
    { rewrite /R8 upd_eq. rewrite Hphys. apply bv_eq; vm_compute; reflexivity. }
    assert (Hp10_8 : R8 !!! Regidx (mword_of_int 10 : mword 5) = p).
    { rewrite /R8 upd_ne; [| vm_compute; discriminate].
      rewrite /R7 upd_ne; [| vm_compute; discriminate].
      rewrite /R6 upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      exact Hp10. }
    assert (Hpp1e : add_vec_int (mword_of_int (KernelSyms.kfree + 0x1c) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x1e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1e) in "Hpc".
    (* +0x1e sltu a5,a5,a0  (a5 := (PHYSTOP-1) <u p = 0) *)
    iApply (wp_sltu_s_sconf (mword_of_int (KernelSyms.kfree + 0x1e))
              (mword_of_int 15 : mword 5) (mword_of_int 15 : mword 5) (mword_of_int 10 : mword 5)
              (mword_of_int 0 : mword 64) R8 (K - 4)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(repeat rgne; rewrite Hphysm1 Hp10_8; exact (sltu_false_zero (mword_of_int 0x87FFFFFF) p Hsltu1e))
              with "Hcg Hpc []").
    { iApply (kfi_1e with "Htext"). }
    iIntros (CID13 Hs13) "Hcg Hpc".
    set (R9 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (mword_of_int 0 : mword 64)]> R8).
    assert (Hor14 : R9 !!! Regidx (mword_of_int 14 : mword 5) = mword_of_int 0).
    { rewrite /R9 upd_ne; [| vm_compute; discriminate].
      rewrite /R8 upd_ne; [| vm_compute; discriminate].
      rewrite /R7 upd_ne; [| vm_compute; discriminate].
      rewrite /R6 upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_eq; reflexivity. }
    assert (Hor15 : R9 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 0)
      by (rewrite /R9 upd_eq; reflexivity).
    assert (Hpp22 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x1e) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x22)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp22) in "Hpc".
    (* +0x22 c.or a5,a4  (a5 := a5 | a4 = 0) *)
    iApply (wp_cor_s_sconf (mword_of_int (KernelSyms.kfree + 0x22))
              (mword_of_int 15 : mword 5) (mword_of_int 15 : mword 5) (mword_of_int 14 : mword 5)
              (mword_of_int 0 : mword 64) R9 (K - 4)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(repeat rgne; rewrite Hor15 Hor14; apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_22 with "Htext"). }
    iIntros (CID14 Hs14) "Hcg Hpc".
    set (R10 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (mword_of_int 0 : mword 64)]> R9).
    assert (Hbnez24 : R10 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 0)
      by (rewrite /R10 upd_eq; reflexivity).
    assert (Hp10_10 : R10 !!! Regidx (mword_of_int 10 : mword 5) = p).
    { rewrite /R10 upd_ne; [| vm_compute; discriminate].
      rewrite /R9 upd_ne; [| vm_compute; discriminate].
      exact Hp10_8. }
    assert (Hpp24 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x22) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x24)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp24) in "Hpc".
    (* +0x24 c.bnez a5,+60  NOT taken (a5 = 0) *)
    iApply (wp_cbnez_fall_s_sconf (mword_of_int (KernelSyms.kfree + 0x24)) (mword_of_int 30 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
              R10 (K - 4)%nat b ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rgne; rewrite Hbnez24; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_24 with "Htext"). }
    iIntros (CID15 Hs15) "Hcg Hpc".
    assert (Hpp26 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x24) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x26)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp26) in "Hpc".
    (* +0x26 c.mv s1,a0  (s1 := p) *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.kfree + 0x26)) (mword_of_int 9 : mword 5) (mword_of_int 10 : mword 5)
              R10 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_26 with "Htext"). }
    iIntros (CID16 Hs16) "Hcg Hpc".
    set (R11 := <[Regidx (mword_of_int 9 : mword 5) := regval_into_reg (add_vec zero_reg (R10 !!! Regidx (mword_of_int 10 : mword 5)))]> R10).
    iEval (rgne) in "Hcg".
    assert (Hp10_11 : R11 !!! Regidx (mword_of_int 10 : mword 5) = p).
    { rewrite /R11 upd_ne; [| vm_compute; discriminate]. exact Hp10_10. }
    assert (Hpp28 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x26) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x28)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp28) in "Hpc".
    (* +0x28 slli a5,a0,0x34  (a5 := p << 52 = 0) *)
    iApply (wp_slli_s_sconf (mword_of_int (KernelSyms.kfree + 0x28))
              (mword_of_int 15 : mword 5) (mword_of_int 10 : mword 5) (mword_of_int 52 : mword 6)
              (mword_of_int 0 : mword 64) R11 (K - 4)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(rgne; rewrite Hp10_11; exact (shift_bits_left52_zero p Hpal))
              with "Hcg Hpc []").
    { iApply (kfi_28 with "Htext"). }
    iIntros (CID17 Hs17) "Hcg Hpc".
    set (R12 := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg (mword_of_int 0 : mword 64)]> R11).
    assert (Hbnez2c : R12 !!! Regidx (mword_of_int 15 : mword 5) = mword_of_int 0)
      by (rewrite /R12 upd_eq; reflexivity).
    assert (Hpp2c : add_vec_int (mword_of_int (KernelSyms.kfree + 0x28) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x2c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2c) in "Hpc".
    (* +0x2c c.bnez a5,+60  NOT taken (a5 = 0) *)
    iApply (wp_cbnez_fall_s_sconf (mword_of_int (KernelSyms.kfree + 0x2c)) (mword_of_int 26 : mword 8) (Cregidx (mword_of_int 7)) (mword_of_int 15 : mword 5)
              R12 (K - 4)%nat b ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rgne; rewrite Hbnez2c; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_2c with "Htext"). }
    iIntros (CID18 Hs18) "Hcg Hpc".
    assert (Hpp2e : add_vec_int (mword_of_int (KernelSyms.kfree + 0x2c) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x2e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp2e) in "Hpc".
    (* +0x2e c.lui a2,0x1  (a2 := 4096) *)
    iApply (wp_clui_s_sconf (mword_of_int (KernelSyms.kfree + 0x2e))
              (mword_of_int 12 : mword 5) (sign_extend' 20 (mword_of_int 1 : mword 6)) (mword_of_int 4096 : mword 64)
              R12 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(unfold luival; apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_2e with "Htext"). }
    iIntros (CID19 Hs19) "Hcg Hpc".
    set (R13 := <[Regidx (mword_of_int 12 : mword 5) := regval_into_reg (mword_of_int 4096 : mword 64)]> R12).
    assert (Hpp30 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x2e) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x30)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp30) in "Hpc".
    (* +0x30 c.li a1,1 *)
    iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.kfree + 0x30))
              (mword_of_int 11 : mword 5) (mword_of_int 1 : mword 6) (mword_of_int 1 : mword 64)
              R13 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(apply bv_eq; vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_30 with "Htext"). }
    iIntros (CID20 Hs20) "Hcg Hpc".
    set (R14 := <[Regidx (mword_of_int 11 : mword 5) := regval_into_reg (mword_of_int 1 : mword 64)]> R13).
    assert (Hpp32 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x30) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x32)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp32) in "Hpc".
    (* ===== MEMSET(p, 1, 4096): jal + MemsetPage.wp_memset_page_sconf ===== *)
    assert (Hp10_14 : R14 !!! Regidx (mword_of_int 10 : mword 5) = p).
    { rewrite /R14 upd_ne; [| vm_compute; discriminate].
      rewrite /R13 upd_ne; [| vm_compute; discriminate].
      rewrite /R12 upd_ne; [| vm_compute; discriminate].
      rewrite /R11 upd_ne; [| vm_compute; discriminate].
      rewrite /R10 upd_ne; [| vm_compute; discriminate].
      rewrite /R9 upd_ne; [| vm_compute; discriminate].
      rewrite /R8 upd_ne; [| vm_compute; discriminate].
      rewrite /R7 upd_ne; [| vm_compute; discriminate].
      rewrite /R6 upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      exact Hp10. }
    assert (Hsp_14 : R14 !!! Regidx csp_rs1 = spr).
    { rewrite /R14 upd_ne; [| vm_compute; discriminate].
      rewrite /R13 upd_ne; [| vm_compute; discriminate].
      rewrite /R12 upd_ne; [| vm_compute; discriminate].
      rewrite /R11 upd_ne; [| vm_compute; discriminate].
      rewrite /R10 upd_ne; [| vm_compute; discriminate].
      rewrite /R9 upd_ne; [| vm_compute; discriminate].
      rewrite /R8 upd_ne; [| vm_compute; discriminate].
      rewrite /R7 upd_ne; [| vm_compute; discriminate].
      rewrite /R6 upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      rewrite /R4 upd_ne; [| vm_compute; discriminate].
      rewrite /R3 upd_ne; [| vm_compute; discriminate].
      rewrite /R2 upd_ne; [| vm_compute; discriminate].
      exact HspR1. }
    (* +0x32 jal ra,memset *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.kfree + 0x32)) (mword_of_int 1 : mword 5) (mword_of_int 0x250 : mword 21)
              R14 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_32 with "Htext"). }
    iIntros (CID21 Hs21) "Hcg Hpc".
    set (Mms := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.kfree + 0x32) : mword 64) 4)]> R14).
    assert (Htgtms : add_vec (mword_of_int (KernelSyms.kfree + 0x32) : mword 64) (sign_extend' 64 (mword_of_int 0x250 : mword 21)) = mword_of_int KernelSyms.memset)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtms) in "Hpc".
    assert (HMmsa0 : Mms !!! Regidx (mword_of_int 10 : mword 5) = p)
      by (rewrite /Mms upd_ne; [ exact Hp10_14 | vm_compute; discriminate ]).
    assert (HMmsa1 : Mms !!! Regidx (mword_of_int 11 : mword 5) = (mword_of_int 1 : mword 64)).
    { rewrite /Mms upd_ne; [| vm_compute; discriminate].
      rewrite /R14 upd_eq. reflexivity. }
    assert (HMmsa2 : Mms !!! Regidx (mword_of_int 12 : mword 5) = (mword_of_int 4096 : mword 64)).
    { rewrite /Mms upd_ne; [| vm_compute; discriminate].
      rewrite /R14 upd_ne; [| vm_compute; discriminate].
      rewrite /R13 upd_eq. reflexivity. }
    assert (HMmsra : Mms !!! Regidx (mword_of_int 1 : mword 5) = mword_of_int (KernelSyms.kfree + 0x36)).
    { rewrite /Mms upd_eq. apply bv_eq; vm_compute; reflexivity. }
    assert (HMmssp : Mms !!! Regidx csp_rs1 = spr)
      by (rewrite /Mms upd_ne; [ exact Hsp_14 | vm_compute; discriminate ]).
    (* §0.26′: the page arrives VISIBILITY-FREE, so the memset that
       poisons it runs on [page_free] -- and its store is what re-mints
       determinacy, which is why everything from here on is unchanged. *)
    iApply (MemsetPage.wp_memset_page_val_sconf kt Mms (K - 4)%nat (mword_of_int 1 : mword 64) b pcur
              ltac:(lia)
              ltac:(rewrite HMmsa0; exact Hpv) HMmsa1 HMmsa2
              with "Hcg Htext Hpc [Hpown]").
    { iEval (rewrite HMmsa0). iExact "Hpown". }
    iIntros (CIDms Hsms mfp) "Hcg Hpc Hpage %Hpinsf".
    iEval (rewrite HMmsa0) in "Hpage".
    pose proof Hpinsf as Hpinsf_cs.
    unfold callee_saved in Hpinsf.
    destruct Hpinsf as (Hfsp & Hfs0 & Hfs1 & Hfs2 & Hfs3 & Hfs4 & Hfs5 & Hfs6 & Hfs7 & Hfs8 & Hfs9 & Hfs10 & Hfs11).
    assert (Hpc36 : ret_pc (Mms !!! Regidx (mword_of_int 1 : mword 5)) = mword_of_int (KernelSyms.kfree + 0x36)).
    { rewrite HMmsra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc36) in "Hpc".
    assert (Hmfpsp : mfp !!! Regidx csp_rs1 = spr) by (rewrite Hfsp HMmssp; reflexivity).
    (* ===== ACQUIRE setup + call (intr_count n -> S n, deep-10 lent) ===== *)
    (* +0x36 auipc s2,0x12 *)
    iApply (wp_auipc_s_sconf (mword_of_int (KernelSyms.kfree + 0x36)) (mword_of_int 18 : mword 5) (mword_of_int 0x12 : mword 20)
              mfp (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_36 with "Htext"). }
    iIntros (CID22 Hs22) "Hcg Hpc".
    set (S1 := <[Regidx (mword_of_int 18 : mword 5) := regval_into_reg (add_vec (mword_of_int (KernelSyms.kfree + 0x36) : mword 64) (auipc_off (mword_of_int 0x12 : mword 20)))]> mfp).
    assert (Hpp3a : add_vec_int (mword_of_int (KernelSyms.kfree + 0x36) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x3a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp3a) in "Hpc".
    (* +0x3a addi s2,s2,-1688  (s2 := &kmem) *)
    iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.kfree + 0x3a)) (mword_of_int 18 : mword 5) (mword_of_int 18 : mword 5) (mword_of_int 0x974 : mword 12)
              S1 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_3a with "Htext"). }
    iIntros (CID23 Hs23) "Hcg Hpc".
    set (S2 := <[Regidx (mword_of_int 18 : mword 5) := regval_into_reg (add_vec (S1 !!! Regidx (mword_of_int 18 : mword 5)) (sign_extend' 64 (mword_of_int 2420 : mword 12)))]> S1).
    iEval (rgne) in "Hcg".
    assert (Hs2kmem : S2 !!! Regidx (mword_of_int 18 : mword 5) = mword_of_int KernelSyms.kmem).
    { rewrite /S2 upd_eq. rewrite /S1 upd_eq. apply bv_eq; vm_compute; reflexivity. }
    assert (Hpp3e : add_vec_int (mword_of_int (KernelSyms.kfree + 0x3a) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x3e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp3e) in "Hpc".
    (* +0x3e c.mv a0,s2 *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.kfree + 0x3e)) (mword_of_int 10 : mword 5) (mword_of_int 18 : mword 5)
              S2 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_3e with "Htext"). }
    iIntros (CID24 Hs24) "Hcg Hpc".
    set (S3 := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg (add_vec zero_reg (S2 !!! Regidx (mword_of_int 18 : mword 5)))]> S2).
    iEval (rgne) in "Hcg".
    assert (Hpp40 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x3e) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x40)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp40) in "Hpc".
    (* +0x40 jal ra,acquire *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.kfree + 0x40)) (mword_of_int 1 : mword 5) (mword_of_int 0x182 : mword 21)
              S3 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_40 with "Htext"). }
    iIntros (CID25 Hs25) "Hcg Hpc".
    set (Kacq := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.kfree + 0x40) : mword 64) 4)]> S3).
    assert (Htgtacq : add_vec (mword_of_int (KernelSyms.kfree + 0x40) : mword 64) (sign_extend' 64 (mword_of_int 0x182 : mword 21)) = mword_of_int KernelSyms.acquire)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtacq) in "Hpc".
    assert (HKacqcsp : Kacq !!! Regidx csp_rs1 = spr).
    { rewrite /Kacq upd_ne; [| vm_compute; discriminate].
      rewrite /S3 upd_ne; [| vm_compute; discriminate].
      rewrite /S2 upd_ne; [| vm_compute; discriminate].
      rewrite /S1 upd_ne; [| vm_compute; discriminate].
      exact Hmfpsp. }
    assert (HKacqa0 : Kacq !!! Regidx (mword_of_int 10 : mword 5) = mword_of_int KernelSyms.kmem).
    { rewrite /Kacq upd_ne; [| vm_compute; discriminate].
      rewrite /S3 upd_eq. rewrite Hs2kmem. apply add_vec_zero_l. }
    assert (HKacqra : Kacq !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.kfree + 0x40) : mword 64) 4)
      by (rewrite /Kacq; apply upd_eq).
    assert (HKacqs2 : Kacq !!! Regidx (mword_of_int 18 : mword 5) = mword_of_int KernelSyms.kmem).
    { rewrite /Kacq upd_ne; [| vm_compute; discriminate].
      rewrite /S3 upd_ne; [| vm_compute; discriminate].
      exact Hs2kmem. }
    assert (Hmacq_s1 : Kacq !!! Regidx (mword_of_int 9 : mword 5) = p).
    { rewrite /Kacq upd_ne; [| vm_compute; discriminate].
      rewrite /S3 upd_ne; [| vm_compute; discriminate].
      rewrite /S2 upd_ne; [| vm_compute; discriminate].
      rewrite /S1 upd_ne; [| vm_compute; discriminate].
      rewrite Hfs1.
      rewrite /Mms upd_ne; [| vm_compute; discriminate].
      rewrite /R14 upd_ne; [| vm_compute; discriminate].
      rewrite /R13 upd_ne; [| vm_compute; discriminate].
      rewrite /R12 upd_ne; [| vm_compute; discriminate].
      rewrite /R11 upd_eq.
      rewrite /R10 upd_ne; [| vm_compute; discriminate].
      rewrite /R9 upd_ne; [| vm_compute; discriminate].
      rewrite /R8 upd_ne; [| vm_compute; discriminate].
      rewrite /R7 upd_ne; [| vm_compute; discriminate].
      rewrite /R6 upd_ne; [| vm_compute; discriminate].
      rewrite /R5 upd_ne; [| vm_compute; discriminate].
      rewrite Hp10. apply add_vec_zero_l. }
    (* [Hcnt] was introduced at the function's ENTRY hart; the whole prologue
       (frame push, saves, panic-check ALU, memset, and the auipc/addi/mv/jal
       run-up to acquire) each moved to a FRESH hart (CID1..CID21, CIDms,
       CID22..CID25), so acquire wants it at CID25. *)
    iDestruct (cpu_own_transport CID CID25 n eb pcur b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    iApply (Acquire.wp_acquire_sconf kt γl "kmem"%string (λ ξ : CtxId, kmem_res (XIk := ξ) γk fl) Kacq
              n eb pcur (K - 4)%nat b lks
              Hnoffpos
              ltac:(lia)
              Hfresh
              with "Hcg Hcnt Htext Hpc [Hkmem]").
    all: try lkbelow.
    { iEval (rewrite HKacqa0 -Hlk). iExact "Hkmem". }
    iIntros (CIDacq Hsacq ms macq) "%Hmsfacts Hcg Hpc %Hacqpins Htok HRres _ Hcnt Hpay".
    assert (Hpc44 : ret_pc (Kacq !!! Regidx (mword_of_int 1 : mword 5)) = mword_of_int (KernelSyms.kfree + 0x44)).
    { rewrite HKacqra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc44) in "Hpc".
    (* ===== FREELIST PUSH (0x44..0x4a): p->next := head; kmem.freelist := p ===== *)
    pose proof Hacqpins as Hacqpins_cs.
    unfold callee_saved in Hacqpins.
    destruct Hacqpins as (Hqsp & Hqs0 & Hqs1 & Hqs2 & Hqs3 & Hqs4 & Hqs5 & Hqs6 & Hqs7 & Hqs8 & Hqs9 & Hqs10 & Hqs11).
    assert (Hs1p : macq !!! Regidx (mword_of_int 9 : mword 5) = p) by (rewrite Hqs1; exact Hmacq_s1).
    assert (Hs2km : macq !!! Regidx (mword_of_int 18 : mword 5) = mword_of_int KernelSyms.kmem) by (rewrite Hqs2; exact HKacqs2).
    iDestruct "HRres" as (head pages) "(Hflw & Hchain & Hauth)".
    assert (Hldaddr : add_vec (macq !!! Regidx (mword_of_int 18 : mword 5)) (sign_extend' 64 (mword_of_int 0x18 : mword 12)) = fl).
    { rewrite Hs2km Hfl. apply bv_eq; vm_compute; reflexivity. }
    (* +0x44 ld a5,24(s2) : a5 := head *)
    iApply (wp_ld_s_sconf (kt := kt) (ktd := KT0) (mword_of_int (KernelSyms.kfree + 0x44)) (mword_of_int 15 : mword 5) (mword_of_int 18 : mword 5) (mword_of_int 0x18 : mword 12)
              macq (trap_res b + (K - 4))%nat head false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hflw]").
    { iApply (kfi_44 with "Htext"). }
    { iEval (rewrite -Hldaddr) in "Hflw". rewrite /word_at. iExact "Hflw". }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hflw".
    iEval (rewrite Hldaddr) in "Hflw".
    set (Rld := <[Regidx (mword_of_int 15 : mword 5) := regval_into_reg head]> macq).
    assert (HRlds1 : Rld !!! Regidx (mword_of_int 9 : mword 5) = p)
      by (rewrite /Rld upd_ne; [ exact Hs1p | vm_compute; discriminate ]).
    assert (HRlds2 : Rld !!! Regidx (mword_of_int 18 : mword 5) = mword_of_int KernelSyms.kmem)
      by (rewrite /Rld upd_ne; [ exact Hs2km | vm_compute; discriminate ]).
    assert (HRlda5 : Rld !!! Regidx (mword_of_int 15 : mword 5) = head)
      by (rewrite /Rld; apply upd_eq).
    assert (Hpp48 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x44) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x48)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp48) in "Hpc".
    (* +0x48 c.sd a5,0(s1) : p->next := head *)
    (* A6.87: the [r->next] slot comes off kfree's OWN memset, not off the
       page it was handed.  The page arrived visibility-free (that is the
       whole of §0.26'); the eight bytes the store needs are determinate
       because THIS function just wrote them. *)
    iEval (replace 4096%nat with (8 + 4088)%nat by lia) in "Hpage".
    iEval (rewrite seq_app big_sepL_app) in "Hpage".
    iDestruct "Hpage" as "[Hpghead Hpgrest]".
    iDestruct (filled_head8_word_at p _ Hpv with "Hpghead") as (wold) "Hpw".
    iDestruct (filled_rest_page_rest p with "Hpgrest") as "Hpgrest".
    assert (Hsdaddr : add_vec (Rld !!! Regidx (mword_of_int 9 : mword 5)) (sign_extend' 64 (zero_extend' 12 (concat_vec (mword_of_int 0 : mword 5) ('b"000")))) = p).
    { replace (sign_extend' 64 (zero_extend' 12 (concat_vec (mword_of_int 0 : mword 5) ('b"000"))) : mword 64)
        with (mword_of_int 0 : mword 64) by (apply bv_eq; vm_compute; reflexivity).
      rewrite HRlds1. apply kv_addv_zero. }
    iApply (wp_csd_s_sconf (kt := kt) (ktd := KT0) (mword_of_int (KernelSyms.kfree + 0x48)) (mword_of_int 15 : mword 5) (mword_of_int 9 : mword 5) (zero_extend' 12 (concat_vec (mword_of_int 0 : mword 5) ('b"000")))
              Rld (trap_res b + (K - 4))%nat wold false with "Hcg Hpc [] [Hpw]").
    { iApply (kfi_48 with "Htext"). }
    { iEval (rewrite -Hsdaddr) in "Hpw". rewrite /word_at. iExact "Hpw". }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hpw".
    iEval (repeat rgne) in "Hpw".
    iEval (rewrite Hsdaddr) in "Hpw".
    iEval (rewrite HRlda5) in "Hpw".
    iAssert (run_page p head) with "[Hpw Hpgrest]" as "Hrun".
    { rewrite /run_page. rewrite /word_at. iFrame "Hpw Hpgrest". }
    assert (Hpp4a : add_vec_int (mword_of_int (KernelSyms.kfree + 0x48) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x4a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp4a) in "Hpc".
    (* +0x4a sd s1,24(s2) : kmem.freelist := p *)
    assert (Hsdaddr2 : add_vec (Rld !!! Regidx (mword_of_int 18 : mword 5)) (sign_extend' 64 (mword_of_int 0x18 : mword 12)) = fl).
    { rewrite HRlds2 Hfl. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_sd_s_sconf (kt := kt) (ktd := KT0) (mword_of_int (KernelSyms.kfree + 0x4a)) (mword_of_int 9 : mword 5) (mword_of_int 18 : mword 5) (mword_of_int 0x18 : mword 12)
              Rld (trap_res b + (K - 4))%nat head false with "Hcg Hpc [] [Hflw]").
    { iApply (kfi_4a with "Htext"). }
    { iEval (rewrite -Hsdaddr2) in "Hflw". rewrite /word_at. iExact "Hflw". }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hflw".
    iEval (repeat rgne) in "Hflw".
    iEval (rewrite Hsdaddr2) in "Hflw".
    iEval (rewrite HRlds1) in "Hflw".
    (* refold the freelist invariant with [p] pushed; the count ghost-steps up *)
    iMod (kmem_res_push γk fl p head pages on pcur Hpv with "Havail [Hflw] Hrun Hchain Hauth")
      as "(Havail & HRres & %hled & #Hrcpt)".
    { rewrite /word_at. iExact "Hflw". }
    assert (Hpp4e : add_vec_int (mword_of_int (KernelSyms.kfree + 0x4a) : mword 64) 4 = mword_of_int (KernelSyms.kfree + 0x4e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp4e) in "Hpc".
    (* ===== RELEASE setup + call (intr_count S n -> n, deep-10 lent) ===== *)
    (* +0x4e c.mv a0,s2 : a0 := &kmem *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.kfree + 0x4e)) (mword_of_int 10 : mword 5) (mword_of_int 18 : mword 5)
              Rld (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (kfi_4e with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    set (Rae := <[Regidx (mword_of_int 10 : mword 5) := regval_into_reg (add_vec zero_reg (Rld !!! Regidx (mword_of_int 18 : mword 5)))]> Rld).
    iEval (rgne) in "Hcg".
    assert (Hpp50 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x4e) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x50)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp50) in "Hpc".
    (* +0x50 jal ra,release *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.kfree + 0x50)) (mword_of_int 1 : mword 5) (mword_of_int 0x1fa : mword 21)
              Rae (trap_res b + (K - 4))%nat false ltac:(vm_compute; discriminate) ltac:(rdok) ltac:(vm_compute; reflexivity)
              with "Hcg Hpc []").
    { iApply (kfi_50 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    set (Rrel := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (add_vec_int (mword_of_int (KernelSyms.kfree + 0x50) : mword 64) 4)]> Rae).
    assert (Htgtrel : add_vec (mword_of_int (KernelSyms.kfree + 0x50) : mword 64) (sign_extend' 64 (mword_of_int 0x1fa : mword 21)) = mword_of_int KernelSyms.release)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtrel) in "Hpc".
    assert (HRrelcsp : Rrel !!! Regidx csp_rs1 = spr).
    { rewrite /Rrel upd_ne; [| vm_compute; discriminate].
      rewrite /Rae upd_ne; [| vm_compute; discriminate].
      rewrite /Rld upd_ne; [| vm_compute; discriminate].
      rewrite Hqsp. exact HKacqcsp. }
    assert (HRrela0 : Rrel !!! Regidx (mword_of_int 10 : mword 5) = mword_of_int KernelSyms.kmem).
    { rewrite /Rrel upd_ne; [| vm_compute; discriminate].
      rewrite /Rae upd_eq. rewrite HRlds2. apply add_vec_zero_l. }
    assert (HRrelra : Rrel !!! Regidx (mword_of_int 1 : mword 5) = add_vec_int (mword_of_int (KernelSyms.kfree + 0x50) : mword 64) 4)
      by (rewrite /Rrel; apply upd_eq).
    (* the acquire handed the window index out as [trap_res b + N]; release
       wants it as [trap_res outb + N] with [outb = match n with O => eb
       | S _ => false end].  Those are the same bool -- [cpu_own] forces
       it -- so this is a pure re-spelling, and it is what makes the
       acquire/release pair compose back to [N]. *)
    iEval (rewrite Hbmatch) in "Hcg".
    iApply (Release.wp_release_sconf kt γl lk "kmem"%string (λ ξ : CtxId, kmem_res (XIk := ξ) γk fl) Rrel
              n eb pcur (K - 4)%nat ({["kmem"]} ∪ lks)
              ltac:(rewrite HRrela0 Hlk; apply bv_eq; vm_compute; reflexivity)
              ltac:(lia)
              with "Hcg Htext Hpc [Hkmem] Htok HRres Hcnt Hpay").
    { iExact "Hkmem". }
    (* release's own exit index is [match n with O => eb | S _ => false end]
       -- literally the term [Hbmatch] equates with [b] -- so the fresh hart
       it hands back is at [wp_next b], matching kfree's own top-level index. *)
    rewrite -Hbmatch.
    iIntros (CIDrel Hsrel mrel) "Hcg Hpc %Hrelpins Hcnt".
    pose proof (locks_below_not_elem _ _ Hfresh) as Hfresh_ne.
    iEval (rewrite (_ : ({["kmem"]} ∪ lks) ∖ {["kmem"]} = lks);
           [| apply locks_add_del_below; lkbelow]) in "Hcnt".
    assert (Hpc54 : ret_pc (Rrel !!! Regidx (mword_of_int 1 : mword 5)) = mword_of_int (KernelSyms.kfree + 0x54)).
    { rewrite HRrelra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc54) in "Hpc".
    (* ===== EPILOGUE (0x54..0x5e): restore ra/s0/s1/s2, frame trade back, ret ===== *)
    pose proof Hrelpins as Hrelpins_cs.
    unfold callee_saved in Hrelpins.
    destruct Hrelpins as (Hrsp & Hrs0 & Hrs1 & _ & Hrs3 & Hrs4 & Hrs5 & Hrs6 & Hrs7 & Hrs8 & Hrs9 & Hrs10 & Hrs11).
    assert (HspMrel : mrel !!! Regidx csp_rs1 = spr) by (rewrite Hrsp; exact HRrelcsp).
    (* +0x54 c.ldsp ra,24(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x54)) (mword_of_int 3 : mword 6) (mword_of_int 1 : mword 5)
              mrel (K - 4)%nat (R1 !!! Regidx (mword_of_int 1 : mword 5)) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr24]").
    { iApply (kfi_54 with "Htext"). }
    { iEval (rewrite HspMrel). iEval (rewrite HspR1) in "Hr24". iExact "Hr24". }
    iIntros (CIDe1 Hse1) "Hcg Hpc Hr24".
    iEval (rewrite HspMrel) in "Hr24".
    set (Q54 := <[Regidx (mword_of_int 1 : mword 5) := regval_into_reg (R1 !!! Regidx (mword_of_int 1 : mword 5))]> mrel).
    assert (HspQ54 : Q54 !!! Regidx csp_rs1 = spr) by (rewrite /Q54 upd_ne; [ exact HspMrel | vm_compute; discriminate ]).
    assert (Hpp56 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x54) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x56)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp56) in "Hpc".
    (* +0x56 c.ldsp s0,16(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x56)) (mword_of_int 2 : mword 6) (mword_of_int 8 : mword 5)
              Q54 (K - 4)%nat (R1 !!! Regidx (mword_of_int 8 : mword 5)) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr16]").
    { iApply (kfi_56 with "Htext"). }
    { iEval (rewrite HspQ54). iEval (rewrite HspR1) in "Hr16". iExact "Hr16". }
    iIntros (CIDe2 Hse2) "Hcg Hpc Hr16".
    iEval (rewrite HspQ54) in "Hr16".
    set (Q56 := <[Regidx (mword_of_int 8 : mword 5) := regval_into_reg (R1 !!! Regidx (mword_of_int 8 : mword 5))]> Q54).
    assert (HspQ56 : Q56 !!! Regidx csp_rs1 = spr) by (rewrite /Q56 upd_ne; [ exact HspQ54 | vm_compute; discriminate ]).
    assert (Hpp58 : add_vec_int (mword_of_int (KernelSyms.kfree + 0x56) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x58)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp58) in "Hpc".
    (* +0x58 c.ldsp s1,8(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x58)) (mword_of_int 1 : mword 6) (mword_of_int 9 : mword 5)
              Q56 (K - 4)%nat (R1 !!! Regidx (mword_of_int 9 : mword 5)) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr8]").
    { iApply (kfi_58 with "Htext"). }
    { iEval (rewrite HspQ56). iEval (rewrite HspR1) in "Hr8". iExact "Hr8". }
    iIntros (CIDe3 Hse3) "Hcg Hpc Hr8".
    iEval (rewrite HspQ56) in "Hr8".
    set (Q58 := <[Regidx (mword_of_int 9 : mword 5) := regval_into_reg (R1 !!! Regidx (mword_of_int 9 : mword 5))]> Q56).
    assert (HspQ58 : Q58 !!! Regidx csp_rs1 = spr) by (rewrite /Q58 upd_ne; [ exact HspQ56 | vm_compute; discriminate ]).
    assert (Hpp5a : add_vec_int (mword_of_int (KernelSyms.kfree + 0x58) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x5a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp5a) in "Hpc".
    (* +0x5a c.ldsp s2,0(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.kfree + 0x5a)) (mword_of_int 0 : mword 6) (mword_of_int 18 : mword 5)
              Q58 (K - 4)%nat (R1 !!! Regidx (mword_of_int 18 : mword 5)) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr0]").
    { iApply (kfi_5a with "Htext"). }
    { iEval (rewrite HspQ58). iEval (rewrite HspR1) in "Hr0". iExact "Hr0". }
    iIntros (CIDe4 Hse4) "Hcg Hpc Hr0".
    iEval (rewrite HspQ58) in "Hr0".
    set (Q5a := <[Regidx (mword_of_int 18 : mword 5) := regval_into_reg (R1 !!! Regidx (mword_of_int 18 : mword 5))]> Q58).
    assert (HspQ5a : Q5a !!! Regidx csp_rs1 = spr) by (rewrite /Q5a upd_ne; [ exact HspQ58 | vm_compute; discriminate ]).
    assert (Hpp5c : add_vec_int (mword_of_int (KernelSyms.kfree + 0x5a) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x5c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp5c) in "Hpc".
    (* +0x5c c.addi16sp sp,32 -- the frame trade back (pop 4) *)
    set (Q5c := <[Regidx csp_rs1 := regval_into_reg (add_vec (Q5a !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> Q5a).
    assert (HQ5csp : Q5c !!! Regidx csp_rs1 = sp0).
    { rewrite /Q5c upd_eq. rewrite HspQ5a. unfold spr, sp0.
      apply frame_cancel_32. }
    assert (Hwv : add_vec (Q5a !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = sp0).
    { rewrite HspQ5a. unfold spr, sp0. apply frame_cancel_32. }
    assert (Hpop : Q5a !!! Regidx csp_rs1
                   = pa_stk (add_vec (Q5a !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6)))) 4).
    { rewrite Hwv HspQ5a. unfold spr, sp0, pa_stk, add_vec_int. apply f_equal.
      apply bv_eq; vm_compute; reflexivity. }
    (* reassemble the four frame cells (at pa_stk sp0 1..4) into stack_own sp0 4 *)
    iAssert (stack_own (KTR := kt) sp0 4) with "[Hr24 Hr16 Hr8 Hr0]" as "Hframe4".
    { rewrite (stack_own_slots (KTR := kt)). cbn [seq].
      iSplitL "Hr24"; [iEval (rewrite -Hb1 HspR1); iExists _; iExact "Hr24"|].
      iSplitL "Hr16"; [iEval (rewrite -Hb2 HspR1); iExists _; iExact "Hr16"|].
      iSplitL "Hr8";  [iEval (rewrite -Hb3 HspR1); iExists _; iExact "Hr8"|].
      iSplitL "Hr0";  [iEval (rewrite -Hb4 HspR1); iExists _; iExact "Hr0"|].
      done. }
    iEval (rewrite -Hwv) in "Hframe4".
    iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.kfree + 0x5c)) (mword_of_int 2 : mword 6) Q5a (K - 4)%nat 4 b Hpop
              with "Hcg Hpc [] Hframe4").
    { iApply (kfi_5c with "Htext"). }
    iIntros (CIDe5 Hse5) "Hcg Hpc".
    assert (Hnk : ((K - 4) + 4)%nat = K) by lia.
    iEval (rewrite Hnk) in "Hcg".
    change (<[Regidx csp_rs1 := regval_into_reg (add_vec (Q5a !!! Regidx csp_rs1) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> Q5a) with Q5c.
    assert (Hpp5e : add_vec_int (mword_of_int (KernelSyms.kfree + 0x5c) : mword 64) 2 = mword_of_int (KernelSyms.kfree + 0x5e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp5e) in "Hpc".
    (* +0x5e c.ret *)
    assert (HQ5cra : Q5c !!! Regidx (mword_of_int 1 : mword 5) = m !!! Regidx (mword_of_int 1 : mword 5)).
    { rewrite /Q5c upd_ne; [| vm_compute; discriminate].
      rewrite /Q5a upd_ne; [| vm_compute; discriminate].
      rewrite /Q58 upd_ne; [| vm_compute; discriminate].
      rewrite /Q56 upd_ne; [| vm_compute; discriminate].
      rewrite /Q54 upd_eq.
      rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
    iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.kfree + 0x5e)) (mword_of_int 1 : mword 5) Q5c K b
              ltac:(vm_compute; discriminate)
              with "Hcg Hpc []").
    { iApply (kfi_5e with "Htext"). }
    iIntros (CIDe6 Hse6) "Hcg Hpc".
    assert (Hretf : ret_pc (Q5c !!! Regidx (mword_of_int 1 : mword 5)) = ret_tgt)
      by (rewrite HQ5cra; reflexivity).
    iEval (rewrite Hretf) in "Hpc".
    (* [Hcnt] was delivered at [CIDrel] by release's own [wp_next]; the six
       epilogue instructions above each moved to a FRESH hart (CIDe1..CIDe6),
       so kfree's own continuation wants it at CIDe6. *)
    iDestruct (cpu_own_transport CIDrel CIDe6 n eb pcur b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    iSpecialize ("Hcont" $! CIDe6 with "[%]"); [wp_next_chain|].
    iApply ("Hcont" $! Q5c with "Hcg Hcnt Hpc [%] [Havail]"); last first.
    { rewrite /kfree_post_led. iExists hled. iFrame "Hrcpt Havail". }
    { (* callee_saved m Q5c *)
      assert (Hthread : forall c : mword 5, is_cs_idx c = true ->
                c <> mword_of_int 1 -> c <> csp_rs1 -> c <> mword_of_int 8 ->
                c <> mword_of_int 9 -> c <> mword_of_int 10 -> c <> mword_of_int 11 ->
                c <> mword_of_int 12 -> c <> mword_of_int 14 -> c <> mword_of_int 15 ->
                c <> mword_of_int 18 ->
                Q5c !!! Regidx c = m !!! Regidx c).
      { intros c Hcs N1 N2 N8 N9 N10 N11 N12 N14 N15 N18.
        let peel := (repeat (rewrite upd_ne; [ | congruence ])) in
        rewrite /Q5c /Q5a /Q58 /Q56 /Q54; peel;
        rewrite (callee_saved_lookup Hrelpins_cs c Hcs);
        rewrite /Rrel /Rae /Rld; peel;
        rewrite (callee_saved_lookup Hacqpins_cs c Hcs);
        rewrite /Kacq /S3 /S2 /S1; peel;
        rewrite (callee_saved_lookup Hpinsf_cs c Hcs);
        rewrite /Mms /R14 /R13 /R12 /R11 /R10 /R9 /R8 /R7 /R6 /R5 /R4 /R3 /R2 /R1; peel;
        reflexivity. }
      unfold callee_saved.
      split.
      { (* sp *)
        rewrite /Q5c upd_eq.
        assert (HQ5acsp : Q5a !!! Regidx csp_rs1 = spr).
        { rewrite /Q5a /Q58 /Q56 /Q54.
          repeat (rewrite upd_ne; [| vm_compute; discriminate]).
          exact HspMrel. }
        rewrite HQ5acsp. unfold regval_into_reg, spr. apply frame_cancel_32. }
      split.
      { (* s0 *)
        rewrite /Q5c upd_ne; [| vm_compute; discriminate].
        rewrite /Q5a upd_ne; [| vm_compute; discriminate].
        rewrite /Q58 upd_ne; [| vm_compute; discriminate].
        rewrite /Q56 upd_eq.
        rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
      split.
      { (* s1 *)
        rewrite /Q5c upd_ne; [| vm_compute; discriminate].
        rewrite /Q5a upd_ne; [| vm_compute; discriminate].
        rewrite /Q58 upd_eq.
        rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
      split.
      { (* s2 *)
        rewrite /Q5c upd_ne; [| vm_compute; discriminate].
        rewrite /Q5a upd_eq.
        rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]. }
      repeat split; apply Hthread; vm_compute; first [reflexivity | discriminate]. }
  Qed.

  (* the landed contract: the led form with the receipt dropped *)
  Lemma wp_kfree_sconf
      (γl : gname) (γk : gname * gname) (lk fl : mword 64)
      (m : regfile)

      (on : option nat) (n : nat) (eb : bool) (pcur : mword 64) (K : nat) (b : bool) (lks : gset string)
    : wp_kfree_sconf_body kt γl γk lk fl m on n eb pcur K b lks.
  Proof using .
    cbv beta delta [wp_kfree_sconf_body].
    intros pcE p ret_tgt HK Hlk Hfl Hn Hfresh.
    iIntros "Hcg Hcnt Htext Hpc Hkmem Hpre Havail Hcont".
    iApply (wp_kfree_led_sconf γl γk lk fl m on n eb pcur K b lks HK Hlk Hfl Hn Hfresh
              with "Hcg Hcnt Htext Hpc Hkmem Hpre Havail").
    rewrite /wp_next. iIntros (CID' Hs mr) "Hcg Hcnt Hpc %Hcs Hpost".
    iApply ("Hcont" $! CID' Hs mr with "Hcg Hcnt Hpc [%] [Hpost]"); [exact Hcs|].
    by iApply kfree_post_led_avail.
  Qed.

End ProofKfree.

End KfreeProof.
