============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 10:57:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.321845s wall, 0.953125s user + 0.062500s system = 1.015625s CPU (76.8%)

RUN-1004 : used memory is 267 MB, reserved memory is 244 MB, peak memory is 273 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95429878349824"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 95429878349824"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 84812719194112"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9963 instances
RUN-0007 : 6182 luts, 2937 seqs, 467 mslices, 247 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11125 nets
RUN-1001 : 6602 nets have 2 pins
RUN-1001 : 3238 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 206 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1328     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     579     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  58   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9961 instances, 6182 luts, 2937 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47127, tnet num: 11123, tinst num: 9961, tnode num: 56819, tedge num: 77046.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.986003s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (69.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.63446e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9961.
PHY-3001 : Level 1 #clusters 1464.
PHY-3001 : End clustering;  0.107505s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (72.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 775057, overlap = 289.375
PHY-3002 : Step(2): len = 667265, overlap = 334.875
PHY-3002 : Step(3): len = 468641, overlap = 455.688
PHY-3002 : Step(4): len = 418212, overlap = 498.344
PHY-3002 : Step(5): len = 341137, overlap = 565.469
PHY-3002 : Step(6): len = 302566, overlap = 609.156
PHY-3002 : Step(7): len = 239321, overlap = 699.719
PHY-3002 : Step(8): len = 207281, overlap = 742.406
PHY-3002 : Step(9): len = 176278, overlap = 803.406
PHY-3002 : Step(10): len = 159250, overlap = 853.312
PHY-3002 : Step(11): len = 143434, overlap = 862.312
PHY-3002 : Step(12): len = 135305, overlap = 871.656
PHY-3002 : Step(13): len = 121033, overlap = 878.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21411e-06
PHY-3002 : Step(14): len = 138348, overlap = 857.188
PHY-3002 : Step(15): len = 180758, overlap = 690.156
PHY-3002 : Step(16): len = 193777, overlap = 671.188
PHY-3002 : Step(17): len = 198033, overlap = 619
PHY-3002 : Step(18): len = 194032, overlap = 596.625
PHY-3002 : Step(19): len = 188409, overlap = 603.406
PHY-3002 : Step(20): len = 183280, overlap = 629.031
PHY-3002 : Step(21): len = 180990, overlap = 607.656
PHY-3002 : Step(22): len = 178038, overlap = 614.438
PHY-3002 : Step(23): len = 175826, overlap = 592.812
PHY-3002 : Step(24): len = 173868, overlap = 591.719
PHY-3002 : Step(25): len = 170905, overlap = 578.156
PHY-3002 : Step(26): len = 168212, overlap = 574.406
PHY-3002 : Step(27): len = 164696, overlap = 593.469
PHY-3002 : Step(28): len = 162593, overlap = 590.125
PHY-3002 : Step(29): len = 161674, overlap = 590.594
PHY-3002 : Step(30): len = 160260, overlap = 603.125
PHY-3002 : Step(31): len = 158745, overlap = 609.438
PHY-3002 : Step(32): len = 157921, overlap = 603.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.42822e-06
PHY-3002 : Step(33): len = 163919, overlap = 596.125
PHY-3002 : Step(34): len = 175208, overlap = 566.312
PHY-3002 : Step(35): len = 181990, overlap = 529.656
PHY-3002 : Step(36): len = 186253, overlap = 517.094
PHY-3002 : Step(37): len = 187433, overlap = 520.344
PHY-3002 : Step(38): len = 187372, overlap = 517.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.85643e-06
PHY-3002 : Step(39): len = 199880, overlap = 496.969
PHY-3002 : Step(40): len = 218102, overlap = 452.812
PHY-3002 : Step(41): len = 227889, overlap = 387.031
PHY-3002 : Step(42): len = 231493, overlap = 329.156
PHY-3002 : Step(43): len = 231327, overlap = 342.969
PHY-3002 : Step(44): len = 230487, overlap = 351.594
PHY-3002 : Step(45): len = 229446, overlap = 340.875
PHY-3002 : Step(46): len = 229317, overlap = 351.406
PHY-3002 : Step(47): len = 229005, overlap = 374.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77129e-05
PHY-3002 : Step(48): len = 243741, overlap = 326.219
PHY-3002 : Step(49): len = 263493, overlap = 266.719
PHY-3002 : Step(50): len = 273350, overlap = 252.188
PHY-3002 : Step(51): len = 277010, overlap = 262.75
PHY-3002 : Step(52): len = 275238, overlap = 277.156
PHY-3002 : Step(53): len = 273526, overlap = 295.656
PHY-3002 : Step(54): len = 272199, overlap = 306.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.54257e-05
PHY-3002 : Step(55): len = 287065, overlap = 264.031
PHY-3002 : Step(56): len = 300610, overlap = 234.281
PHY-3002 : Step(57): len = 309420, overlap = 221.219
PHY-3002 : Step(58): len = 314415, overlap = 217.25
PHY-3002 : Step(59): len = 317244, overlap = 204.656
PHY-3002 : Step(60): len = 318760, overlap = 215.156
PHY-3002 : Step(61): len = 318055, overlap = 222.531
PHY-3002 : Step(62): len = 318001, overlap = 203.438
PHY-3002 : Step(63): len = 318370, overlap = 191.906
PHY-3002 : Step(64): len = 318523, overlap = 184.5
PHY-3002 : Step(65): len = 318440, overlap = 179.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.08515e-05
PHY-3002 : Step(66): len = 332385, overlap = 175.312
PHY-3002 : Step(67): len = 344743, overlap = 154.812
PHY-3002 : Step(68): len = 349435, overlap = 166.531
PHY-3002 : Step(69): len = 353809, overlap = 153.844
PHY-3002 : Step(70): len = 357568, overlap = 152
PHY-3002 : Step(71): len = 358444, overlap = 151.469
PHY-3002 : Step(72): len = 355036, overlap = 151.781
PHY-3002 : Step(73): len = 354399, overlap = 146.312
PHY-3002 : Step(74): len = 355318, overlap = 142.344
PHY-3002 : Step(75): len = 356220, overlap = 142.844
PHY-3002 : Step(76): len = 354750, overlap = 134.562
PHY-3002 : Step(77): len = 355234, overlap = 130.125
PHY-3002 : Step(78): len = 356230, overlap = 136.156
PHY-3002 : Step(79): len = 356147, overlap = 138.406
PHY-3002 : Step(80): len = 354018, overlap = 143.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000141303
PHY-3002 : Step(81): len = 365138, overlap = 131.125
PHY-3002 : Step(82): len = 371846, overlap = 131.531
PHY-3002 : Step(83): len = 374812, overlap = 126.219
PHY-3002 : Step(84): len = 377313, overlap = 122.125
PHY-3002 : Step(85): len = 380790, overlap = 120.281
PHY-3002 : Step(86): len = 382919, overlap = 110.125
PHY-3002 : Step(87): len = 382346, overlap = 111.344
PHY-3002 : Step(88): len = 382864, overlap = 119.75
PHY-3002 : Step(89): len = 384250, overlap = 112.188
PHY-3002 : Step(90): len = 385166, overlap = 110.188
PHY-3002 : Step(91): len = 383420, overlap = 110.625
PHY-3002 : Step(92): len = 382765, overlap = 120.312
PHY-3002 : Step(93): len = 383404, overlap = 114.75
PHY-3002 : Step(94): len = 383855, overlap = 108.062
PHY-3002 : Step(95): len = 381934, overlap = 105.375
PHY-3002 : Step(96): len = 381508, overlap = 108.125
PHY-3002 : Step(97): len = 381685, overlap = 104.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000282606
PHY-3002 : Step(98): len = 389474, overlap = 93.7812
PHY-3002 : Step(99): len = 394189, overlap = 90.3438
PHY-3002 : Step(100): len = 394298, overlap = 86.0312
PHY-3002 : Step(101): len = 395112, overlap = 81.625
PHY-3002 : Step(102): len = 397924, overlap = 72.2812
PHY-3002 : Step(103): len = 400201, overlap = 72.0625
PHY-3002 : Step(104): len = 399480, overlap = 76.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000535193
PHY-3002 : Step(105): len = 404334, overlap = 77.375
PHY-3002 : Step(106): len = 407830, overlap = 76.875
PHY-3002 : Step(107): len = 408474, overlap = 76.625
PHY-3002 : Step(108): len = 409217, overlap = 79.2812
PHY-3002 : Step(109): len = 410959, overlap = 80.75
PHY-3002 : Step(110): len = 411854, overlap = 81.3438
PHY-3002 : Step(111): len = 411019, overlap = 79.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016591s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 561440, over cnt = 1233(3%), over = 7152, worst = 45
PHY-1001 : End global iterations;  0.323178s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (87.0%)

PHY-1001 : Congestion index: top1 = 82.89, top5 = 62.15, top10 = 52.03, top15 = 45.60.
PHY-3001 : End congestion estimation;  0.444963s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (84.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385615s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (93.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133491
PHY-3002 : Step(112): len = 462851, overlap = 32.5
PHY-3002 : Step(113): len = 468415, overlap = 28.3438
PHY-3002 : Step(114): len = 467578, overlap = 25.7188
PHY-3002 : Step(115): len = 466396, overlap = 23.6562
PHY-3002 : Step(116): len = 468066, overlap = 21.1875
PHY-3002 : Step(117): len = 473287, overlap = 13.9375
PHY-3002 : Step(118): len = 472801, overlap = 13.1875
PHY-3002 : Step(119): len = 471204, overlap = 13.4375
PHY-3002 : Step(120): len = 470260, overlap = 11.5625
PHY-3002 : Step(121): len = 469173, overlap = 11.5938
PHY-3002 : Step(122): len = 465830, overlap = 12.875
PHY-3002 : Step(123): len = 463587, overlap = 12.625
PHY-3002 : Step(124): len = 462074, overlap = 12.0312
PHY-3002 : Step(125): len = 460530, overlap = 13.9688
PHY-3002 : Step(126): len = 459655, overlap = 14.875
PHY-3002 : Step(127): len = 459211, overlap = 14.6562
PHY-3002 : Step(128): len = 458663, overlap = 13.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000266982
PHY-3002 : Step(129): len = 460840, overlap = 13.0312
PHY-3002 : Step(130): len = 465414, overlap = 12.1562
PHY-3002 : Step(131): len = 467664, overlap = 11.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000533963
PHY-3002 : Step(132): len = 471625, overlap = 10.75
PHY-3002 : Step(133): len = 479736, overlap = 9.28125
PHY-3002 : Step(134): len = 488357, overlap = 7.71875
PHY-3002 : Step(135): len = 490934, overlap = 7.4375
PHY-3002 : Step(136): len = 492492, overlap = 8.6875
PHY-3002 : Step(137): len = 491350, overlap = 7.9375
PHY-3002 : Step(138): len = 490979, overlap = 6.1875
PHY-3002 : Step(139): len = 489688, overlap = 5.84375
PHY-3002 : Step(140): len = 488464, overlap = 5.9375
PHY-3002 : Step(141): len = 487226, overlap = 5.6875
PHY-3002 : Step(142): len = 487183, overlap = 4.25
PHY-3002 : Step(143): len = 486372, overlap = 3.75
PHY-3002 : Step(144): len = 486192, overlap = 2.75
PHY-3002 : Step(145): len = 486268, overlap = 2.5
PHY-3002 : Step(146): len = 486520, overlap = 2.3125
PHY-3002 : Step(147): len = 485716, overlap = 2.8125
PHY-3002 : Step(148): len = 485597, overlap = 7.15625
PHY-3002 : Step(149): len = 485051, overlap = 8.40625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00106793
PHY-3002 : Step(150): len = 487720, overlap = 6.46875
PHY-3002 : Step(151): len = 491473, overlap = 5.15625
PHY-3002 : Step(152): len = 495132, overlap = 5.0625
PHY-3002 : Step(153): len = 496394, overlap = 5.3125
PHY-3002 : Step(154): len = 496035, overlap = 6.375
PHY-3002 : Step(155): len = 497168, overlap = 6.5
PHY-3002 : Step(156): len = 499567, overlap = 6.1875
PHY-3002 : Step(157): len = 500683, overlap = 6.875
PHY-3002 : Step(158): len = 501448, overlap = 7.3125
PHY-3002 : Step(159): len = 502083, overlap = 6.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00213585
PHY-3002 : Step(160): len = 502904, overlap = 6.625
PHY-3002 : Step(161): len = 503971, overlap = 6.40625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604344, over cnt = 1717(4%), over = 7136, worst = 52
PHY-1001 : End global iterations;  0.369043s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.9%)

PHY-1001 : Congestion index: top1 = 76.06, top5 = 57.04, top10 = 48.94, top15 = 44.05.
PHY-3001 : End congestion estimation;  0.501756s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (24.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420093s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000137097
PHY-3002 : Step(162): len = 500060, overlap = 104.344
PHY-3002 : Step(163): len = 497439, overlap = 83.8438
PHY-3002 : Step(164): len = 492052, overlap = 77.9688
PHY-3002 : Step(165): len = 487449, overlap = 73.2812
PHY-3002 : Step(166): len = 481922, overlap = 70.0625
PHY-3002 : Step(167): len = 476270, overlap = 67.125
PHY-3002 : Step(168): len = 471400, overlap = 65.6875
PHY-3002 : Step(169): len = 466145, overlap = 62.0938
PHY-3002 : Step(170): len = 462880, overlap = 60.875
PHY-3002 : Step(171): len = 459472, overlap = 58.5938
PHY-3002 : Step(172): len = 456398, overlap = 57.0938
PHY-3002 : Step(173): len = 453725, overlap = 48.75
PHY-3002 : Step(174): len = 450550, overlap = 52.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000274194
PHY-3002 : Step(175): len = 451562, overlap = 49.6562
PHY-3002 : Step(176): len = 454735, overlap = 47.5312
PHY-3002 : Step(177): len = 455191, overlap = 49.7812
PHY-3002 : Step(178): len = 456294, overlap = 47.9062
PHY-3002 : Step(179): len = 457125, overlap = 45.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000548388
PHY-3002 : Step(180): len = 460342, overlap = 36.7188
PHY-3002 : Step(181): len = 466133, overlap = 29.0312
PHY-3002 : Step(182): len = 469971, overlap = 27.8438
PHY-3002 : Step(183): len = 470384, overlap = 26.0312
PHY-3002 : Step(184): len = 470633, overlap = 25.8438
PHY-3002 : Step(185): len = 470823, overlap = 25.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47127, tnet num: 11123, tinst num: 9961, tnode num: 56819, tedge num: 77046.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 217.38 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 245/11125.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580920, over cnt = 1783(5%), over = 5950, worst = 30
PHY-1001 : End global iterations;  0.438043s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 62.35, top5 = 48.96, top10 = 43.54, top15 = 40.17.
PHY-1001 : End incremental global routing;  0.565498s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (80.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11123 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412142s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (26.5%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9850 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10029 instances, 6221 luts, 2966 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 477278
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9342/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586608, over cnt = 1794(5%), over = 5977, worst = 30
PHY-1001 : End global iterations;  0.078604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 62.44, top5 = 48.91, top10 = 43.59, top15 = 40.23.
PHY-3001 : End congestion estimation;  0.221176s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (63.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47366, tnet num: 11191, tinst num: 10029, tnode num: 57145, tedge num: 77388.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.199191s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (40.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(186): len = 476995, overlap = 0
PHY-3002 : Step(187): len = 476776, overlap = 0
PHY-3002 : Step(188): len = 476763, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9354/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585616, over cnt = 1798(5%), over = 6001, worst = 30
PHY-1001 : End global iterations;  0.074629s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 62.59, top5 = 49.06, top10 = 43.66, top15 = 40.30.
PHY-3001 : End congestion estimation;  0.219927s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438498s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (57.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000672811
PHY-3002 : Step(189): len = 476763, overlap = 25.5938
PHY-3002 : Step(190): len = 477020, overlap = 25.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134562
PHY-3002 : Step(191): len = 477023, overlap = 25.5
PHY-3002 : Step(192): len = 477114, overlap = 25.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00269124
PHY-3002 : Step(193): len = 477182, overlap = 25.4375
PHY-3002 : Step(194): len = 477275, overlap = 25.375
PHY-3001 : Final: Len = 477275, Over = 25.375
PHY-3001 : End incremental placement;  2.459166s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (43.8%)

OPT-1001 : Total overflow 218.09 peak overflow 3.03
OPT-1001 : End high-fanout net optimization;  3.684380s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (45.8%)

OPT-1001 : Current memory(MB): used = 503, reserve = 489, peak = 513.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9351/11193.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585712, over cnt = 1765(5%), over = 5855, worst = 30
PHY-1002 : len = 612672, over cnt = 1132(3%), over = 2624, worst = 23
PHY-1002 : len = 634048, over cnt = 280(0%), over = 542, worst = 12
PHY-1002 : len = 638128, over cnt = 98(0%), over = 142, worst = 5
PHY-1002 : len = 639312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.653692s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (38.2%)

PHY-1001 : Congestion index: top1 = 50.69, top5 = 43.67, top10 = 40.33, top15 = 38.06.
OPT-1001 : End congestion update;  0.803658s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (42.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11191 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354414s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.7%)

OPT-0007 : Start: WNS -3568 TNS -684634 NUM_FEPS 378
OPT-0007 : Iter 1: improved WNS -3161 TNS -434084 NUM_FEPS 378 with 38 cells processed and 4800 slack improved
OPT-0007 : Iter 2: improved WNS -3161 TNS -434034 NUM_FEPS 378 with 10 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.178690s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (41.1%)

OPT-1001 : Current memory(MB): used = 501, reserve = 488, peak = 513.
OPT-1001 : End physical optimization;  5.879709s wall, 2.468750s user + 0.078125s system = 2.546875s CPU (43.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6221 LUT to BLE ...
SYN-4008 : Packed 6221 LUT and 1203 SEQ to BLE.
SYN-4003 : Packing 1763 remaining SEQ's ...
SYN-4005 : Packed 1315 SEQ with LUT/SLICE
SYN-4006 : 3821 single LUT's are left
SYN-4006 : 448 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6669/7827 primitive instances ...
PHY-3001 : End packing;  0.456836s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4491 instances
RUN-1001 : 2181 mslices, 2180 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10201 nets
RUN-1001 : 5399 nets have 2 pins
RUN-1001 : 3362 nets have [3 - 5] pins
RUN-1001 : 837 nets have [6 - 10] pins
RUN-1001 : 347 nets have [11 - 20] pins
RUN-1001 : 250 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4489 instances, 4361 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 487940, Over = 92.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5238/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630840, over cnt = 1051(2%), over = 1642, worst = 8
PHY-1002 : len = 634944, over cnt = 557(1%), over = 742, worst = 8
PHY-1002 : len = 640264, over cnt = 259(0%), over = 318, worst = 5
PHY-1002 : len = 643432, over cnt = 73(0%), over = 88, worst = 4
PHY-1002 : len = 644864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.702726s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (35.6%)

PHY-1001 : Congestion index: top1 = 51.19, top5 = 44.26, top10 = 40.52, top15 = 38.06.
PHY-3001 : End congestion estimation;  0.900882s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44668, tnet num: 10199, tinst num: 4489, tnode num: 52400, tedge num: 75551.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.320952s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (56.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72627e-05
PHY-3002 : Step(195): len = 480835, overlap = 96.5
PHY-3002 : Step(196): len = 475746, overlap = 114
PHY-3002 : Step(197): len = 472733, overlap = 122.25
PHY-3002 : Step(198): len = 471010, overlap = 123.75
PHY-3002 : Step(199): len = 470309, overlap = 124.5
PHY-3002 : Step(200): len = 469977, overlap = 125
PHY-3002 : Step(201): len = 469910, overlap = 129.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134525
PHY-3002 : Step(202): len = 476188, overlap = 119
PHY-3002 : Step(203): len = 482069, overlap = 102.75
PHY-3002 : Step(204): len = 482892, overlap = 104.5
PHY-3002 : Step(205): len = 483961, overlap = 100
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269051
PHY-3002 : Step(206): len = 490802, overlap = 83.5
PHY-3002 : Step(207): len = 498487, overlap = 71.25
PHY-3002 : Step(208): len = 502550, overlap = 68.75
PHY-3002 : Step(209): len = 502312, overlap = 70.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.899527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.7%)

PHY-3001 : Trial Legalized: Len = 540658
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 604/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 660392, over cnt = 1414(4%), over = 2301, worst = 7
PHY-1002 : len = 670208, over cnt = 758(2%), over = 1054, worst = 6
PHY-1002 : len = 678392, over cnt = 228(0%), over = 293, worst = 4
PHY-1002 : len = 679704, over cnt = 132(0%), over = 179, worst = 4
PHY-1002 : len = 681936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.934496s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 49.31, top5 = 44.10, top10 = 40.91, top15 = 38.64.
PHY-3001 : End congestion estimation;  1.158154s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (40.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426590s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000192047
PHY-3002 : Step(210): len = 525102, overlap = 11.5
PHY-3002 : Step(211): len = 517246, overlap = 22.25
PHY-3002 : Step(212): len = 510670, overlap = 32.5
PHY-3002 : Step(213): len = 505486, overlap = 44.25
PHY-3002 : Step(214): len = 503176, overlap = 48.75
PHY-3002 : Step(215): len = 502068, overlap = 51.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000384093
PHY-3002 : Step(216): len = 509011, overlap = 46.75
PHY-3002 : Step(217): len = 511632, overlap = 42.75
PHY-3002 : Step(218): len = 514368, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000768186
PHY-3002 : Step(219): len = 519368, overlap = 37.25
PHY-3002 : Step(220): len = 525353, overlap = 37.25
PHY-3002 : Step(221): len = 528651, overlap = 39.5
PHY-3002 : Step(222): len = 529297, overlap = 38.5
PHY-3002 : Step(223): len = 530314, overlap = 39.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010708s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 544264, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028365s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (110.2%)

PHY-3001 : 27 instances has been re-located, deltaX = 6, deltaY = 14, maxDist = 1.
PHY-3001 : Final: Len = 544626, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44668, tnet num: 10199, tinst num: 4489, tnode num: 52400, tedge num: 75551.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2363/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673016, over cnt = 1273(3%), over = 2037, worst = 6
PHY-1002 : len = 680408, over cnt = 673(1%), over = 947, worst = 6
PHY-1002 : len = 686416, over cnt = 269(0%), over = 396, worst = 6
PHY-1002 : len = 690368, over cnt = 97(0%), over = 124, worst = 3
PHY-1002 : len = 691840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.920471s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (27.2%)

PHY-1001 : Congestion index: top1 = 48.84, top5 = 42.73, top10 = 39.62, top15 = 37.50.
PHY-1001 : End incremental global routing;  1.129860s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (34.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.467211s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (50.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.846576s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (38.9%)

OPT-1001 : Current memory(MB): used = 513, reserve = 506, peak = 527.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9336/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 691840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082680s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 48.84, top5 = 42.73, top10 = 39.62, top15 = 37.50.
OPT-1001 : End congestion update;  0.278107s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351649s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (40.0%)

OPT-0007 : Start: WNS -3105 TNS -333498 NUM_FEPS 290
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4387 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4489 instances, 4361 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 555572, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

PHY-3001 : 18 instances has been re-located, deltaX = 8, deltaY = 12, maxDist = 2.
PHY-3001 : Final: Len = 555890, Over = 0
PHY-3001 : End incremental legalization;  0.210234s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (37.2%)

OPT-0007 : Iter 1: improved WNS -2955 TNS -265605 NUM_FEPS 279 with 178 cells processed and 31087 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4387 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4489 instances, 4361 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 557010, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027164s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.5%)

PHY-3001 : 13 instances has been re-located, deltaX = 4, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 557160, Over = 0
PHY-3001 : End incremental legalization;  0.201570s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.8%)

OPT-0007 : Iter 2: improved WNS -2955 TNS -259069 NUM_FEPS 279 with 81 cells processed and 6199 slack improved
OPT-0007 : Iter 3: improved WNS -2955 TNS -259069 NUM_FEPS 279 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.328433s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (44.7%)

OPT-1001 : Current memory(MB): used = 532, reserve = 524, peak = 534.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353835s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (48.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8746/10201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703520, over cnt = 133(0%), over = 226, worst = 5
PHY-1002 : len = 704008, over cnt = 99(0%), over = 156, worst = 5
PHY-1002 : len = 705472, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 705568, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 705584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.511234s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.8%)

PHY-1001 : Congestion index: top1 = 48.94, top5 = 42.97, top10 = 39.86, top15 = 37.81.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383995s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2955 TNS -269344 NUM_FEPS 279
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2955ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10201 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10201 nets
OPT-1001 : End physical optimization;  5.793511s wall, 2.453125s user + 0.062500s system = 2.515625s CPU (43.4%)

RUN-1003 : finish command "place" in  25.597881s wall, 10.343750s user + 1.109375s system = 11.453125s CPU (44.7%)

RUN-1004 : used memory is 454 MB, reserved memory is 444 MB, peak memory is 534 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.096057s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (91.2%)

RUN-1004 : used memory is 454 MB, reserved memory is 445 MB, peak memory is 534 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4491 instances
RUN-1001 : 2181 mslices, 2180 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10201 nets
RUN-1001 : 5399 nets have 2 pins
RUN-1001 : 3362 nets have [3 - 5] pins
RUN-1001 : 837 nets have [6 - 10] pins
RUN-1001 : 347 nets have [11 - 20] pins
RUN-1001 : 250 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44668, tnet num: 10199, tinst num: 4489, tnode num: 52400, tedge num: 75551.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2181 mslices, 2180 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674544, over cnt = 1335(3%), over = 2232, worst = 9
PHY-1002 : len = 683584, over cnt = 747(2%), over = 1112, worst = 9
PHY-1002 : len = 692200, over cnt = 207(0%), over = 312, worst = 7
PHY-1002 : len = 695824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.733146s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (83.1%)

PHY-1001 : Congestion index: top1 = 49.46, top5 = 42.83, top10 = 39.66, top15 = 37.48.
PHY-1001 : End global routing;  0.938865s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (74.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 543, reserve = 533, peak = 545.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 795, reserve = 787, peak = 795.
PHY-1001 : End build detailed router design. 2.821047s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (46.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 116096, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.193591s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.9%)

PHY-1001 : Current memory(MB): used = 829, reserve = 822, peak = 829.
PHY-1001 : End phase 1; 1.199512s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (41.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.80746e+06, over cnt = 857(0%), over = 866, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 834, reserve = 826, peak = 834.
PHY-1001 : End initial routed; 26.941603s wall, 18.968750s user + 0.078125s system = 19.046875s CPU (70.7%)

PHY-1001 : Update timing.....
PHY-1001 : 330/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.343   |  -1029.228  |  371  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.593052s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (56.9%)

PHY-1001 : Current memory(MB): used = 845, reserve = 838, peak = 845.
PHY-1001 : End phase 2; 28.534720s wall, 19.875000s user + 0.078125s system = 19.953125s CPU (69.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 54 pins with SWNS -4.212ns STNS -1019.914ns FEP 365.
PHY-1001 : End OPT Iter 1; 0.299217s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (67.9%)

PHY-1022 : len = 1.80802e+06, over cnt = 887(0%), over = 897, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.426456s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.78195e+06, over cnt = 295(0%), over = 295, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.258450s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (90.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.77693e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.535822s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (61.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.77651e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.164693s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (75.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.77655e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.121692s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.9%)

PHY-1001 : Update timing.....
PHY-1001 : 320/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.212   |  -1020.346  |  365  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.602773s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (72.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 277 feed throughs used by 152 nets
PHY-1001 : End commit to database; 1.137999s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (61.8%)

PHY-1001 : Current memory(MB): used = 914, reserve = 910, peak = 914.
PHY-1001 : End phase 3; 5.441665s wall, 3.984375s user + 0.000000s system = 3.984375s CPU (73.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -4.212ns STNS -1020.346ns FEP 365.
PHY-1001 : End OPT Iter 1; 0.176076s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

PHY-1022 : len = 1.77655e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.306363s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (96.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.212ns, -1020.346ns, 365}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.77649e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.096264s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (48.7%)

PHY-1001 : Update timing.....
PHY-1001 : 320/9578(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.212   |  -1022.023  |  365  
RUN-1001 :   Hold   |   0.112   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.631781s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (69.9%)

PHY-1001 : Current memory(MB): used = 919, reserve = 914, peak = 919.
PHY-1001 : End phase 4; 2.058341s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (72.9%)

PHY-1003 : Routed, final wirelength = 1.77649e+06
PHY-1001 : Current memory(MB): used = 919, reserve = 914, peak = 919.
PHY-1001 : End export database. 0.031552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.5%)

PHY-1001 : End detail routing;  40.335265s wall, 27.250000s user + 0.109375s system = 27.359375s CPU (67.8%)

RUN-1003 : finish command "route" in  42.697637s wall, 28.718750s user + 0.156250s system = 28.875000s CPU (67.6%)

RUN-1004 : used memory is 857 MB, reserved memory is 857 MB, peak memory is 919 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8034   out of  19600   40.99%
#reg                     3095   out of  19600   15.79%
#le                      8475
  #lut only              5380   out of   8475   63.48%
  #reg only               441   out of   8475    5.20%
  #lut&reg               2654   out of   8475   31.32%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1605
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    254
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    242
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8475   |7320    |714     |3107    |23      |3       |
|  ISP                       |AHBISP                                        |1349   |714     |339     |758     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |590    |253     |145     |329     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |71     |40      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |6       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |68     |32      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |61     |25      |18      |34      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |2      |2       |0       |2       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |64     |22      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |0       |0       |5       |2       |0       |
|    u_bypass                |bypass                                        |116    |76      |40      |32      |0       |0       |
|    u_demosaic              |demosaic                                      |442    |206     |142     |281     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |99     |39      |31      |69      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |83     |33      |27      |55      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |79     |34      |27      |49      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |89     |40      |33      |70      |0       |0       |
|    u_gamma                 |gamma                                         |30     |30      |0       |20      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |16     |16      |0       |13      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |12     |12      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |12     |8       |4       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |12     |8       |4       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |6      |6       |0       |5       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |30     |30      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |5      |5       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |35     |17      |0       |33      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |3       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |10     |10      |0       |7       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |134    |66      |18      |107     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |20      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |22      |0       |34      |0       |0       |
|  kb                        |Keyboard                                      |91     |75      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                     |668    |574     |94      |302     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |313    |279     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |792    |605     |121     |411     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |420    |279     |75      |276     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |147    |92      |21      |113     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |18     |12      |0       |18      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |32     |24      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |31     |28      |0       |30      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |176    |114     |30      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |31     |16      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |30      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |38     |28      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |352    |306     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |58     |46      |12      |20      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |56     |56      |0       |12      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |39     |35      |4       |30      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |118    |100     |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |81     |69      |12      |38      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5154   |5093    |51      |1361    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |153    |88      |65      |27      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5354  
    #2          2       2075  
    #3          3       680   
    #4          4       607   
    #5        5-10      902   
    #6        11-50     508   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.349443s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (108.8%)

RUN-1004 : used memory is 857 MB, reserved memory is 859 MB, peak memory is 919 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44668, tnet num: 10199, tinst num: 4489, tnode num: 52400, tedge num: 75551.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4489
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10201, pip num: 116854
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 277
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3134 valid insts, and 318567 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.785447s wall, 91.265625s user + 0.843750s system = 92.109375s CPU (548.7%)

RUN-1004 : used memory is 970 MB, reserved memory is 962 MB, peak memory is 1086 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_105730.log"
