{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566844819400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566844819402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 15:40:19 2019 " "Processing started: Mon Aug 26 15:40:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566844819402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844819402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Demux -c Demux " "Command: quartus_map --read_settings_files=on --write_settings_files=off Demux -c Demux" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844819402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566844819653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX-LOGICA " "Found design unit 1: DEMUX-LOGICA" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566844836470 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566844836470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844836470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Demux " "Elaborating entity \"Demux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566844836534 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 Demux.vhd(17) " "VHDL Process Statement warning at Demux.vhd(17): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566844836536 "|Demux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 Demux.vhd(23) " "VHDL Process Statement warning at Demux.vhd(23): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 Demux.vhd(29) " "VHDL Process Statement warning at Demux.vhd(29): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 Demux.vhd(35) " "VHDL Process Statement warning at Demux.vhd(35): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O1 Demux.vhd(14) " "VHDL Process Statement warning at Demux.vhd(14): inferring latch(es) for signal or variable \"O1\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O2 Demux.vhd(14) " "VHDL Process Statement warning at Demux.vhd(14): inferring latch(es) for signal or variable \"O2\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O3 Demux.vhd(14) " "VHDL Process Statement warning at Demux.vhd(14): inferring latch(es) for signal or variable \"O3\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O4 Demux.vhd(14) " "VHDL Process Statement warning at Demux.vhd(14): inferring latch(es) for signal or variable \"O4\", which holds its previous value in one or more paths through the process" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566844836537 "|Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O4 Demux.vhd(14) " "Inferred latch for \"O4\" at Demux.vhd(14)" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844836538 "|Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O3 Demux.vhd(14) " "Inferred latch for \"O3\" at Demux.vhd(14)" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844836538 "|Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O2 Demux.vhd(14) " "Inferred latch for \"O2\" at Demux.vhd(14)" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844836538 "|Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O1 Demux.vhd(14) " "Inferred latch for \"O1\" at Demux.vhd(14)" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844836538 "|Demux"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "O1\$latch " "LATCH primitive \"O1\$latch\" is permanently enabled" {  } { { "Demux.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/ifThenElse/Demux.vhd" 14 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1566844836807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566844837335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566844838009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566844838009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566844838066 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566844838066 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566844838066 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566844838066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566844838074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 15:40:38 2019 " "Processing ended: Mon Aug 26 15:40:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566844838074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566844838074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566844838074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566844838074 ""}
