

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_ieMTwE
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ppMd7H"
Running: cat _ptx_ppMd7H | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_o86u9O
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_o86u9O --output-file  /dev/null 2> _ptx_ppMd7Hinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ppMd7H _ptx2_o86u9O _ptx_ppMd7Hinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(26,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91744 (ipc=183.5) sim_rate=9174 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:38:45 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(12,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(29,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(20,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,1,0) tid=(0,191,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(22,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 617440 (ipc=411.6) sim_rate=56130 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(51,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(23,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,1,0) tid=(0,127,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1019712 (ipc=407.9) sim_rate=21244 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:39:23 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(33,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1214848 (ipc=303.7) sim_rate=24792 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:39:24 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1423072 (ipc=258.7) sim_rate=28461 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:39:25 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(51,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(55,0,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1634144 (ipc=233.4) sim_rate=32042 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:39:26 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(9,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(24,0,0) tid=(0,251,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(36,0,0) tid=(0,200,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1882243 (ipc=221.4) sim_rate=36196 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:39:27 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(58,0,0) tid=(0,16,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(48,0,0) tid=(0,82,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2060214 (ipc=216.9) sim_rate=38871 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:39:28 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(27,0,0) tid=(0,168,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(44,0,0) tid=(0,188,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2261447 (ipc=205.6) sim_rate=41878 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:39:29 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(31,0,0) tid=(0,96,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(48,0,0) tid=(0,185,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2520940 (ipc=193.9) sim_rate=45835 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:39:30 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(50,0,0) tid=(0,252,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(21,0,0) tid=(0,173,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(59,0,0) tid=(0,234,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 2778012 (ipc=191.6) sim_rate=49607 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:39:31 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(7,0,0) tid=(0,100,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(0,68,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,0,0) tid=(0,28,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(20,1,0) tid=(0,218,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(16,0,0) tid=(0,218,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 3254304 (ipc=197.2) sim_rate=57093 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:39:32 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(51,0,0) tid=(0,73,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(6,1,0) tid=(0,73,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(40,0,0) tid=(0,20,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(18,0,0) tid=(0,75,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(49,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,1,0) tid=(0,75,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(18,0,0) tid=(0,235,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(38,0,0) tid=(0,171,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4087448 (ipc=233.6) sim_rate=70473 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:39:33 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(20,1,0) tid=(0,235,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(36,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(19,1,0) tid=(0,203,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(62,0,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4410136 (ipc=245.0) sim_rate=74748 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:39:34 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(13,0,0) tid=(0,75,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(8,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(25,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(55,0,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 4871736 (ipc=256.4) sim_rate=81195 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:39:35 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(5,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(24,1,0) tid=(0,235,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(45,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(22,0,0) tid=(0,107,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5302040 (ipc=265.1) sim_rate=86918 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:39:36 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(12,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,0,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5551448 (ipc=270.8) sim_rate=89539 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:39:37 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(44,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(19,0,0) tid=(0,235,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(39,0,0) tid=(0,171,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5982008 (ipc=278.2) sim_rate=94952 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:39:38 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(44,0,0) tid=(0,139,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(16,1,0) tid=(0,11,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(0,171,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,1,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6430456 (ipc=285.8) sim_rate=100475 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:39:39 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(13,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(25,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(27,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(30,0,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6885240 (ipc=293.0) sim_rate=105926 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:39:40 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(12,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(27,0,0) tid=(0,139,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(43,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(22,0,0) tid=(0,171,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(48,0,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 7328088 (ipc=299.1) sim_rate=111031 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:39:41 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(9,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,0,0) tid=(0,235,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(25,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(53,0,0) tid=(0,75,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 7747288 (ipc=303.8) sim_rate=115631 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:39:42 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(50,0,0) tid=(0,235,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,1,0) tid=(0,171,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(4,1,0) tid=(0,43,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(19,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26404,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26405,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26413,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26414,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(15,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26483,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26484,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8219544 (ipc=310.2) sim_rate=120875 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:39:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26578,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26579,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26600,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26601,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(57,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26660,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26661,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26674,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26675,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26685,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26686,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26729,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26730,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26797,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26798,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26815,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26816,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(29,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26817,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26818,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26849,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26876,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26877,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26891,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26910,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26911,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26930,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26931,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26942,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26943,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(54,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26983,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26984,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27005,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27006,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27007,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27008,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27032,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(27033,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27045,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27046,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27065,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27066,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27107,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27108,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27116,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27117,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(6,0,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27151,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27152,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27163,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27164,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27168,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(27169,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (27203,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27203,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(27204,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27205,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27237,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27238,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27248,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27249,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27258,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27259,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27266,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27267,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27267,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27268,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(57,1,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(27318,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27329,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27330,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27350,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (27376,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27398,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27428,0), 2 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(14,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27448,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27480,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27492,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 8810904 (ipc=320.4) sim_rate=127694 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:39:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27520,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27552,0), 5 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(8,0,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27611,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27667,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27714,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27716,0), 5 CTAs running
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(50,1,0) tid=(0,139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27757,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27771,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27814,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27828,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27834,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27838,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27848,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27865,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (27867,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27875,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27895,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27914,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27920,0), 2 CTAs running
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(16,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27952,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27970,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27978,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27994,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27998,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9075480 (ipc=324.1) sim_rate=129649 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:39:45 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28039,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28040,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28040,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28053,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28057,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28116,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28126,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28128,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28160,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28169,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28178,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28350,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(28,1,0) tid=(0,75,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28584,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28616,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28675,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28726,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(38,1,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 9323608 (ipc=310.8) sim_rate=131318 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:39:46 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(53,1,0) tid=(0,75,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(59,1,0) tid=(0,83,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(41,1,0) tid=(0,68,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,1,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 9659056 (ipc=297.2) sim_rate=134153 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:39:47 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(36,1,0) tid=(0,44,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33391,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(62,1,0) tid=(0,251,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(42,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 10037536 (ipc=290.9) sim_rate=137500 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:39:48 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(53,1,0) tid=(0,228,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(58,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(62,1,0) tid=(0,112,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(43,1,0) tid=(0,222,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36430,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36506,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36809,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(27,1,0) tid=(0,54,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 10487871 (ipc=283.5) sim_rate=141727 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:39:49 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(53,1,0) tid=(0,172,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(40,1,0) tid=(0,134,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37781,0), 3 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(30,1,0) tid=(0,167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37913,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38016,0), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(50,1,0) tid=(0,110,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(49,1,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 10950624 (ipc=284.4) sim_rate=146008 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:39:50 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38518,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(30,1,0) tid=(0,159,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(51,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(29,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(43,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(33,1,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 11515904 (ipc=284.3) sim_rate=151525 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:39:51 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(26,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(33,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(52,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41371,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41602,0), 3 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(57,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41972,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42111,0), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(39,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42150,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 12016960 (ipc=282.8) sim_rate=156064 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:39:52 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(42,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(60,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (43298,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (43669,0), 3 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(42,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43784,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43821,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44016,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44145,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44152,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44233,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44238,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (44281,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44363,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44373,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (44413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (44454,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44456,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44487,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44680,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44792,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44891,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44984,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 44985
gpu_sim_insn = 12312064
gpu_ipc =     273.6927
gpu_tot_sim_cycle = 44985
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     273.6927
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 51973
gpu_stall_icnt2sh    = 124463
gpu_total_sim_rate=157846

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 3410
	L1I_total_cache_miss_rate = 0.0154
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9450
L1D_cache:
	L1D_cache_core[0]: Access = 3388, Miss = 3220, Miss_rate = 0.950, Pending_hits = 14, Reservation_fails = 17916
	L1D_cache_core[1]: Access = 3696, Miss = 3603, Miss_rate = 0.975, Pending_hits = 24, Reservation_fails = 19770
	L1D_cache_core[2]: Access = 3080, Miss = 2747, Miss_rate = 0.892, Pending_hits = 277, Reservation_fails = 14532
	L1D_cache_core[3]: Access = 2156, Miss = 2053, Miss_rate = 0.952, Pending_hits = 70, Reservation_fails = 14110
	L1D_cache_core[4]: Access = 1848, Miss = 1819, Miss_rate = 0.984, Pending_hits = 5, Reservation_fails = 14792
	L1D_cache_core[5]: Access = 1848, Miss = 1834, Miss_rate = 0.992, Pending_hits = 3, Reservation_fails = 14396
	L1D_cache_core[6]: Access = 1848, Miss = 1822, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 15096
	L1D_cache_core[7]: Access = 1848, Miss = 1807, Miss_rate = 0.978, Pending_hits = 2, Reservation_fails = 14519
	L1D_cache_core[8]: Access = 3696, Miss = 3616, Miss_rate = 0.978, Pending_hits = 22, Reservation_fails = 19589
	L1D_cache_core[9]: Access = 1848, Miss = 1814, Miss_rate = 0.982, Pending_hits = 9, Reservation_fails = 14316
	L1D_cache_core[10]: Access = 3696, Miss = 3602, Miss_rate = 0.975, Pending_hits = 32, Reservation_fails = 19986
	L1D_cache_core[11]: Access = 1848, Miss = 1822, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 14536
	L1D_cache_core[12]: Access = 2156, Miss = 2034, Miss_rate = 0.943, Pending_hits = 54, Reservation_fails = 14205
	L1D_cache_core[13]: Access = 2772, Miss = 2522, Miss_rate = 0.910, Pending_hits = 193, Reservation_fails = 14330
	L1D_cache_core[14]: Access = 3696, Miss = 3620, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 19427
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 37935
	L1D_total_cache_miss_rate = 0.9622
	L1D_total_cache_pending_hits = 707
	L1D_total_cache_reservation_fails = 241520
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3117
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 178479
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 63041
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 218414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3410
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9450
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 263069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21551
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3117
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3117
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 259952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:416619	W0_Idle:110428	W0_Scoreboard:124359	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 172408 {8:21551,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2930936 {136:21551,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 563 
maxdqlatency = 0 
maxmflatency = 1476 
averagemflatency = 350 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 44984 
mrq_lat_table:12576 	709 	882 	1851 	4726 	5267 	4405 	1609 	170 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11318 	20666 	5924 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16457 	4386 	4106 	6554 	4595 	1981 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2374 	11522 	7225 	445 	0 	0 	0 	0 	0 	0 	0 	11603 	4781 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	48 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        14        16        12        13        10        16        22        16        18        12        20        16        14        12        21        20 
dram[1]:        16        16        10        16         9        12        21        16        16        12        20        16        13        15        16        20 
dram[2]:        14        17        12        12        12        16        12        14        14        12        12        18        26        11        16        14 
dram[3]:        20        16        12        12        12        18        16        18        14        18        18        14        24        18        14        14 
dram[4]:        20        16        12        12        12        12        16        16        14        12        26         9        20        16        28        18 
dram[5]:        20        20        16        14        11        12        14        16        16        20        14        12        10        12        15        21 
maximum service time to same row:
dram[0]:      3511      2854      3209      3406      4675      5706      4047      2636      3654      3116      3714      3551      7249      4156      3741      3795 
dram[1]:      5699      3878      3850      5131      5300      4899      3670      3617      4714      4998      3247      3625      4884      5126      3786      3819 
dram[2]:      2792      4553      3975      3459      5187      7848      3371      2705      3202      6050      3451      3007      4431      5754      3383      5212 
dram[3]:      4328      4029      3803      3433      4412      4765      2786      3411      4344      4123      3311      3666      4143      4501      3671      2967 
dram[4]:      3692      3430      3079      6033      3219      5013      3047      2463      7331      2451      2750      4031      3425      3553      3568      2963 
dram[5]:      2514      3665      3519      4898      5912      4031      2966      2625      3139      3965      4556      3518      4267      4530      3984      3525 
average row accesses per activate:
dram[0]:  3.041667  2.813084  2.685484  3.260000  2.650794  2.819672  2.737226  2.809160  2.730769  2.360759  2.591549  2.635036  2.831933  2.528986  2.650943  2.787879 
dram[1]:  3.159575  2.960000  2.895652  3.744186  2.838983  2.897436  2.861538  2.824427  2.793893  2.618705  2.944000  2.874016  2.842975  2.883333  3.147727  3.010753 
dram[2]:  2.884615  3.164835  3.257426  3.247525  3.017857  3.045455  2.950820  2.762963  3.084034  3.008547  2.755725  2.753731  2.689923  2.964602  3.571429  2.885417 
dram[3]:  2.775701  2.775701  2.955357  3.054545  2.669291  2.982301  2.503401  2.614286  2.713235  2.770992  2.890625  2.829457  2.734375  2.982759  2.896907  2.790000 
dram[4]:  2.847619  3.029412  3.027027  3.400000  2.939131  3.026087  2.832061  2.800000  2.872000  2.547297  2.697842  2.699248  3.136364  2.659091  3.133333  2.772277 
dram[5]:  2.864078  2.771429  3.378947  3.343750  3.134615  2.825000  2.577465  2.714286  2.731343  2.759690  2.926829  2.642336  2.858333  2.696000  2.737374  3.160919 
average row locality = 32198/11266 = 2.857980
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       167       177       174       173       177       189       211       209       201       215       212       209       193       202       173       173 
dram[1]:       171       172       175       172       182       183       212       210       208       208       213       212       198       201       174       175 
dram[2]:       175       168       173       174       187       181       213       218       211       203       209       217       203       195       176       174 
dram[3]:       169       170       171       172       182       180       209       209       206       204       207       208       202       197       173       173 
dram[4]:       173       180       177       175       182       192       214       214       202       220       217       208       205       204       177       178 
dram[5]:       176       169       173       170       182       186       210       210       213       204       210       211       201       199       172       174 
total reads: 18408
bank skew: 220/167 = 1.32
chip skew: 3118/3032 = 1.03
number of total write accesses:
dram[0]:       125       124       159       153       157       155       164       159       154       158       156       152       144       147       108       103 
dram[1]:       126       124       158       150       153       156       160       160       158       156       155       153       146       145       103       105 
dram[2]:       125       120       156       154       151       154       147       155       156       149       152       152       144       140        99       103 
dram[3]:       128       127       160       164       157       157       159       157       163       159       163       157       148       149       108       106 
dram[4]:       126       129       159       165       156       156       157       150       157       157       158       151       140       147       105       102 
dram[5]:       119       122       148       151       144       153       156       151       153       152       150       151       142       138        99       101 
total reads: 13790
bank skew: 165/99 = 1.67
chip skew: 2362/2230 = 1.06
average mf latency per bank:
dram[0]:        441       395       390       368       401       368       403       400       426       385       401       385       432       400       450       430
dram[1]:        393       372       366       348       378       350       398       368       387       369       385       359       400       366       431       412
dram[2]:        427       444       391       393       400       414       469       440       428       435       431       422       450       454       481       508
dram[3]:        409       399       389       364       384       368       417       390       399       377       398       386       413       396       448       413
dram[4]:        451       391       387       365       417       377       454       406       442       395       423       413       451       416       481       461
dram[5]:        476       427       409       388       421       387       468       433       443       421       443       414       463       432       521       490
maximum mf latency per bank:
dram[0]:        821      1001      1013       829      1316      1041      1004       819      1116      1213       960       834      1016       939      1060      1026
dram[1]:        857       820       921       884       965       892       956       860       952       870       911       800      1074       912       957      1009
dram[2]:        844       772       886       898      1081      1063       968       863       812       849       786       853       980       914       815       883
dram[3]:       1009       786      1019       822      1270       861      1174       911       915       853       976       868       925       907       839       840
dram[4]:        935       723       948       806      1476       766       964       828       920      1140       877       932       983       891      1044       843
dram[5]:       1178       875       893      1013      1048       899      1079      1095      1108       787       934      1000      1232       875       923       822

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45443 n_act=1973 n_pre=1957 n_req=5373 n_rd=6110 n_write=3896 bw_util=0.337
n_activity=41973 dram_eff=0.4768
bk0: 334a 50789i bk1: 354a 49805i bk2: 348a 47535i bk3: 346a 48338i bk4: 354a 47580i bk5: 378a 47722i bk6: 422a 46447i bk7: 418a 46661i bk8: 402a 48150i bk9: 430a 46811i bk10: 424a 47331i bk11: 418a 47660i bk12: 386a 48103i bk13: 404a 47589i bk14: 346a 49117i bk15: 346a 49402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.9051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45818 n_act=1835 n_pre=1819 n_req=5374 n_rd=6132 n_write=3775 bw_util=0.3337
n_activity=41678 dram_eff=0.4754
bk0: 342a 50832i bk1: 344a 50882i bk2: 350a 48202i bk3: 344a 49254i bk4: 364a 48380i bk5: 366a 47966i bk6: 424a 46962i bk7: 420a 47320i bk8: 416a 47663i bk9: 416a 48262i bk10: 426a 47459i bk11: 424a 47964i bk12: 396a 48078i bk13: 402a 48329i bk14: 348a 50449i bk15: 350a 49875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.87427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45818 n_act=1792 n_pre=1776 n_req=5334 n_rd=6154 n_write=3839 bw_util=0.3366
n_activity=40706 dram_eff=0.491
bk0: 350a 49689i bk1: 336a 50510i bk2: 346a 48400i bk3: 348a 48545i bk4: 374a 48336i bk5: 362a 47285i bk6: 426a 46846i bk7: 436a 46258i bk8: 422a 47992i bk9: 406a 48197i bk10: 418a 48131i bk11: 434a 47114i bk12: 406a 47766i bk13: 390a 48248i bk14: 352a 50763i bk15: 348a 48819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.16351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80205300, atomic=0 1 entries : 0x7ef3bcc91a30 :  mf: uid=536548, sid10:w31, part=3, addr=0x80205300, load , size=32, unknown  status = IN_PARTITION_DRAM (44982), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45511 n_act=1928 n_pre=1912 n_req=5394 n_rd=6064 n_write=3964 bw_util=0.3378
n_activity=40752 dram_eff=0.4921
bk0: 338a 50047i bk1: 340a 50126i bk2: 342a 48131i bk3: 344a 47805i bk4: 364a 47300i bk5: 360a 47051i bk6: 418a 45900i bk7: 418a 46144i bk8: 412a 47405i bk9: 408a 47558i bk10: 414a 47438i bk11: 416a 47180i bk12: 404a 47589i bk13: 394a 47498i bk14: 346a 48560i bk15: 346a 49608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.04619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45594 n_act=1887 n_pre=1871 n_req=5433 n_rd=6236 n_write=3791 bw_util=0.3377
n_activity=41566 dram_eff=0.4825
bk0: 346a 49992i bk1: 360a 50191i bk2: 354a 48207i bk3: 350a 48146i bk4: 364a 47584i bk5: 384a 47245i bk6: 428a 46918i bk7: 428a 46841i bk8: 404a 48509i bk9: 440a 47683i bk10: 434a 47343i bk11: 416a 47594i bk12: 410a 47620i bk13: 408a 47334i bk14: 354a 48912i bk15: 356a 48631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.96421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59379 n_nop=45807 n_act=1852 n_pre=1836 n_req=5290 n_rd=6120 n_write=3764 bw_util=0.3329
n_activity=39991 dram_eff=0.4943
bk0: 352a 49953i bk1: 338a 49865i bk2: 346a 48622i bk3: 340a 47320i bk4: 364a 48207i bk5: 372a 48165i bk6: 420a 46286i bk7: 420a 46623i bk8: 426a 47571i bk9: 408a 47848i bk10: 420a 48004i bk11: 422a 47129i bk12: 402a 47594i bk13: 398a 47600i bk14: 344a 49157i bk15: 348a 49241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.96492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3188, Miss = 1508, Miss_rate = 0.473, Pending_hits = 36, Reservation_fails = 500
L2_cache_bank[1]: Access = 3192, Miss = 1547, Miss_rate = 0.485, Pending_hits = 25, Reservation_fails = 379
L2_cache_bank[2]: Access = 3091, Miss = 1533, Miss_rate = 0.496, Pending_hits = 41, Reservation_fails = 221
L2_cache_bank[3]: Access = 3083, Miss = 1533, Miss_rate = 0.497, Pending_hits = 25, Reservation_fails = 7
L2_cache_bank[4]: Access = 3208, Miss = 1547, Miss_rate = 0.482, Pending_hits = 38, Reservation_fails = 389
L2_cache_bank[5]: Access = 3184, Miss = 1530, Miss_rate = 0.481, Pending_hits = 28, Reservation_fails = 216
L2_cache_bank[6]: Access = 3199, Miss = 1519, Miss_rate = 0.475, Pending_hits = 44, Reservation_fails = 292
L2_cache_bank[7]: Access = 3150, Miss = 1513, Miss_rate = 0.480, Pending_hits = 29, Reservation_fails = 246
L2_cache_bank[8]: Access = 3266, Miss = 1547, Miss_rate = 0.474, Pending_hits = 59, Reservation_fails = 532
L2_cache_bank[9]: Access = 3239, Miss = 1571, Miss_rate = 0.485, Pending_hits = 52, Reservation_fails = 366
L2_cache_bank[10]: Access = 3183, Miss = 1537, Miss_rate = 0.483, Pending_hits = 23, Reservation_fails = 135
L2_cache_bank[11]: Access = 3162, Miss = 1523, Miss_rate = 0.482, Pending_hits = 29, Reservation_fails = 207
L2_total_cache_accesses = 38145
L2_total_cache_misses = 18408
L2_total_cache_miss_rate = 0.4826
L2_total_cache_pending_hits = 429
L2_total_cache_reservation_fails = 3490
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2146
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7193
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8806
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 874
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 377
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=125159
icnt_total_pkts_simt_to_mem=83201
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6023
	minimum = 6
	maximum = 713
Network latency average = 19.0165
	minimum = 6
	maximum = 520
Slowest packet = 14481
Flit latency average = 16.9475
	minimum = 6
	maximum = 520
Slowest flit = 43621
Fragmentation average = 0.0786997
	minimum = 0
	maximum = 273
Injected packet rate average = 0.0628111
	minimum = 0.0404802 (at node 7)
	maximum = 0.0807825 (at node 14)
Accepted packet rate average = 0.0628111
	minimum = 0.0404802 (at node 7)
	maximum = 0.0807825 (at node 14)
Injected flit rate average = 0.171547
	minimum = 0.0874291 (at node 7)
	maximum = 0.240658 (at node 23)
Accepted flit rate average= 0.171547
	minimum = 0.134067 (at node 7)
	maximum = 0.267289 (at node 14)
Injected packet length average = 2.73116
Accepted packet length average = 2.73116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6023 (1 samples)
	minimum = 6 (1 samples)
	maximum = 713 (1 samples)
Network latency average = 19.0165 (1 samples)
	minimum = 6 (1 samples)
	maximum = 520 (1 samples)
Flit latency average = 16.9475 (1 samples)
	minimum = 6 (1 samples)
	maximum = 520 (1 samples)
Fragmentation average = 0.0786997 (1 samples)
	minimum = 0 (1 samples)
	maximum = 273 (1 samples)
Injected packet rate average = 0.0628111 (1 samples)
	minimum = 0.0404802 (1 samples)
	maximum = 0.0807825 (1 samples)
Accepted packet rate average = 0.0628111 (1 samples)
	minimum = 0.0404802 (1 samples)
	maximum = 0.0807825 (1 samples)
Injected flit rate average = 0.171547 (1 samples)
	minimum = 0.0874291 (1 samples)
	maximum = 0.240658 (1 samples)
Accepted flit rate average = 0.171547 (1 samples)
	minimum = 0.134067 (1 samples)
	maximum = 0.267289 (1 samples)
Injected packet size average = 2.73116 (1 samples)
Accepted packet size average = 2.73116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 18 sec (78 sec)
gpgpu_simulation_rate = 157846 (inst/sec)
gpgpu_simulation_rate = 576 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44985)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44985)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44985)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44985)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44985)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44985)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44985)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(38,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(11,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(16,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(56,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(21,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 45485  inst.: 12699552 (ipc=775.0) sim_rate=160753 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:39:54 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(16,1,0) tid=(0,159,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(57,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(45,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 45985  inst.: 13116480 (ipc=804.4) sim_rate=163956 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:39:55 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(48,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(17,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(12,1,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 46985  inst.: 13430528 (ipc=559.2) sim_rate=165808 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:39:56 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(26,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(52,0,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 48485  inst.: 13665824 (ipc=386.8) sim_rate=166656 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:39:57 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(42,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(54,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 49985  inst.: 13858144 (ipc=309.2) sim_rate=166965 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:39:58 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(61,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(36,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 51485  inst.: 14033343 (ipc=264.8) sim_rate=167063 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:39:59 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,1,0) tid=(0,212,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(7,1,0) tid=(0,167,0)
GPGPU-Sim uArch: cycles simulated: 52485  inst.: 14252787 (ipc=258.8) sim_rate=167679 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:40:00 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(44,0,0) tid=(0,21,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(17,0,0) tid=(0,253,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(32,0,0) tid=(0,45,0)
GPGPU-Sim uArch: cycles simulated: 53985  inst.: 14478428 (ipc=240.7) sim_rate=168353 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:40:01 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(5,1,0) tid=(0,179,0)
GPGPU-Sim uArch: cycles simulated: 55485  inst.: 14664486 (ipc=224.0) sim_rate=168557 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:40:02 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,1,0) tid=(0,184,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(12,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 56985  inst.: 14862985 (ipc=212.6) sim_rate=168897 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:40:03 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(8,1,0) tid=(0,100,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(20,0,0) tid=(0,62,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,1,0) tid=(0,113,0)
GPGPU-Sim uArch: cycles simulated: 58485  inst.: 15122201 (ipc=208.2) sim_rate=169912 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:40:04 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(8,0,0) tid=(0,228,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(28,0,0) tid=(0,119,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,1,0) tid=(0,235,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,0,0) tid=(0,220,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,0,0) tid=(0,164,0)
GPGPU-Sim uArch: cycles simulated: 59985  inst.: 15624988 (ipc=220.9) sim_rate=173610 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:40:05 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,1,0) tid=(0,27,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(23,0,0) tid=(0,186,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,0,0) tid=(0,171,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(15,0,0) tid=(0,227,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(32,0,0) tid=(0,221,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(8,1,0) tid=(0,174,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(12,0,0) tid=(0,91,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(22,1,0) tid=(0,44,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(20,1,0) tid=(0,253,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(12,0,0) tid=(0,101,0)
GPGPU-Sim uArch: cycles simulated: 60985  inst.: 16540576 (ipc=264.3) sim_rate=181764 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:40:06 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(40,0,0) tid=(0,221,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(14,1,0) tid=(0,178,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(46,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(34,0,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 61485  inst.: 16989816 (ipc=283.5) sim_rate=184671 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:40:07 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(4,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(57,0,0) tid=(0,139,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(34,0,0) tid=(0,75,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(6,0,0) tid=(0,75,0)
GPGPU-Sim uArch: cycles simulated: 61985  inst.: 17359576 (ipc=296.9) sim_rate=186662 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:40:08 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(35,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(32,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(18,0,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 62985  inst.: 17795256 (ipc=304.6) sim_rate=189311 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:40:09 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(13,1,0) tid=(0,203,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(23,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(40,0,0) tid=(0,107,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,0,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 63985  inst.: 18223032 (ipc=311.1) sim_rate=191821 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:40:10 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(8,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(63,0,0) tid=(0,11,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,1,0) tid=(0,139,0)
GPGPU-Sim uArch: cycles simulated: 64485  inst.: 18488856 (ipc=316.8) sim_rate=192592 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:40:11 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(36,0,0) tid=(0,107,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(14,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(20,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,0,0) tid=(0,235,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(36,0,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 65485  inst.: 18945208 (ipc=323.6) sim_rate=195311 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:40:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20595,44985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20596,44985)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(51,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(53,0,0) tid=(0,203,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(26,1,0) tid=(0,75,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1,0,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 66485  inst.: 19389784 (ipc=329.2) sim_rate=197854 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:40:13 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(21,0,0) tid=(0,43,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(55,0,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 66985  inst.: 19578136 (ipc=330.3) sim_rate=197758 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:40:14 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22117,44985), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(22118,44985)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(22,1,0) tid=(0,43,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(2,1,0) tid=(0,75,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(27,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22959,44985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22960,44985)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(58,0,0) tid=(0,139,0)
GPGPU-Sim uArch: cycles simulated: 67985  inst.: 19949528 (ipc=332.1) sim_rate=199495 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:40:15 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(28,1,0) tid=(0,203,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(14,0,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23502,44985), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23503,44985)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,1,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23640,44985), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23641,44985)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23750,44985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23751,44985)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(59,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23947,44985), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23948,44985)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(62,0,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 68985  inst.: 20425048 (ipc=338.0) sim_rate=202228 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:40:16 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,0,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24207,44985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24208,44985)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24243,44985), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24244,44985)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24301,44985), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24302,44985)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24322,44985), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24323,44985)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(34,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24406,44985), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24407,44985)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24434,44985), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24435,44985)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24447,44985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24448,44985)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24500,44985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24501,44985)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(15,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24554,44985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(24555,44985)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24583,44985), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24584,44985)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24591,44985), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(24592,44985)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24624,44985), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24625,44985)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24650,44985), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24651,44985)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24655,44985), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24656,44985)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24657,44985), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24658,44985)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24662,44985), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24663,44985)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(45,1,0) tid=(0,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24794,44985), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24795,44985)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24801,44985), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24802,44985)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(40,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24877,44985), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24878,44985)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24902,44985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24903,44985)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24932,44985), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(24933,44985)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(51,1,0) tid=(0,203,0)
GPGPU-Sim uArch: cycles simulated: 69985  inst.: 21016152 (ipc=348.2) sim_rate=206040 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:40:17 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25027,44985), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25028,44985)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (25055,44985), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(25056,44985)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25058,44985), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25059,44985)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25065,44985), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25066,44985)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25070,44985), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25071,44985)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25119,44985), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25120,44985)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25128,44985), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25129,44985)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(45,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25143,44985), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25144,44985)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25190,44985), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25191,44985)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25202,44985), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25203,44985)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(62,0,0) tid=(0,43,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25282,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25294,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25300,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25308,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25311,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25321,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25340,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25365,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25372,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25376,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25403,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25412,44985), 5 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(39,1,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (25429,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25450,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25480,44985), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 70485  inst.: 21344248 (ipc=354.2) sim_rate=207225 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:40:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25521,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25555,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25557,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25559,44985), 5 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(62,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25643,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25649,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (25670,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25689,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25701,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25732,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25767,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25779,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25793,44985), 4 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(62,1,0) tid=(0,181,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25805,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25821,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25830,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25871,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25901,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25960,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25964,44985), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25996,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26006,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26006,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26036,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26067,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26085,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (26103,44985), 1 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(35,1,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26185,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26187,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26215,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26279,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26295,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26297,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26384,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26387,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26423,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26472,44985), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 71485  inst.: 21640605 (ipc=352.0) sim_rate=208082 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:40:19 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(60,1,0) tid=(0,10,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(30,1,0) tid=(0,150,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(59,1,0) tid=(0,76,0)
GPGPU-Sim uArch: cycles simulated: 72985  inst.: 21892071 (ipc=342.1) sim_rate=208495 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:40:20 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(47,1,0) tid=(0,46,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(53,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(27,1,0) tid=(0,186,0)
GPGPU-Sim uArch: cycles simulated: 74485  inst.: 22190118 (ipc=334.8) sim_rate=209340 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:40:21 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(26,1,0) tid=(0,175,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(36,1,0) tid=(0,138,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(29,1,0) tid=(0,181,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(32,1,0) tid=(0,83,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(51,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(43,1,0) tid=(0,178,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30999,44985), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 75985  inst.: 22847231 (ipc=339.8) sim_rate=213525 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:40:22 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(26,1,0) tid=(0,172,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(62,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(63,1,0) tid=(0,148,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(61,1,0) tid=(0,192,0)
GPGPU-Sim uArch: cycles simulated: 76485  inst.: 23184354 (ipc=345.2) sim_rate=214669 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:40:23 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(60,1,0) tid=(0,124,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32021,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(53,1,0) tid=(0,219,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32386,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(39,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(28,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32669,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32727,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32935,44985), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(49,1,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 77985  inst.: 23688384 (ipc=344.7) sim_rate=217324 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:40:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33012,44985), 4 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(48,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(35,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (33632,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33875,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(40,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33996,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33998,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 78985  inst.: 23986144 (ipc=343.4) sim_rate=218055 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:40:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34049,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34150,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34244,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(58,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34367,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(28,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34738,44985), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(52,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35268,44985), 1 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(58,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35317,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 80485  inst.: 24413568 (ipc=340.9) sim_rate=219942 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:40:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35632,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35756,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35818,44985), 3 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(39,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35863,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35967,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36417,44985), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36453,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36470,44985), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(38,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36575,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36700,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36731,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36738,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36966,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37034,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37128,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37170,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37269,44985), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37756,44985), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37778,44985), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38024,44985), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 38025
gpu_sim_insn = 12312064
gpu_ipc =     323.7887
gpu_tot_sim_cycle = 83010
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     296.6405
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 107251
gpu_stall_icnt2sh    = 222293
gpu_total_sim_rate=219858

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 3410
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 9450
L1D_cache:
	L1D_cache_core[0]: Access = 6776, Miss = 6285, Miss_rate = 0.928, Pending_hits = 119, Reservation_fails = 34103
	L1D_cache_core[1]: Access = 6160, Miss = 5873, Miss_rate = 0.953, Pending_hits = 120, Reservation_fails = 34610
	L1D_cache_core[2]: Access = 5236, Miss = 4783, Miss_rate = 0.913, Pending_hits = 339, Reservation_fails = 28605
	L1D_cache_core[3]: Access = 5544, Miss = 5040, Miss_rate = 0.909, Pending_hits = 299, Reservation_fails = 29765
	L1D_cache_core[4]: Access = 4004, Miss = 3858, Miss_rate = 0.964, Pending_hits = 65, Reservation_fails = 28890
	L1D_cache_core[5]: Access = 4928, Miss = 4591, Miss_rate = 0.932, Pending_hits = 213, Reservation_fails = 29737
	L1D_cache_core[6]: Access = 4928, Miss = 4580, Miss_rate = 0.929, Pending_hits = 199, Reservation_fails = 30645
	L1D_cache_core[7]: Access = 4004, Miss = 3849, Miss_rate = 0.961, Pending_hits = 57, Reservation_fails = 28026
	L1D_cache_core[8]: Access = 6468, Miss = 6121, Miss_rate = 0.946, Pending_hits = 193, Reservation_fails = 34375
	L1D_cache_core[9]: Access = 4312, Miss = 4069, Miss_rate = 0.944, Pending_hits = 114, Reservation_fails = 28620
	L1D_cache_core[10]: Access = 5852, Miss = 5648, Miss_rate = 0.965, Pending_hits = 101, Reservation_fails = 33801
	L1D_cache_core[11]: Access = 4928, Miss = 4583, Miss_rate = 0.930, Pending_hits = 221, Reservation_fails = 29155
	L1D_cache_core[12]: Access = 4620, Miss = 4298, Miss_rate = 0.930, Pending_hits = 178, Reservation_fails = 29304
	L1D_cache_core[13]: Access = 4620, Miss = 4350, Miss_rate = 0.942, Pending_hits = 199, Reservation_fails = 28486
	L1D_cache_core[14]: Access = 6468, Miss = 6124, Miss_rate = 0.947, Pending_hits = 193, Reservation_fails = 33301
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 74052
	L1D_total_cache_miss_rate = 0.9392
	L1D_total_cache_pending_hits = 2610
	L1D_total_cache_reservation_fails = 461423
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0323
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3117
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2610
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 333982
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 127441
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440238
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3410
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9450
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 501404
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 41284
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3117
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3117
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 498287
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:784540	W0_Idle:178452	W0_Scoreboard:299350	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 330272 {8:41284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5614624 {136:41284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 674 
maxdqlatency = 0 
maxmflatency = 1476 
averagemflatency = 360 
max_icnt2mem_latency = 938 
max_icnt2sh_latency = 83009 
mrq_lat_table:24080 	1396 	1693 	3563 	9387 	11247 	10226 	4481 	633 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20938 	39922 	13106 	101 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	31065 	8889 	8467 	12567 	9010 	4160 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5402 	23067 	12295 	535 	0 	0 	0 	0 	0 	0 	0 	11603 	10532 	10633 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	96 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        21        13        16        16        16        22        16        18        16        20        16        14        12        21        20 
dram[1]:        16        16        15        16        14        13        21        20        18        19        20        18        26        15        16        20 
dram[2]:        14        18        14        21        20        16        21        14        19        18        15        18        26        14        16        14 
dram[3]:        20        16        14        17        13        18        21        18        21        18        18        19        24        19        14        14 
dram[4]:        20        16        14        22        15        16        23        16        18        13        26        15        20        16        28        18 
dram[5]:        20        20        16        14        13        16        14        18        25        20        15        15        14        12        15        21 
maximum service time to same row:
dram[0]:      3698      3459      3209      3406      4675      5706      4047      4089      3654      4392      3714      3551      7249      4156      3741      3820 
dram[1]:      6009      3879      5973      5131      5300      4899      3670      3617      4714      4998      3247      3625      4884      5126      3786      3819 
dram[2]:      4375      5256      3975      3459      5187      7848      3830      3731      3496      6050      3451      3790      4431      5754      4835      5212 
dram[3]:      4328      4029      3803      6122      4412      4765      2786      3411      4344      4123      3311      3666      5056      4501      3671      4559 
dram[4]:      4794      3684      3246      6033      4197      5013      3610      2463      7331      3420      2750      4031      3833      3553      3827      4523 
dram[5]:      6156      3665      3519      4898      5912      4031      2966      2625      4113      3965      4556      3518      4267      4530      3984      3525 
average row accesses per activate:
dram[0]:  3.081218  2.857798  2.846847  2.894495  2.677551  2.744939  2.783883  2.945525  2.673835  2.540000  2.659649  2.744444  2.727969  2.541667  2.947867  3.039604 
dram[1]:  3.320856  2.933649  2.821429  3.427808  2.884615  2.909483  2.910112  2.852399  2.938697  2.711744  2.855019  2.876405  2.830116  2.816794  3.108911  3.210256 
dram[2]:  3.014493  2.970588  2.861111  3.019048  2.921397  2.757322  2.852273  2.765343  3.173554  2.850575  2.956863  2.762590  2.909091  2.787645  3.362162  2.966346 
dram[3]:  2.784753  2.947115  2.826667  2.985782  2.672000  2.861472  2.709220  2.742754  2.814126  2.656028  2.968254  2.761905  2.727612  2.775194  3.039216  2.803653 
dram[4]:  2.875576  3.126829  2.875556  3.178218  2.787500  2.919492  3.074803  2.880150  2.837121  2.552288  2.786477  2.855513  3.008163  2.737037  3.082927  2.971698 
dram[5]:  2.767857  2.825688  3.093596  3.133663  2.794118  2.790984  2.677083  2.800738  2.879245  2.793358  2.794872  2.857678  2.778626  2.718518  2.995192  3.326203 
average row locality = 66723/23283 = 2.865739
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       329       346       342       340       347       368       416       411       398       415       419       406       388       400       347       340 
dram[1]:       340       341       343       346       358       360       418       420       412       410       422       419       396       397       346       346 
dram[2]:       345       331       334       343       358       352       405       418       417       400       411       424       400       386       341       341 
dram[3]:       345       336       345       339       357       351       417       408       411       404       411       412       398       385       341       341 
dram[4]:       339       353       353       347       353       376       421       415       397       428       433       404       399       402       346       346 
dram[5]:       338       340       340       341       357       368       416       416       411       410       418       419       396       401       345       340 
total reads: 36261
bank skew: 433/329 = 1.32
chip skew: 6112/6001 = 1.02
number of total write accesses:
dram[0]:       278       277       290       291       309       310       344       346       348       347       339       335       324       332       275       274 
dram[1]:       281       278       289       295       317       315       359       353       355       352       346       349       337       341       282       280 
dram[2]:       279       275       284       291       311       307       348       348       351       344       343       344       336       336       281       276 
dram[3]:       276       277       291       291       311       310       347       349       346       345       337       342       333       331       279       273 
dram[4]:       285       288       294       295       316       313       360       354       352       353       350       347       338       337       286       284 
dram[5]:       282       276       288       292       308       313       355       343       352       347       345       344       332       333       278       282 
total reads: 30462
bank skew: 360/273 = 1.32
chip skew: 5152/5019 = 1.03
average mf latency per bank:
dram[0]:        385       381       396       392       389       369       377       383       378       369       382       380       393       382       388       375
dram[1]:        408       387       447       395       421       383       411       388       404       375       409       386       412       388       416       391
dram[2]:        402       414       413       395       393       397       414       399       391       393       402       398       408       408       405       424
dram[3]:        379       391       387       401       377       384       382       384       371       376       380       389       375       383       384       374
dram[4]:        427       433       412       467       415       424       423       426       416       421       405       451       418       435       416       436
dram[5]:        422       399       403       394       391       376       409       396       398       392       399       401       409       394       417       414
maximum mf latency per bank:
dram[0]:        821      1135      1013      1233      1316      1041      1004       926      1116      1213      1063       917      1016       939      1162      1026
dram[1]:        877       869      1033       884       989       892       956       925       952       870       911       972      1074       966       959      1009
dram[2]:        844      1045       954      1055      1081      1149       968      1280      1028      1005       947      1115       980      1184      1006      1146
dram[3]:       1009       934      1019       968      1270       878      1174       911       915       881       976      1066       925       907       839       840
dram[4]:        935       956       948      1188      1476      1160      1054       995       920      1140       877      1056       983      1042      1044      1126
dram[5]:       1178       931       954      1013      1048      1031      1079      1095      1108       949       999      1103      1232      1110       923      1115

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=81044 n_act=3974 n_pre=3958 n_req=11031 n_rd=12024 n_write=8571 bw_util=0.3759
n_activity=79953 dram_eff=0.5152
bk0: 658a 90257i bk1: 692a 87319i bk2: 684a 85808i bk3: 680a 86303i bk4: 694a 84746i bk5: 736a 84980i bk6: 832a 81574i bk7: 822a 81144i bk8: 796a 83785i bk9: 830a 82181i bk10: 838a 81601i bk11: 812a 82835i bk12: 776a 83007i bk13: 800a 82394i bk14: 694a 85331i bk15: 680a 85376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.07369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=81221 n_act=3809 n_pre=3793 n_req=11203 n_rd=12148 n_write=8600 bw_util=0.3787
n_activity=80276 dram_eff=0.5169
bk0: 680a 89643i bk1: 682a 88817i bk2: 686a 86004i bk3: 692a 87102i bk4: 716a 85178i bk5: 720a 85275i bk6: 836a 81478i bk7: 840a 79375i bk8: 824a 83729i bk9: 820a 83617i bk10: 844a 81601i bk11: 838a 82146i bk12: 792a 82567i bk13: 794a 82444i bk14: 692a 85240i bk15: 692a 85929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.36575
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=81449 n_act=3787 n_pre=3771 n_req=11060 n_rd=12012 n_write=8552 bw_util=0.3754
n_activity=78419 dram_eff=0.5245
bk0: 690a 88197i bk1: 662a 88801i bk2: 668a 87378i bk3: 686a 86714i bk4: 716a 85543i bk5: 704a 85089i bk6: 810a 81408i bk7: 836a 80453i bk8: 834a 83900i bk9: 800a 83353i bk10: 822a 83074i bk11: 848a 81499i bk12: 800a 82690i bk13: 772a 81661i bk14: 682a 86162i bk15: 682a 85064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.33615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=81121 n_act=3931 n_pre=3915 n_req=11039 n_rd=12002 n_write=8602 bw_util=0.3761
n_activity=79087 dram_eff=0.521
bk0: 690a 88155i bk1: 672a 88202i bk2: 690a 87633i bk3: 678a 86226i bk4: 714a 84197i bk5: 702a 83969i bk6: 834a 80723i bk7: 816a 80415i bk8: 822a 83812i bk9: 808a 83353i bk10: 822a 83702i bk11: 824a 81937i bk12: 796a 82708i bk13: 770a 83007i bk14: 682a 85157i bk15: 682a 85637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.14317
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x800f3e00, atomic=0 1 entries : 0x7ef3c604d210 :  mf: uid=1041795, sid00:w31, part=4, addr=0x800f3e00, load , size=32, unknown  status = IN_PARTITION_DRAM (83007), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=80959 n_act=3891 n_pre=3875 n_req=11264 n_rd=12224 n_write=8622 bw_util=0.3805
n_activity=79712 dram_eff=0.523
bk0: 678a 87540i bk1: 706a 87328i bk2: 706a 86459i bk3: 694a 85969i bk4: 706a 85238i bk5: 752a 83892i bk6: 842a 80174i bk7: 830a 79941i bk8: 794a 83851i bk9: 856a 82044i bk10: 866a 81739i bk11: 808a 80768i bk12: 798a 81503i bk13: 804a 81094i bk14: 692a 84092i bk15: 692a 82503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.60572
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=109571 n_nop=81139 n_act=3891 n_pre=3875 n_req=11126 n_rd=12112 n_write=8554 bw_util=0.3772
n_activity=78895 dram_eff=0.5239
bk0: 676a 88426i bk1: 680a 88055i bk2: 680a 87174i bk3: 682a 85910i bk4: 714a 84921i bk5: 736a 85377i bk6: 832a 81034i bk7: 832a 81320i bk8: 822a 84059i bk9: 820a 83202i bk10: 836a 82925i bk11: 838a 81225i bk12: 792a 82802i bk13: 802a 81847i bk14: 690a 84401i bk15: 680a 85510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.24223

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6082, Miss = 2986, Miss_rate = 0.491, Pending_hits = 114, Reservation_fails = 638
L2_cache_bank[1]: Access = 6081, Miss = 3026, Miss_rate = 0.498, Pending_hits = 108, Reservation_fails = 404
L2_cache_bank[2]: Access = 6150, Miss = 3035, Miss_rate = 0.493, Pending_hits = 129, Reservation_fails = 608
L2_cache_bank[3]: Access = 6138, Miss = 3039, Miss_rate = 0.495, Pending_hits = 136, Reservation_fails = 269
L2_cache_bank[4]: Access = 6198, Miss = 3011, Miss_rate = 0.486, Pending_hits = 130, Reservation_fails = 504
L2_cache_bank[5]: Access = 6182, Miss = 2995, Miss_rate = 0.484, Pending_hits = 96, Reservation_fails = 256
L2_cache_bank[6]: Access = 6264, Miss = 3025, Miss_rate = 0.483, Pending_hits = 119, Reservation_fails = 296
L2_cache_bank[7]: Access = 6206, Miss = 2976, Miss_rate = 0.480, Pending_hits = 95, Reservation_fails = 263
L2_cache_bank[8]: Access = 6300, Miss = 3041, Miss_rate = 0.483, Pending_hits = 157, Reservation_fails = 940
L2_cache_bank[9]: Access = 6269, Miss = 3071, Miss_rate = 0.490, Pending_hits = 136, Reservation_fails = 1124
L2_cache_bank[10]: Access = 6203, Miss = 3021, Miss_rate = 0.487, Pending_hits = 161, Reservation_fails = 167
L2_cache_bank[11]: Access = 6189, Miss = 3035, Miss_rate = 0.490, Pending_hits = 154, Reservation_fails = 246
L2_total_cache_accesses = 74262
L2_total_cache_misses = 36261
L2_total_cache_miss_rate = 0.4883
L2_total_cache_pending_hits = 1535
L2_total_cache_reservation_fails = 5715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18661
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4037
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1473
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17586
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1208
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 377
L2_cache_data_port_util = 0.154
L2_cache_fill_port_util = 0.146

icnt_total_pkts_mem_to_simt=240208
icnt_total_pkts_simt_to_mem=164374
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.699
	minimum = 6
	maximum = 441
Network latency average = 18.6515
	minimum = 6
	maximum = 440
Slowest packet = 122308
Flit latency average = 16.709
	minimum = 6
	maximum = 419
Slowest flit = 338851
Fragmentation average = 0.096492
	minimum = 0
	maximum = 323
Injected packet rate average = 0.0703572
	minimum = 0.0480736 (at node 13)
	maximum = 0.0806049 (at node 0)
Accepted packet rate average = 0.0703572
	minimum = 0.0480736 (at node 13)
	maximum = 0.0806049 (at node 0)
Injected flit rate average = 0.191124
	minimum = 0.103616 (at node 13)
	maximum = 0.261644 (at node 21)
Accepted flit rate average= 0.191124
	minimum = 0.159579 (at node 13)
	maximum = 0.254911 (at node 0)
Injected packet length average = 2.71648
Accepted packet length average = 2.71648
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.1507 (2 samples)
	minimum = 6 (2 samples)
	maximum = 577 (2 samples)
Network latency average = 18.834 (2 samples)
	minimum = 6 (2 samples)
	maximum = 480 (2 samples)
Flit latency average = 16.8282 (2 samples)
	minimum = 6 (2 samples)
	maximum = 469.5 (2 samples)
Fragmentation average = 0.0875958 (2 samples)
	minimum = 0 (2 samples)
	maximum = 298 (2 samples)
Injected packet rate average = 0.0665841 (2 samples)
	minimum = 0.0442769 (2 samples)
	maximum = 0.0806937 (2 samples)
Accepted packet rate average = 0.0665841 (2 samples)
	minimum = 0.0442769 (2 samples)
	maximum = 0.0806937 (2 samples)
Injected flit rate average = 0.181335 (2 samples)
	minimum = 0.0955226 (2 samples)
	maximum = 0.251151 (2 samples)
Accepted flit rate average = 0.181335 (2 samples)
	minimum = 0.146823 (2 samples)
	maximum = 0.2611 (2 samples)
Injected packet size average = 2.7234 (2 samples)
Accepted packet size average = 2.7234 (2 samples)
Hops average = 1 (2 samples)
