/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from
 *    INTERNAL/fltg/xgs/tm/bcm56780_a0/bcm56780_a0_TM_SCHEDULER_CPU_PORT.map.ltl for
 *      bcm56780_a0
 *
 * Tool: $SDK/INTERNAL/fltg/bin/fltg
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#include <bcmlrd/bcmlrd_internal.h>
#include <bcmlrd/chip/bcmlrd_id.h>
#include <bcmlrd/chip/bcm56780_a0/bcm56780_a0_lrd_field_data.h>
#include <bcmlrd/chip/bcm56780_a0/bcm56780_a0_lrd_ltm_intf.h>
#include <bcmlrd/chip/bcm56780_a0/bcm56780_a0_lrd_xfrm_field_desc.h>
#include <bcmdrd/chip/bcm56780_a0_enum.h>
#include "bcmltd/chip/bcmltd_common_enumpool.h"
#include "bcm56780_a0_lrd_enumpool.h"
/* TM_SCHEDULER_CPU_PORT field init */
static const bcmlrd_field_data_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map_field_data_mmd[] = {
    { /* 0 WRR */
      .flags = 0,
      .min = &bcm56780_a0_lrd_ifd_is_true_0x0,
      .def = &bcm56780_a0_lrd_ifd_is_true_0x0,
      .max = &bcm56780_a0_lrd_ifd_is_true_0x1,
      .depth = 0,
      .width = 1,
      .edata = NULL,
    },
    { /* 1 WDRR_CREDITS */
      .flags = BCMLTD_FIELD_F_ENUM,
      .min = &bcm56780_a0_lrd_ifd_u32_0x0,
      .def = &bcm56780_a0_lrd_ifd_u32_0x0,
      .max = &bcm56780_a0_lrd_ifd_u32_0x3,
      .depth = 0,
      .width = 2,
      .edata = BCMLTD_COMMON_TM_SCHED_CPU_CREDIT_WDRR_T_DATA,
    },
    { /* 2 WRR_CREDITS */
      .flags = BCMLTD_FIELD_F_ENUM,
      .min = &bcm56780_a0_lrd_ifd_u32_0x0,
      .def = &bcm56780_a0_lrd_ifd_u32_0x0,
      .max = &bcm56780_a0_lrd_ifd_u32_0x3,
      .depth = 0,
      .width = 2,
      .edata = BCMLTD_COMMON_TM_SCHED_CPU_CREDIT_WRR_T_DATA,
    },
};
const bcmlrd_map_field_data_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map_field_data = {
    .fields = 3,
    .field = bcm56780_a0_lrd_tm_scheduler_cpu_port_map_field_data_mmd
};

static const bcmlrd_map_table_attr_t bcm56780_a0_lrd_tm_scheduler_cpu_portt_attr_entry[] = {
    { /* 0 */
        .key   = BCMLRD_MAP_TABLE_ATTRIBUTE_INTERACTIVE,
        .value = true,
    },
};

static const bcmlrd_map_attr_t bcm56780_a0_lrd_tm_scheduler_cpu_portt_attr_group = {
    .attributes = 1,
    .attr = bcm56780_a0_lrd_tm_scheduler_cpu_portt_attr_entry,
};

static const bcmlrd_map_entry_t bcm56780_a0_lrd_tm_scheduler_cpu_portt_mmu_qsch_cpu_port_config_map_entry[] = {
    { /* 0 */
        .entry_type = BCMLRD_MAP_ENTRY_MAPPED_VALUE,
        .desc = {
            .field_id  = ENABLE_WRRf,
            .field_idx = 0,
            .minbit    = 0,
            .maxbit    = 0,
            .entry_idx = 0,
            .reserved  = 0
        },
        .u = {
            .mapped = {
                .src = {
                    .field_id = TM_SCHEDULER_CPU_PORTt_WRRf,
                    .field_idx = 0,
                    .minbit    = 0,
                    .maxbit    = 0,
                    .entry_idx = 0,
                    .reserved  = 0
                }
            }
        },
    },
    { /* 1 */
        .entry_type = BCMLRD_MAP_ENTRY_MAPPED_VALUE,
        .desc = {
            .field_id  = WDRR_QUANTA_SELECTf,
            .field_idx = 0,
            .minbit    = 1,
            .maxbit    = 2,
            .entry_idx = 0,
            .reserved  = 0
        },
        .u = {
            .mapped = {
                .src = {
                    .field_id = TM_SCHEDULER_CPU_PORTt_WDRR_CREDITSf,
                    .field_idx = 0,
                    .minbit    = 0,
                    .maxbit    = 1,
                    .entry_idx = 0,
                    .reserved  = 0
                }
            }
        },
    },
    { /* 2 */
        .entry_type = BCMLRD_MAP_ENTRY_MAPPED_VALUE,
        .desc = {
            .field_id  = WDRR_QUANTA_SELECTf,
            .field_idx = 0,
            .minbit    = 1,
            .maxbit    = 2,
            .entry_idx = 0,
            .reserved  = 0
        },
        .u = {
            .mapped = {
                .src = {
                    .field_id = TM_SCHEDULER_CPU_PORTt_WRR_CREDITSf,
                    .field_idx = 0,
                    .minbit    = 0,
                    .maxbit    = 1,
                    .entry_idx = 0,
                    .reserved  = 0
                }
            }
        },
    },
};
const bcmlrd_field_selector_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map_select[] = {
    { /* Node:0, Type:ROOT, WRR */
        .selector_type = BCMLRD_FIELD_SELECTOR_TYPE_ROOT,
        .field_id = TM_SCHEDULER_CPU_PORTt_WRRf,
        .group_index = BCMLRD_INVALID_SELECTOR_INDEX,
        .entry_index = BCMLRD_INVALID_SELECTOR_INDEX,
        .selection_parent = BCMLRD_INVALID_SELECTOR_INDEX,
        .group = BCMLRD_INVALID_SELECTOR_INDEX,
        .selector_id = BCMLRD_INVALID_SELECTOR_INDEX,
        .selector_value = BCMLRD_INVALID_SELECTOR_INDEX
    },
    { /* Node:1, Type:Directmap, WDRR_CREDITS:MMU_QSCH_CPU_PORT_CONFIG.WDRR_QUANTA_SELECT */
        .selector_type = BCMLRD_FIELD_SELECTOR_TYPE_MAP_ENTRY,
        .field_id = TM_SCHEDULER_CPU_PORTt_WDRR_CREDITSf,
        .group_index = 0,
        .entry_index = 1,
        .selection_parent = 0,
        .group = 0,
        .selector_id = TM_SCHEDULER_CPU_PORTt_WRRf,
        .selector_value = 0
    },
    { /* Node:2, Type:Directmap, WRR_CREDITS:MMU_QSCH_CPU_PORT_CONFIG.WDRR_QUANTA_SELECT */
        .selector_type = BCMLRD_FIELD_SELECTOR_TYPE_MAP_ENTRY,
        .field_id = TM_SCHEDULER_CPU_PORTt_WRR_CREDITSf,
        .group_index = 0,
        .entry_index = 2,
        .selection_parent = 0,
        .group = 0,
        .selector_id = TM_SCHEDULER_CPU_PORTt_WRRf,
        .selector_value = 1
    },
};

const bcmlrd_field_selector_data_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map_select_data = {
    .num_field_selector = 3,
    .field_selector = bcm56780_a0_lrd_tm_scheduler_cpu_port_map_select,
};

static const bcmlrd_map_group_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map_group[] = {
    {
        .dest = {
            .kind = BCMLRD_MAP_PHYSICAL,
            .id = MMU_QSCH_CPU_PORT_CONFIGr,
        },
        .entries = 3,
        .entry = bcm56780_a0_lrd_tm_scheduler_cpu_portt_mmu_qsch_cpu_port_config_map_entry
    },
};
const bcmlrd_map_t bcm56780_a0_lrd_tm_scheduler_cpu_port_map = {
    .src_id = TM_SCHEDULER_CPU_PORTt,
    .field_data = &bcm56780_a0_lrd_tm_scheduler_cpu_port_map_field_data,
    .groups = 1,
    .group  = bcm56780_a0_lrd_tm_scheduler_cpu_port_map_group,
    .table_attr = &bcm56780_a0_lrd_tm_scheduler_cpu_portt_attr_group,
    .entry_ops = BCMLRD_MAP_TABLE_ENTRY_OPERATION_LOOKUP | BCMLRD_MAP_TABLE_ENTRY_OPERATION_TRAVERSE | BCMLRD_MAP_TABLE_ENTRY_OPERATION_INSERT | BCMLRD_MAP_TABLE_ENTRY_OPERATION_UPDATE | BCMLRD_MAP_TABLE_ENTRY_OPERATION_DELETE,
    .sel = &bcm56780_a0_lrd_tm_scheduler_cpu_port_map_select_data,
};
