<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-sa1100 › jornada720.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>jornada720.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-sa1100/jornada720.c</span>
<span class="cm"> *</span>
<span class="cm"> * HP Jornada720 init code</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Kristoffer Ericson &lt;Kristoffer.Ericson@gmail.com&gt;</span>
<span class="cm"> * Copyright (C) 2006 Filip Zyzniewski &lt;filip.zyzniewski@tefnet.pl&gt;</span>
<span class="cm"> *  Copyright (C) 2005 Michael Gernoth &lt;michael@gernoth.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/tty.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;video/s1d13xxxfb.h&gt;</span>

<span class="cp">#include &lt;asm/hardware/sa1111.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/flash.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/mach/serial_sa1100.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#include &quot;generic.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * HP Documentation referred in this file:</span>
<span class="cm"> * http://www.jlime.com/downloads/development/docs/jornada7xx/jornada720.txt</span>
<span class="cm"> */</span>

<span class="cm">/* line 110 of HP&#39;s doc */</span>
<span class="cp">#define TUCR_VAL	0x20000400</span>

<span class="cm">/* memory space (line 52 of HP&#39;s doc) */</span>
<span class="cp">#define SA1111REGSTART	0x40000000</span>
<span class="cp">#define SA1111REGLEN	0x00002000</span>
<span class="cp">#define EPSONREGSTART	0x48000000</span>
<span class="cp">#define EPSONREGLEN	0x00100000</span>
<span class="cp">#define EPSONFBSTART	0x48200000</span>
<span class="cm">/* 512kB framebuffer */</span>
<span class="cp">#define EPSONFBLEN	512*1024</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s1d13xxxfb_regval</span> <span class="n">s1d13xxxfb_initregs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* line 344 of HP&#39;s doc */</span>
	<span class="p">{</span><span class="mh">0x0001</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Miscellaneous Register</span>
	<span class="p">{</span><span class="mh">0x01FC</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Display Mode Register</span>
	<span class="p">{</span><span class="mh">0x0004</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// General IO Pins Configuration Register 0</span>
	<span class="p">{</span><span class="mh">0x0005</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// General IO Pins Configuration Register 1</span>
	<span class="p">{</span><span class="mh">0x0008</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// General IO Pins Control Register 0</span>
	<span class="p">{</span><span class="mh">0x0009</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// General IO Pins Control Register 1</span>
	<span class="p">{</span><span class="mh">0x0010</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// Memory Clock Configuration Register</span>
	<span class="p">{</span><span class="mh">0x0014</span><span class="p">,</span><span class="mh">0x11</span><span class="p">},</span>	<span class="c1">// LCD Pixel Clock Configuration Register</span>
	<span class="p">{</span><span class="mh">0x0018</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV Pixel Clock Configuration Register</span>
	<span class="p">{</span><span class="mh">0x001C</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// MediaPlug Clock Configuration Register</span>
	<span class="p">{</span><span class="mh">0x001E</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CPU To Memory Wait State Select Register</span>
	<span class="p">{</span><span class="mh">0x0020</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Memory Configuration Register</span>
	<span class="p">{</span><span class="mh">0x0021</span><span class="p">,</span><span class="mh">0x45</span><span class="p">},</span>	<span class="c1">// DRAM Refresh Rate Register</span>
	<span class="p">{</span><span class="mh">0x002A</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// DRAM Timings Control Register 0</span>
	<span class="p">{</span><span class="mh">0x002B</span><span class="p">,</span><span class="mh">0x03</span><span class="p">},</span>	<span class="c1">// DRAM Timings Control Register 1</span>
	<span class="p">{</span><span class="mh">0x0030</span><span class="p">,</span><span class="mh">0x1c</span><span class="p">},</span>	<span class="c1">// Panel Type Register</span>
	<span class="p">{</span><span class="mh">0x0031</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// MOD Rate Register</span>
	<span class="p">{</span><span class="mh">0x0032</span><span class="p">,</span><span class="mh">0x4F</span><span class="p">},</span>	<span class="c1">// LCD Horizontal Display Width Register</span>
	<span class="p">{</span><span class="mh">0x0034</span><span class="p">,</span><span class="mh">0x07</span><span class="p">},</span>	<span class="c1">// LCD Horizontal Non-Display Period Register</span>
	<span class="p">{</span><span class="mh">0x0035</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// TFT FPLINE Start Position Register</span>
	<span class="p">{</span><span class="mh">0x0036</span><span class="p">,</span><span class="mh">0x0B</span><span class="p">},</span>	<span class="c1">// TFT FPLINE Pulse Width Register</span>
	<span class="p">{</span><span class="mh">0x0038</span><span class="p">,</span><span class="mh">0xEF</span><span class="p">},</span>	<span class="c1">// LCD Vertical Display Height Register 0</span>
	<span class="p">{</span><span class="mh">0x0039</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Vertical Display Height Register 1</span>
	<span class="p">{</span><span class="mh">0x003A</span><span class="p">,</span><span class="mh">0x13</span><span class="p">},</span>	<span class="c1">// LCD Vertical Non-Display Period Register</span>
	<span class="p">{</span><span class="mh">0x003B</span><span class="p">,</span><span class="mh">0x0B</span><span class="p">},</span>	<span class="c1">// TFT FPFRAME Start Position Register</span>
	<span class="p">{</span><span class="mh">0x003C</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// TFT FPFRAME Pulse Width Register</span>
	<span class="p">{</span><span class="mh">0x0040</span><span class="p">,</span><span class="mh">0x05</span><span class="p">},</span>	<span class="c1">// LCD Display Mode Register (2:4bpp,3:8bpp,5:16bpp)</span>
	<span class="p">{</span><span class="mh">0x0041</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Miscellaneous Register</span>
	<span class="p">{</span><span class="mh">0x0042</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Display Start Address Register 0</span>
	<span class="p">{</span><span class="mh">0x0043</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Display Start Address Register 1</span>
	<span class="p">{</span><span class="mh">0x0044</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Display Start Address Register 2</span>
	<span class="p">{</span><span class="mh">0x0046</span><span class="p">,</span><span class="mh">0x80</span><span class="p">},</span>	<span class="c1">// LCD Memory Address Offset Register 0</span>
	<span class="p">{</span><span class="mh">0x0047</span><span class="p">,</span><span class="mh">0x02</span><span class="p">},</span>	<span class="c1">// LCD Memory Address Offset Register 1</span>
	<span class="p">{</span><span class="mh">0x0048</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Pixel Panning Register</span>
	<span class="p">{</span><span class="mh">0x004A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Display FIFO High Threshold Control Register</span>
	<span class="p">{</span><span class="mh">0x004B</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Display FIFO Low Threshold Control Register</span>
	<span class="p">{</span><span class="mh">0x0050</span><span class="p">,</span><span class="mh">0x4F</span><span class="p">},</span>	<span class="c1">// CRT/TV Horizontal Display Width Register</span>
	<span class="p">{</span><span class="mh">0x0052</span><span class="p">,</span><span class="mh">0x13</span><span class="p">},</span>	<span class="c1">// CRT/TV Horizontal Non-Display Period Register</span>
	<span class="p">{</span><span class="mh">0x0053</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV HRTC Start Position Register</span>
	<span class="p">{</span><span class="mh">0x0054</span><span class="p">,</span><span class="mh">0x0B</span><span class="p">},</span>	<span class="c1">// CRT/TV HRTC Pulse Width Register</span>
	<span class="p">{</span><span class="mh">0x0056</span><span class="p">,</span><span class="mh">0xDF</span><span class="p">},</span>	<span class="c1">// CRT/TV Vertical Display Height Register 0</span>
	<span class="p">{</span><span class="mh">0x0057</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV Vertical Display Height Register 1</span>
	<span class="p">{</span><span class="mh">0x0058</span><span class="p">,</span><span class="mh">0x2B</span><span class="p">},</span>	<span class="c1">// CRT/TV Vertical Non-Display Period Register</span>
	<span class="p">{</span><span class="mh">0x0059</span><span class="p">,</span><span class="mh">0x09</span><span class="p">},</span>	<span class="c1">// CRT/TV VRTC Start Position Register</span>
	<span class="p">{</span><span class="mh">0x005A</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV VRTC Pulse Width Register</span>
	<span class="p">{</span><span class="mh">0x005B</span><span class="p">,</span><span class="mh">0x10</span><span class="p">},</span>	<span class="c1">// TV Output Control Register</span>
	<span class="p">{</span><span class="mh">0x0060</span><span class="p">,</span><span class="mh">0x03</span><span class="p">},</span>	<span class="c1">// CRT/TV Display Mode Register (2:4bpp,3:8bpp,5:16bpp)</span>
	<span class="p">{</span><span class="mh">0x0062</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Display Start Address Register 0</span>
	<span class="p">{</span><span class="mh">0x0063</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Display Start Address Register 1</span>
	<span class="p">{</span><span class="mh">0x0064</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Display Start Address Register 2</span>
	<span class="p">{</span><span class="mh">0x0066</span><span class="p">,</span><span class="mh">0x40</span><span class="p">},</span>	<span class="c1">// CRT/TV Memory Address Offset Register 0</span>
	<span class="p">{</span><span class="mh">0x0067</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV Memory Address Offset Register 1</span>
	<span class="p">{</span><span class="mh">0x0068</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Pixel Panning Register</span>
	<span class="p">{</span><span class="mh">0x006A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Display FIFO High Threshold Control Register</span>
	<span class="p">{</span><span class="mh">0x006B</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Display FIFO Low Threshold Control Register</span>
	<span class="p">{</span><span class="mh">0x0070</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Control Register</span>
	<span class="p">{</span><span class="mh">0x0071</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Start Address Register</span>
	<span class="p">{</span><span class="mh">0x0072</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Cursor X Position Register 0</span>
	<span class="p">{</span><span class="mh">0x0073</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Cursor X Position Register 1</span>
	<span class="p">{</span><span class="mh">0x0074</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Cursor Y Position Register 0</span>
	<span class="p">{</span><span class="mh">0x0075</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Cursor Y Position Register 1</span>
	<span class="p">{</span><span class="mh">0x0076</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Blue Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x0077</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Green Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x0078</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Red Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x007A</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Blue Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x007B</span><span class="p">,</span><span class="mh">0x3F</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Green Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x007C</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor Red Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x007E</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// LCD Ink/Cursor FIFO Threshold Register</span>
	<span class="p">{</span><span class="mh">0x0080</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Control Register</span>
	<span class="p">{</span><span class="mh">0x0081</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Start Address Register</span>
	<span class="p">{</span><span class="mh">0x0082</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Cursor X Position Register 0</span>
	<span class="p">{</span><span class="mh">0x0083</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Cursor X Position Register 1</span>
	<span class="p">{</span><span class="mh">0x0084</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Cursor Y Position Register 0</span>
	<span class="p">{</span><span class="mh">0x0085</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Cursor Y Position Register 1</span>
	<span class="p">{</span><span class="mh">0x0086</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Blue Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x0087</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Green Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x0088</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Red Color 0 Register</span>
	<span class="p">{</span><span class="mh">0x008A</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Blue Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x008B</span><span class="p">,</span><span class="mh">0x3F</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Green Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x008C</span><span class="p">,</span><span class="mh">0x1F</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor Red Color 1 Register</span>
	<span class="p">{</span><span class="mh">0x008E</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CRT/TV Ink/Cursor FIFO Threshold Register</span>
	<span class="p">{</span><span class="mh">0x0100</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Control Register 0</span>
	<span class="p">{</span><span class="mh">0x0101</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Control Register 1</span>
	<span class="p">{</span><span class="mh">0x0102</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt ROP Code/Color Expansion Register</span>
	<span class="p">{</span><span class="mh">0x0103</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Operation Register</span>
	<span class="p">{</span><span class="mh">0x0104</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Source Start Address Register 0</span>
	<span class="p">{</span><span class="mh">0x0105</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Source Start Address Register 1</span>
	<span class="p">{</span><span class="mh">0x0106</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Source Start Address Register 2</span>
	<span class="p">{</span><span class="mh">0x0108</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Destination Start Address Register 0</span>
	<span class="p">{</span><span class="mh">0x0109</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Destination Start Address Register 1</span>
	<span class="p">{</span><span class="mh">0x010A</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Destination Start Address Register 2</span>
	<span class="p">{</span><span class="mh">0x010C</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Memory Address Offset Register 0</span>
	<span class="p">{</span><span class="mh">0x010D</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Memory Address Offset Register 1</span>
	<span class="p">{</span><span class="mh">0x0110</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Width Register 0</span>
	<span class="p">{</span><span class="mh">0x0111</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Width Register 1</span>
	<span class="p">{</span><span class="mh">0x0112</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Height Register 0</span>
	<span class="p">{</span><span class="mh">0x0113</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Height Register 1</span>
	<span class="p">{</span><span class="mh">0x0114</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Background Color Register 0</span>
	<span class="p">{</span><span class="mh">0x0115</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Background Color Register 1</span>
	<span class="p">{</span><span class="mh">0x0118</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Foreground Color Register 0</span>
	<span class="p">{</span><span class="mh">0x0119</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// BitBlt Foreground Color Register 1</span>
	<span class="p">{</span><span class="mh">0x01E0</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Look-Up Table Mode Register</span>
	<span class="p">{</span><span class="mh">0x01E2</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Look-Up Table Address Register</span>
	<span class="cm">/* not sure, wouldn&#39;t like to mess with the driver */</span>
	<span class="p">{</span><span class="mh">0x01E4</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Look-Up Table Data Register</span>
	<span class="cm">/* jornada doc says 0x00, but I trust the driver */</span>
	<span class="p">{</span><span class="mh">0x01F0</span><span class="p">,</span><span class="mh">0x10</span><span class="p">},</span>	<span class="c1">// Power Save Configuration Register</span>
	<span class="p">{</span><span class="mh">0x01F1</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// Power Save Status Register</span>
	<span class="p">{</span><span class="mh">0x01F4</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span>	<span class="c1">// CPU-to-Memory Access Watchdog Timer Register</span>
	<span class="p">{</span><span class="mh">0x01FC</span><span class="p">,</span><span class="mh">0x01</span><span class="p">},</span>	<span class="c1">// Display Mode Register(0x01:LCD, 0x02:CRT, 0x03:LCD&amp;CRT)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s1d13xxxfb_pdata</span> <span class="n">s1d13xxxfb_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">initregs</span>		<span class="o">=</span> <span class="n">s1d13xxxfb_initregs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">initregssize</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s1d13xxxfb_initregs</span><span class="p">),</span>
	<span class="p">.</span><span class="n">platform_init_video</span>	<span class="o">=</span> <span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">s1d13xxxfb_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">EPSONFBSTART</span><span class="p">,</span> <span class="n">EPSONFBLEN</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">EPSONREGSTART</span><span class="p">,</span> <span class="n">EPSONREGLEN</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">s1d13xxxfb_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">S1D_DEVICENAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s1d13xxxfb_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s1d13xxxfb_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">s1d13xxxfb_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sa1111_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">SA1111REGSTART</span><span class="p">,</span> <span class="n">SA1111REGLEN</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_IRQ</span><span class="p">(</span><span class="n">IRQ_GPIO1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sa1111_platform_data</span> <span class="n">sa1111_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">disable_devs</span>	<span class="o">=</span> <span class="n">SA1111_DEVID_PS2_MSE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u64</span> <span class="n">sa1111_dmamask</span> <span class="o">=</span> <span class="mh">0xffffffffUL</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">sa1111_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sa1111&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dma_mask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sa1111_dmamask</span><span class="p">,</span>
		<span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sa1111_info</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sa1111_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sa1111_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jornada_ssp_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;jornada_ssp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jornada_kbd_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;jornada720_kbd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jornada_ts_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;jornada_ts&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">sa1111_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jornada_ssp_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s1d13xxxfb_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jornada_kbd_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jornada_ts_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">jornada720_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_jornada720</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* we want to use gpio20 as input to drive the clock of our uart 3 */</span>
		<span class="n">GPDR</span> <span class="o">|=</span> <span class="n">GPIO_GPIO20</span><span class="p">;</span>	<span class="cm">/* Clear gpio20 pin as input */</span>
		<span class="n">TUCR</span> <span class="o">=</span> <span class="n">TUCR_VAL</span><span class="p">;</span>
		<span class="n">GPSR</span> <span class="o">=</span> <span class="n">GPIO_GPIO20</span><span class="p">;</span>	<span class="cm">/* start gpio20 pin */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">GPCR</span> <span class="o">=</span> <span class="n">GPIO_GPIO20</span><span class="p">;</span>	<span class="cm">/* stop gpio20 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="n">GPSR</span> <span class="o">=</span> <span class="n">GPIO_GPIO20</span><span class="p">;</span>	<span class="cm">/* restart gpio20 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>		<span class="cm">/* give it some time to restart */</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">devices</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">devices</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">jornada720_init</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">jornada720_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* Epson registers */</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="mh">0xf0000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">EPSONREGSTART</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">EPSONREGLEN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span> <span class="p">{</span>	<span class="cm">/* Epson frame buffer */</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="mh">0xf1000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">EPSONFBSTART</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">EPSONFBLEN</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">jornada720_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sa1100_map_io</span><span class="p">();</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">jornada720_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jornada720_io_desc</span><span class="p">));</span>

	<span class="n">sa1100_register_uart</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">sa1100_register_uart</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">jornada720_partitions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 boot firmware&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x00040000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask_flags</span>	<span class="o">=</span> <span class="n">MTD_WRITEABLE</span><span class="p">,</span> <span class="cm">/* force read-only */</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 kernel&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x000c0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00040000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 params&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x00040000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00100000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 initrd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x00100000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00140000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 root cramfs&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x00300000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00240000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 usr cramfs&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mh">0x00800000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00540000</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;JORNADA720 usr local&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* will expand to the end of the flash */</span>
		<span class="p">.</span><span class="n">offset</span>		<span class="o">=</span> <span class="mh">0x00d00000</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">jornada720_set_vpp</span><span class="p">(</span><span class="kt">int</span> <span class="n">vpp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vpp</span><span class="p">)</span>
		<span class="cm">/* enabling flash write (line 470 of HP&#39;s doc) */</span>
		<span class="n">PPSR</span> <span class="o">|=</span> <span class="n">PPC_LDD7</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="cm">/* disabling flash write (line 470 of HP&#39;s doc) */</span>
		<span class="n">PPSR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PPC_LDD7</span><span class="p">;</span>
	<span class="n">PPDR</span> <span class="o">|=</span> <span class="n">PPC_LDD7</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">flash_platform_data</span> <span class="n">jornada720_flash_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map_name</span>	<span class="o">=</span> <span class="s">&quot;cfi_probe&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_vpp</span>	<span class="o">=</span> <span class="n">jornada720_set_vpp</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parts</span>		<span class="o">=</span> <span class="n">jornada720_partitions</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_parts</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jornada720_partitions</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">jornada720_flash_resource</span> <span class="o">=</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">SA1100_CS0_PHYS</span><span class="p">,</span> <span class="n">SZ_32M</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">jornada720_mach_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sa11x0_register_mtd</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jornada720_flash_data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">jornada720_flash_resource</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MACHINE_START</span><span class="p">(</span><span class="n">JORNADA720</span><span class="p">,</span> <span class="s">&quot;HP Jornada 720&quot;</span><span class="p">)</span>
	<span class="cm">/* Maintainer: Kristoffer Ericson &lt;Kristoffer.Ericson@gmail.com&gt; */</span>
	<span class="p">.</span><span class="n">atag_offset</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span> <span class="n">jornada720_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_irqs</span>	<span class="o">=</span> <span class="n">SA1100_NR_IRQS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span> <span class="n">sa1100_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">sa1100_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span> <span class="n">jornada720_mach_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_late</span>	<span class="o">=</span> <span class="n">sa11x0_init_late</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SA1111</span>
	<span class="p">.</span><span class="n">dma_zone_size</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span> <span class="n">sa11x0_restart</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
