INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/BCD/BCD.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/BCD/BCD.srcs/sim_1/new/BCD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_tb
