#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fb98c6cc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001fb98d02a00_0 .net "PC", 31 0, L_000001fb98d93010;  1 drivers
v000001fb98d020a0_0 .net "cycles_consumed", 31 0, v000001fb98d03c20_0;  1 drivers
v000001fb98d02d20_0 .var "input_clk", 0 0;
v000001fb98d02fa0_0 .var "rst", 0 0;
S_000001fb98a99f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001fb98c6cc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001fb98c42240 .functor NOR 1, v000001fb98d02d20_0, v000001fb98cf0d30_0, C4<0>, C4<0>;
L_000001fb98c41b40 .functor AND 1, v000001fb98cd54b0_0, v000001fb98cd5370_0, C4<1>, C4<1>;
L_000001fb98c41600 .functor AND 1, L_000001fb98c41b40, L_000001fb98d03040, C4<1>, C4<1>;
L_000001fb98c41280 .functor AND 1, v000001fb98cc54f0_0, v000001fb98cc4c30_0, C4<1>, C4<1>;
L_000001fb98c40db0 .functor AND 1, L_000001fb98c41280, L_000001fb98d03180, C4<1>, C4<1>;
L_000001fb98c412f0 .functor AND 1, v000001fb98cf1e10_0, v000001fb98cf0bf0_0, C4<1>, C4<1>;
L_000001fb98c417c0 .functor AND 1, L_000001fb98c412f0, L_000001fb98d03220, C4<1>, C4<1>;
L_000001fb98c41d70 .functor AND 1, v000001fb98cd54b0_0, v000001fb98cd5370_0, C4<1>, C4<1>;
L_000001fb98c42400 .functor AND 1, L_000001fb98c41d70, L_000001fb98d03540, C4<1>, C4<1>;
L_000001fb98c41d00 .functor AND 1, v000001fb98cc54f0_0, v000001fb98cc4c30_0, C4<1>, C4<1>;
L_000001fb98c42080 .functor AND 1, L_000001fb98c41d00, L_000001fb98d037c0, C4<1>, C4<1>;
L_000001fb98c41de0 .functor AND 1, v000001fb98cf1e10_0, v000001fb98cf0bf0_0, C4<1>, C4<1>;
L_000001fb98c41fa0 .functor AND 1, L_000001fb98c41de0, L_000001fb98d03900, C4<1>, C4<1>;
L_000001fb98d0ae50 .functor NOT 1, L_000001fb98c42240, C4<0>, C4<0>, C4<0>;
L_000001fb98d0a130 .functor NOT 1, L_000001fb98c42240, C4<0>, C4<0>, C4<0>;
L_000001fb98d14490 .functor NOT 1, L_000001fb98c42240, C4<0>, C4<0>, C4<0>;
L_000001fb98d14ea0 .functor NOT 1, L_000001fb98c42240, C4<0>, C4<0>, C4<0>;
L_000001fb98d14f10 .functor NOT 1, L_000001fb98c42240, C4<0>, C4<0>, C4<0>;
L_000001fb98d93010 .functor BUFZ 32, v000001fb98ceed50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98cf26d0_0 .net "EX1_ALU_OPER1", 31 0, L_000001fb98d0b400;  1 drivers
v000001fb98cf2c70_0 .net "EX1_ALU_OPER2", 31 0, L_000001fb98d13b60;  1 drivers
v000001fb98cf2590_0 .net "EX1_PC", 31 0, v000001fb98cd1e50_0;  1 drivers
v000001fb98cf2810_0 .net "EX1_PFC", 31 0, v000001fb98cd1db0_0;  1 drivers
v000001fb98cf28b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001fb98d07a00;  1 drivers
v000001fb98cf29f0_0 .net "EX1_forward_to_B", 31 0, v000001fb98cd34d0_0;  1 drivers
v000001fb98cf2a90_0 .net "EX1_is_beq", 0 0, v000001fb98cd2990_0;  1 drivers
v000001fb98cf2b30_0 .net "EX1_is_bne", 0 0, v000001fb98cd2710_0;  1 drivers
v000001fb98ceb830_0 .net "EX1_is_jal", 0 0, v000001fb98cd3610_0;  1 drivers
v000001fb98cec550_0 .net "EX1_is_jr", 0 0, v000001fb98cd3c50_0;  1 drivers
v000001fb98ceca50_0 .net "EX1_is_oper2_immed", 0 0, v000001fb98cd4150_0;  1 drivers
v000001fb98cece10_0 .net "EX1_memread", 0 0, v000001fb98cd2e90_0;  1 drivers
v000001fb98ced310_0 .net "EX1_memwrite", 0 0, v000001fb98cd4330_0;  1 drivers
v000001fb98cebfb0_0 .net "EX1_opcode", 11 0, v000001fb98cd1f90_0;  1 drivers
v000001fb98ced3b0_0 .net "EX1_predicted", 0 0, v000001fb98cd31b0_0;  1 drivers
v000001fb98ceb150_0 .net "EX1_rd_ind", 4 0, v000001fb98cd23f0_0;  1 drivers
v000001fb98cec370_0 .net "EX1_rd_indzero", 0 0, v000001fb98cd3750_0;  1 drivers
v000001fb98ceb510_0 .net "EX1_regwrite", 0 0, v000001fb98cd2170_0;  1 drivers
v000001fb98cec870_0 .net "EX1_rs1", 31 0, v000001fb98cd3a70_0;  1 drivers
v000001fb98cebe70_0 .net "EX1_rs1_ind", 4 0, v000001fb98cd27b0_0;  1 drivers
v000001fb98ceaf70_0 .net "EX1_rs2", 31 0, v000001fb98cd2cb0_0;  1 drivers
v000001fb98ceb970_0 .net "EX1_rs2_ind", 4 0, v000001fb98cd37f0_0;  1 drivers
v000001fb98cebf10_0 .net "EX1_rs2_out", 31 0, L_000001fb98d13310;  1 drivers
v000001fb98cecf50_0 .net "EX2_ALU_OPER1", 31 0, v000001fb98cd4470_0;  1 drivers
v000001fb98cead90_0 .net "EX2_ALU_OPER2", 31 0, v000001fb98cd4fb0_0;  1 drivers
v000001fb98cecaf0_0 .net "EX2_ALU_OUT", 31 0, L_000001fb98d089a0;  1 drivers
v000001fb98ced450_0 .net "EX2_PC", 31 0, v000001fb98cd4790_0;  1 drivers
v000001fb98ced090_0 .net "EX2_PFC_to_IF", 31 0, v000001fb98cd4bf0_0;  1 drivers
v000001fb98ceae30_0 .net "EX2_forward_to_B", 31 0, v000001fb98cd55f0_0;  1 drivers
v000001fb98ceb0b0_0 .net "EX2_is_beq", 0 0, v000001fb98cd46f0_0;  1 drivers
v000001fb98ced4f0_0 .net "EX2_is_bne", 0 0, v000001fb98cd4970_0;  1 drivers
v000001fb98cec4b0_0 .net "EX2_is_jal", 0 0, v000001fb98cd4c90_0;  1 drivers
v000001fb98cec910_0 .net "EX2_is_jr", 0 0, v000001fb98cd4d30_0;  1 drivers
v000001fb98cec690_0 .net "EX2_is_oper2_immed", 0 0, v000001fb98cd5190_0;  1 drivers
v000001fb98cecc30_0 .net "EX2_memread", 0 0, v000001fb98cd4dd0_0;  1 drivers
v000001fb98ceaed0_0 .net "EX2_memwrite", 0 0, v000001fb98cd4e70_0;  1 drivers
v000001fb98ceb1f0_0 .net "EX2_opcode", 11 0, v000001fb98cd5a50_0;  1 drivers
v000001fb98ceb3d0_0 .net "EX2_predicted", 0 0, v000001fb98cd4f10_0;  1 drivers
v000001fb98ced130_0 .net "EX2_rd_ind", 4 0, v000001fb98cd5690_0;  1 drivers
v000001fb98ceceb0_0 .net "EX2_rd_indzero", 0 0, v000001fb98cd5370_0;  1 drivers
v000001fb98ceb8d0_0 .net "EX2_regwrite", 0 0, v000001fb98cd54b0_0;  1 drivers
v000001fb98ced1d0_0 .net "EX2_rs1", 31 0, v000001fb98cd5730_0;  1 drivers
v000001fb98cec5f0_0 .net "EX2_rs1_ind", 4 0, v000001fb98cd57d0_0;  1 drivers
v000001fb98ceb650_0 .net "EX2_rs2_ind", 4 0, v000001fb98cd5870_0;  1 drivers
v000001fb98cec730_0 .net "EX2_rs2_out", 31 0, v000001fb98cd5910_0;  1 drivers
v000001fb98cebbf0_0 .net "ID_INST", 31 0, v000001fb98cde2a0_0;  1 drivers
v000001fb98ceb5b0_0 .net "ID_PC", 31 0, v000001fb98cde5c0_0;  1 drivers
v000001fb98ceb010_0 .net "ID_PFC_to_EX", 31 0, L_000001fb98d05160;  1 drivers
v000001fb98ceb6f0_0 .net "ID_PFC_to_IF", 31 0, L_000001fb98d04da0;  1 drivers
v000001fb98ceb290_0 .net "ID_forward_to_B", 31 0, L_000001fb98d05d40;  1 drivers
v000001fb98cec9b0_0 .net "ID_is_beq", 0 0, L_000001fb98d06420;  1 drivers
v000001fb98cecff0_0 .net "ID_is_bne", 0 0, L_000001fb98d05a20;  1 drivers
v000001fb98ceb470_0 .net "ID_is_j", 0 0, L_000001fb98d08860;  1 drivers
v000001fb98cebdd0_0 .net "ID_is_jal", 0 0, L_000001fb98d07c80;  1 drivers
v000001fb98ced270_0 .net "ID_is_jr", 0 0, L_000001fb98d064c0;  1 drivers
v000001fb98ceb330_0 .net "ID_is_oper2_immed", 0 0, L_000001fb98d0aec0;  1 drivers
v000001fb98ceb790_0 .net "ID_memread", 0 0, L_000001fb98d07d20;  1 drivers
v000001fb98cec050_0 .net "ID_memwrite", 0 0, L_000001fb98d06920;  1 drivers
v000001fb98ceba10_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  1 drivers
v000001fb98cec0f0_0 .net "ID_predicted", 0 0, v000001fb98cd8260_0;  1 drivers
v000001fb98cec190_0 .net "ID_rd_ind", 4 0, v000001fb98cee350_0;  1 drivers
v000001fb98cec7d0_0 .net "ID_regwrite", 0 0, L_000001fb98d078c0;  1 drivers
v000001fb98cebab0_0 .net "ID_rs1", 31 0, v000001fb98cdc220_0;  1 drivers
v000001fb98cecb90_0 .net "ID_rs1_ind", 4 0, v000001fb98cee490_0;  1 drivers
v000001fb98cebb50_0 .net "ID_rs2", 31 0, v000001fb98cdda80_0;  1 drivers
v000001fb98cebc90_0 .net "ID_rs2_ind", 4 0, v000001fb98cedef0_0;  1 drivers
v000001fb98cec230_0 .net "IF_INST", 31 0, L_000001fb98d096b0;  1 drivers
v000001fb98cec2d0_0 .net "IF_pc", 31 0, v000001fb98ceed50_0;  1 drivers
v000001fb98cebd30_0 .net "MEM_ALU_OUT", 31 0, v000001fb98cc4730_0;  1 drivers
v000001fb98ceccd0_0 .net "MEM_Data_mem_out", 31 0, v000001fb98cf1c30_0;  1 drivers
v000001fb98cec410_0 .net "MEM_memread", 0 0, v000001fb98cc47d0_0;  1 drivers
v000001fb98cecd70_0 .net "MEM_memwrite", 0 0, v000001fb98cc51d0_0;  1 drivers
v000001fb98d01b00_0 .net "MEM_opcode", 11 0, v000001fb98cc53b0_0;  1 drivers
v000001fb98d01740_0 .net "MEM_rd_ind", 4 0, v000001fb98cc5a90_0;  1 drivers
v000001fb98d017e0_0 .net "MEM_rd_indzero", 0 0, v000001fb98cc4c30_0;  1 drivers
v000001fb98d01560_0 .net "MEM_regwrite", 0 0, v000001fb98cc54f0_0;  1 drivers
v000001fb98d02780_0 .net "MEM_rs2", 31 0, v000001fb98cc5630_0;  1 drivers
v000001fb98d03a40_0 .net "PC", 31 0, L_000001fb98d93010;  alias, 1 drivers
v000001fb98d03360_0 .net "STALL_ID1_FLUSH", 0 0, v000001fb98cd8580_0;  1 drivers
v000001fb98d025a0_0 .net "STALL_ID2_FLUSH", 0 0, v000001fb98cd81c0_0;  1 drivers
v000001fb98d01ce0_0 .net "STALL_IF_FLUSH", 0 0, v000001fb98cd9980_0;  1 drivers
v000001fb98d02640_0 .net "WB_ALU_OUT", 31 0, v000001fb98cf05b0_0;  1 drivers
v000001fb98d030e0_0 .net "WB_Data_mem_out", 31 0, v000001fb98cf0650_0;  1 drivers
v000001fb98d02320_0 .net "WB_memread", 0 0, v000001fb98cf0790_0;  1 drivers
v000001fb98d02460_0 .net "WB_rd_ind", 4 0, v000001fb98cf0830_0;  1 drivers
v000001fb98d02dc0_0 .net "WB_rd_indzero", 0 0, v000001fb98cf0bf0_0;  1 drivers
v000001fb98d03860_0 .net "WB_regwrite", 0 0, v000001fb98cf1e10_0;  1 drivers
v000001fb98d01880_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  1 drivers
v000001fb98d02be0_0 .net *"_ivl_1", 0 0, L_000001fb98c41b40;  1 drivers
v000001fb98d03ae0_0 .net *"_ivl_13", 0 0, L_000001fb98c412f0;  1 drivers
v000001fb98d01600_0 .net *"_ivl_14", 0 0, L_000001fb98d03220;  1 drivers
v000001fb98d039a0_0 .net *"_ivl_19", 0 0, L_000001fb98c41d70;  1 drivers
v000001fb98d01920_0 .net *"_ivl_2", 0 0, L_000001fb98d03040;  1 drivers
v000001fb98d032c0_0 .net *"_ivl_20", 0 0, L_000001fb98d03540;  1 drivers
v000001fb98d02aa0_0 .net *"_ivl_25", 0 0, L_000001fb98c41d00;  1 drivers
v000001fb98d021e0_0 .net *"_ivl_26", 0 0, L_000001fb98d037c0;  1 drivers
v000001fb98d03720_0 .net *"_ivl_31", 0 0, L_000001fb98c41de0;  1 drivers
v000001fb98d02500_0 .net *"_ivl_32", 0 0, L_000001fb98d03900;  1 drivers
v000001fb98d03cc0_0 .net *"_ivl_40", 31 0, L_000001fb98d07be0;  1 drivers
L_000001fb98d20c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98d026e0_0 .net *"_ivl_43", 26 0, L_000001fb98d20c58;  1 drivers
L_000001fb98d20ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98d016a0_0 .net/2u *"_ivl_44", 31 0, L_000001fb98d20ca0;  1 drivers
v000001fb98d019c0_0 .net *"_ivl_52", 31 0, L_000001fb98d80990;  1 drivers
L_000001fb98d20d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98d01e20_0 .net *"_ivl_55", 26 0, L_000001fb98d20d30;  1 drivers
L_000001fb98d20d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98d03b80_0 .net/2u *"_ivl_56", 31 0, L_000001fb98d20d78;  1 drivers
v000001fb98d02140_0 .net *"_ivl_7", 0 0, L_000001fb98c41280;  1 drivers
v000001fb98d023c0_0 .net *"_ivl_8", 0 0, L_000001fb98d03180;  1 drivers
v000001fb98d02e60_0 .net "alu_selA", 1 0, L_000001fb98d034a0;  1 drivers
v000001fb98d03400_0 .net "alu_selB", 1 0, L_000001fb98d04b20;  1 drivers
v000001fb98d01a60_0 .net "clk", 0 0, L_000001fb98c42240;  1 drivers
v000001fb98d03c20_0 .var "cycles_consumed", 31 0;
v000001fb98d03680_0 .net "exhaz", 0 0, L_000001fb98c40db0;  1 drivers
v000001fb98d02820_0 .net "exhaz2", 0 0, L_000001fb98c42080;  1 drivers
v000001fb98d02b40_0 .net "hlt", 0 0, v000001fb98cf0d30_0;  1 drivers
v000001fb98d01ba0_0 .net "idhaz", 0 0, L_000001fb98c41600;  1 drivers
v000001fb98d01c40_0 .net "idhaz2", 0 0, L_000001fb98c42400;  1 drivers
v000001fb98d02f00_0 .net "if_id_write", 0 0, v000001fb98cd90c0_0;  1 drivers
v000001fb98d01d80_0 .net "input_clk", 0 0, v000001fb98d02d20_0;  1 drivers
v000001fb98d01ec0_0 .net "is_branch_and_taken", 0 0, L_000001fb98d09870;  1 drivers
v000001fb98d02c80_0 .net "memhaz", 0 0, L_000001fb98c417c0;  1 drivers
v000001fb98d02960_0 .net "memhaz2", 0 0, L_000001fb98c41fa0;  1 drivers
v000001fb98d01f60_0 .net "pc_src", 2 0, L_000001fb98d052a0;  1 drivers
v000001fb98d028c0_0 .net "pc_write", 0 0, v000001fb98cd8ee0_0;  1 drivers
v000001fb98d035e0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  1 drivers
v000001fb98d02000_0 .net "store_rs2_forward", 1 0, L_000001fb98d05ac0;  1 drivers
v000001fb98d02280_0 .net "wdata_to_reg_file", 31 0, L_000001fb98d14d50;  1 drivers
E_000001fb98c4b580/0 .event negedge, v000001fb98cd7860_0;
E_000001fb98c4b580/1 .event posedge, v000001fb98cc4e10_0;
E_000001fb98c4b580 .event/or E_000001fb98c4b580/0, E_000001fb98c4b580/1;
L_000001fb98d03040 .cmp/eq 5, v000001fb98cd5690_0, v000001fb98cd27b0_0;
L_000001fb98d03180 .cmp/eq 5, v000001fb98cc5a90_0, v000001fb98cd27b0_0;
L_000001fb98d03220 .cmp/eq 5, v000001fb98cf0830_0, v000001fb98cd27b0_0;
L_000001fb98d03540 .cmp/eq 5, v000001fb98cd5690_0, v000001fb98cd37f0_0;
L_000001fb98d037c0 .cmp/eq 5, v000001fb98cc5a90_0, v000001fb98cd37f0_0;
L_000001fb98d03900 .cmp/eq 5, v000001fb98cf0830_0, v000001fb98cd37f0_0;
L_000001fb98d07be0 .concat [ 5 27 0 0], v000001fb98cee350_0, L_000001fb98d20c58;
L_000001fb98d06ce0 .cmp/ne 32, L_000001fb98d07be0, L_000001fb98d20ca0;
L_000001fb98d80990 .concat [ 5 27 0 0], v000001fb98cd5690_0, L_000001fb98d20d30;
L_000001fb98d7fbd0 .cmp/ne 32, L_000001fb98d80990, L_000001fb98d20d78;
S_000001fb98a1d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001fb98c40b10 .functor NOT 1, L_000001fb98c40db0, C4<0>, C4<0>, C4<0>;
L_000001fb98c41830 .functor AND 1, L_000001fb98c417c0, L_000001fb98c40b10, C4<1>, C4<1>;
L_000001fb98c41910 .functor OR 1, L_000001fb98c41600, L_000001fb98c41830, C4<0>, C4<0>;
L_000001fb98c41bb0 .functor OR 1, L_000001fb98c41600, L_000001fb98c40db0, C4<0>, C4<0>;
v000001fb98c6bc70_0 .net *"_ivl_12", 0 0, L_000001fb98c41bb0;  1 drivers
v000001fb98c6acd0_0 .net *"_ivl_2", 0 0, L_000001fb98c40b10;  1 drivers
v000001fb98c6b4f0_0 .net *"_ivl_5", 0 0, L_000001fb98c41830;  1 drivers
v000001fb98c6ae10_0 .net *"_ivl_7", 0 0, L_000001fb98c41910;  1 drivers
v000001fb98c6bf90_0 .net "alu_selA", 1 0, L_000001fb98d034a0;  alias, 1 drivers
v000001fb98c6aeb0_0 .net "exhaz", 0 0, L_000001fb98c40db0;  alias, 1 drivers
v000001fb98c6c670_0 .net "idhaz", 0 0, L_000001fb98c41600;  alias, 1 drivers
v000001fb98c6b090_0 .net "memhaz", 0 0, L_000001fb98c417c0;  alias, 1 drivers
L_000001fb98d034a0 .concat8 [ 1 1 0 0], L_000001fb98c41910, L_000001fb98c41bb0;
S_000001fb98a1d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001fb98c41e50 .functor NOT 1, L_000001fb98c42080, C4<0>, C4<0>, C4<0>;
L_000001fb98c42010 .functor AND 1, L_000001fb98c41fa0, L_000001fb98c41e50, C4<1>, C4<1>;
L_000001fb98c420f0 .functor OR 1, L_000001fb98c42400, L_000001fb98c42010, C4<0>, C4<0>;
L_000001fb98c42160 .functor NOT 1, v000001fb98cd4150_0, C4<0>, C4<0>, C4<0>;
L_000001fb98c422b0 .functor AND 1, L_000001fb98c420f0, L_000001fb98c42160, C4<1>, C4<1>;
L_000001fb98c42320 .functor OR 1, L_000001fb98c42400, L_000001fb98c42080, C4<0>, C4<0>;
L_000001fb98c42470 .functor NOT 1, v000001fb98cd4150_0, C4<0>, C4<0>, C4<0>;
L_000001fb98c40950 .functor AND 1, L_000001fb98c42320, L_000001fb98c42470, C4<1>, C4<1>;
v000001fb98c6b310_0 .net "EX1_is_oper2_immed", 0 0, v000001fb98cd4150_0;  alias, 1 drivers
v000001fb98c6b630_0 .net *"_ivl_11", 0 0, L_000001fb98c422b0;  1 drivers
v000001fb98c6af50_0 .net *"_ivl_16", 0 0, L_000001fb98c42320;  1 drivers
v000001fb98c6bdb0_0 .net *"_ivl_17", 0 0, L_000001fb98c42470;  1 drivers
v000001fb98c6b270_0 .net *"_ivl_2", 0 0, L_000001fb98c41e50;  1 drivers
v000001fb98c6b3b0_0 .net *"_ivl_20", 0 0, L_000001fb98c40950;  1 drivers
v000001fb98c6b130_0 .net *"_ivl_5", 0 0, L_000001fb98c42010;  1 drivers
v000001fb98c6b450_0 .net *"_ivl_7", 0 0, L_000001fb98c420f0;  1 drivers
v000001fb98c6b1d0_0 .net *"_ivl_8", 0 0, L_000001fb98c42160;  1 drivers
v000001fb98c6ba90_0 .net "alu_selB", 1 0, L_000001fb98d04b20;  alias, 1 drivers
v000001fb98c6c530_0 .net "exhaz", 0 0, L_000001fb98c42080;  alias, 1 drivers
v000001fb98c6bb30_0 .net "idhaz", 0 0, L_000001fb98c42400;  alias, 1 drivers
v000001fb98c6c2b0_0 .net "memhaz", 0 0, L_000001fb98c41fa0;  alias, 1 drivers
L_000001fb98d04b20 .concat8 [ 1 1 0 0], L_000001fb98c422b0, L_000001fb98c40950;
S_000001fb98a169c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001fb98c42860 .functor NOT 1, L_000001fb98c42080, C4<0>, C4<0>, C4<0>;
L_000001fb98c42780 .functor AND 1, L_000001fb98c41fa0, L_000001fb98c42860, C4<1>, C4<1>;
L_000001fb98c42630 .functor OR 1, L_000001fb98c42400, L_000001fb98c42780, C4<0>, C4<0>;
L_000001fb98c427f0 .functor OR 1, L_000001fb98c42400, L_000001fb98c42080, C4<0>, C4<0>;
v000001fb98c6b770_0 .net *"_ivl_12", 0 0, L_000001fb98c427f0;  1 drivers
v000001fb98c6b810_0 .net *"_ivl_2", 0 0, L_000001fb98c42860;  1 drivers
v000001fb98c6bef0_0 .net *"_ivl_5", 0 0, L_000001fb98c42780;  1 drivers
v000001fb98c6c030_0 .net *"_ivl_7", 0 0, L_000001fb98c42630;  1 drivers
v000001fb98c6c170_0 .net "exhaz", 0 0, L_000001fb98c42080;  alias, 1 drivers
v000001fb98c6c710_0 .net "idhaz", 0 0, L_000001fb98c42400;  alias, 1 drivers
v000001fb98be7360_0 .net "memhaz", 0 0, L_000001fb98c41fa0;  alias, 1 drivers
v000001fb98be6be0_0 .net "store_rs2_forward", 1 0, L_000001fb98d05ac0;  alias, 1 drivers
L_000001fb98d05ac0 .concat8 [ 1 1 0 0], L_000001fb98c42630, L_000001fb98c427f0;
S_000001fb98a16b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001fb98be7400_0 .net "EX_ALU_OUT", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98be75e0_0 .net "EX_memread", 0 0, v000001fb98cd4dd0_0;  alias, 1 drivers
v000001fb98bd04e0_0 .net "EX_memwrite", 0 0, v000001fb98cd4e70_0;  alias, 1 drivers
v000001fb98bd0f80_0 .net "EX_opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
v000001fb98cc58b0_0 .net "EX_rd_ind", 4 0, v000001fb98cd5690_0;  alias, 1 drivers
v000001fb98cc5130_0 .net "EX_rd_indzero", 0 0, L_000001fb98d7fbd0;  1 drivers
v000001fb98cc5450_0 .net "EX_regwrite", 0 0, v000001fb98cd54b0_0;  alias, 1 drivers
v000001fb98cc5bd0_0 .net "EX_rs2_out", 31 0, v000001fb98cd5910_0;  alias, 1 drivers
v000001fb98cc4730_0 .var "MEM_ALU_OUT", 31 0;
v000001fb98cc47d0_0 .var "MEM_memread", 0 0;
v000001fb98cc51d0_0 .var "MEM_memwrite", 0 0;
v000001fb98cc53b0_0 .var "MEM_opcode", 11 0;
v000001fb98cc5a90_0 .var "MEM_rd_ind", 4 0;
v000001fb98cc4c30_0 .var "MEM_rd_indzero", 0 0;
v000001fb98cc54f0_0 .var "MEM_regwrite", 0 0;
v000001fb98cc5630_0 .var "MEM_rs2", 31 0;
v000001fb98cc5b30_0 .net "clk", 0 0, L_000001fb98d14ea0;  1 drivers
v000001fb98cc4e10_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4ac40 .event posedge, v000001fb98cc4e10_0, v000001fb98cc5b30_0;
S_000001fb98a89aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001fb98a71490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98a714c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98a71500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98a71538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98a71570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98a715a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98a715e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98a71618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98a71650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98a71688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98a716c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98a716f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98a71730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98a71768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98a717a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98a717d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98a71810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98a71848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98a71880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98a718b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98a718f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98a71928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98a71960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98a71998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98a719d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fb98d14960 .functor XOR 1, L_000001fb98d137e0, v000001fb98cd4f10_0, C4<0>, C4<0>;
L_000001fb98d14b90 .functor NOT 1, L_000001fb98d14960, C4<0>, C4<0>, C4<0>;
L_000001fb98d14c70 .functor OR 1, v000001fb98d02fa0_0, L_000001fb98d14b90, C4<0>, C4<0>;
L_000001fb98d14dc0 .functor NOT 1, L_000001fb98d14c70, C4<0>, C4<0>, C4<0>;
v000001fb98cc8240_0 .net "ALU_OP", 3 0, v000001fb98cc7840_0;  1 drivers
v000001fb98cc8a60_0 .net "BranchDecision", 0 0, L_000001fb98d137e0;  1 drivers
v000001fb98cc9780_0 .net "CF", 0 0, v000001fb98cc7700_0;  1 drivers
v000001fb98cc93c0_0 .net "EX_opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
v000001fb98cc9aa0_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  alias, 1 drivers
v000001fb98cc8c40_0 .net "ZF", 0 0, L_000001fb98d13c40;  1 drivers
L_000001fb98d20ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb98cc9460_0 .net/2u *"_ivl_0", 31 0, L_000001fb98d20ce8;  1 drivers
v000001fb98cc98c0_0 .net *"_ivl_11", 0 0, L_000001fb98d14c70;  1 drivers
v000001fb98cc9b40_0 .net *"_ivl_2", 31 0, L_000001fb98d07b40;  1 drivers
v000001fb98cc96e0_0 .net *"_ivl_6", 0 0, L_000001fb98d14960;  1 drivers
v000001fb98cc87e0_0 .net *"_ivl_8", 0 0, L_000001fb98d14b90;  1 drivers
v000001fb98cc9280_0 .net "alu_out", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98cc8b00_0 .net "alu_outw", 31 0, v000001fb98cc6940_0;  1 drivers
v000001fb98cc86a0_0 .net "is_beq", 0 0, v000001fb98cd46f0_0;  alias, 1 drivers
v000001fb98cc8f60_0 .net "is_bne", 0 0, v000001fb98cd4970_0;  alias, 1 drivers
v000001fb98cc9820_0 .net "is_jal", 0 0, v000001fb98cd4c90_0;  alias, 1 drivers
v000001fb98cc8ce0_0 .net "oper1", 31 0, v000001fb98cd4470_0;  alias, 1 drivers
v000001fb98cc9be0_0 .net "oper2", 31 0, v000001fb98cd4fb0_0;  alias, 1 drivers
v000001fb98cc8d80_0 .net "pc", 31 0, v000001fb98cd4790_0;  alias, 1 drivers
v000001fb98cc9500_0 .net "predicted", 0 0, v000001fb98cd4f10_0;  alias, 1 drivers
v000001fb98cc9960_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
L_000001fb98d07b40 .arith/sum 32, v000001fb98cd4790_0, L_000001fb98d20ce8;
L_000001fb98d089a0 .functor MUXZ 32, v000001fb98cc6940_0, L_000001fb98d07b40, v000001fb98cd4c90_0, C4<>;
S_000001fb98a89c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001fb98a89aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001fb98d13770 .functor AND 1, v000001fb98cd46f0_0, L_000001fb98d13700, C4<1>, C4<1>;
L_000001fb98d148f0 .functor NOT 1, L_000001fb98d13700, C4<0>, C4<0>, C4<0>;
L_000001fb98d14810 .functor AND 1, v000001fb98cd4970_0, L_000001fb98d148f0, C4<1>, C4<1>;
L_000001fb98d137e0 .functor OR 1, L_000001fb98d13770, L_000001fb98d14810, C4<0>, C4<0>;
v000001fb98cc73e0_0 .net "BranchDecision", 0 0, L_000001fb98d137e0;  alias, 1 drivers
v000001fb98cc7480_0 .net *"_ivl_2", 0 0, L_000001fb98d148f0;  1 drivers
v000001fb98cc7520_0 .net "is_beq", 0 0, v000001fb98cd46f0_0;  alias, 1 drivers
v000001fb98cc6580_0 .net "is_beq_taken", 0 0, L_000001fb98d13770;  1 drivers
v000001fb98cc78e0_0 .net "is_bne", 0 0, v000001fb98cd4970_0;  alias, 1 drivers
v000001fb98cc7660_0 .net "is_bne_taken", 0 0, L_000001fb98d14810;  1 drivers
v000001fb98cc7e80_0 .net "is_eq", 0 0, L_000001fb98d13700;  1 drivers
v000001fb98cc68a0_0 .net "oper1", 31 0, v000001fb98cd4470_0;  alias, 1 drivers
v000001fb98cc84c0_0 .net "oper2", 31 0, v000001fb98cd4fb0_0;  alias, 1 drivers
S_000001fb98ad0140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001fb98a89c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001fb98d13cb0 .functor XOR 1, L_000001fb98d08fe0, L_000001fb98d08e00, C4<0>, C4<0>;
L_000001fb98d13e00 .functor XOR 1, L_000001fb98d09120, L_000001fb98d08ea0, C4<0>, C4<0>;
L_000001fb98d14500 .functor XOR 1, L_000001fb98d093a0, L_000001fb98d09440, C4<0>, C4<0>;
L_000001fb98d146c0 .functor XOR 1, L_000001fb98d09260, L_000001fb98d08f40, C4<0>, C4<0>;
L_000001fb98d13fc0 .functor XOR 1, L_000001fb98d08d60, L_000001fb98d09080, C4<0>, C4<0>;
L_000001fb98d138c0 .functor XOR 1, L_000001fb98d091c0, L_000001fb98d09300, C4<0>, C4<0>;
L_000001fb98d14ab0 .functor XOR 1, L_000001fb98d7ec30, L_000001fb98d7e4b0, C4<0>, C4<0>;
L_000001fb98d13460 .functor XOR 1, L_000001fb98d7ee10, L_000001fb98d7f090, C4<0>, C4<0>;
L_000001fb98d140a0 .functor XOR 1, L_000001fb98d7e730, L_000001fb98d7d290, C4<0>, C4<0>;
L_000001fb98d141f0 .functor XOR 1, L_000001fb98d7d330, L_000001fb98d7e9b0, C4<0>, C4<0>;
L_000001fb98d14b20 .functor XOR 1, L_000001fb98d7eb90, L_000001fb98d7e0f0, C4<0>, C4<0>;
L_000001fb98d13d20 .functor XOR 1, L_000001fb98d7e550, L_000001fb98d7d150, C4<0>, C4<0>;
L_000001fb98d131c0 .functor XOR 1, L_000001fb98d7d3d0, L_000001fb98d7d470, C4<0>, C4<0>;
L_000001fb98d13620 .functor XOR 1, L_000001fb98d7d830, L_000001fb98d7d970, C4<0>, C4<0>;
L_000001fb98d132a0 .functor XOR 1, L_000001fb98d7f270, L_000001fb98d7f4f0, C4<0>, C4<0>;
L_000001fb98d13e70 .functor XOR 1, L_000001fb98d7eeb0, L_000001fb98d7db50, C4<0>, C4<0>;
L_000001fb98d14030 .functor XOR 1, L_000001fb98d7dc90, L_000001fb98d7ef50, C4<0>, C4<0>;
L_000001fb98d13380 .functor XOR 1, L_000001fb98d7e5f0, L_000001fb98d7d8d0, C4<0>, C4<0>;
L_000001fb98d14110 .functor XOR 1, L_000001fb98d7e870, L_000001fb98d7e690, C4<0>, C4<0>;
L_000001fb98d13930 .functor XOR 1, L_000001fb98d7f130, L_000001fb98d7e910, C4<0>, C4<0>;
L_000001fb98d13540 .functor XOR 1, L_000001fb98d7d1f0, L_000001fb98d7d510, C4<0>, C4<0>;
L_000001fb98d14180 .functor XOR 1, L_000001fb98d7e370, L_000001fb98d7d5b0, C4<0>, C4<0>;
L_000001fb98d13a10 .functor XOR 1, L_000001fb98d7ddd0, L_000001fb98d7e190, C4<0>, C4<0>;
L_000001fb98d14a40 .functor XOR 1, L_000001fb98d7e7d0, L_000001fb98d7e230, C4<0>, C4<0>;
L_000001fb98d14260 .functor XOR 1, L_000001fb98d7d650, L_000001fb98d7cd90, C4<0>, C4<0>;
L_000001fb98d14340 .functor XOR 1, L_000001fb98d7ea50, L_000001fb98d7e410, C4<0>, C4<0>;
L_000001fb98d143b0 .functor XOR 1, L_000001fb98d7da10, L_000001fb98d7f1d0, C4<0>, C4<0>;
L_000001fb98d14570 .functor XOR 1, L_000001fb98d7ce30, L_000001fb98d7de70, C4<0>, C4<0>;
L_000001fb98d14650 .functor XOR 1, L_000001fb98d7dfb0, L_000001fb98d7f310, C4<0>, C4<0>;
L_000001fb98d135b0 .functor XOR 1, L_000001fb98d7eaf0, L_000001fb98d7f3b0, C4<0>, C4<0>;
L_000001fb98d13690 .functor XOR 1, L_000001fb98d7ecd0, L_000001fb98d7d6f0, C4<0>, C4<0>;
L_000001fb98d147a0 .functor XOR 1, L_000001fb98d7d790, L_000001fb98d7eff0, C4<0>, C4<0>;
L_000001fb98d13700/0/0 .functor OR 1, L_000001fb98d7dab0, L_000001fb98d7f450, L_000001fb98d7dbf0, L_000001fb98d7ced0;
L_000001fb98d13700/0/4 .functor OR 1, L_000001fb98d7cf70, L_000001fb98d7d010, L_000001fb98d7d0b0, L_000001fb98d7dd30;
L_000001fb98d13700/0/8 .functor OR 1, L_000001fb98d7df10, L_000001fb98d7e050, L_000001fb98d7e2d0, L_000001fb98d81390;
L_000001fb98d13700/0/12 .functor OR 1, L_000001fb98d7fd10, L_000001fb98d81070, L_000001fb98d7fb30, L_000001fb98d81430;
L_000001fb98d13700/0/16 .functor OR 1, L_000001fb98d819d0, L_000001fb98d81110, L_000001fb98d81a70, L_000001fb98d811b0;
L_000001fb98d13700/0/20 .functor OR 1, L_000001fb98d81930, L_000001fb98d80e90, L_000001fb98d81b10, L_000001fb98d816b0;
L_000001fb98d13700/0/24 .functor OR 1, L_000001fb98d7f9f0, L_000001fb98d7f630, L_000001fb98d80170, L_000001fb98d81cf0;
L_000001fb98d13700/0/28 .functor OR 1, L_000001fb98d814d0, L_000001fb98d80a30, L_000001fb98d7f950, L_000001fb98d7fa90;
L_000001fb98d13700/1/0 .functor OR 1, L_000001fb98d13700/0/0, L_000001fb98d13700/0/4, L_000001fb98d13700/0/8, L_000001fb98d13700/0/12;
L_000001fb98d13700/1/4 .functor OR 1, L_000001fb98d13700/0/16, L_000001fb98d13700/0/20, L_000001fb98d13700/0/24, L_000001fb98d13700/0/28;
L_000001fb98d13700 .functor NOR 1, L_000001fb98d13700/1/0, L_000001fb98d13700/1/4, C4<0>, C4<0>;
v000001fb98cc49b0_0 .net *"_ivl_0", 0 0, L_000001fb98d13cb0;  1 drivers
v000001fb98cc59f0_0 .net *"_ivl_101", 0 0, L_000001fb98d7ef50;  1 drivers
v000001fb98cc45f0_0 .net *"_ivl_102", 0 0, L_000001fb98d13380;  1 drivers
v000001fb98cc4cd0_0 .net *"_ivl_105", 0 0, L_000001fb98d7e5f0;  1 drivers
v000001fb98cc4690_0 .net *"_ivl_107", 0 0, L_000001fb98d7d8d0;  1 drivers
v000001fb98cc4870_0 .net *"_ivl_108", 0 0, L_000001fb98d14110;  1 drivers
v000001fb98cc4910_0 .net *"_ivl_11", 0 0, L_000001fb98d08ea0;  1 drivers
v000001fb98cc4a50_0 .net *"_ivl_111", 0 0, L_000001fb98d7e870;  1 drivers
v000001fb98cc5090_0 .net *"_ivl_113", 0 0, L_000001fb98d7e690;  1 drivers
v000001fb98cc4d70_0 .net *"_ivl_114", 0 0, L_000001fb98d13930;  1 drivers
v000001fb98cc5950_0 .net *"_ivl_117", 0 0, L_000001fb98d7f130;  1 drivers
v000001fb98cc4eb0_0 .net *"_ivl_119", 0 0, L_000001fb98d7e910;  1 drivers
v000001fb98cc5590_0 .net *"_ivl_12", 0 0, L_000001fb98d14500;  1 drivers
v000001fb98cc4f50_0 .net *"_ivl_120", 0 0, L_000001fb98d13540;  1 drivers
v000001fb98cc4af0_0 .net *"_ivl_123", 0 0, L_000001fb98d7d1f0;  1 drivers
v000001fb98cc5270_0 .net *"_ivl_125", 0 0, L_000001fb98d7d510;  1 drivers
v000001fb98cc4ff0_0 .net *"_ivl_126", 0 0, L_000001fb98d14180;  1 drivers
v000001fb98cc4b90_0 .net *"_ivl_129", 0 0, L_000001fb98d7e370;  1 drivers
v000001fb98cc5310_0 .net *"_ivl_131", 0 0, L_000001fb98d7d5b0;  1 drivers
v000001fb98cc5810_0 .net *"_ivl_132", 0 0, L_000001fb98d13a10;  1 drivers
v000001fb98cc56d0_0 .net *"_ivl_135", 0 0, L_000001fb98d7ddd0;  1 drivers
v000001fb98cc5770_0 .net *"_ivl_137", 0 0, L_000001fb98d7e190;  1 drivers
v000001fb98cc3b50_0 .net *"_ivl_138", 0 0, L_000001fb98d14a40;  1 drivers
v000001fb98cc21b0_0 .net *"_ivl_141", 0 0, L_000001fb98d7e7d0;  1 drivers
v000001fb98cc27f0_0 .net *"_ivl_143", 0 0, L_000001fb98d7e230;  1 drivers
v000001fb98cc2e30_0 .net *"_ivl_144", 0 0, L_000001fb98d14260;  1 drivers
v000001fb98cc2c50_0 .net *"_ivl_147", 0 0, L_000001fb98d7d650;  1 drivers
v000001fb98cc3010_0 .net *"_ivl_149", 0 0, L_000001fb98d7cd90;  1 drivers
v000001fb98cc3d30_0 .net *"_ivl_15", 0 0, L_000001fb98d093a0;  1 drivers
v000001fb98cc2b10_0 .net *"_ivl_150", 0 0, L_000001fb98d14340;  1 drivers
v000001fb98cc31f0_0 .net *"_ivl_153", 0 0, L_000001fb98d7ea50;  1 drivers
v000001fb98cc2110_0 .net *"_ivl_155", 0 0, L_000001fb98d7e410;  1 drivers
v000001fb98cc1df0_0 .net *"_ivl_156", 0 0, L_000001fb98d143b0;  1 drivers
v000001fb98cc22f0_0 .net *"_ivl_159", 0 0, L_000001fb98d7da10;  1 drivers
v000001fb98cc4550_0 .net *"_ivl_161", 0 0, L_000001fb98d7f1d0;  1 drivers
v000001fb98cc4410_0 .net *"_ivl_162", 0 0, L_000001fb98d14570;  1 drivers
v000001fb98cc2070_0 .net *"_ivl_165", 0 0, L_000001fb98d7ce30;  1 drivers
v000001fb98cc1e90_0 .net *"_ivl_167", 0 0, L_000001fb98d7de70;  1 drivers
v000001fb98cc3150_0 .net *"_ivl_168", 0 0, L_000001fb98d14650;  1 drivers
v000001fb98cc3290_0 .net *"_ivl_17", 0 0, L_000001fb98d09440;  1 drivers
v000001fb98cc2bb0_0 .net *"_ivl_171", 0 0, L_000001fb98d7dfb0;  1 drivers
v000001fb98cc42d0_0 .net *"_ivl_173", 0 0, L_000001fb98d7f310;  1 drivers
v000001fb98cc3ab0_0 .net *"_ivl_174", 0 0, L_000001fb98d135b0;  1 drivers
v000001fb98cc4370_0 .net *"_ivl_177", 0 0, L_000001fb98d7eaf0;  1 drivers
v000001fb98cc2cf0_0 .net *"_ivl_179", 0 0, L_000001fb98d7f3b0;  1 drivers
v000001fb98cc30b0_0 .net *"_ivl_18", 0 0, L_000001fb98d146c0;  1 drivers
v000001fb98cc2930_0 .net *"_ivl_180", 0 0, L_000001fb98d13690;  1 drivers
v000001fb98cc2570_0 .net *"_ivl_183", 0 0, L_000001fb98d7ecd0;  1 drivers
v000001fb98cc38d0_0 .net *"_ivl_185", 0 0, L_000001fb98d7d6f0;  1 drivers
v000001fb98cc2ed0_0 .net *"_ivl_186", 0 0, L_000001fb98d147a0;  1 drivers
v000001fb98cc1fd0_0 .net *"_ivl_190", 0 0, L_000001fb98d7d790;  1 drivers
v000001fb98cc35b0_0 .net *"_ivl_192", 0 0, L_000001fb98d7eff0;  1 drivers
v000001fb98cc29d0_0 .net *"_ivl_194", 0 0, L_000001fb98d7dab0;  1 drivers
v000001fb98cc3970_0 .net *"_ivl_196", 0 0, L_000001fb98d7f450;  1 drivers
v000001fb98cc2250_0 .net *"_ivl_198", 0 0, L_000001fb98d7dbf0;  1 drivers
v000001fb98cc44b0_0 .net *"_ivl_200", 0 0, L_000001fb98d7ced0;  1 drivers
v000001fb98cc1f30_0 .net *"_ivl_202", 0 0, L_000001fb98d7cf70;  1 drivers
v000001fb98cc2390_0 .net *"_ivl_204", 0 0, L_000001fb98d7d010;  1 drivers
v000001fb98cc3a10_0 .net *"_ivl_206", 0 0, L_000001fb98d7d0b0;  1 drivers
v000001fb98cc2430_0 .net *"_ivl_208", 0 0, L_000001fb98d7dd30;  1 drivers
v000001fb98cc3dd0_0 .net *"_ivl_21", 0 0, L_000001fb98d09260;  1 drivers
v000001fb98cc3e70_0 .net *"_ivl_210", 0 0, L_000001fb98d7df10;  1 drivers
v000001fb98cc3f10_0 .net *"_ivl_212", 0 0, L_000001fb98d7e050;  1 drivers
v000001fb98cc36f0_0 .net *"_ivl_214", 0 0, L_000001fb98d7e2d0;  1 drivers
v000001fb98cc24d0_0 .net *"_ivl_216", 0 0, L_000001fb98d81390;  1 drivers
v000001fb98cc2610_0 .net *"_ivl_218", 0 0, L_000001fb98d7fd10;  1 drivers
v000001fb98cc2d90_0 .net *"_ivl_220", 0 0, L_000001fb98d81070;  1 drivers
v000001fb98cc26b0_0 .net *"_ivl_222", 0 0, L_000001fb98d7fb30;  1 drivers
v000001fb98cc2750_0 .net *"_ivl_224", 0 0, L_000001fb98d81430;  1 drivers
v000001fb98cc3830_0 .net *"_ivl_226", 0 0, L_000001fb98d819d0;  1 drivers
v000001fb98cc4230_0 .net *"_ivl_228", 0 0, L_000001fb98d81110;  1 drivers
v000001fb98cc2f70_0 .net *"_ivl_23", 0 0, L_000001fb98d08f40;  1 drivers
v000001fb98cc3fb0_0 .net *"_ivl_230", 0 0, L_000001fb98d81a70;  1 drivers
v000001fb98cc2a70_0 .net *"_ivl_232", 0 0, L_000001fb98d811b0;  1 drivers
v000001fb98cc3510_0 .net *"_ivl_234", 0 0, L_000001fb98d81930;  1 drivers
v000001fb98cc3650_0 .net *"_ivl_236", 0 0, L_000001fb98d80e90;  1 drivers
v000001fb98cc2890_0 .net *"_ivl_238", 0 0, L_000001fb98d81b10;  1 drivers
v000001fb98cc3330_0 .net *"_ivl_24", 0 0, L_000001fb98d13fc0;  1 drivers
v000001fb98cc33d0_0 .net *"_ivl_240", 0 0, L_000001fb98d816b0;  1 drivers
v000001fb98cc3470_0 .net *"_ivl_242", 0 0, L_000001fb98d7f9f0;  1 drivers
v000001fb98cc3790_0 .net *"_ivl_244", 0 0, L_000001fb98d7f630;  1 drivers
v000001fb98cc40f0_0 .net *"_ivl_246", 0 0, L_000001fb98d80170;  1 drivers
v000001fb98cc3bf0_0 .net *"_ivl_248", 0 0, L_000001fb98d81cf0;  1 drivers
v000001fb98cc3c90_0 .net *"_ivl_250", 0 0, L_000001fb98d814d0;  1 drivers
v000001fb98cc4050_0 .net *"_ivl_252", 0 0, L_000001fb98d80a30;  1 drivers
v000001fb98cc4190_0 .net *"_ivl_254", 0 0, L_000001fb98d7f950;  1 drivers
v000001fb98be7d60_0 .net *"_ivl_256", 0 0, L_000001fb98d7fa90;  1 drivers
v000001fb98cc7c00_0 .net *"_ivl_27", 0 0, L_000001fb98d08d60;  1 drivers
v000001fb98cc6e40_0 .net *"_ivl_29", 0 0, L_000001fb98d09080;  1 drivers
v000001fb98cc7980_0 .net *"_ivl_3", 0 0, L_000001fb98d08fe0;  1 drivers
v000001fb98cc6bc0_0 .net *"_ivl_30", 0 0, L_000001fb98d138c0;  1 drivers
v000001fb98cc5fe0_0 .net *"_ivl_33", 0 0, L_000001fb98d091c0;  1 drivers
v000001fb98cc8100_0 .net *"_ivl_35", 0 0, L_000001fb98d09300;  1 drivers
v000001fb98cc7a20_0 .net *"_ivl_36", 0 0, L_000001fb98d14ab0;  1 drivers
v000001fb98cc6c60_0 .net *"_ivl_39", 0 0, L_000001fb98d7ec30;  1 drivers
v000001fb98cc6080_0 .net *"_ivl_41", 0 0, L_000001fb98d7e4b0;  1 drivers
v000001fb98cc81a0_0 .net *"_ivl_42", 0 0, L_000001fb98d13460;  1 drivers
v000001fb98cc8060_0 .net *"_ivl_45", 0 0, L_000001fb98d7ee10;  1 drivers
v000001fb98cc5e00_0 .net *"_ivl_47", 0 0, L_000001fb98d7f090;  1 drivers
v000001fb98cc7ca0_0 .net *"_ivl_48", 0 0, L_000001fb98d140a0;  1 drivers
v000001fb98cc7ac0_0 .net *"_ivl_5", 0 0, L_000001fb98d08e00;  1 drivers
v000001fb98cc5ea0_0 .net *"_ivl_51", 0 0, L_000001fb98d7e730;  1 drivers
v000001fb98cc6d00_0 .net *"_ivl_53", 0 0, L_000001fb98d7d290;  1 drivers
v000001fb98cc7b60_0 .net *"_ivl_54", 0 0, L_000001fb98d141f0;  1 drivers
v000001fb98cc69e0_0 .net *"_ivl_57", 0 0, L_000001fb98d7d330;  1 drivers
v000001fb98cc8380_0 .net *"_ivl_59", 0 0, L_000001fb98d7e9b0;  1 drivers
v000001fb98cc8560_0 .net *"_ivl_6", 0 0, L_000001fb98d13e00;  1 drivers
v000001fb98cc7fc0_0 .net *"_ivl_60", 0 0, L_000001fb98d14b20;  1 drivers
v000001fb98cc6120_0 .net *"_ivl_63", 0 0, L_000001fb98d7eb90;  1 drivers
v000001fb98cc7340_0 .net *"_ivl_65", 0 0, L_000001fb98d7e0f0;  1 drivers
v000001fb98cc6da0_0 .net *"_ivl_66", 0 0, L_000001fb98d13d20;  1 drivers
v000001fb98cc7d40_0 .net *"_ivl_69", 0 0, L_000001fb98d7e550;  1 drivers
v000001fb98cc61c0_0 .net *"_ivl_71", 0 0, L_000001fb98d7d150;  1 drivers
v000001fb98cc6800_0 .net *"_ivl_72", 0 0, L_000001fb98d131c0;  1 drivers
v000001fb98cc6ee0_0 .net *"_ivl_75", 0 0, L_000001fb98d7d3d0;  1 drivers
v000001fb98cc6f80_0 .net *"_ivl_77", 0 0, L_000001fb98d7d470;  1 drivers
v000001fb98cc7020_0 .net *"_ivl_78", 0 0, L_000001fb98d13620;  1 drivers
v000001fb98cc7de0_0 .net *"_ivl_81", 0 0, L_000001fb98d7d830;  1 drivers
v000001fb98cc6b20_0 .net *"_ivl_83", 0 0, L_000001fb98d7d970;  1 drivers
v000001fb98cc7200_0 .net *"_ivl_84", 0 0, L_000001fb98d132a0;  1 drivers
v000001fb98cc6260_0 .net *"_ivl_87", 0 0, L_000001fb98d7f270;  1 drivers
v000001fb98cc5f40_0 .net *"_ivl_89", 0 0, L_000001fb98d7f4f0;  1 drivers
v000001fb98cc6300_0 .net *"_ivl_9", 0 0, L_000001fb98d09120;  1 drivers
v000001fb98cc63a0_0 .net *"_ivl_90", 0 0, L_000001fb98d13e70;  1 drivers
v000001fb98cc8420_0 .net *"_ivl_93", 0 0, L_000001fb98d7eeb0;  1 drivers
v000001fb98cc6440_0 .net *"_ivl_95", 0 0, L_000001fb98d7db50;  1 drivers
v000001fb98cc64e0_0 .net *"_ivl_96", 0 0, L_000001fb98d14030;  1 drivers
v000001fb98cc7160_0 .net *"_ivl_99", 0 0, L_000001fb98d7dc90;  1 drivers
v000001fb98cc72a0_0 .net "a", 31 0, v000001fb98cd4470_0;  alias, 1 drivers
v000001fb98cc70c0_0 .net "b", 31 0, v000001fb98cd4fb0_0;  alias, 1 drivers
v000001fb98cc82e0_0 .net "out", 0 0, L_000001fb98d13700;  alias, 1 drivers
v000001fb98cc75c0_0 .net "temp", 31 0, L_000001fb98d7ed70;  1 drivers
L_000001fb98d08fe0 .part v000001fb98cd4470_0, 0, 1;
L_000001fb98d08e00 .part v000001fb98cd4fb0_0, 0, 1;
L_000001fb98d09120 .part v000001fb98cd4470_0, 1, 1;
L_000001fb98d08ea0 .part v000001fb98cd4fb0_0, 1, 1;
L_000001fb98d093a0 .part v000001fb98cd4470_0, 2, 1;
L_000001fb98d09440 .part v000001fb98cd4fb0_0, 2, 1;
L_000001fb98d09260 .part v000001fb98cd4470_0, 3, 1;
L_000001fb98d08f40 .part v000001fb98cd4fb0_0, 3, 1;
L_000001fb98d08d60 .part v000001fb98cd4470_0, 4, 1;
L_000001fb98d09080 .part v000001fb98cd4fb0_0, 4, 1;
L_000001fb98d091c0 .part v000001fb98cd4470_0, 5, 1;
L_000001fb98d09300 .part v000001fb98cd4fb0_0, 5, 1;
L_000001fb98d7ec30 .part v000001fb98cd4470_0, 6, 1;
L_000001fb98d7e4b0 .part v000001fb98cd4fb0_0, 6, 1;
L_000001fb98d7ee10 .part v000001fb98cd4470_0, 7, 1;
L_000001fb98d7f090 .part v000001fb98cd4fb0_0, 7, 1;
L_000001fb98d7e730 .part v000001fb98cd4470_0, 8, 1;
L_000001fb98d7d290 .part v000001fb98cd4fb0_0, 8, 1;
L_000001fb98d7d330 .part v000001fb98cd4470_0, 9, 1;
L_000001fb98d7e9b0 .part v000001fb98cd4fb0_0, 9, 1;
L_000001fb98d7eb90 .part v000001fb98cd4470_0, 10, 1;
L_000001fb98d7e0f0 .part v000001fb98cd4fb0_0, 10, 1;
L_000001fb98d7e550 .part v000001fb98cd4470_0, 11, 1;
L_000001fb98d7d150 .part v000001fb98cd4fb0_0, 11, 1;
L_000001fb98d7d3d0 .part v000001fb98cd4470_0, 12, 1;
L_000001fb98d7d470 .part v000001fb98cd4fb0_0, 12, 1;
L_000001fb98d7d830 .part v000001fb98cd4470_0, 13, 1;
L_000001fb98d7d970 .part v000001fb98cd4fb0_0, 13, 1;
L_000001fb98d7f270 .part v000001fb98cd4470_0, 14, 1;
L_000001fb98d7f4f0 .part v000001fb98cd4fb0_0, 14, 1;
L_000001fb98d7eeb0 .part v000001fb98cd4470_0, 15, 1;
L_000001fb98d7db50 .part v000001fb98cd4fb0_0, 15, 1;
L_000001fb98d7dc90 .part v000001fb98cd4470_0, 16, 1;
L_000001fb98d7ef50 .part v000001fb98cd4fb0_0, 16, 1;
L_000001fb98d7e5f0 .part v000001fb98cd4470_0, 17, 1;
L_000001fb98d7d8d0 .part v000001fb98cd4fb0_0, 17, 1;
L_000001fb98d7e870 .part v000001fb98cd4470_0, 18, 1;
L_000001fb98d7e690 .part v000001fb98cd4fb0_0, 18, 1;
L_000001fb98d7f130 .part v000001fb98cd4470_0, 19, 1;
L_000001fb98d7e910 .part v000001fb98cd4fb0_0, 19, 1;
L_000001fb98d7d1f0 .part v000001fb98cd4470_0, 20, 1;
L_000001fb98d7d510 .part v000001fb98cd4fb0_0, 20, 1;
L_000001fb98d7e370 .part v000001fb98cd4470_0, 21, 1;
L_000001fb98d7d5b0 .part v000001fb98cd4fb0_0, 21, 1;
L_000001fb98d7ddd0 .part v000001fb98cd4470_0, 22, 1;
L_000001fb98d7e190 .part v000001fb98cd4fb0_0, 22, 1;
L_000001fb98d7e7d0 .part v000001fb98cd4470_0, 23, 1;
L_000001fb98d7e230 .part v000001fb98cd4fb0_0, 23, 1;
L_000001fb98d7d650 .part v000001fb98cd4470_0, 24, 1;
L_000001fb98d7cd90 .part v000001fb98cd4fb0_0, 24, 1;
L_000001fb98d7ea50 .part v000001fb98cd4470_0, 25, 1;
L_000001fb98d7e410 .part v000001fb98cd4fb0_0, 25, 1;
L_000001fb98d7da10 .part v000001fb98cd4470_0, 26, 1;
L_000001fb98d7f1d0 .part v000001fb98cd4fb0_0, 26, 1;
L_000001fb98d7ce30 .part v000001fb98cd4470_0, 27, 1;
L_000001fb98d7de70 .part v000001fb98cd4fb0_0, 27, 1;
L_000001fb98d7dfb0 .part v000001fb98cd4470_0, 28, 1;
L_000001fb98d7f310 .part v000001fb98cd4fb0_0, 28, 1;
L_000001fb98d7eaf0 .part v000001fb98cd4470_0, 29, 1;
L_000001fb98d7f3b0 .part v000001fb98cd4fb0_0, 29, 1;
L_000001fb98d7ecd0 .part v000001fb98cd4470_0, 30, 1;
L_000001fb98d7d6f0 .part v000001fb98cd4fb0_0, 30, 1;
LS_000001fb98d7ed70_0_0 .concat8 [ 1 1 1 1], L_000001fb98d13cb0, L_000001fb98d13e00, L_000001fb98d14500, L_000001fb98d146c0;
LS_000001fb98d7ed70_0_4 .concat8 [ 1 1 1 1], L_000001fb98d13fc0, L_000001fb98d138c0, L_000001fb98d14ab0, L_000001fb98d13460;
LS_000001fb98d7ed70_0_8 .concat8 [ 1 1 1 1], L_000001fb98d140a0, L_000001fb98d141f0, L_000001fb98d14b20, L_000001fb98d13d20;
LS_000001fb98d7ed70_0_12 .concat8 [ 1 1 1 1], L_000001fb98d131c0, L_000001fb98d13620, L_000001fb98d132a0, L_000001fb98d13e70;
LS_000001fb98d7ed70_0_16 .concat8 [ 1 1 1 1], L_000001fb98d14030, L_000001fb98d13380, L_000001fb98d14110, L_000001fb98d13930;
LS_000001fb98d7ed70_0_20 .concat8 [ 1 1 1 1], L_000001fb98d13540, L_000001fb98d14180, L_000001fb98d13a10, L_000001fb98d14a40;
LS_000001fb98d7ed70_0_24 .concat8 [ 1 1 1 1], L_000001fb98d14260, L_000001fb98d14340, L_000001fb98d143b0, L_000001fb98d14570;
LS_000001fb98d7ed70_0_28 .concat8 [ 1 1 1 1], L_000001fb98d14650, L_000001fb98d135b0, L_000001fb98d13690, L_000001fb98d147a0;
LS_000001fb98d7ed70_1_0 .concat8 [ 4 4 4 4], LS_000001fb98d7ed70_0_0, LS_000001fb98d7ed70_0_4, LS_000001fb98d7ed70_0_8, LS_000001fb98d7ed70_0_12;
LS_000001fb98d7ed70_1_4 .concat8 [ 4 4 4 4], LS_000001fb98d7ed70_0_16, LS_000001fb98d7ed70_0_20, LS_000001fb98d7ed70_0_24, LS_000001fb98d7ed70_0_28;
L_000001fb98d7ed70 .concat8 [ 16 16 0 0], LS_000001fb98d7ed70_1_0, LS_000001fb98d7ed70_1_4;
L_000001fb98d7d790 .part v000001fb98cd4470_0, 31, 1;
L_000001fb98d7eff0 .part v000001fb98cd4fb0_0, 31, 1;
L_000001fb98d7dab0 .part L_000001fb98d7ed70, 0, 1;
L_000001fb98d7f450 .part L_000001fb98d7ed70, 1, 1;
L_000001fb98d7dbf0 .part L_000001fb98d7ed70, 2, 1;
L_000001fb98d7ced0 .part L_000001fb98d7ed70, 3, 1;
L_000001fb98d7cf70 .part L_000001fb98d7ed70, 4, 1;
L_000001fb98d7d010 .part L_000001fb98d7ed70, 5, 1;
L_000001fb98d7d0b0 .part L_000001fb98d7ed70, 6, 1;
L_000001fb98d7dd30 .part L_000001fb98d7ed70, 7, 1;
L_000001fb98d7df10 .part L_000001fb98d7ed70, 8, 1;
L_000001fb98d7e050 .part L_000001fb98d7ed70, 9, 1;
L_000001fb98d7e2d0 .part L_000001fb98d7ed70, 10, 1;
L_000001fb98d81390 .part L_000001fb98d7ed70, 11, 1;
L_000001fb98d7fd10 .part L_000001fb98d7ed70, 12, 1;
L_000001fb98d81070 .part L_000001fb98d7ed70, 13, 1;
L_000001fb98d7fb30 .part L_000001fb98d7ed70, 14, 1;
L_000001fb98d81430 .part L_000001fb98d7ed70, 15, 1;
L_000001fb98d819d0 .part L_000001fb98d7ed70, 16, 1;
L_000001fb98d81110 .part L_000001fb98d7ed70, 17, 1;
L_000001fb98d81a70 .part L_000001fb98d7ed70, 18, 1;
L_000001fb98d811b0 .part L_000001fb98d7ed70, 19, 1;
L_000001fb98d81930 .part L_000001fb98d7ed70, 20, 1;
L_000001fb98d80e90 .part L_000001fb98d7ed70, 21, 1;
L_000001fb98d81b10 .part L_000001fb98d7ed70, 22, 1;
L_000001fb98d816b0 .part L_000001fb98d7ed70, 23, 1;
L_000001fb98d7f9f0 .part L_000001fb98d7ed70, 24, 1;
L_000001fb98d7f630 .part L_000001fb98d7ed70, 25, 1;
L_000001fb98d80170 .part L_000001fb98d7ed70, 26, 1;
L_000001fb98d81cf0 .part L_000001fb98d7ed70, 27, 1;
L_000001fb98d814d0 .part L_000001fb98d7ed70, 28, 1;
L_000001fb98d80a30 .part L_000001fb98d7ed70, 29, 1;
L_000001fb98d7f950 .part L_000001fb98d7ed70, 30, 1;
L_000001fb98d7fa90 .part L_000001fb98d7ed70, 31, 1;
S_000001fb98ad02d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001fb98a89aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001fb98c4b8c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001fb98d13c40 .functor NOT 1, L_000001fb98d07aa0, C4<0>, C4<0>, C4<0>;
v000001fb98cc6620_0 .net "A", 31 0, v000001fb98cd4470_0;  alias, 1 drivers
v000001fb98cc66c0_0 .net "ALUOP", 3 0, v000001fb98cc7840_0;  alias, 1 drivers
v000001fb98cc7f20_0 .net "B", 31 0, v000001fb98cd4fb0_0;  alias, 1 drivers
v000001fb98cc7700_0 .var "CF", 0 0;
v000001fb98cc77a0_0 .net "ZF", 0 0, L_000001fb98d13c40;  alias, 1 drivers
v000001fb98cc6760_0 .net *"_ivl_1", 0 0, L_000001fb98d07aa0;  1 drivers
v000001fb98cc6940_0 .var "res", 31 0;
E_000001fb98c4aa80 .event anyedge, v000001fb98cc66c0_0, v000001fb98cc72a0_0, v000001fb98cc70c0_0, v000001fb98cc7700_0;
L_000001fb98d07aa0 .reduce/or v000001fb98cc6940_0;
S_000001fb98acd8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001fb98a89aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001fb98cca5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cca5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cca630 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cca668 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cca6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cca6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cca710 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cca748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cca780 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cca7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cca7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cca828 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cca860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cca898 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cca8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cca908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cca940 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cca978 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cca9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cca9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98ccaa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98ccaa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98ccaa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98ccaac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98ccab00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cc7840_0 .var "ALU_OP", 3 0;
v000001fb98cc6a80_0 .net "opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
E_000001fb98c4adc0 .event anyedge, v000001fb98bd0f80_0;
S_000001fb98acda30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001fb98cd2b70_0 .net "EX1_forward_to_B", 31 0, v000001fb98cd34d0_0;  alias, 1 drivers
v000001fb98cd2350_0 .net "EX_PFC", 31 0, v000001fb98cd1db0_0;  alias, 1 drivers
v000001fb98cd3250_0 .net "EX_PFC_to_IF", 31 0, L_000001fb98d07a00;  alias, 1 drivers
v000001fb98cd41f0_0 .net "alu_selA", 1 0, L_000001fb98d034a0;  alias, 1 drivers
v000001fb98cd4290_0 .net "alu_selB", 1 0, L_000001fb98d04b20;  alias, 1 drivers
v000001fb98cd2850_0 .net "ex_haz", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98cd32f0_0 .net "id_haz", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98cd2fd0_0 .net "is_jr", 0 0, v000001fb98cd3c50_0;  alias, 1 drivers
v000001fb98cd3390_0 .net "mem_haz", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98cd2f30_0 .net "oper1", 31 0, L_000001fb98d0b400;  alias, 1 drivers
v000001fb98cd22b0_0 .net "oper2", 31 0, L_000001fb98d13b60;  alias, 1 drivers
v000001fb98cd2df0_0 .net "pc", 31 0, v000001fb98cd1e50_0;  alias, 1 drivers
v000001fb98cd3430_0 .net "rs1", 31 0, v000001fb98cd3a70_0;  alias, 1 drivers
v000001fb98cd36b0_0 .net "rs2_in", 31 0, v000001fb98cd2cb0_0;  alias, 1 drivers
v000001fb98cd2c10_0 .net "rs2_out", 31 0, L_000001fb98d13310;  alias, 1 drivers
v000001fb98cd20d0_0 .net "store_rs2_forward", 1 0, L_000001fb98d05ac0;  alias, 1 drivers
L_000001fb98d07a00 .functor MUXZ 32, v000001fb98cd1db0_0, L_000001fb98d0b400, v000001fb98cd3c50_0, C4<>;
S_000001fb98a88200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001fb98acda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fb98c4b740 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fb98d0b010 .functor NOT 1, L_000001fb98d084a0, C4<0>, C4<0>, C4<0>;
L_000001fb98d09cd0 .functor NOT 1, L_000001fb98d07320, C4<0>, C4<0>, C4<0>;
L_000001fb98d0ade0 .functor NOT 1, L_000001fb98d08040, C4<0>, C4<0>, C4<0>;
L_000001fb98d09e90 .functor NOT 1, L_000001fb98d08680, C4<0>, C4<0>, C4<0>;
L_000001fb98d0b0f0 .functor AND 32, L_000001fb98d09a30, v000001fb98cd3a70_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d095d0 .functor AND 32, L_000001fb98d0a910, L_000001fb98d14d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0a1a0 .functor OR 32, L_000001fb98d0b0f0, L_000001fb98d095d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d0a6e0 .functor AND 32, L_000001fb98d09f00, v000001fb98cc4730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0a750 .functor OR 32, L_000001fb98d0a1a0, L_000001fb98d0a6e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d0b390 .functor AND 32, L_000001fb98d0a3d0, L_000001fb98d089a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0b400 .functor OR 32, L_000001fb98d0a750, L_000001fb98d0b390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98cc89c0_0 .net *"_ivl_1", 0 0, L_000001fb98d084a0;  1 drivers
v000001fb98cc9a00_0 .net *"_ivl_13", 0 0, L_000001fb98d08040;  1 drivers
v000001fb98cc9140_0 .net *"_ivl_14", 0 0, L_000001fb98d0ade0;  1 drivers
v000001fb98cc91e0_0 .net *"_ivl_19", 0 0, L_000001fb98d08cc0;  1 drivers
v000001fb98cc9320_0 .net *"_ivl_2", 0 0, L_000001fb98d0b010;  1 drivers
v000001fb98cce4f0_0 .net *"_ivl_23", 0 0, L_000001fb98d066a0;  1 drivers
v000001fb98cce6d0_0 .net *"_ivl_27", 0 0, L_000001fb98d08680;  1 drivers
v000001fb98cce590_0 .net *"_ivl_28", 0 0, L_000001fb98d09e90;  1 drivers
v000001fb98cce9f0_0 .net *"_ivl_33", 0 0, L_000001fb98d06a60;  1 drivers
v000001fb98cce8b0_0 .net *"_ivl_37", 0 0, L_000001fb98d073c0;  1 drivers
v000001fb98cce630_0 .net *"_ivl_40", 31 0, L_000001fb98d0b0f0;  1 drivers
v000001fb98cce950_0 .net *"_ivl_42", 31 0, L_000001fb98d095d0;  1 drivers
v000001fb98cce810_0 .net *"_ivl_44", 31 0, L_000001fb98d0a1a0;  1 drivers
v000001fb98cce770_0 .net *"_ivl_46", 31 0, L_000001fb98d0a6e0;  1 drivers
v000001fb98ccf8f0_0 .net *"_ivl_48", 31 0, L_000001fb98d0a750;  1 drivers
v000001fb98ccebd0_0 .net *"_ivl_50", 31 0, L_000001fb98d0b390;  1 drivers
v000001fb98ccf210_0 .net *"_ivl_7", 0 0, L_000001fb98d07320;  1 drivers
v000001fb98ccea90_0 .net *"_ivl_8", 0 0, L_000001fb98d09cd0;  1 drivers
v000001fb98cceb30_0 .net "ina", 31 0, v000001fb98cd3a70_0;  alias, 1 drivers
v000001fb98cced10_0 .net "inb", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98ccedb0_0 .net "inc", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98ccec70_0 .net "ind", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98cceef0_0 .net "out", 31 0, L_000001fb98d0b400;  alias, 1 drivers
v000001fb98ccf030_0 .net "s0", 31 0, L_000001fb98d09a30;  1 drivers
v000001fb98ccee50_0 .net "s1", 31 0, L_000001fb98d0a910;  1 drivers
v000001fb98ccf850_0 .net "s2", 31 0, L_000001fb98d09f00;  1 drivers
v000001fb98ccf530_0 .net "s3", 31 0, L_000001fb98d0a3d0;  1 drivers
v000001fb98ccef90_0 .net "sel", 1 0, L_000001fb98d034a0;  alias, 1 drivers
L_000001fb98d084a0 .part L_000001fb98d034a0, 1, 1;
LS_000001fb98d06d80_0_0 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_4 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_8 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_12 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_16 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_20 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_24 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_0_28 .concat [ 1 1 1 1], L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010, L_000001fb98d0b010;
LS_000001fb98d06d80_1_0 .concat [ 4 4 4 4], LS_000001fb98d06d80_0_0, LS_000001fb98d06d80_0_4, LS_000001fb98d06d80_0_8, LS_000001fb98d06d80_0_12;
LS_000001fb98d06d80_1_4 .concat [ 4 4 4 4], LS_000001fb98d06d80_0_16, LS_000001fb98d06d80_0_20, LS_000001fb98d06d80_0_24, LS_000001fb98d06d80_0_28;
L_000001fb98d06d80 .concat [ 16 16 0 0], LS_000001fb98d06d80_1_0, LS_000001fb98d06d80_1_4;
L_000001fb98d07320 .part L_000001fb98d034a0, 0, 1;
LS_000001fb98d07dc0_0_0 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_4 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_8 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_12 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_16 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_20 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_24 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_0_28 .concat [ 1 1 1 1], L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0, L_000001fb98d09cd0;
LS_000001fb98d07dc0_1_0 .concat [ 4 4 4 4], LS_000001fb98d07dc0_0_0, LS_000001fb98d07dc0_0_4, LS_000001fb98d07dc0_0_8, LS_000001fb98d07dc0_0_12;
LS_000001fb98d07dc0_1_4 .concat [ 4 4 4 4], LS_000001fb98d07dc0_0_16, LS_000001fb98d07dc0_0_20, LS_000001fb98d07dc0_0_24, LS_000001fb98d07dc0_0_28;
L_000001fb98d07dc0 .concat [ 16 16 0 0], LS_000001fb98d07dc0_1_0, LS_000001fb98d07dc0_1_4;
L_000001fb98d08040 .part L_000001fb98d034a0, 1, 1;
LS_000001fb98d08360_0_0 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_4 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_8 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_12 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_16 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_20 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_24 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_0_28 .concat [ 1 1 1 1], L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0, L_000001fb98d0ade0;
LS_000001fb98d08360_1_0 .concat [ 4 4 4 4], LS_000001fb98d08360_0_0, LS_000001fb98d08360_0_4, LS_000001fb98d08360_0_8, LS_000001fb98d08360_0_12;
LS_000001fb98d08360_1_4 .concat [ 4 4 4 4], LS_000001fb98d08360_0_16, LS_000001fb98d08360_0_20, LS_000001fb98d08360_0_24, LS_000001fb98d08360_0_28;
L_000001fb98d08360 .concat [ 16 16 0 0], LS_000001fb98d08360_1_0, LS_000001fb98d08360_1_4;
L_000001fb98d08cc0 .part L_000001fb98d034a0, 0, 1;
LS_000001fb98d06e20_0_0 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_4 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_8 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_12 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_16 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_20 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_24 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_0_28 .concat [ 1 1 1 1], L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0, L_000001fb98d08cc0;
LS_000001fb98d06e20_1_0 .concat [ 4 4 4 4], LS_000001fb98d06e20_0_0, LS_000001fb98d06e20_0_4, LS_000001fb98d06e20_0_8, LS_000001fb98d06e20_0_12;
LS_000001fb98d06e20_1_4 .concat [ 4 4 4 4], LS_000001fb98d06e20_0_16, LS_000001fb98d06e20_0_20, LS_000001fb98d06e20_0_24, LS_000001fb98d06e20_0_28;
L_000001fb98d06e20 .concat [ 16 16 0 0], LS_000001fb98d06e20_1_0, LS_000001fb98d06e20_1_4;
L_000001fb98d066a0 .part L_000001fb98d034a0, 1, 1;
LS_000001fb98d07000_0_0 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_4 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_8 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_12 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_16 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_20 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_24 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_0_28 .concat [ 1 1 1 1], L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0, L_000001fb98d066a0;
LS_000001fb98d07000_1_0 .concat [ 4 4 4 4], LS_000001fb98d07000_0_0, LS_000001fb98d07000_0_4, LS_000001fb98d07000_0_8, LS_000001fb98d07000_0_12;
LS_000001fb98d07000_1_4 .concat [ 4 4 4 4], LS_000001fb98d07000_0_16, LS_000001fb98d07000_0_20, LS_000001fb98d07000_0_24, LS_000001fb98d07000_0_28;
L_000001fb98d07000 .concat [ 16 16 0 0], LS_000001fb98d07000_1_0, LS_000001fb98d07000_1_4;
L_000001fb98d08680 .part L_000001fb98d034a0, 0, 1;
LS_000001fb98d06740_0_0 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_4 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_8 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_12 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_16 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_20 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_24 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_0_28 .concat [ 1 1 1 1], L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90, L_000001fb98d09e90;
LS_000001fb98d06740_1_0 .concat [ 4 4 4 4], LS_000001fb98d06740_0_0, LS_000001fb98d06740_0_4, LS_000001fb98d06740_0_8, LS_000001fb98d06740_0_12;
LS_000001fb98d06740_1_4 .concat [ 4 4 4 4], LS_000001fb98d06740_0_16, LS_000001fb98d06740_0_20, LS_000001fb98d06740_0_24, LS_000001fb98d06740_0_28;
L_000001fb98d06740 .concat [ 16 16 0 0], LS_000001fb98d06740_1_0, LS_000001fb98d06740_1_4;
L_000001fb98d06a60 .part L_000001fb98d034a0, 1, 1;
LS_000001fb98d06560_0_0 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_4 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_8 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_12 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_16 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_20 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_24 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_0_28 .concat [ 1 1 1 1], L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60, L_000001fb98d06a60;
LS_000001fb98d06560_1_0 .concat [ 4 4 4 4], LS_000001fb98d06560_0_0, LS_000001fb98d06560_0_4, LS_000001fb98d06560_0_8, LS_000001fb98d06560_0_12;
LS_000001fb98d06560_1_4 .concat [ 4 4 4 4], LS_000001fb98d06560_0_16, LS_000001fb98d06560_0_20, LS_000001fb98d06560_0_24, LS_000001fb98d06560_0_28;
L_000001fb98d06560 .concat [ 16 16 0 0], LS_000001fb98d06560_1_0, LS_000001fb98d06560_1_4;
L_000001fb98d073c0 .part L_000001fb98d034a0, 0, 1;
LS_000001fb98d067e0_0_0 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_4 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_8 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_12 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_16 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_20 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_24 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_0_28 .concat [ 1 1 1 1], L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0, L_000001fb98d073c0;
LS_000001fb98d067e0_1_0 .concat [ 4 4 4 4], LS_000001fb98d067e0_0_0, LS_000001fb98d067e0_0_4, LS_000001fb98d067e0_0_8, LS_000001fb98d067e0_0_12;
LS_000001fb98d067e0_1_4 .concat [ 4 4 4 4], LS_000001fb98d067e0_0_16, LS_000001fb98d067e0_0_20, LS_000001fb98d067e0_0_24, LS_000001fb98d067e0_0_28;
L_000001fb98d067e0 .concat [ 16 16 0 0], LS_000001fb98d067e0_1_0, LS_000001fb98d067e0_1_4;
S_000001fb98a88390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fb98a88200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d09a30 .functor AND 32, L_000001fb98d06d80, L_000001fb98d07dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98cc95a0_0 .net "in1", 31 0, L_000001fb98d06d80;  1 drivers
v000001fb98cc8ba0_0 .net "in2", 31 0, L_000001fb98d07dc0;  1 drivers
v000001fb98cc8ec0_0 .net "out", 31 0, L_000001fb98d09a30;  alias, 1 drivers
S_000001fb98ac0940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fb98a88200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d0a910 .functor AND 32, L_000001fb98d08360, L_000001fb98d06e20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98cc9c80_0 .net "in1", 31 0, L_000001fb98d08360;  1 drivers
v000001fb98cc8600_0 .net "in2", 31 0, L_000001fb98d06e20;  1 drivers
v000001fb98cc8e20_0 .net "out", 31 0, L_000001fb98d0a910;  alias, 1 drivers
S_000001fb98ac0ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fb98a88200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d09f00 .functor AND 32, L_000001fb98d07000, L_000001fb98d06740, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98cc9000_0 .net "in1", 31 0, L_000001fb98d07000;  1 drivers
v000001fb98cc90a0_0 .net "in2", 31 0, L_000001fb98d06740;  1 drivers
v000001fb98cc9640_0 .net "out", 31 0, L_000001fb98d09f00;  alias, 1 drivers
S_000001fb98ccad20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fb98a88200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d0a3d0 .functor AND 32, L_000001fb98d06560, L_000001fb98d067e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98cc8740_0 .net "in1", 31 0, L_000001fb98d06560;  1 drivers
v000001fb98cc8880_0 .net "in2", 31 0, L_000001fb98d067e0;  1 drivers
v000001fb98cc8920_0 .net "out", 31 0, L_000001fb98d0a3d0;  alias, 1 drivers
S_000001fb98ccb040 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001fb98acda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fb98c4ab00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fb98d0b160 .functor NOT 1, L_000001fb98d08720, C4<0>, C4<0>, C4<0>;
L_000001fb98d0b1d0 .functor NOT 1, L_000001fb98d08180, C4<0>, C4<0>, C4<0>;
L_000001fb98d0b2b0 .functor NOT 1, L_000001fb98d087c0, C4<0>, C4<0>, C4<0>;
L_000001fb98c41f30 .functor NOT 1, L_000001fb98d06ba0, C4<0>, C4<0>, C4<0>;
L_000001fb98d13a80 .functor AND 32, L_000001fb98d0b470, v000001fb98cd34d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d14880 .functor AND 32, L_000001fb98d0b240, L_000001fb98d14d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d149d0 .functor OR 32, L_000001fb98d13a80, L_000001fb98d14880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d13230 .functor AND 32, L_000001fb98d0b320, v000001fb98cc4730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d13ee0 .functor OR 32, L_000001fb98d149d0, L_000001fb98d13230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d13af0 .functor AND 32, L_000001fb98d134d0, L_000001fb98d089a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d13b60 .functor OR 32, L_000001fb98d13ee0, L_000001fb98d13af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98ccf710_0 .net *"_ivl_1", 0 0, L_000001fb98d08720;  1 drivers
v000001fb98ccf7b0_0 .net *"_ivl_13", 0 0, L_000001fb98d087c0;  1 drivers
v000001fb98ccbc50_0 .net *"_ivl_14", 0 0, L_000001fb98d0b2b0;  1 drivers
v000001fb98ccda50_0 .net *"_ivl_19", 0 0, L_000001fb98d07640;  1 drivers
v000001fb98ccc790_0 .net *"_ivl_2", 0 0, L_000001fb98d0b160;  1 drivers
v000001fb98ccc6f0_0 .net *"_ivl_23", 0 0, L_000001fb98d08ae0;  1 drivers
v000001fb98ccd690_0 .net *"_ivl_27", 0 0, L_000001fb98d06ba0;  1 drivers
v000001fb98ccc010_0 .net *"_ivl_28", 0 0, L_000001fb98c41f30;  1 drivers
v000001fb98cce270_0 .net *"_ivl_33", 0 0, L_000001fb98d07140;  1 drivers
v000001fb98ccc830_0 .net *"_ivl_37", 0 0, L_000001fb98d08400;  1 drivers
v000001fb98cce310_0 .net *"_ivl_40", 31 0, L_000001fb98d13a80;  1 drivers
v000001fb98ccc330_0 .net *"_ivl_42", 31 0, L_000001fb98d14880;  1 drivers
v000001fb98ccde10_0 .net *"_ivl_44", 31 0, L_000001fb98d149d0;  1 drivers
v000001fb98ccc510_0 .net *"_ivl_46", 31 0, L_000001fb98d13230;  1 drivers
v000001fb98ccd050_0 .net *"_ivl_48", 31 0, L_000001fb98d13ee0;  1 drivers
v000001fb98cccf10_0 .net *"_ivl_50", 31 0, L_000001fb98d13af0;  1 drivers
v000001fb98ccd550_0 .net *"_ivl_7", 0 0, L_000001fb98d08180;  1 drivers
v000001fb98ccc3d0_0 .net *"_ivl_8", 0 0, L_000001fb98d0b1d0;  1 drivers
v000001fb98ccca10_0 .net "ina", 31 0, v000001fb98cd34d0_0;  alias, 1 drivers
v000001fb98cccb50_0 .net "inb", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98ccdaf0_0 .net "inc", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98ccc470_0 .net "ind", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98ccd230_0 .net "out", 31 0, L_000001fb98d13b60;  alias, 1 drivers
v000001fb98cccfb0_0 .net "s0", 31 0, L_000001fb98d0b470;  1 drivers
v000001fb98cce090_0 .net "s1", 31 0, L_000001fb98d0b240;  1 drivers
v000001fb98cccc90_0 .net "s2", 31 0, L_000001fb98d0b320;  1 drivers
v000001fb98ccd9b0_0 .net "s3", 31 0, L_000001fb98d134d0;  1 drivers
v000001fb98cccbf0_0 .net "sel", 1 0, L_000001fb98d04b20;  alias, 1 drivers
L_000001fb98d08720 .part L_000001fb98d04b20, 1, 1;
LS_000001fb98d06600_0_0 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_4 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_8 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_12 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_16 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_20 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_24 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_0_28 .concat [ 1 1 1 1], L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160, L_000001fb98d0b160;
LS_000001fb98d06600_1_0 .concat [ 4 4 4 4], LS_000001fb98d06600_0_0, LS_000001fb98d06600_0_4, LS_000001fb98d06600_0_8, LS_000001fb98d06600_0_12;
LS_000001fb98d06600_1_4 .concat [ 4 4 4 4], LS_000001fb98d06600_0_16, LS_000001fb98d06600_0_20, LS_000001fb98d06600_0_24, LS_000001fb98d06600_0_28;
L_000001fb98d06600 .concat [ 16 16 0 0], LS_000001fb98d06600_1_0, LS_000001fb98d06600_1_4;
L_000001fb98d08180 .part L_000001fb98d04b20, 0, 1;
LS_000001fb98d070a0_0_0 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_4 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_8 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_12 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_16 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_20 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_24 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_0_28 .concat [ 1 1 1 1], L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0, L_000001fb98d0b1d0;
LS_000001fb98d070a0_1_0 .concat [ 4 4 4 4], LS_000001fb98d070a0_0_0, LS_000001fb98d070a0_0_4, LS_000001fb98d070a0_0_8, LS_000001fb98d070a0_0_12;
LS_000001fb98d070a0_1_4 .concat [ 4 4 4 4], LS_000001fb98d070a0_0_16, LS_000001fb98d070a0_0_20, LS_000001fb98d070a0_0_24, LS_000001fb98d070a0_0_28;
L_000001fb98d070a0 .concat [ 16 16 0 0], LS_000001fb98d070a0_1_0, LS_000001fb98d070a0_1_4;
L_000001fb98d087c0 .part L_000001fb98d04b20, 1, 1;
LS_000001fb98d07fa0_0_0 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_4 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_8 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_12 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_16 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_20 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_24 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_0_28 .concat [ 1 1 1 1], L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0, L_000001fb98d0b2b0;
LS_000001fb98d07fa0_1_0 .concat [ 4 4 4 4], LS_000001fb98d07fa0_0_0, LS_000001fb98d07fa0_0_4, LS_000001fb98d07fa0_0_8, LS_000001fb98d07fa0_0_12;
LS_000001fb98d07fa0_1_4 .concat [ 4 4 4 4], LS_000001fb98d07fa0_0_16, LS_000001fb98d07fa0_0_20, LS_000001fb98d07fa0_0_24, LS_000001fb98d07fa0_0_28;
L_000001fb98d07fa0 .concat [ 16 16 0 0], LS_000001fb98d07fa0_1_0, LS_000001fb98d07fa0_1_4;
L_000001fb98d07640 .part L_000001fb98d04b20, 0, 1;
LS_000001fb98d07e60_0_0 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_4 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_8 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_12 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_16 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_20 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_24 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_0_28 .concat [ 1 1 1 1], L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640, L_000001fb98d07640;
LS_000001fb98d07e60_1_0 .concat [ 4 4 4 4], LS_000001fb98d07e60_0_0, LS_000001fb98d07e60_0_4, LS_000001fb98d07e60_0_8, LS_000001fb98d07e60_0_12;
LS_000001fb98d07e60_1_4 .concat [ 4 4 4 4], LS_000001fb98d07e60_0_16, LS_000001fb98d07e60_0_20, LS_000001fb98d07e60_0_24, LS_000001fb98d07e60_0_28;
L_000001fb98d07e60 .concat [ 16 16 0 0], LS_000001fb98d07e60_1_0, LS_000001fb98d07e60_1_4;
L_000001fb98d08ae0 .part L_000001fb98d04b20, 1, 1;
LS_000001fb98d08900_0_0 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_4 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_8 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_12 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_16 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_20 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_24 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_0_28 .concat [ 1 1 1 1], L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0, L_000001fb98d08ae0;
LS_000001fb98d08900_1_0 .concat [ 4 4 4 4], LS_000001fb98d08900_0_0, LS_000001fb98d08900_0_4, LS_000001fb98d08900_0_8, LS_000001fb98d08900_0_12;
LS_000001fb98d08900_1_4 .concat [ 4 4 4 4], LS_000001fb98d08900_0_16, LS_000001fb98d08900_0_20, LS_000001fb98d08900_0_24, LS_000001fb98d08900_0_28;
L_000001fb98d08900 .concat [ 16 16 0 0], LS_000001fb98d08900_1_0, LS_000001fb98d08900_1_4;
L_000001fb98d06ba0 .part L_000001fb98d04b20, 0, 1;
LS_000001fb98d08a40_0_0 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_4 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_8 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_12 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_16 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_20 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_24 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_0_28 .concat [ 1 1 1 1], L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30, L_000001fb98c41f30;
LS_000001fb98d08a40_1_0 .concat [ 4 4 4 4], LS_000001fb98d08a40_0_0, LS_000001fb98d08a40_0_4, LS_000001fb98d08a40_0_8, LS_000001fb98d08a40_0_12;
LS_000001fb98d08a40_1_4 .concat [ 4 4 4 4], LS_000001fb98d08a40_0_16, LS_000001fb98d08a40_0_20, LS_000001fb98d08a40_0_24, LS_000001fb98d08a40_0_28;
L_000001fb98d08a40 .concat [ 16 16 0 0], LS_000001fb98d08a40_1_0, LS_000001fb98d08a40_1_4;
L_000001fb98d07140 .part L_000001fb98d04b20, 1, 1;
LS_000001fb98d06880_0_0 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_4 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_8 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_12 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_16 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_20 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_24 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_0_28 .concat [ 1 1 1 1], L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140, L_000001fb98d07140;
LS_000001fb98d06880_1_0 .concat [ 4 4 4 4], LS_000001fb98d06880_0_0, LS_000001fb98d06880_0_4, LS_000001fb98d06880_0_8, LS_000001fb98d06880_0_12;
LS_000001fb98d06880_1_4 .concat [ 4 4 4 4], LS_000001fb98d06880_0_16, LS_000001fb98d06880_0_20, LS_000001fb98d06880_0_24, LS_000001fb98d06880_0_28;
L_000001fb98d06880 .concat [ 16 16 0 0], LS_000001fb98d06880_1_0, LS_000001fb98d06880_1_4;
L_000001fb98d08400 .part L_000001fb98d04b20, 0, 1;
LS_000001fb98d075a0_0_0 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_4 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_8 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_12 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_16 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_20 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_24 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_0_28 .concat [ 1 1 1 1], L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400, L_000001fb98d08400;
LS_000001fb98d075a0_1_0 .concat [ 4 4 4 4], LS_000001fb98d075a0_0_0, LS_000001fb98d075a0_0_4, LS_000001fb98d075a0_0_8, LS_000001fb98d075a0_0_12;
LS_000001fb98d075a0_1_4 .concat [ 4 4 4 4], LS_000001fb98d075a0_0_16, LS_000001fb98d075a0_0_20, LS_000001fb98d075a0_0_24, LS_000001fb98d075a0_0_28;
L_000001fb98d075a0 .concat [ 16 16 0 0], LS_000001fb98d075a0_1_0, LS_000001fb98d075a0_1_4;
S_000001fb98ccb810 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fb98ccb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d0b470 .functor AND 32, L_000001fb98d06600, L_000001fb98d070a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccf990_0 .net "in1", 31 0, L_000001fb98d06600;  1 drivers
v000001fb98ccf0d0_0 .net "in2", 31 0, L_000001fb98d070a0;  1 drivers
v000001fb98ccf5d0_0 .net "out", 31 0, L_000001fb98d0b470;  alias, 1 drivers
S_000001fb98ccb1d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fb98ccb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d0b240 .functor AND 32, L_000001fb98d07fa0, L_000001fb98d07e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccf170_0 .net "in1", 31 0, L_000001fb98d07fa0;  1 drivers
v000001fb98ccf670_0 .net "in2", 31 0, L_000001fb98d07e60;  1 drivers
v000001fb98ccf2b0_0 .net "out", 31 0, L_000001fb98d0b240;  alias, 1 drivers
S_000001fb98ccab90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fb98ccb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d0b320 .functor AND 32, L_000001fb98d08900, L_000001fb98d08a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccf350_0 .net "in1", 31 0, L_000001fb98d08900;  1 drivers
v000001fb98ccfa30_0 .net "in2", 31 0, L_000001fb98d08a40;  1 drivers
v000001fb98ccf3f0_0 .net "out", 31 0, L_000001fb98d0b320;  alias, 1 drivers
S_000001fb98ccb4f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fb98ccb040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d134d0 .functor AND 32, L_000001fb98d06880, L_000001fb98d075a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98cce450_0 .net "in1", 31 0, L_000001fb98d06880;  1 drivers
v000001fb98ccf490_0 .net "in2", 31 0, L_000001fb98d075a0;  1 drivers
v000001fb98cce3b0_0 .net "out", 31 0, L_000001fb98d134d0;  alias, 1 drivers
S_000001fb98ccb9a0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001fb98acda30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fb98c4b480 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fb98d13850 .functor NOT 1, L_000001fb98d08b80, C4<0>, C4<0>, C4<0>;
L_000001fb98d14730 .functor NOT 1, L_000001fb98d069c0, C4<0>, C4<0>, C4<0>;
L_000001fb98d13d90 .functor NOT 1, L_000001fb98d06b00, C4<0>, C4<0>, C4<0>;
L_000001fb98d133f0 .functor NOT 1, L_000001fb98d08540, C4<0>, C4<0>, C4<0>;
L_000001fb98d13070 .functor AND 32, L_000001fb98d130e0, v000001fb98cd2cb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d145e0 .functor AND 32, L_000001fb98d139a0, L_000001fb98d14d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d142d0 .functor OR 32, L_000001fb98d13070, L_000001fb98d145e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d13f50 .functor AND 32, L_000001fb98d14420, v000001fb98cc4730_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d13bd0 .functor OR 32, L_000001fb98d142d0, L_000001fb98d13f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d13150 .functor AND 32, L_000001fb98d13000, L_000001fb98d089a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d13310 .functor OR 32, L_000001fb98d13bd0, L_000001fb98d13150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98ccd4b0_0 .net *"_ivl_1", 0 0, L_000001fb98d08b80;  1 drivers
v000001fb98ccd0f0_0 .net *"_ivl_13", 0 0, L_000001fb98d06b00;  1 drivers
v000001fb98ccbd90_0 .net *"_ivl_14", 0 0, L_000001fb98d13d90;  1 drivers
v000001fb98ccc970_0 .net *"_ivl_19", 0 0, L_000001fb98d07960;  1 drivers
v000001fb98ccd5f0_0 .net *"_ivl_2", 0 0, L_000001fb98d13850;  1 drivers
v000001fb98ccc650_0 .net *"_ivl_23", 0 0, L_000001fb98d076e0;  1 drivers
v000001fb98ccd370_0 .net *"_ivl_27", 0 0, L_000001fb98d08540;  1 drivers
v000001fb98ccbe30_0 .net *"_ivl_28", 0 0, L_000001fb98d133f0;  1 drivers
v000001fb98cccdd0_0 .net *"_ivl_33", 0 0, L_000001fb98d08c20;  1 drivers
v000001fb98ccce70_0 .net *"_ivl_37", 0 0, L_000001fb98d07280;  1 drivers
v000001fb98cccd30_0 .net *"_ivl_40", 31 0, L_000001fb98d13070;  1 drivers
v000001fb98ccd190_0 .net *"_ivl_42", 31 0, L_000001fb98d145e0;  1 drivers
v000001fb98ccd7d0_0 .net *"_ivl_44", 31 0, L_000001fb98d142d0;  1 drivers
v000001fb98ccd2d0_0 .net *"_ivl_46", 31 0, L_000001fb98d13f50;  1 drivers
v000001fb98ccbed0_0 .net *"_ivl_48", 31 0, L_000001fb98d13bd0;  1 drivers
v000001fb98ccd410_0 .net *"_ivl_50", 31 0, L_000001fb98d13150;  1 drivers
v000001fb98ccd870_0 .net *"_ivl_7", 0 0, L_000001fb98d069c0;  1 drivers
v000001fb98ccdb90_0 .net *"_ivl_8", 0 0, L_000001fb98d14730;  1 drivers
v000001fb98ccdc30_0 .net "ina", 31 0, v000001fb98cd2cb0_0;  alias, 1 drivers
v000001fb98ccdeb0_0 .net "inb", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98ccdd70_0 .net "inc", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98ccbf70_0 .net "ind", 31 0, L_000001fb98d089a0;  alias, 1 drivers
v000001fb98ccdff0_0 .net "out", 31 0, L_000001fb98d13310;  alias, 1 drivers
v000001fb98cce1d0_0 .net "s0", 31 0, L_000001fb98d130e0;  1 drivers
v000001fb98ccc1f0_0 .net "s1", 31 0, L_000001fb98d139a0;  1 drivers
v000001fb98ccc290_0 .net "s2", 31 0, L_000001fb98d14420;  1 drivers
v000001fb98cd2670_0 .net "s3", 31 0, L_000001fb98d13000;  1 drivers
v000001fb98cd3570_0 .net "sel", 1 0, L_000001fb98d05ac0;  alias, 1 drivers
L_000001fb98d08b80 .part L_000001fb98d05ac0, 1, 1;
LS_000001fb98d082c0_0_0 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_4 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_8 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_12 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_16 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_20 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_24 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_0_28 .concat [ 1 1 1 1], L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850, L_000001fb98d13850;
LS_000001fb98d082c0_1_0 .concat [ 4 4 4 4], LS_000001fb98d082c0_0_0, LS_000001fb98d082c0_0_4, LS_000001fb98d082c0_0_8, LS_000001fb98d082c0_0_12;
LS_000001fb98d082c0_1_4 .concat [ 4 4 4 4], LS_000001fb98d082c0_0_16, LS_000001fb98d082c0_0_20, LS_000001fb98d082c0_0_24, LS_000001fb98d082c0_0_28;
L_000001fb98d082c0 .concat [ 16 16 0 0], LS_000001fb98d082c0_1_0, LS_000001fb98d082c0_1_4;
L_000001fb98d069c0 .part L_000001fb98d05ac0, 0, 1;
LS_000001fb98d07f00_0_0 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_4 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_8 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_12 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_16 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_20 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_24 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_0_28 .concat [ 1 1 1 1], L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730, L_000001fb98d14730;
LS_000001fb98d07f00_1_0 .concat [ 4 4 4 4], LS_000001fb98d07f00_0_0, LS_000001fb98d07f00_0_4, LS_000001fb98d07f00_0_8, LS_000001fb98d07f00_0_12;
LS_000001fb98d07f00_1_4 .concat [ 4 4 4 4], LS_000001fb98d07f00_0_16, LS_000001fb98d07f00_0_20, LS_000001fb98d07f00_0_24, LS_000001fb98d07f00_0_28;
L_000001fb98d07f00 .concat [ 16 16 0 0], LS_000001fb98d07f00_1_0, LS_000001fb98d07f00_1_4;
L_000001fb98d06b00 .part L_000001fb98d05ac0, 1, 1;
LS_000001fb98d06ec0_0_0 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_4 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_8 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_12 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_16 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_20 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_24 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_0_28 .concat [ 1 1 1 1], L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90, L_000001fb98d13d90;
LS_000001fb98d06ec0_1_0 .concat [ 4 4 4 4], LS_000001fb98d06ec0_0_0, LS_000001fb98d06ec0_0_4, LS_000001fb98d06ec0_0_8, LS_000001fb98d06ec0_0_12;
LS_000001fb98d06ec0_1_4 .concat [ 4 4 4 4], LS_000001fb98d06ec0_0_16, LS_000001fb98d06ec0_0_20, LS_000001fb98d06ec0_0_24, LS_000001fb98d06ec0_0_28;
L_000001fb98d06ec0 .concat [ 16 16 0 0], LS_000001fb98d06ec0_1_0, LS_000001fb98d06ec0_1_4;
L_000001fb98d07960 .part L_000001fb98d05ac0, 0, 1;
LS_000001fb98d08220_0_0 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_4 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_8 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_12 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_16 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_20 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_24 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_0_28 .concat [ 1 1 1 1], L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960, L_000001fb98d07960;
LS_000001fb98d08220_1_0 .concat [ 4 4 4 4], LS_000001fb98d08220_0_0, LS_000001fb98d08220_0_4, LS_000001fb98d08220_0_8, LS_000001fb98d08220_0_12;
LS_000001fb98d08220_1_4 .concat [ 4 4 4 4], LS_000001fb98d08220_0_16, LS_000001fb98d08220_0_20, LS_000001fb98d08220_0_24, LS_000001fb98d08220_0_28;
L_000001fb98d08220 .concat [ 16 16 0 0], LS_000001fb98d08220_1_0, LS_000001fb98d08220_1_4;
L_000001fb98d076e0 .part L_000001fb98d05ac0, 1, 1;
LS_000001fb98d07820_0_0 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_4 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_8 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_12 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_16 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_20 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_24 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_0_28 .concat [ 1 1 1 1], L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0, L_000001fb98d076e0;
LS_000001fb98d07820_1_0 .concat [ 4 4 4 4], LS_000001fb98d07820_0_0, LS_000001fb98d07820_0_4, LS_000001fb98d07820_0_8, LS_000001fb98d07820_0_12;
LS_000001fb98d07820_1_4 .concat [ 4 4 4 4], LS_000001fb98d07820_0_16, LS_000001fb98d07820_0_20, LS_000001fb98d07820_0_24, LS_000001fb98d07820_0_28;
L_000001fb98d07820 .concat [ 16 16 0 0], LS_000001fb98d07820_1_0, LS_000001fb98d07820_1_4;
L_000001fb98d08540 .part L_000001fb98d05ac0, 0, 1;
LS_000001fb98d071e0_0_0 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_4 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_8 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_12 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_16 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_20 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_24 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_0_28 .concat [ 1 1 1 1], L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0, L_000001fb98d133f0;
LS_000001fb98d071e0_1_0 .concat [ 4 4 4 4], LS_000001fb98d071e0_0_0, LS_000001fb98d071e0_0_4, LS_000001fb98d071e0_0_8, LS_000001fb98d071e0_0_12;
LS_000001fb98d071e0_1_4 .concat [ 4 4 4 4], LS_000001fb98d071e0_0_16, LS_000001fb98d071e0_0_20, LS_000001fb98d071e0_0_24, LS_000001fb98d071e0_0_28;
L_000001fb98d071e0 .concat [ 16 16 0 0], LS_000001fb98d071e0_1_0, LS_000001fb98d071e0_1_4;
L_000001fb98d08c20 .part L_000001fb98d05ac0, 1, 1;
LS_000001fb98d06f60_0_0 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_4 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_8 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_12 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_16 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_20 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_24 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_0_28 .concat [ 1 1 1 1], L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20, L_000001fb98d08c20;
LS_000001fb98d06f60_1_0 .concat [ 4 4 4 4], LS_000001fb98d06f60_0_0, LS_000001fb98d06f60_0_4, LS_000001fb98d06f60_0_8, LS_000001fb98d06f60_0_12;
LS_000001fb98d06f60_1_4 .concat [ 4 4 4 4], LS_000001fb98d06f60_0_16, LS_000001fb98d06f60_0_20, LS_000001fb98d06f60_0_24, LS_000001fb98d06f60_0_28;
L_000001fb98d06f60 .concat [ 16 16 0 0], LS_000001fb98d06f60_1_0, LS_000001fb98d06f60_1_4;
L_000001fb98d07280 .part L_000001fb98d05ac0, 0, 1;
LS_000001fb98d07780_0_0 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_4 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_8 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_12 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_16 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_20 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_24 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_0_28 .concat [ 1 1 1 1], L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280, L_000001fb98d07280;
LS_000001fb98d07780_1_0 .concat [ 4 4 4 4], LS_000001fb98d07780_0_0, LS_000001fb98d07780_0_4, LS_000001fb98d07780_0_8, LS_000001fb98d07780_0_12;
LS_000001fb98d07780_1_4 .concat [ 4 4 4 4], LS_000001fb98d07780_0_16, LS_000001fb98d07780_0_20, LS_000001fb98d07780_0_24, LS_000001fb98d07780_0_28;
L_000001fb98d07780 .concat [ 16 16 0 0], LS_000001fb98d07780_1_0, LS_000001fb98d07780_1_4;
S_000001fb98ccaeb0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fb98ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d130e0 .functor AND 32, L_000001fb98d082c0, L_000001fb98d07f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccc0b0_0 .net "in1", 31 0, L_000001fb98d082c0;  1 drivers
v000001fb98ccdf50_0 .net "in2", 31 0, L_000001fb98d07f00;  1 drivers
v000001fb98ccbbb0_0 .net "out", 31 0, L_000001fb98d130e0;  alias, 1 drivers
S_000001fb98ccb360 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fb98ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d139a0 .functor AND 32, L_000001fb98d06ec0, L_000001fb98d08220, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccd730_0 .net "in1", 31 0, L_000001fb98d06ec0;  1 drivers
v000001fb98ccbcf0_0 .net "in2", 31 0, L_000001fb98d08220;  1 drivers
v000001fb98ccc5b0_0 .net "out", 31 0, L_000001fb98d139a0;  alias, 1 drivers
S_000001fb98ccb680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fb98ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d14420 .functor AND 32, L_000001fb98d07820, L_000001fb98d071e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccd910_0 .net "in1", 31 0, L_000001fb98d07820;  1 drivers
v000001fb98cce130_0 .net "in2", 31 0, L_000001fb98d071e0;  1 drivers
v000001fb98ccdcd0_0 .net "out", 31 0, L_000001fb98d14420;  alias, 1 drivers
S_000001fb98cd0e70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fb98ccb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fb98d13000 .functor AND 32, L_000001fb98d06f60, L_000001fb98d07780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fb98ccc8d0_0 .net "in1", 31 0, L_000001fb98d06f60;  1 drivers
v000001fb98ccc150_0 .net "in2", 31 0, L_000001fb98d07780;  1 drivers
v000001fb98cccab0_0 .net "out", 31 0, L_000001fb98d13000;  alias, 1 drivers
S_000001fb98cd1960 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001fb98cd5b80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cd5bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cd5bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cd5c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cd5c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cd5c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cd5cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cd5d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cd5d40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cd5d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cd5db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cd5de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cd5e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cd5e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cd5e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cd5ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cd5f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cd5f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cd5f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cd5fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cd5fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cd6018 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cd6050 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cd6088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cd60c0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cd1e50_0 .var "EX1_PC", 31 0;
v000001fb98cd1db0_0 .var "EX1_PFC", 31 0;
v000001fb98cd34d0_0 .var "EX1_forward_to_B", 31 0;
v000001fb98cd2990_0 .var "EX1_is_beq", 0 0;
v000001fb98cd2710_0 .var "EX1_is_bne", 0 0;
v000001fb98cd3610_0 .var "EX1_is_jal", 0 0;
v000001fb98cd3c50_0 .var "EX1_is_jr", 0 0;
v000001fb98cd4150_0 .var "EX1_is_oper2_immed", 0 0;
v000001fb98cd2e90_0 .var "EX1_memread", 0 0;
v000001fb98cd4330_0 .var "EX1_memwrite", 0 0;
v000001fb98cd1f90_0 .var "EX1_opcode", 11 0;
v000001fb98cd31b0_0 .var "EX1_predicted", 0 0;
v000001fb98cd23f0_0 .var "EX1_rd_ind", 4 0;
v000001fb98cd3750_0 .var "EX1_rd_indzero", 0 0;
v000001fb98cd2170_0 .var "EX1_regwrite", 0 0;
v000001fb98cd3a70_0 .var "EX1_rs1", 31 0;
v000001fb98cd27b0_0 .var "EX1_rs1_ind", 4 0;
v000001fb98cd2cb0_0 .var "EX1_rs2", 31 0;
v000001fb98cd37f0_0 .var "EX1_rs2_ind", 4 0;
v000001fb98cd3cf0_0 .net "FLUSH", 0 0, v000001fb98cd8580_0;  alias, 1 drivers
v000001fb98cd3890_0 .net "ID_PC", 31 0, v000001fb98cde5c0_0;  alias, 1 drivers
v000001fb98cd3ed0_0 .net "ID_PFC_to_EX", 31 0, L_000001fb98d05160;  alias, 1 drivers
v000001fb98cd28f0_0 .net "ID_forward_to_B", 31 0, L_000001fb98d05d40;  alias, 1 drivers
v000001fb98cd1bd0_0 .net "ID_is_beq", 0 0, L_000001fb98d06420;  alias, 1 drivers
v000001fb98cd3930_0 .net "ID_is_bne", 0 0, L_000001fb98d05a20;  alias, 1 drivers
v000001fb98cd39d0_0 .net "ID_is_jal", 0 0, L_000001fb98d07c80;  alias, 1 drivers
v000001fb98cd3e30_0 .net "ID_is_jr", 0 0, L_000001fb98d064c0;  alias, 1 drivers
v000001fb98cd3bb0_0 .net "ID_is_oper2_immed", 0 0, L_000001fb98d0aec0;  alias, 1 drivers
v000001fb98cd1c70_0 .net "ID_memread", 0 0, L_000001fb98d07d20;  alias, 1 drivers
v000001fb98cd3b10_0 .net "ID_memwrite", 0 0, L_000001fb98d06920;  alias, 1 drivers
v000001fb98cd1d10_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
v000001fb98cd3d90_0 .net "ID_predicted", 0 0, v000001fb98cd8260_0;  alias, 1 drivers
v000001fb98cd3070_0 .net "ID_rd_ind", 4 0, v000001fb98cee350_0;  alias, 1 drivers
v000001fb98cd2490_0 .net "ID_rd_indzero", 0 0, L_000001fb98d06ce0;  1 drivers
v000001fb98cd4010_0 .net "ID_regwrite", 0 0, L_000001fb98d078c0;  alias, 1 drivers
v000001fb98cd2ad0_0 .net "ID_rs1", 31 0, v000001fb98cdc220_0;  alias, 1 drivers
v000001fb98cd1ef0_0 .net "ID_rs1_ind", 4 0, v000001fb98cee490_0;  alias, 1 drivers
v000001fb98cd2530_0 .net "ID_rs2", 31 0, v000001fb98cdda80_0;  alias, 1 drivers
v000001fb98cd3f70_0 .net "ID_rs2_ind", 4 0, v000001fb98cedef0_0;  alias, 1 drivers
v000001fb98cd40b0_0 .net "clk", 0 0, L_000001fb98d0a130;  1 drivers
v000001fb98cd2030_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4ad00 .event posedge, v000001fb98cc4e10_0, v000001fb98cd40b0_0;
S_000001fb98ccfbb0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001fb98cd6100 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cd6138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cd6170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cd61a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cd61e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cd6218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cd6250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cd6288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cd62c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cd62f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cd6330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cd6368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cd63a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cd63d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cd6410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cd6448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cd6480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cd64b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cd64f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cd6528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cd6560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cd6598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cd65d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cd6608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cd6640 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cd2a30_0 .net "EX1_ALU_OPER1", 31 0, L_000001fb98d0b400;  alias, 1 drivers
v000001fb98cd25d0_0 .net "EX1_ALU_OPER2", 31 0, L_000001fb98d13b60;  alias, 1 drivers
v000001fb98cd2210_0 .net "EX1_PC", 31 0, v000001fb98cd1e50_0;  alias, 1 drivers
v000001fb98cd2d50_0 .net "EX1_PFC_to_IF", 31 0, L_000001fb98d07a00;  alias, 1 drivers
v000001fb98cd3110_0 .net "EX1_forward_to_B", 31 0, v000001fb98cd34d0_0;  alias, 1 drivers
v000001fb98cd4a10_0 .net "EX1_is_beq", 0 0, v000001fb98cd2990_0;  alias, 1 drivers
v000001fb98cd50f0_0 .net "EX1_is_bne", 0 0, v000001fb98cd2710_0;  alias, 1 drivers
v000001fb98cd5550_0 .net "EX1_is_jal", 0 0, v000001fb98cd3610_0;  alias, 1 drivers
v000001fb98cd4650_0 .net "EX1_is_jr", 0 0, v000001fb98cd3c50_0;  alias, 1 drivers
v000001fb98cd59b0_0 .net "EX1_is_oper2_immed", 0 0, v000001fb98cd4150_0;  alias, 1 drivers
v000001fb98cd4b50_0 .net "EX1_memread", 0 0, v000001fb98cd2e90_0;  alias, 1 drivers
v000001fb98cd4ab0_0 .net "EX1_memwrite", 0 0, v000001fb98cd4330_0;  alias, 1 drivers
v000001fb98cd45b0_0 .net "EX1_opcode", 11 0, v000001fb98cd1f90_0;  alias, 1 drivers
v000001fb98cd5410_0 .net "EX1_predicted", 0 0, v000001fb98cd31b0_0;  alias, 1 drivers
v000001fb98cd5050_0 .net "EX1_rd_ind", 4 0, v000001fb98cd23f0_0;  alias, 1 drivers
v000001fb98cd48d0_0 .net "EX1_rd_indzero", 0 0, v000001fb98cd3750_0;  alias, 1 drivers
v000001fb98cd4830_0 .net "EX1_regwrite", 0 0, v000001fb98cd2170_0;  alias, 1 drivers
v000001fb98cd5230_0 .net "EX1_rs1", 31 0, v000001fb98cd3a70_0;  alias, 1 drivers
v000001fb98cd43d0_0 .net "EX1_rs1_ind", 4 0, v000001fb98cd27b0_0;  alias, 1 drivers
v000001fb98cd52d0_0 .net "EX1_rs2_ind", 4 0, v000001fb98cd37f0_0;  alias, 1 drivers
v000001fb98cd4510_0 .net "EX1_rs2_out", 31 0, L_000001fb98d13310;  alias, 1 drivers
v000001fb98cd4470_0 .var "EX2_ALU_OPER1", 31 0;
v000001fb98cd4fb0_0 .var "EX2_ALU_OPER2", 31 0;
v000001fb98cd4790_0 .var "EX2_PC", 31 0;
v000001fb98cd4bf0_0 .var "EX2_PFC_to_IF", 31 0;
v000001fb98cd55f0_0 .var "EX2_forward_to_B", 31 0;
v000001fb98cd46f0_0 .var "EX2_is_beq", 0 0;
v000001fb98cd4970_0 .var "EX2_is_bne", 0 0;
v000001fb98cd4c90_0 .var "EX2_is_jal", 0 0;
v000001fb98cd4d30_0 .var "EX2_is_jr", 0 0;
v000001fb98cd5190_0 .var "EX2_is_oper2_immed", 0 0;
v000001fb98cd4dd0_0 .var "EX2_memread", 0 0;
v000001fb98cd4e70_0 .var "EX2_memwrite", 0 0;
v000001fb98cd5a50_0 .var "EX2_opcode", 11 0;
v000001fb98cd4f10_0 .var "EX2_predicted", 0 0;
v000001fb98cd5690_0 .var "EX2_rd_ind", 4 0;
v000001fb98cd5370_0 .var "EX2_rd_indzero", 0 0;
v000001fb98cd54b0_0 .var "EX2_regwrite", 0 0;
v000001fb98cd5730_0 .var "EX2_rs1", 31 0;
v000001fb98cd57d0_0 .var "EX2_rs1_ind", 4 0;
v000001fb98cd5870_0 .var "EX2_rs2_ind", 4 0;
v000001fb98cd5910_0 .var "EX2_rs2_out", 31 0;
v000001fb98cd7c20_0 .net "FLUSH", 0 0, v000001fb98cd81c0_0;  alias, 1 drivers
v000001fb98cd6f00_0 .net "clk", 0 0, L_000001fb98d14490;  1 drivers
v000001fb98cd6aa0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4b180 .event posedge, v000001fb98cc4e10_0, v000001fb98cd6f00_0;
S_000001fb98cd1190 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001fb98cde690 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cde6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cde700 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cde738 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cde770 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cde7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cde7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cde818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cde850 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cde888 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cde8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cde8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cde930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cde968 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cde9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cde9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cdea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cdea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cdea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cdeab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cdeaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cdeb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cdeb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cdeb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cdebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fb98d0a8a0 .functor OR 1, L_000001fb98d06420, L_000001fb98d05a20, C4<0>, C4<0>;
L_000001fb98d09870 .functor AND 1, L_000001fb98d0a8a0, L_000001fb98d0ac90, C4<1>, C4<1>;
L_000001fb98d0a520 .functor OR 1, L_000001fb98d06420, L_000001fb98d05a20, C4<0>, C4<0>;
L_000001fb98d09560 .functor AND 1, L_000001fb98d0a520, L_000001fb98d0ac90, C4<1>, C4<1>;
L_000001fb98d098e0 .functor OR 1, L_000001fb98d06420, L_000001fb98d05a20, C4<0>, C4<0>;
L_000001fb98d09db0 .functor AND 1, L_000001fb98d098e0, v000001fb98cd8260_0, C4<1>, C4<1>;
v000001fb98cdcea0_0 .net "EX1_memread", 0 0, v000001fb98cd2e90_0;  alias, 1 drivers
v000001fb98cdd620_0 .net "EX1_opcode", 11 0, v000001fb98cd1f90_0;  alias, 1 drivers
v000001fb98cdcd60_0 .net "EX1_rd_ind", 4 0, v000001fb98cd23f0_0;  alias, 1 drivers
v000001fb98cdd9e0_0 .net "EX1_rd_indzero", 0 0, v000001fb98cd3750_0;  alias, 1 drivers
v000001fb98cdc4a0_0 .net "EX2_memread", 0 0, v000001fb98cd4dd0_0;  alias, 1 drivers
v000001fb98cdc2c0_0 .net "EX2_opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
v000001fb98cdba00_0 .net "EX2_rd_ind", 4 0, v000001fb98cd5690_0;  alias, 1 drivers
v000001fb98cdbd20_0 .net "EX2_rd_indzero", 0 0, v000001fb98cd5370_0;  alias, 1 drivers
v000001fb98cdbf00_0 .net "ID_EX1_flush", 0 0, v000001fb98cd8580_0;  alias, 1 drivers
v000001fb98cdd940_0 .net "ID_EX2_flush", 0 0, v000001fb98cd81c0_0;  alias, 1 drivers
v000001fb98cdd6c0_0 .net "ID_is_beq", 0 0, L_000001fb98d06420;  alias, 1 drivers
v000001fb98cddda0_0 .net "ID_is_bne", 0 0, L_000001fb98d05a20;  alias, 1 drivers
v000001fb98cdd080_0 .net "ID_is_j", 0 0, L_000001fb98d08860;  alias, 1 drivers
v000001fb98cdb820_0 .net "ID_is_jal", 0 0, L_000001fb98d07c80;  alias, 1 drivers
v000001fb98cdbdc0_0 .net "ID_is_jr", 0 0, L_000001fb98d064c0;  alias, 1 drivers
v000001fb98cdd120_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
v000001fb98cdb8c0_0 .net "ID_rs1_ind", 4 0, v000001fb98cee490_0;  alias, 1 drivers
v000001fb98cdde40_0 .net "ID_rs2_ind", 4 0, v000001fb98cedef0_0;  alias, 1 drivers
v000001fb98cdc540_0 .net "IF_ID_flush", 0 0, v000001fb98cd9980_0;  alias, 1 drivers
v000001fb98cdbfa0_0 .net "IF_ID_write", 0 0, v000001fb98cd90c0_0;  alias, 1 drivers
v000001fb98cdb960_0 .net "PC_src", 2 0, L_000001fb98d052a0;  alias, 1 drivers
v000001fb98cdc040_0 .net "PFC_to_EX", 31 0, L_000001fb98d05160;  alias, 1 drivers
v000001fb98cdbbe0_0 .net "PFC_to_IF", 31 0, L_000001fb98d04da0;  alias, 1 drivers
v000001fb98cdd800_0 .net "WB_rd_ind", 4 0, v000001fb98cf0830_0;  alias, 1 drivers
v000001fb98cdc720_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  alias, 1 drivers
v000001fb98cdbb40_0 .net *"_ivl_11", 0 0, L_000001fb98d09560;  1 drivers
v000001fb98cdc860_0 .net *"_ivl_13", 9 0, L_000001fb98d05de0;  1 drivers
v000001fb98cdd4e0_0 .net *"_ivl_15", 9 0, L_000001fb98d04a80;  1 drivers
v000001fb98cdc900_0 .net *"_ivl_16", 9 0, L_000001fb98d04d00;  1 drivers
v000001fb98cdce00_0 .net *"_ivl_19", 9 0, L_000001fb98d03f40;  1 drivers
v000001fb98cdcf40_0 .net *"_ivl_20", 9 0, L_000001fb98d046c0;  1 drivers
v000001fb98cdc5e0_0 .net *"_ivl_25", 0 0, L_000001fb98d098e0;  1 drivers
v000001fb98cdc680_0 .net *"_ivl_27", 0 0, L_000001fb98d09db0;  1 drivers
v000001fb98cddc60_0 .net *"_ivl_29", 9 0, L_000001fb98d05e80;  1 drivers
v000001fb98cdc0e0_0 .net *"_ivl_3", 0 0, L_000001fb98d0a8a0;  1 drivers
L_000001fb98d201f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001fb98cdd260_0 .net/2u *"_ivl_30", 9 0, L_000001fb98d201f0;  1 drivers
v000001fb98cdc9a0_0 .net *"_ivl_32", 9 0, L_000001fb98d06240;  1 drivers
v000001fb98cdca40_0 .net *"_ivl_35", 9 0, L_000001fb98d05f20;  1 drivers
v000001fb98cdc180_0 .net *"_ivl_37", 9 0, L_000001fb98d03fe0;  1 drivers
v000001fb98cdbc80_0 .net *"_ivl_38", 9 0, L_000001fb98d048a0;  1 drivers
v000001fb98cdd8a0_0 .net *"_ivl_40", 9 0, L_000001fb98d05340;  1 drivers
L_000001fb98d20238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdc360_0 .net/2s *"_ivl_45", 21 0, L_000001fb98d20238;  1 drivers
L_000001fb98d20280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdd580_0 .net/2s *"_ivl_50", 21 0, L_000001fb98d20280;  1 drivers
v000001fb98cdcae0_0 .net *"_ivl_9", 0 0, L_000001fb98d0a520;  1 drivers
v000001fb98cdc400_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cdd300_0 .net "forward_to_B", 31 0, L_000001fb98d05d40;  alias, 1 drivers
v000001fb98cdcb80_0 .net "imm", 31 0, v000001fb98cdab00_0;  1 drivers
v000001fb98cdcc20_0 .net "inst", 31 0, v000001fb98cde2a0_0;  alias, 1 drivers
v000001fb98cddb20_0 .net "is_branch_and_taken", 0 0, L_000001fb98d09870;  alias, 1 drivers
v000001fb98cdcfe0_0 .net "is_oper2_immed", 0 0, L_000001fb98d0aec0;  alias, 1 drivers
v000001fb98cdd3a0_0 .net "mem_read", 0 0, L_000001fb98d07d20;  alias, 1 drivers
v000001fb98cdd440_0 .net "mem_write", 0 0, L_000001fb98d06920;  alias, 1 drivers
v000001fb98cde520_0 .net "pc", 31 0, v000001fb98cde5c0_0;  alias, 1 drivers
v000001fb98cde480_0 .net "pc_write", 0 0, v000001fb98cd8ee0_0;  alias, 1 drivers
v000001fb98cddf80_0 .net "predicted", 0 0, L_000001fb98d0ac90;  1 drivers
v000001fb98cde3e0_0 .net "predicted_to_EX", 0 0, v000001fb98cd8260_0;  alias, 1 drivers
v000001fb98cde020_0 .net "reg_write", 0 0, L_000001fb98d078c0;  alias, 1 drivers
v000001fb98cde160_0 .net "reg_write_from_wb", 0 0, v000001fb98cf1e10_0;  alias, 1 drivers
v000001fb98cde340_0 .net "rs1", 31 0, v000001fb98cdc220_0;  alias, 1 drivers
v000001fb98cde0c0_0 .net "rs2", 31 0, v000001fb98cdda80_0;  alias, 1 drivers
v000001fb98cddee0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
v000001fb98cde200_0 .net "wr_reg_data", 31 0, L_000001fb98d14d50;  alias, 1 drivers
L_000001fb98d05d40 .functor MUXZ 32, v000001fb98cdda80_0, v000001fb98cdab00_0, L_000001fb98d0aec0, C4<>;
L_000001fb98d05de0 .part v000001fb98cde5c0_0, 0, 10;
L_000001fb98d04a80 .part v000001fb98cde2a0_0, 0, 10;
L_000001fb98d04d00 .arith/sum 10, L_000001fb98d05de0, L_000001fb98d04a80;
L_000001fb98d03f40 .part v000001fb98cde2a0_0, 0, 10;
L_000001fb98d046c0 .functor MUXZ 10, L_000001fb98d03f40, L_000001fb98d04d00, L_000001fb98d09560, C4<>;
L_000001fb98d05e80 .part v000001fb98cde5c0_0, 0, 10;
L_000001fb98d06240 .arith/sum 10, L_000001fb98d05e80, L_000001fb98d201f0;
L_000001fb98d05f20 .part v000001fb98cde5c0_0, 0, 10;
L_000001fb98d03fe0 .part v000001fb98cde2a0_0, 0, 10;
L_000001fb98d048a0 .arith/sum 10, L_000001fb98d05f20, L_000001fb98d03fe0;
L_000001fb98d05340 .functor MUXZ 10, L_000001fb98d048a0, L_000001fb98d06240, L_000001fb98d09db0, C4<>;
L_000001fb98d04da0 .concat8 [ 10 22 0 0], L_000001fb98d046c0, L_000001fb98d20238;
L_000001fb98d05160 .concat8 [ 10 22 0 0], L_000001fb98d05340, L_000001fb98d20280;
S_000001fb98cd0830 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001fb98cd1190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001fb98cdec10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cdec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cdec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cdecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cdecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cded28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cded60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cded98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cdedd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cdee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cdee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cdee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cdeeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cdeee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cdef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cdef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cdef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cdefc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cdf000 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cdf038 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cdf070 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cdf0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cdf0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cdf118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cdf150 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fb98d0a590 .functor OR 1, L_000001fb98d0ac90, L_000001fb98d05660, C4<0>, C4<0>;
L_000001fb98d0a9f0 .functor OR 1, L_000001fb98d0a590, L_000001fb98d061a0, C4<0>, C4<0>;
v000001fb98cd84e0_0 .net "EX1_opcode", 11 0, v000001fb98cd1f90_0;  alias, 1 drivers
v000001fb98cd8760_0 .net "EX2_opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
v000001fb98cd7cc0_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
v000001fb98cd7540_0 .net "PC_src", 2 0, L_000001fb98d052a0;  alias, 1 drivers
v000001fb98cd8300_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  alias, 1 drivers
L_000001fb98d203e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001fb98cd72c0_0 .net/2u *"_ivl_0", 2 0, L_000001fb98d203e8;  1 drivers
v000001fb98cd8c60_0 .net *"_ivl_10", 0 0, L_000001fb98d05980;  1 drivers
L_000001fb98d20508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001fb98cd7040_0 .net/2u *"_ivl_12", 2 0, L_000001fb98d20508;  1 drivers
L_000001fb98d20550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd6fa0_0 .net/2u *"_ivl_14", 11 0, L_000001fb98d20550;  1 drivers
v000001fb98cd8da0_0 .net *"_ivl_16", 0 0, L_000001fb98d05660;  1 drivers
v000001fb98cd74a0_0 .net *"_ivl_19", 0 0, L_000001fb98d0a590;  1 drivers
L_000001fb98d20430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd7360_0 .net/2u *"_ivl_2", 11 0, L_000001fb98d20430;  1 drivers
L_000001fb98d20598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd6820_0 .net/2u *"_ivl_20", 11 0, L_000001fb98d20598;  1 drivers
v000001fb98cd70e0_0 .net *"_ivl_22", 0 0, L_000001fb98d061a0;  1 drivers
v000001fb98cd8d00_0 .net *"_ivl_25", 0 0, L_000001fb98d0a9f0;  1 drivers
L_000001fb98d205e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001fb98cd7180_0 .net/2u *"_ivl_26", 2 0, L_000001fb98d205e0;  1 drivers
L_000001fb98d20628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd68c0_0 .net/2u *"_ivl_28", 2 0, L_000001fb98d20628;  1 drivers
v000001fb98cd6960_0 .net *"_ivl_30", 2 0, L_000001fb98d05020;  1 drivers
v000001fb98cd7fe0_0 .net *"_ivl_32", 2 0, L_000001fb98d062e0;  1 drivers
v000001fb98cd6a00_0 .net *"_ivl_34", 2 0, L_000001fb98d04760;  1 drivers
v000001fb98cd6b40_0 .net *"_ivl_4", 0 0, L_000001fb98d05fc0;  1 drivers
L_000001fb98d20478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001fb98cd75e0_0 .net/2u *"_ivl_6", 2 0, L_000001fb98d20478;  1 drivers
L_000001fb98d204c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd7680_0 .net/2u *"_ivl_8", 11 0, L_000001fb98d204c0;  1 drivers
v000001fb98cd8800_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cd6c80_0 .net "predicted", 0 0, L_000001fb98d0ac90;  alias, 1 drivers
v000001fb98cd6dc0_0 .net "predicted_to_EX", 0 0, v000001fb98cd8260_0;  alias, 1 drivers
v000001fb98cd83a0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
v000001fb98cd88a0_0 .net "state", 1 0, v000001fb98cd8a80_0;  1 drivers
L_000001fb98d05fc0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20430;
L_000001fb98d05980 .cmp/eq 12, v000001fb98cd1f90_0, L_000001fb98d204c0;
L_000001fb98d05660 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20550;
L_000001fb98d061a0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20598;
L_000001fb98d05020 .functor MUXZ 3, L_000001fb98d20628, L_000001fb98d205e0, L_000001fb98d0a9f0, C4<>;
L_000001fb98d062e0 .functor MUXZ 3, L_000001fb98d05020, L_000001fb98d20508, L_000001fb98d05980, C4<>;
L_000001fb98d04760 .functor MUXZ 3, L_000001fb98d062e0, L_000001fb98d20478, L_000001fb98d05fc0, C4<>;
L_000001fb98d052a0 .functor MUXZ 3, L_000001fb98d04760, L_000001fb98d203e8, L_000001fb98d14dc0, C4<>;
S_000001fb98ccfd40 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001fb98cd0830;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001fb98cdf190 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cdf1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cdf200 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cdf238 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cdf270 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cdf2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cdf2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cdf318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cdf350 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cdf388 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cdf3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cdf3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cdf430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cdf468 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cdf4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cdf4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cdf510 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cdf548 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cdf580 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cdf5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cdf5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cdf628 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cdf660 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cdf698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cdf6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fb98d0afa0 .functor OR 1, L_000001fb98d04ee0, L_000001fb98d04f80, C4<0>, C4<0>;
L_000001fb98d0a050 .functor OR 1, L_000001fb98d05200, L_000001fb98d04080, C4<0>, C4<0>;
L_000001fb98d0b080 .functor AND 1, L_000001fb98d0afa0, L_000001fb98d0a050, C4<1>, C4<1>;
L_000001fb98d0abb0 .functor NOT 1, L_000001fb98d0b080, C4<0>, C4<0>, C4<0>;
L_000001fb98d09e20 .functor OR 1, v000001fb98d02fa0_0, L_000001fb98d0abb0, C4<0>, C4<0>;
L_000001fb98d0ac90 .functor NOT 1, L_000001fb98d09e20, C4<0>, C4<0>, C4<0>;
v000001fb98cd6be0_0 .net "EX_opcode", 11 0, v000001fb98cd5a50_0;  alias, 1 drivers
v000001fb98cd7e00_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
v000001fb98cd7ea0_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  alias, 1 drivers
L_000001fb98d202c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd7a40_0 .net/2u *"_ivl_0", 11 0, L_000001fb98d202c8;  1 drivers
L_000001fb98d20358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fb98cd66e0_0 .net/2u *"_ivl_10", 1 0, L_000001fb98d20358;  1 drivers
v000001fb98cd77c0_0 .net *"_ivl_12", 0 0, L_000001fb98d05200;  1 drivers
L_000001fb98d203a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001fb98cd6e60_0 .net/2u *"_ivl_14", 1 0, L_000001fb98d203a0;  1 drivers
v000001fb98cd7f40_0 .net *"_ivl_16", 0 0, L_000001fb98d04080;  1 drivers
v000001fb98cd7720_0 .net *"_ivl_19", 0 0, L_000001fb98d0a050;  1 drivers
v000001fb98cd7900_0 .net *"_ivl_2", 0 0, L_000001fb98d04ee0;  1 drivers
v000001fb98cd79a0_0 .net *"_ivl_21", 0 0, L_000001fb98d0b080;  1 drivers
v000001fb98cd6d20_0 .net *"_ivl_22", 0 0, L_000001fb98d0abb0;  1 drivers
v000001fb98cd6780_0 .net *"_ivl_25", 0 0, L_000001fb98d09e20;  1 drivers
L_000001fb98d20310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd8620_0 .net/2u *"_ivl_4", 11 0, L_000001fb98d20310;  1 drivers
v000001fb98cd8bc0_0 .net *"_ivl_6", 0 0, L_000001fb98d04f80;  1 drivers
v000001fb98cd8e40_0 .net *"_ivl_9", 0 0, L_000001fb98d0afa0;  1 drivers
v000001fb98cd7860_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cd86c0_0 .net "predicted", 0 0, L_000001fb98d0ac90;  alias, 1 drivers
v000001fb98cd8260_0 .var "predicted_to_EX", 0 0;
v000001fb98cd7ae0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
v000001fb98cd8a80_0 .var "state", 1 0;
E_000001fb98c4b200 .event posedge, v000001fb98cd7860_0, v000001fb98cc4e10_0;
L_000001fb98d04ee0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d202c8;
L_000001fb98d04f80 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20310;
L_000001fb98d05200 .cmp/eq 2, v000001fb98cd8a80_0, L_000001fb98d20358;
L_000001fb98d04080 .cmp/eq 2, v000001fb98cd8a80_0, L_000001fb98d203a0;
S_000001fb98cd0b50 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001fb98cd1190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001fb98ce9730 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98ce9768 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98ce97a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98ce97d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98ce9810 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98ce9848 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98ce9880 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98ce98b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98ce98f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98ce9928 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98ce9960 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98ce9998 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98ce99d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98ce9a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98ce9a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98ce9a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98ce9ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98ce9ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98ce9b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98ce9b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98ce9b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98ce9bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98ce9c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98ce9c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98ce9c70 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cd7220_0 .net "EX1_memread", 0 0, v000001fb98cd2e90_0;  alias, 1 drivers
v000001fb98cd7400_0 .net "EX1_rd_ind", 4 0, v000001fb98cd23f0_0;  alias, 1 drivers
v000001fb98cd7b80_0 .net "EX1_rd_indzero", 0 0, v000001fb98cd3750_0;  alias, 1 drivers
v000001fb98cd7d60_0 .net "EX2_memread", 0 0, v000001fb98cd4dd0_0;  alias, 1 drivers
v000001fb98cd8080_0 .net "EX2_rd_ind", 4 0, v000001fb98cd5690_0;  alias, 1 drivers
v000001fb98cd8120_0 .net "EX2_rd_indzero", 0 0, v000001fb98cd5370_0;  alias, 1 drivers
v000001fb98cd8580_0 .var "ID_EX1_flush", 0 0;
v000001fb98cd81c0_0 .var "ID_EX2_flush", 0 0;
v000001fb98cd8940_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
v000001fb98cd89e0_0 .net "ID_rs1_ind", 4 0, v000001fb98cee490_0;  alias, 1 drivers
v000001fb98cd8b20_0 .net "ID_rs2_ind", 4 0, v000001fb98cedef0_0;  alias, 1 drivers
v000001fb98cd90c0_0 .var "IF_ID_Write", 0 0;
v000001fb98cd9980_0 .var "IF_ID_flush", 0 0;
v000001fb98cd8ee0_0 .var "PC_Write", 0 0;
v000001fb98cd9160_0 .net "Wrong_prediction", 0 0, L_000001fb98d14dc0;  alias, 1 drivers
E_000001fb98c4b240/0 .event anyedge, v000001fb98cc9aa0_0, v000001fb98cd2e90_0, v000001fb98cd3750_0, v000001fb98cd1ef0_0;
E_000001fb98c4b240/1 .event anyedge, v000001fb98cd23f0_0, v000001fb98cd3f70_0, v000001fb98be75e0_0, v000001fb98cd5370_0;
E_000001fb98c4b240/2 .event anyedge, v000001fb98cc58b0_0, v000001fb98cd1d10_0;
E_000001fb98c4b240 .event/or E_000001fb98c4b240/0, E_000001fb98c4b240/1, E_000001fb98c4b240/2;
S_000001fb98cd1320 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001fb98cd1190;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001fb98ce9cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98ce9ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98ce9d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98ce9d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98ce9d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98ce9dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98ce9e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98ce9e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98ce9e70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98ce9ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98ce9ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98ce9f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98ce9f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98ce9f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98ce9fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98ce9ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cea030 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cea068 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cea0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cea0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cea110 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cea148 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cea180 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cea1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cea1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fb98d0a440 .functor OR 1, L_000001fb98d041c0, L_000001fb98d06060, C4<0>, C4<0>;
L_000001fb98d0a4b0 .functor OR 1, L_000001fb98d0a440, L_000001fb98d04300, C4<0>, C4<0>;
L_000001fb98d09950 .functor OR 1, L_000001fb98d0a4b0, L_000001fb98d053e0, C4<0>, C4<0>;
L_000001fb98d09b10 .functor OR 1, L_000001fb98d09950, L_000001fb98d043a0, C4<0>, C4<0>;
L_000001fb98d09640 .functor OR 1, L_000001fb98d09b10, L_000001fb98d05700, C4<0>, C4<0>;
L_000001fb98d09f70 .functor OR 1, L_000001fb98d09640, L_000001fb98d04940, C4<0>, C4<0>;
L_000001fb98d0ad00 .functor OR 1, L_000001fb98d09f70, L_000001fb98d057a0, C4<0>, C4<0>;
L_000001fb98d0aec0 .functor OR 1, L_000001fb98d0ad00, L_000001fb98d06380, C4<0>, C4<0>;
L_000001fb98d09bf0 .functor OR 1, L_000001fb98d085e0, L_000001fb98d080e0, C4<0>, C4<0>;
L_000001fb98d09c60 .functor OR 1, L_000001fb98d09bf0, L_000001fb98d07460, C4<0>, C4<0>;
L_000001fb98d09aa0 .functor OR 1, L_000001fb98d09c60, L_000001fb98d07500, C4<0>, C4<0>;
L_000001fb98d0a360 .functor OR 1, L_000001fb98d09aa0, L_000001fb98d06c40, C4<0>, C4<0>;
v000001fb98cdb500_0 .net "ID_opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
L_000001fb98d20670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9ca0_0 .net/2u *"_ivl_0", 11 0, L_000001fb98d20670;  1 drivers
L_000001fb98d20700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdac40_0 .net/2u *"_ivl_10", 11 0, L_000001fb98d20700;  1 drivers
L_000001fb98d20bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdb3c0_0 .net/2u *"_ivl_102", 11 0, L_000001fb98d20bc8;  1 drivers
L_000001fb98d20c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdb000_0 .net/2u *"_ivl_106", 11 0, L_000001fb98d20c10;  1 drivers
v000001fb98cda420_0 .net *"_ivl_12", 0 0, L_000001fb98d04300;  1 drivers
v000001fb98cd8f80_0 .net *"_ivl_15", 0 0, L_000001fb98d0a4b0;  1 drivers
L_000001fb98d20748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9200_0 .net/2u *"_ivl_16", 11 0, L_000001fb98d20748;  1 drivers
v000001fb98cd9020_0 .net *"_ivl_18", 0 0, L_000001fb98d053e0;  1 drivers
v000001fb98cd9c00_0 .net *"_ivl_2", 0 0, L_000001fb98d041c0;  1 drivers
v000001fb98cda100_0 .net *"_ivl_21", 0 0, L_000001fb98d09950;  1 drivers
L_000001fb98d20790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9340_0 .net/2u *"_ivl_22", 11 0, L_000001fb98d20790;  1 drivers
v000001fb98cd92a0_0 .net *"_ivl_24", 0 0, L_000001fb98d043a0;  1 drivers
v000001fb98cd93e0_0 .net *"_ivl_27", 0 0, L_000001fb98d09b10;  1 drivers
L_000001fb98d207d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9480_0 .net/2u *"_ivl_28", 11 0, L_000001fb98d207d8;  1 drivers
v000001fb98cda240_0 .net *"_ivl_30", 0 0, L_000001fb98d05700;  1 drivers
v000001fb98cda7e0_0 .net *"_ivl_33", 0 0, L_000001fb98d09640;  1 drivers
L_000001fb98d20820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9520_0 .net/2u *"_ivl_34", 11 0, L_000001fb98d20820;  1 drivers
v000001fb98cd9d40_0 .net *"_ivl_36", 0 0, L_000001fb98d04940;  1 drivers
v000001fb98cd95c0_0 .net *"_ivl_39", 0 0, L_000001fb98d09f70;  1 drivers
L_000001fb98d206b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdace0_0 .net/2u *"_ivl_4", 11 0, L_000001fb98d206b8;  1 drivers
L_000001fb98d20868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001fb98cda740_0 .net/2u *"_ivl_40", 11 0, L_000001fb98d20868;  1 drivers
v000001fb98cdb280_0 .net *"_ivl_42", 0 0, L_000001fb98d057a0;  1 drivers
v000001fb98cd9660_0 .net *"_ivl_45", 0 0, L_000001fb98d0ad00;  1 drivers
L_000001fb98d208b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cdb460_0 .net/2u *"_ivl_46", 11 0, L_000001fb98d208b0;  1 drivers
v000001fb98cdaba0_0 .net *"_ivl_48", 0 0, L_000001fb98d06380;  1 drivers
L_000001fb98d208f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9700_0 .net/2u *"_ivl_52", 11 0, L_000001fb98d208f8;  1 drivers
L_000001fb98d20940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cda1a0_0 .net/2u *"_ivl_56", 11 0, L_000001fb98d20940;  1 drivers
v000001fb98cdb5a0_0 .net *"_ivl_6", 0 0, L_000001fb98d06060;  1 drivers
L_000001fb98d20988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd97a0_0 .net/2u *"_ivl_60", 11 0, L_000001fb98d20988;  1 drivers
L_000001fb98d209d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cda4c0_0 .net/2u *"_ivl_64", 11 0, L_000001fb98d209d0;  1 drivers
L_000001fb98d20a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9840_0 .net/2u *"_ivl_68", 11 0, L_000001fb98d20a18;  1 drivers
L_000001fb98d20a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd98e0_0 .net/2u *"_ivl_72", 11 0, L_000001fb98d20a60;  1 drivers
v000001fb98cdad80_0 .net *"_ivl_74", 0 0, L_000001fb98d085e0;  1 drivers
L_000001fb98d20aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9a20_0 .net/2u *"_ivl_76", 11 0, L_000001fb98d20aa8;  1 drivers
v000001fb98cda6a0_0 .net *"_ivl_78", 0 0, L_000001fb98d080e0;  1 drivers
v000001fb98cd9fc0_0 .net *"_ivl_81", 0 0, L_000001fb98d09bf0;  1 drivers
L_000001fb98d20af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cda880_0 .net/2u *"_ivl_82", 11 0, L_000001fb98d20af0;  1 drivers
v000001fb98cdae20_0 .net *"_ivl_84", 0 0, L_000001fb98d07460;  1 drivers
v000001fb98cd9ac0_0 .net *"_ivl_87", 0 0, L_000001fb98d09c60;  1 drivers
L_000001fb98d20b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cd9b60_0 .net/2u *"_ivl_88", 11 0, L_000001fb98d20b38;  1 drivers
v000001fb98cd9de0_0 .net *"_ivl_9", 0 0, L_000001fb98d0a440;  1 drivers
v000001fb98cd9e80_0 .net *"_ivl_90", 0 0, L_000001fb98d07500;  1 drivers
v000001fb98cd9f20_0 .net *"_ivl_93", 0 0, L_000001fb98d09aa0;  1 drivers
L_000001fb98d20b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cda060_0 .net/2u *"_ivl_94", 11 0, L_000001fb98d20b80;  1 drivers
v000001fb98cda560_0 .net *"_ivl_96", 0 0, L_000001fb98d06c40;  1 drivers
v000001fb98cdb140_0 .net *"_ivl_99", 0 0, L_000001fb98d0a360;  1 drivers
v000001fb98cdaec0_0 .net "is_beq", 0 0, L_000001fb98d06420;  alias, 1 drivers
v000001fb98cdb640_0 .net "is_bne", 0 0, L_000001fb98d05a20;  alias, 1 drivers
v000001fb98cda920_0 .net "is_j", 0 0, L_000001fb98d08860;  alias, 1 drivers
v000001fb98cda2e0_0 .net "is_jal", 0 0, L_000001fb98d07c80;  alias, 1 drivers
v000001fb98cda380_0 .net "is_jr", 0 0, L_000001fb98d064c0;  alias, 1 drivers
v000001fb98cda9c0_0 .net "is_oper2_immed", 0 0, L_000001fb98d0aec0;  alias, 1 drivers
v000001fb98cda600_0 .net "memread", 0 0, L_000001fb98d07d20;  alias, 1 drivers
v000001fb98cdaa60_0 .net "memwrite", 0 0, L_000001fb98d06920;  alias, 1 drivers
v000001fb98cdb320_0 .net "regwrite", 0 0, L_000001fb98d078c0;  alias, 1 drivers
L_000001fb98d041c0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20670;
L_000001fb98d06060 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d206b8;
L_000001fb98d04300 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20700;
L_000001fb98d053e0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20748;
L_000001fb98d043a0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20790;
L_000001fb98d05700 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d207d8;
L_000001fb98d04940 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20820;
L_000001fb98d057a0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20868;
L_000001fb98d06380 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d208b0;
L_000001fb98d06420 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d208f8;
L_000001fb98d05a20 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20940;
L_000001fb98d064c0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20988;
L_000001fb98d07c80 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d209d0;
L_000001fb98d08860 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20a18;
L_000001fb98d085e0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20a60;
L_000001fb98d080e0 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20aa8;
L_000001fb98d07460 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20af0;
L_000001fb98d07500 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20b38;
L_000001fb98d06c40 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20b80;
L_000001fb98d078c0 .reduce/nor L_000001fb98d0a360;
L_000001fb98d07d20 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20bc8;
L_000001fb98d06920 .cmp/eq 12, v000001fb98cee0d0_0, L_000001fb98d20c10;
S_000001fb98cd14b0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001fb98cd1190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001fb98cea230 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cea268 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cea2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cea2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cea310 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cea348 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cea380 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cea3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cea3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cea428 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cea460 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cea498 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cea4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cea508 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cea540 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cea578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cea5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cea5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cea620 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cea658 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cea690 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cea6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cea700 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cea738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cea770 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cdab00_0 .var "Immed", 31 0;
v000001fb98cdaf60_0 .net "Inst", 31 0, v000001fb98cde2a0_0;  alias, 1 drivers
v000001fb98cdb0a0_0 .net "opcode", 11 0, v000001fb98cee0d0_0;  alias, 1 drivers
E_000001fb98c4b2c0 .event anyedge, v000001fb98cd1d10_0, v000001fb98cdaf60_0;
S_000001fb98cd09c0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001fb98cd1190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001fb98cdc220_0 .var "Read_data1", 31 0;
v000001fb98cdda80_0 .var "Read_data2", 31 0;
v000001fb98cddbc0_0 .net "Read_reg1", 4 0, v000001fb98cee490_0;  alias, 1 drivers
v000001fb98cdd760_0 .net "Read_reg2", 4 0, v000001fb98cedef0_0;  alias, 1 drivers
v000001fb98cdd1c0_0 .net "Write_data", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98cddd00_0 .net "Write_en", 0 0, v000001fb98cf1e10_0;  alias, 1 drivers
v000001fb98cdbaa0_0 .net "Write_reg", 4 0, v000001fb98cf0830_0;  alias, 1 drivers
v000001fb98cdccc0_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cdbe60_0 .var/i "i", 31 0;
v000001fb98cdb780 .array "reg_file", 0 31, 31 0;
v000001fb98cdc7c0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4b5c0 .event posedge, v000001fb98cd7860_0;
S_000001fb98cd0060 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001fb98cd09c0;
 .timescale 0 0;
v000001fb98cdb6e0_0 .var/i "i", 31 0;
S_000001fb98cd01f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001fb98cea7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cea7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cea820 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cea858 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cea890 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cea8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cea900 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cea938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cea970 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cea9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cea9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98ceaa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98ceaa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98ceaa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98ceaac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98ceaaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98ceab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98ceab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98ceaba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98ceabd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98ceac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98ceac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98ceac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98ceacb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98ceacf0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cde2a0_0 .var "ID_INST", 31 0;
v000001fb98cde5c0_0 .var "ID_PC", 31 0;
v000001fb98cee0d0_0 .var "ID_opcode", 11 0;
v000001fb98cee350_0 .var "ID_rd_ind", 4 0;
v000001fb98cee490_0 .var "ID_rs1_ind", 4 0;
v000001fb98cedef0_0 .var "ID_rs2_ind", 4 0;
v000001fb98cedd10_0 .net "IF_FLUSH", 0 0, v000001fb98cd9980_0;  alias, 1 drivers
v000001fb98cede50_0 .net "IF_INST", 31 0, L_000001fb98d096b0;  alias, 1 drivers
v000001fb98cefbb0_0 .net "IF_PC", 31 0, v000001fb98ceed50_0;  alias, 1 drivers
v000001fb98cee3f0_0 .net "clk", 0 0, L_000001fb98d0ae50;  1 drivers
v000001fb98cef6b0_0 .net "if_id_Write", 0 0, v000001fb98cd90c0_0;  alias, 1 drivers
v000001fb98cef2f0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4c5c0 .event posedge, v000001fb98cc4e10_0, v000001fb98cee3f0_0;
S_000001fb98cd0380 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001fb98cf1eb0_0 .net "EX1_PFC", 31 0, L_000001fb98d07a00;  alias, 1 drivers
v000001fb98cf1370_0 .net "EX2_PFC", 31 0, v000001fb98cd4bf0_0;  alias, 1 drivers
v000001fb98cf00b0_0 .net "ID_PFC", 31 0, L_000001fb98d04da0;  alias, 1 drivers
v000001fb98cf2130_0 .net "PC_src", 2 0, L_000001fb98d052a0;  alias, 1 drivers
v000001fb98cf0ab0_0 .net "PC_write", 0 0, v000001fb98cd8ee0_0;  alias, 1 drivers
L_000001fb98d20088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fb98cf0fb0_0 .net/2u *"_ivl_0", 31 0, L_000001fb98d20088;  1 drivers
v000001fb98cf06f0_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cf01f0_0 .net "inst", 31 0, L_000001fb98d096b0;  alias, 1 drivers
v000001fb98cefe30_0 .net "inst_mem_in", 31 0, v000001fb98ceed50_0;  alias, 1 drivers
v000001fb98cf0a10_0 .net "pc_reg_in", 31 0, L_000001fb98d0ac20;  1 drivers
v000001fb98cf1690_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
L_000001fb98d049e0 .arith/sum 32, v000001fb98ceed50_0, L_000001fb98d20088;
S_000001fb98ccfed0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001fb98cd0380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001fb98d096b0 .functor BUFZ 32, L_000001fb98d04e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98cee990_0 .net "Data_Out", 31 0, L_000001fb98d096b0;  alias, 1 drivers
v000001fb98ced950 .array "InstMem", 0 1023, 31 0;
v000001fb98cef610_0 .net *"_ivl_0", 31 0, L_000001fb98d04e40;  1 drivers
v000001fb98cee8f0_0 .net *"_ivl_3", 9 0, L_000001fb98d058e0;  1 drivers
v000001fb98cee030_0 .net *"_ivl_4", 11 0, L_000001fb98d04580;  1 drivers
L_000001fb98d201a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fb98ced810_0 .net *"_ivl_7", 1 0, L_000001fb98d201a8;  1 drivers
v000001fb98ced630_0 .net "addr", 31 0, v000001fb98ceed50_0;  alias, 1 drivers
v000001fb98ceea30_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98ceedf0_0 .var/i "i", 31 0;
L_000001fb98d04e40 .array/port v000001fb98ced950, L_000001fb98d04580;
L_000001fb98d058e0 .part v000001fb98ceed50_0, 0, 10;
L_000001fb98d04580 .concat [ 10 2 0 0], L_000001fb98d058e0, L_000001fb98d201a8;
S_000001fb98cd17d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001fb98cd0380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001fb98c4c700 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001fb98cef390_0 .net "DataIn", 31 0, L_000001fb98d0ac20;  alias, 1 drivers
v000001fb98ceed50_0 .var "DataOut", 31 0;
v000001fb98ceddb0_0 .net "PC_Write", 0 0, v000001fb98cd8ee0_0;  alias, 1 drivers
v000001fb98cef070_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98ced6d0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
S_000001fb98cd0510 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001fb98cd0380;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001fb98c4be80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001fb98c426a0 .functor NOT 1, L_000001fb98d05520, C4<0>, C4<0>, C4<0>;
L_000001fb98c42550 .functor NOT 1, L_000001fb98d05b60, C4<0>, C4<0>, C4<0>;
L_000001fb98c42710 .functor AND 1, L_000001fb98c426a0, L_000001fb98c42550, C4<1>, C4<1>;
L_000001fb98c425c0 .functor NOT 1, L_000001fb98d05840, C4<0>, C4<0>, C4<0>;
L_000001fb98bdf0a0 .functor AND 1, L_000001fb98c42710, L_000001fb98c425c0, C4<1>, C4<1>;
L_000001fb98bdebd0 .functor AND 32, L_000001fb98d044e0, L_000001fb98d049e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98bdf110 .functor NOT 1, L_000001fb98d04620, C4<0>, C4<0>, C4<0>;
L_000001fb98bded90 .functor NOT 1, L_000001fb98d04440, C4<0>, C4<0>, C4<0>;
L_000001fb98d09d40 .functor AND 1, L_000001fb98bdf110, L_000001fb98bded90, C4<1>, C4<1>;
L_000001fb98d0a600 .functor AND 1, L_000001fb98d09d40, L_000001fb98d05480, C4<1>, C4<1>;
L_000001fb98d0a670 .functor AND 32, L_000001fb98d050c0, L_000001fb98d04da0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d099c0 .functor OR 32, L_000001fb98bdebd0, L_000001fb98d0a670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d0a210 .functor NOT 1, L_000001fb98d03d60, C4<0>, C4<0>, C4<0>;
L_000001fb98d0a0c0 .functor AND 1, L_000001fb98d0a210, L_000001fb98d05c00, C4<1>, C4<1>;
L_000001fb98d09720 .functor NOT 1, L_000001fb98d04bc0, C4<0>, C4<0>, C4<0>;
L_000001fb98d0aa60 .functor AND 1, L_000001fb98d0a0c0, L_000001fb98d09720, C4<1>, C4<1>;
L_000001fb98d0a980 .functor AND 32, L_000001fb98d06100, v000001fb98ceed50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0a280 .functor OR 32, L_000001fb98d099c0, L_000001fb98d0a980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d0aad0 .functor NOT 1, L_000001fb98d055c0, C4<0>, C4<0>, C4<0>;
L_000001fb98d0ab40 .functor AND 1, L_000001fb98d0aad0, L_000001fb98d03e00, C4<1>, C4<1>;
L_000001fb98d0af30 .functor AND 1, L_000001fb98d0ab40, L_000001fb98d04c60, C4<1>, C4<1>;
L_000001fb98d09790 .functor AND 32, L_000001fb98d03ea0, L_000001fb98d07a00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0a830 .functor OR 32, L_000001fb98d0a280, L_000001fb98d09790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fb98d09800 .functor NOT 1, L_000001fb98d04800, C4<0>, C4<0>, C4<0>;
L_000001fb98d0a7c0 .functor AND 1, L_000001fb98d05ca0, L_000001fb98d09800, C4<1>, C4<1>;
L_000001fb98d09fe0 .functor NOT 1, L_000001fb98d04120, C4<0>, C4<0>, C4<0>;
L_000001fb98d09b80 .functor AND 1, L_000001fb98d0a7c0, L_000001fb98d09fe0, C4<1>, C4<1>;
L_000001fb98d0a2f0 .functor AND 32, L_000001fb98d04260, v000001fb98cd4bf0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d0ac20 .functor OR 32, L_000001fb98d0a830, L_000001fb98d0a2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98ced9f0_0 .net *"_ivl_1", 0 0, L_000001fb98d05520;  1 drivers
v000001fb98cef890_0 .net *"_ivl_11", 0 0, L_000001fb98d05840;  1 drivers
v000001fb98cef430_0 .net *"_ivl_12", 0 0, L_000001fb98c425c0;  1 drivers
v000001fb98cef1b0_0 .net *"_ivl_14", 0 0, L_000001fb98bdf0a0;  1 drivers
v000001fb98cefc50_0 .net *"_ivl_16", 31 0, L_000001fb98d044e0;  1 drivers
v000001fb98cefcf0_0 .net *"_ivl_18", 31 0, L_000001fb98bdebd0;  1 drivers
v000001fb98cee170_0 .net *"_ivl_2", 0 0, L_000001fb98c426a0;  1 drivers
v000001fb98cedbd0_0 .net *"_ivl_21", 0 0, L_000001fb98d04620;  1 drivers
v000001fb98cee7b0_0 .net *"_ivl_22", 0 0, L_000001fb98bdf110;  1 drivers
v000001fb98ced770_0 .net *"_ivl_25", 0 0, L_000001fb98d04440;  1 drivers
v000001fb98cee530_0 .net *"_ivl_26", 0 0, L_000001fb98bded90;  1 drivers
v000001fb98ced8b0_0 .net *"_ivl_28", 0 0, L_000001fb98d09d40;  1 drivers
v000001fb98cee210_0 .net *"_ivl_31", 0 0, L_000001fb98d05480;  1 drivers
v000001fb98ceda90_0 .net *"_ivl_32", 0 0, L_000001fb98d0a600;  1 drivers
v000001fb98cee2b0_0 .net *"_ivl_34", 31 0, L_000001fb98d050c0;  1 drivers
v000001fb98cedc70_0 .net *"_ivl_36", 31 0, L_000001fb98d0a670;  1 drivers
v000001fb98cee850_0 .net *"_ivl_38", 31 0, L_000001fb98d099c0;  1 drivers
v000001fb98cedb30_0 .net *"_ivl_41", 0 0, L_000001fb98d03d60;  1 drivers
v000001fb98cedf90_0 .net *"_ivl_42", 0 0, L_000001fb98d0a210;  1 drivers
v000001fb98cee5d0_0 .net *"_ivl_45", 0 0, L_000001fb98d05c00;  1 drivers
v000001fb98cee670_0 .net *"_ivl_46", 0 0, L_000001fb98d0a0c0;  1 drivers
v000001fb98cee710_0 .net *"_ivl_49", 0 0, L_000001fb98d04bc0;  1 drivers
v000001fb98ceead0_0 .net *"_ivl_5", 0 0, L_000001fb98d05b60;  1 drivers
v000001fb98cefa70_0 .net *"_ivl_50", 0 0, L_000001fb98d09720;  1 drivers
v000001fb98ceeb70_0 .net *"_ivl_52", 0 0, L_000001fb98d0aa60;  1 drivers
v000001fb98cef4d0_0 .net *"_ivl_54", 31 0, L_000001fb98d06100;  1 drivers
v000001fb98ceec10_0 .net *"_ivl_56", 31 0, L_000001fb98d0a980;  1 drivers
v000001fb98ceecb0_0 .net *"_ivl_58", 31 0, L_000001fb98d0a280;  1 drivers
v000001fb98ceee90_0 .net *"_ivl_6", 0 0, L_000001fb98c42550;  1 drivers
v000001fb98ceef30_0 .net *"_ivl_61", 0 0, L_000001fb98d055c0;  1 drivers
v000001fb98ceefd0_0 .net *"_ivl_62", 0 0, L_000001fb98d0aad0;  1 drivers
v000001fb98cef110_0 .net *"_ivl_65", 0 0, L_000001fb98d03e00;  1 drivers
v000001fb98cef250_0 .net *"_ivl_66", 0 0, L_000001fb98d0ab40;  1 drivers
v000001fb98cef570_0 .net *"_ivl_69", 0 0, L_000001fb98d04c60;  1 drivers
v000001fb98cef750_0 .net *"_ivl_70", 0 0, L_000001fb98d0af30;  1 drivers
v000001fb98cef7f0_0 .net *"_ivl_72", 31 0, L_000001fb98d03ea0;  1 drivers
v000001fb98cef930_0 .net *"_ivl_74", 31 0, L_000001fb98d09790;  1 drivers
v000001fb98cef9d0_0 .net *"_ivl_76", 31 0, L_000001fb98d0a830;  1 drivers
v000001fb98cefb10_0 .net *"_ivl_79", 0 0, L_000001fb98d05ca0;  1 drivers
v000001fb98cf1b90_0 .net *"_ivl_8", 0 0, L_000001fb98c42710;  1 drivers
v000001fb98cf0dd0_0 .net *"_ivl_81", 0 0, L_000001fb98d04800;  1 drivers
v000001fb98cf1910_0 .net *"_ivl_82", 0 0, L_000001fb98d09800;  1 drivers
v000001fb98cf0b50_0 .net *"_ivl_84", 0 0, L_000001fb98d0a7c0;  1 drivers
v000001fb98ceff70_0 .net *"_ivl_87", 0 0, L_000001fb98d04120;  1 drivers
v000001fb98cf2090_0 .net *"_ivl_88", 0 0, L_000001fb98d09fe0;  1 drivers
v000001fb98cf1ff0_0 .net *"_ivl_90", 0 0, L_000001fb98d09b80;  1 drivers
v000001fb98cefd90_0 .net *"_ivl_92", 31 0, L_000001fb98d04260;  1 drivers
v000001fb98cf19b0_0 .net *"_ivl_94", 31 0, L_000001fb98d0a2f0;  1 drivers
v000001fb98cf1af0_0 .net "ina", 31 0, L_000001fb98d049e0;  1 drivers
v000001fb98cf1870_0 .net "inb", 31 0, L_000001fb98d04da0;  alias, 1 drivers
v000001fb98cf1190_0 .net "inc", 31 0, v000001fb98ceed50_0;  alias, 1 drivers
v000001fb98cf0150_0 .net "ind", 31 0, L_000001fb98d07a00;  alias, 1 drivers
v000001fb98cf0970_0 .net "ine", 31 0, v000001fb98cd4bf0_0;  alias, 1 drivers
L_000001fb98d200d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cf2310_0 .net "inf", 31 0, L_000001fb98d200d0;  1 drivers
L_000001fb98d20118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cf24f0_0 .net "ing", 31 0, L_000001fb98d20118;  1 drivers
L_000001fb98d20160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fb98cf1f50_0 .net "inh", 31 0, L_000001fb98d20160;  1 drivers
v000001fb98cf0010_0 .net "out", 31 0, L_000001fb98d0ac20;  alias, 1 drivers
v000001fb98cf12d0_0 .net "sel", 2 0, L_000001fb98d052a0;  alias, 1 drivers
L_000001fb98d05520 .part L_000001fb98d052a0, 2, 1;
L_000001fb98d05b60 .part L_000001fb98d052a0, 1, 1;
L_000001fb98d05840 .part L_000001fb98d052a0, 0, 1;
LS_000001fb98d044e0_0_0 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_4 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_8 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_12 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_16 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_20 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_24 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_0_28 .concat [ 1 1 1 1], L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0, L_000001fb98bdf0a0;
LS_000001fb98d044e0_1_0 .concat [ 4 4 4 4], LS_000001fb98d044e0_0_0, LS_000001fb98d044e0_0_4, LS_000001fb98d044e0_0_8, LS_000001fb98d044e0_0_12;
LS_000001fb98d044e0_1_4 .concat [ 4 4 4 4], LS_000001fb98d044e0_0_16, LS_000001fb98d044e0_0_20, LS_000001fb98d044e0_0_24, LS_000001fb98d044e0_0_28;
L_000001fb98d044e0 .concat [ 16 16 0 0], LS_000001fb98d044e0_1_0, LS_000001fb98d044e0_1_4;
L_000001fb98d04620 .part L_000001fb98d052a0, 2, 1;
L_000001fb98d04440 .part L_000001fb98d052a0, 1, 1;
L_000001fb98d05480 .part L_000001fb98d052a0, 0, 1;
LS_000001fb98d050c0_0_0 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_4 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_8 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_12 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_16 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_20 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_24 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_0_28 .concat [ 1 1 1 1], L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600, L_000001fb98d0a600;
LS_000001fb98d050c0_1_0 .concat [ 4 4 4 4], LS_000001fb98d050c0_0_0, LS_000001fb98d050c0_0_4, LS_000001fb98d050c0_0_8, LS_000001fb98d050c0_0_12;
LS_000001fb98d050c0_1_4 .concat [ 4 4 4 4], LS_000001fb98d050c0_0_16, LS_000001fb98d050c0_0_20, LS_000001fb98d050c0_0_24, LS_000001fb98d050c0_0_28;
L_000001fb98d050c0 .concat [ 16 16 0 0], LS_000001fb98d050c0_1_0, LS_000001fb98d050c0_1_4;
L_000001fb98d03d60 .part L_000001fb98d052a0, 2, 1;
L_000001fb98d05c00 .part L_000001fb98d052a0, 1, 1;
L_000001fb98d04bc0 .part L_000001fb98d052a0, 0, 1;
LS_000001fb98d06100_0_0 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_4 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_8 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_12 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_16 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_20 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_24 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_0_28 .concat [ 1 1 1 1], L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60, L_000001fb98d0aa60;
LS_000001fb98d06100_1_0 .concat [ 4 4 4 4], LS_000001fb98d06100_0_0, LS_000001fb98d06100_0_4, LS_000001fb98d06100_0_8, LS_000001fb98d06100_0_12;
LS_000001fb98d06100_1_4 .concat [ 4 4 4 4], LS_000001fb98d06100_0_16, LS_000001fb98d06100_0_20, LS_000001fb98d06100_0_24, LS_000001fb98d06100_0_28;
L_000001fb98d06100 .concat [ 16 16 0 0], LS_000001fb98d06100_1_0, LS_000001fb98d06100_1_4;
L_000001fb98d055c0 .part L_000001fb98d052a0, 2, 1;
L_000001fb98d03e00 .part L_000001fb98d052a0, 1, 1;
L_000001fb98d04c60 .part L_000001fb98d052a0, 0, 1;
LS_000001fb98d03ea0_0_0 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_4 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_8 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_12 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_16 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_20 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_24 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_0_28 .concat [ 1 1 1 1], L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30, L_000001fb98d0af30;
LS_000001fb98d03ea0_1_0 .concat [ 4 4 4 4], LS_000001fb98d03ea0_0_0, LS_000001fb98d03ea0_0_4, LS_000001fb98d03ea0_0_8, LS_000001fb98d03ea0_0_12;
LS_000001fb98d03ea0_1_4 .concat [ 4 4 4 4], LS_000001fb98d03ea0_0_16, LS_000001fb98d03ea0_0_20, LS_000001fb98d03ea0_0_24, LS_000001fb98d03ea0_0_28;
L_000001fb98d03ea0 .concat [ 16 16 0 0], LS_000001fb98d03ea0_1_0, LS_000001fb98d03ea0_1_4;
L_000001fb98d05ca0 .part L_000001fb98d052a0, 2, 1;
L_000001fb98d04800 .part L_000001fb98d052a0, 1, 1;
L_000001fb98d04120 .part L_000001fb98d052a0, 0, 1;
LS_000001fb98d04260_0_0 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_4 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_8 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_12 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_16 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_20 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_24 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_0_28 .concat [ 1 1 1 1], L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80, L_000001fb98d09b80;
LS_000001fb98d04260_1_0 .concat [ 4 4 4 4], LS_000001fb98d04260_0_0, LS_000001fb98d04260_0_4, LS_000001fb98d04260_0_8, LS_000001fb98d04260_0_12;
LS_000001fb98d04260_1_4 .concat [ 4 4 4 4], LS_000001fb98d04260_0_16, LS_000001fb98d04260_0_20, LS_000001fb98d04260_0_24, LS_000001fb98d04260_0_28;
L_000001fb98d04260 .concat [ 16 16 0 0], LS_000001fb98d04260_1_0, LS_000001fb98d04260_1_4;
S_000001fb98cd1640 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001fb98cf1d70_0 .net "Write_Data", 31 0, v000001fb98cc5630_0;  alias, 1 drivers
v000001fb98cf1550_0 .net "addr", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98cf08d0_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cf21d0_0 .net "mem_out", 31 0, v000001fb98cf1c30_0;  alias, 1 drivers
v000001fb98cf2450_0 .net "mem_read", 0 0, v000001fb98cc47d0_0;  alias, 1 drivers
v000001fb98cefed0_0 .net "mem_write", 0 0, v000001fb98cc51d0_0;  alias, 1 drivers
S_000001fb98cd06a0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001fb98cd1640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001fb98cf2270 .array "DataMem", 1023 0, 31 0;
v000001fb98cf1a50_0 .net "Data_In", 31 0, v000001fb98cc5630_0;  alias, 1 drivers
v000001fb98cf1c30_0 .var "Data_Out", 31 0;
v000001fb98cf23b0_0 .net "Write_en", 0 0, v000001fb98cc51d0_0;  alias, 1 drivers
v000001fb98cf0290_0 .net "addr", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98cf1410_0 .net "clk", 0 0, L_000001fb98c42240;  alias, 1 drivers
v000001fb98cf1cd0_0 .var/i "i", 31 0;
S_000001fb98cd0ce0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001fb98cfcf70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fb98cfcfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fb98cfcfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fb98cfd018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fb98cfd050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fb98cfd088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fb98cfd0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fb98cfd0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fb98cfd130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fb98cfd168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fb98cfd1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fb98cfd1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fb98cfd210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fb98cfd248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fb98cfd280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fb98cfd2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fb98cfd2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fb98cfd328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fb98cfd360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fb98cfd398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fb98cfd3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fb98cfd408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fb98cfd440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fb98cfd478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fb98cfd4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fb98cf1050_0 .net "MEM_ALU_OUT", 31 0, v000001fb98cc4730_0;  alias, 1 drivers
v000001fb98cf0330_0 .net "MEM_Data_mem_out", 31 0, v000001fb98cf1c30_0;  alias, 1 drivers
v000001fb98cf0510_0 .net "MEM_memread", 0 0, v000001fb98cc47d0_0;  alias, 1 drivers
v000001fb98cf03d0_0 .net "MEM_opcode", 11 0, v000001fb98cc53b0_0;  alias, 1 drivers
v000001fb98cf10f0_0 .net "MEM_rd_ind", 4 0, v000001fb98cc5a90_0;  alias, 1 drivers
v000001fb98cf0470_0 .net "MEM_rd_indzero", 0 0, v000001fb98cc4c30_0;  alias, 1 drivers
v000001fb98cf1230_0 .net "MEM_regwrite", 0 0, v000001fb98cc54f0_0;  alias, 1 drivers
v000001fb98cf05b0_0 .var "WB_ALU_OUT", 31 0;
v000001fb98cf0650_0 .var "WB_Data_mem_out", 31 0;
v000001fb98cf0790_0 .var "WB_memread", 0 0;
v000001fb98cf0830_0 .var "WB_rd_ind", 4 0;
v000001fb98cf0bf0_0 .var "WB_rd_indzero", 0 0;
v000001fb98cf1e10_0 .var "WB_regwrite", 0 0;
v000001fb98cf0c90_0 .net "clk", 0 0, L_000001fb98d14f10;  1 drivers
v000001fb98cf0d30_0 .var "hlt", 0 0;
v000001fb98cf14b0_0 .net "rst", 0 0, v000001fb98d02fa0_0;  alias, 1 drivers
E_000001fb98c4ba00 .event posedge, v000001fb98cc4e10_0, v000001fb98cf0c90_0;
S_000001fb98cd1000 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001fb98a99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001fb98d14ce0 .functor AND 32, v000001fb98cf0650_0, L_000001fb98d81250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d14c00 .functor NOT 1, v000001fb98cf0790_0, C4<0>, C4<0>, C4<0>;
L_000001fb98d14e30 .functor AND 32, v000001fb98cf05b0_0, L_000001fb98d80df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fb98d14d50 .functor OR 32, L_000001fb98d14ce0, L_000001fb98d14e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fb98cf0e70_0 .net "Write_Data_RegFile", 31 0, L_000001fb98d14d50;  alias, 1 drivers
v000001fb98cf0f10_0 .net *"_ivl_0", 31 0, L_000001fb98d81250;  1 drivers
v000001fb98cf15f0_0 .net *"_ivl_2", 31 0, L_000001fb98d14ce0;  1 drivers
v000001fb98cf1730_0 .net *"_ivl_4", 0 0, L_000001fb98d14c00;  1 drivers
v000001fb98cf17d0_0 .net *"_ivl_6", 31 0, L_000001fb98d80df0;  1 drivers
v000001fb98cf2770_0 .net *"_ivl_8", 31 0, L_000001fb98d14e30;  1 drivers
v000001fb98cf2bd0_0 .net "alu_out", 31 0, v000001fb98cf05b0_0;  alias, 1 drivers
v000001fb98cf2950_0 .net "mem_out", 31 0, v000001fb98cf0650_0;  alias, 1 drivers
v000001fb98cf2630_0 .net "mem_read", 0 0, v000001fb98cf0790_0;  alias, 1 drivers
LS_000001fb98d81250_0_0 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_4 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_8 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_12 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_16 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_20 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_24 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_0_28 .concat [ 1 1 1 1], v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0, v000001fb98cf0790_0;
LS_000001fb98d81250_1_0 .concat [ 4 4 4 4], LS_000001fb98d81250_0_0, LS_000001fb98d81250_0_4, LS_000001fb98d81250_0_8, LS_000001fb98d81250_0_12;
LS_000001fb98d81250_1_4 .concat [ 4 4 4 4], LS_000001fb98d81250_0_16, LS_000001fb98d81250_0_20, LS_000001fb98d81250_0_24, LS_000001fb98d81250_0_28;
L_000001fb98d81250 .concat [ 16 16 0 0], LS_000001fb98d81250_1_0, LS_000001fb98d81250_1_4;
LS_000001fb98d80df0_0_0 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_4 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_8 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_12 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_16 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_20 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_24 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_0_28 .concat [ 1 1 1 1], L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00, L_000001fb98d14c00;
LS_000001fb98d80df0_1_0 .concat [ 4 4 4 4], LS_000001fb98d80df0_0_0, LS_000001fb98d80df0_0_4, LS_000001fb98d80df0_0_8, LS_000001fb98d80df0_0_12;
LS_000001fb98d80df0_1_4 .concat [ 4 4 4 4], LS_000001fb98d80df0_0_16, LS_000001fb98d80df0_0_20, LS_000001fb98d80df0_0_24, LS_000001fb98d80df0_0_28;
L_000001fb98d80df0 .concat [ 16 16 0 0], LS_000001fb98d80df0_1_0, LS_000001fb98d80df0_1_4;
    .scope S_000001fb98cd17d0;
T_0 ;
    %wait E_000001fb98c4b200;
    %load/vec4 v000001fb98ced6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fb98ceed50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb98ceddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fb98cef390_0;
    %assign/vec4 v000001fb98ceed50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fb98ccfed0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98ceedf0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001fb98ceedf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fb98ceedf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %load/vec4 v000001fb98ceedf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb98ceedf0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98ced950, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001fb98cd01f0;
T_2 ;
    %wait E_000001fb98c4c5c0;
    %load/vec4 v000001fb98cef2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fb98cde5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cde2a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cee350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cedef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cee490_0, 0;
    %assign/vec4 v000001fb98cee0d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fb98cef6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001fb98cedd10_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fb98cde5c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cde2a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cee350_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cedef0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cee490_0, 0;
    %assign/vec4 v000001fb98cee0d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fb98cef6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001fb98cede50_0;
    %assign/vec4 v000001fb98cde2a0_0, 0;
    %load/vec4 v000001fb98cefbb0_0;
    %assign/vec4 v000001fb98cde5c0_0, 0;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fb98cedef0_0, 0;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fb98cee0d0_0, 4, 5;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fb98cee0d0_0, 4, 5;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001fb98cede50_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001fb98cee490_0, 0;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001fb98cee350_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001fb98cee350_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001fb98cede50_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fb98cee350_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fb98cd09c0;
T_3 ;
    %wait E_000001fb98c4b200;
    %load/vec4 v000001fb98cdc7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98cdbe60_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001fb98cdbe60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fb98cdbe60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cdb780, 0, 4;
    %load/vec4 v000001fb98cdbe60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb98cdbe60_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fb98cdbaa0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001fb98cddd00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001fb98cdd1c0_0;
    %load/vec4 v000001fb98cdbaa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cdb780, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cdb780, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fb98cd09c0;
T_4 ;
    %wait E_000001fb98c4b5c0;
    %load/vec4 v000001fb98cdbaa0_0;
    %load/vec4 v000001fb98cddbc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001fb98cdbaa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001fb98cddd00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001fb98cdd1c0_0;
    %assign/vec4 v000001fb98cdc220_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fb98cddbc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fb98cdb780, 4;
    %assign/vec4 v000001fb98cdc220_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fb98cd09c0;
T_5 ;
    %wait E_000001fb98c4b5c0;
    %load/vec4 v000001fb98cdbaa0_0;
    %load/vec4 v000001fb98cdd760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001fb98cdbaa0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001fb98cddd00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001fb98cdd1c0_0;
    %assign/vec4 v000001fb98cdda80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fb98cdd760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fb98cdb780, 4;
    %assign/vec4 v000001fb98cdda80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fb98cd09c0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001fb98cd0060;
    %jmp t_0;
    .scope S_000001fb98cd0060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98cdb6e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001fb98cdb6e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001fb98cdb6e0_0;
    %ix/getv/s 4, v000001fb98cdb6e0_0;
    %load/vec4a v000001fb98cdb780, 4;
    %ix/getv/s 4, v000001fb98cdb6e0_0;
    %load/vec4a v000001fb98cdb780, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fb98cdb6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb98cdb6e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001fb98cd09c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001fb98cd14b0;
T_7 ;
    %wait E_000001fb98c4b2c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98cdab00_0, 0, 32;
    %load/vec4 v000001fb98cdb0a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fb98cdb0a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fb98cdaf60_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fb98cdab00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fb98cdb0a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fb98cdb0a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fb98cdb0a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fb98cdaf60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fb98cdab00_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001fb98cdaf60_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001fb98cdaf60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fb98cdab00_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fb98ccfd40;
T_8 ;
    %wait E_000001fb98c4b200;
    %load/vec4 v000001fb98cd7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fb98cd6be0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fb98cd6be0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001fb98cd8a80_0;
    %load/vec4 v000001fb98cd7ea0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fb98cd8a80_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fb98ccfd40;
T_9 ;
    %wait E_000001fb98c4b200;
    %load/vec4 v000001fb98cd7ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd8260_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fb98cd86c0_0;
    %assign/vec4 v000001fb98cd8260_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fb98cd0b50;
T_10 ;
    %wait E_000001fb98c4b240;
    %load/vec4 v000001fb98cd9160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd8ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd9980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd8580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd81c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fb98cd7220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001fb98cd7b80_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001fb98cd89e0_0;
    %load/vec4 v000001fb98cd7400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001fb98cd8b20_0;
    %load/vec4 v000001fb98cd7400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001fb98cd7d60_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001fb98cd8120_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001fb98cd89e0_0;
    %load/vec4 v000001fb98cd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001fb98cd8b20_0;
    %load/vec4 v000001fb98cd8080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd8ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd9980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd8580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd81c0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fb98cd8940_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd8ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd90c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd9980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd8580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd81c0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd8ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb98cd90c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd9980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd8580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cd81c0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fb98cd1960;
T_11 ;
    %wait E_000001fb98c4ad00;
    %load/vec4 v000001fb98cd2030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd34d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd31b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd1db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd2cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd3a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd1e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd23f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd37f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd27b0_0, 0;
    %assign/vec4 v000001fb98cd1f90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001fb98cd3cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001fb98cd1d10_0;
    %assign/vec4 v000001fb98cd1f90_0, 0;
    %load/vec4 v000001fb98cd1ef0_0;
    %assign/vec4 v000001fb98cd27b0_0, 0;
    %load/vec4 v000001fb98cd3f70_0;
    %assign/vec4 v000001fb98cd37f0_0, 0;
    %load/vec4 v000001fb98cd3070_0;
    %assign/vec4 v000001fb98cd23f0_0, 0;
    %load/vec4 v000001fb98cd3890_0;
    %assign/vec4 v000001fb98cd1e50_0, 0;
    %load/vec4 v000001fb98cd2ad0_0;
    %assign/vec4 v000001fb98cd3a70_0, 0;
    %load/vec4 v000001fb98cd2530_0;
    %assign/vec4 v000001fb98cd2cb0_0, 0;
    %load/vec4 v000001fb98cd4010_0;
    %assign/vec4 v000001fb98cd2170_0, 0;
    %load/vec4 v000001fb98cd1c70_0;
    %assign/vec4 v000001fb98cd2e90_0, 0;
    %load/vec4 v000001fb98cd3b10_0;
    %assign/vec4 v000001fb98cd4330_0, 0;
    %load/vec4 v000001fb98cd3ed0_0;
    %assign/vec4 v000001fb98cd1db0_0, 0;
    %load/vec4 v000001fb98cd3d90_0;
    %assign/vec4 v000001fb98cd31b0_0, 0;
    %load/vec4 v000001fb98cd3bb0_0;
    %assign/vec4 v000001fb98cd4150_0, 0;
    %load/vec4 v000001fb98cd1bd0_0;
    %assign/vec4 v000001fb98cd2990_0, 0;
    %load/vec4 v000001fb98cd3930_0;
    %assign/vec4 v000001fb98cd2710_0, 0;
    %load/vec4 v000001fb98cd3e30_0;
    %assign/vec4 v000001fb98cd3c50_0, 0;
    %load/vec4 v000001fb98cd39d0_0;
    %assign/vec4 v000001fb98cd3610_0, 0;
    %load/vec4 v000001fb98cd28f0_0;
    %assign/vec4 v000001fb98cd34d0_0, 0;
    %load/vec4 v000001fb98cd2490_0;
    %assign/vec4 v000001fb98cd3750_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3750_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd34d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd3c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2990_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4150_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd31b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd1db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4330_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd2170_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd2cb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd3a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd1e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd23f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd37f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd27b0_0, 0;
    %assign/vec4 v000001fb98cd1f90_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fb98ccfbb0;
T_12 ;
    %wait E_000001fb98c4b180;
    %load/vec4 v000001fb98cd6aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd5370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd46f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd54b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd5910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd5730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd5690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd5870_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd57d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fb98cd5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4fb0_0, 0;
    %assign/vec4 v000001fb98cd4470_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fb98cd7c20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001fb98cd2a30_0;
    %assign/vec4 v000001fb98cd4470_0, 0;
    %load/vec4 v000001fb98cd25d0_0;
    %assign/vec4 v000001fb98cd4fb0_0, 0;
    %load/vec4 v000001fb98cd45b0_0;
    %assign/vec4 v000001fb98cd5a50_0, 0;
    %load/vec4 v000001fb98cd43d0_0;
    %assign/vec4 v000001fb98cd57d0_0, 0;
    %load/vec4 v000001fb98cd52d0_0;
    %assign/vec4 v000001fb98cd5870_0, 0;
    %load/vec4 v000001fb98cd5050_0;
    %assign/vec4 v000001fb98cd5690_0, 0;
    %load/vec4 v000001fb98cd2210_0;
    %assign/vec4 v000001fb98cd4790_0, 0;
    %load/vec4 v000001fb98cd5230_0;
    %assign/vec4 v000001fb98cd5730_0, 0;
    %load/vec4 v000001fb98cd4510_0;
    %assign/vec4 v000001fb98cd5910_0, 0;
    %load/vec4 v000001fb98cd4830_0;
    %assign/vec4 v000001fb98cd54b0_0, 0;
    %load/vec4 v000001fb98cd4b50_0;
    %assign/vec4 v000001fb98cd4dd0_0, 0;
    %load/vec4 v000001fb98cd4ab0_0;
    %assign/vec4 v000001fb98cd4e70_0, 0;
    %load/vec4 v000001fb98cd5410_0;
    %assign/vec4 v000001fb98cd4f10_0, 0;
    %load/vec4 v000001fb98cd59b0_0;
    %assign/vec4 v000001fb98cd5190_0, 0;
    %load/vec4 v000001fb98cd4a10_0;
    %assign/vec4 v000001fb98cd46f0_0, 0;
    %load/vec4 v000001fb98cd50f0_0;
    %assign/vec4 v000001fb98cd4970_0, 0;
    %load/vec4 v000001fb98cd4650_0;
    %assign/vec4 v000001fb98cd4d30_0, 0;
    %load/vec4 v000001fb98cd5550_0;
    %assign/vec4 v000001fb98cd4c90_0, 0;
    %load/vec4 v000001fb98cd3110_0;
    %assign/vec4 v000001fb98cd55f0_0, 0;
    %load/vec4 v000001fb98cd2d50_0;
    %assign/vec4 v000001fb98cd4bf0_0, 0;
    %load/vec4 v000001fb98cd48d0_0;
    %assign/vec4 v000001fb98cd5370_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd5370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4bf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd55f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4970_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd46f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd5190_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd4dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cd54b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd5910_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd5730_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd5690_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd5870_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cd57d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fb98cd5a50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cd4fb0_0, 0;
    %assign/vec4 v000001fb98cd4470_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fb98acd8a0;
T_13 ;
    %wait E_000001fb98c4adc0;
    %load/vec4 v000001fb98cc6a80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fb98cc7840_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fb98ad02d0;
T_14 ;
    %wait E_000001fb98c4aa80;
    %load/vec4 v000001fb98cc66c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001fb98cc6620_0;
    %pad/u 33;
    %load/vec4 v000001fb98cc7f20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001fb98cc7f20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001fb98cc7700_0;
    %load/vec4 v000001fb98cc7f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fb98cc6620_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001fb98cc7f20_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001fb98cc7f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %load/vec4 v000001fb98cc6620_0;
    %ix/getv 4, v000001fb98cc7f20_0;
    %shiftl 4;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001fb98cc7f20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001fb98cc7700_0;
    %load/vec4 v000001fb98cc7f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fb98cc6620_0;
    %load/vec4 v000001fb98cc7f20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001fb98cc7f20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %load/vec4 v000001fb98cc6620_0;
    %ix/getv 4, v000001fb98cc7f20_0;
    %shiftr 4;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %load/vec4 v000001fb98cc6620_0;
    %load/vec4 v000001fb98cc7f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fb98cc7700_0, 0;
    %load/vec4 v000001fb98cc7f20_0;
    %load/vec4 v000001fb98cc6620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001fb98cc6940_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fb98a16b50;
T_15 ;
    %wait E_000001fb98c4ac40;
    %load/vec4 v000001fb98cc4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001fb98cc4c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cc54f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cc51d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cc47d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fb98cc53b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cc5a90_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cc5630_0, 0;
    %assign/vec4 v000001fb98cc4730_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fb98be7400_0;
    %assign/vec4 v000001fb98cc4730_0, 0;
    %load/vec4 v000001fb98cc5bd0_0;
    %assign/vec4 v000001fb98cc5630_0, 0;
    %load/vec4 v000001fb98cc58b0_0;
    %assign/vec4 v000001fb98cc5a90_0, 0;
    %load/vec4 v000001fb98bd0f80_0;
    %assign/vec4 v000001fb98cc53b0_0, 0;
    %load/vec4 v000001fb98be75e0_0;
    %assign/vec4 v000001fb98cc47d0_0, 0;
    %load/vec4 v000001fb98bd04e0_0;
    %assign/vec4 v000001fb98cc51d0_0, 0;
    %load/vec4 v000001fb98cc5450_0;
    %assign/vec4 v000001fb98cc54f0_0, 0;
    %load/vec4 v000001fb98cc5130_0;
    %assign/vec4 v000001fb98cc4c30_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fb98cd06a0;
T_16 ;
    %wait E_000001fb98c4b5c0;
    %load/vec4 v000001fb98cf23b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001fb98cf1a50_0;
    %load/vec4 v000001fb98cf0290_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fb98cd06a0;
T_17 ;
    %wait E_000001fb98c4b5c0;
    %load/vec4 v000001fb98cf0290_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fb98cf2270, 4;
    %assign/vec4 v000001fb98cf1c30_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001fb98cd06a0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98cf1cd0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001fb98cf1cd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fb98cf1cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %load/vec4 v000001fb98cf1cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb98cf1cd0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fb98cf2270, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001fb98cd06a0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fb98cf1cd0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001fb98cf1cd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001fb98cf1cd0_0;
    %load/vec4a v000001fb98cf2270, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001fb98cf1cd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fb98cf1cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fb98cf1cd0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001fb98cd0ce0;
T_20 ;
    %wait E_000001fb98c4ba00;
    %load/vec4 v000001fb98cf14b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001fb98cf0bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cf0d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cf1e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fb98cf0790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fb98cf0830_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fb98cf0650_0, 0;
    %assign/vec4 v000001fb98cf05b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001fb98cf1050_0;
    %assign/vec4 v000001fb98cf05b0_0, 0;
    %load/vec4 v000001fb98cf0330_0;
    %assign/vec4 v000001fb98cf0650_0, 0;
    %load/vec4 v000001fb98cf0510_0;
    %assign/vec4 v000001fb98cf0790_0, 0;
    %load/vec4 v000001fb98cf10f0_0;
    %assign/vec4 v000001fb98cf0830_0, 0;
    %load/vec4 v000001fb98cf1230_0;
    %assign/vec4 v000001fb98cf1e10_0, 0;
    %load/vec4 v000001fb98cf0470_0;
    %assign/vec4 v000001fb98cf0bf0_0, 0;
    %load/vec4 v000001fb98cf03d0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001fb98cf0d30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001fb98a99f50;
T_21 ;
    %wait E_000001fb98c4b580;
    %load/vec4 v000001fb98d035e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fb98d03c20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001fb98d03c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fb98d03c20_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fb98c6cc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb98d02d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb98d02fa0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001fb98c6cc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001fb98d02d20_0;
    %inv;
    %assign/vec4 v000001fb98d02d20_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001fb98c6cc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb98d02fa0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb98d02fa0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001fb98d020a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
