# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831200

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 6152  
				add                 sp, sp, t1
i0000000000:	li                  x16, 10   
i0000000001:	addi                a1, sp, 204
i0000000002:	addi                a1, sp, 260
i0000000003:	sd                  s4, 216(sp)         
i0000000004:	sw                  s0, 56(sp)          
i0000000005:	lh                  a5, -1624(sp)       
i0000000006:	addw                a2, t4, a5
i0000000007:	add                 s7, zero, a2
i0000000008:	sh                  t5, 1938(sp)        
i0000000009:	fence.i                       
i000000000a:	fence                         
i000000000b:	srliw               a2, t4, 10
i000000000c:	remu                s7, s7, a1
i000000000d:	sd                  a1, 112(sp)         
i000000000e:	lbu                 s0, -889(sp)        
i000000000f:	lh                  s7, 1402(sp)        
i0000000010:	addi                sp, sp, -272
i0000000011:	mulw                gp, s7, s7
i0000000012:	slli                a1, a1, 32
i0000000013:	addi                a0, sp, 216
i0000000014:	sw                  s7, -548(sp)        
i0000000015:	sd                  a2, 1896(sp)        
i0000000016:	mulhsu              a0, s5, s5
i0000000017:	div                 t3, a7, t0
i0000000018:	lbu                 gp, -210(sp)        
i0000000019:	sh                  a1, 1464(sp)        
i000000001a:	sh                  a7, 122(sp)         
i000000001b:	addi                a3, sp, 140
i000000001c:	fence.i                       
i000000001d:	sraiw               gp, a2, 1 
i000000001e:	sw                  a1, 56(sp)          
i000000001f:	sd                  a1, 112(sp)         
i0000000020:	div                 a2, s3, a0
i0000000021:	slli                a2, a2, 30
i0000000022:	add                 s6, a1, a1
i0000000023:	addw                s1, s1, a1
i0000000024:	lbu                 t2, -549(sp)        
i0000000025:	xori                a2, a2, 1089
i0000000026:	lwu                 s9, -72(sp)         
i0000000027:	addi                a0, sp, 332
i0000000028:	lw                  a2, 20(sp)          
				li                  x18, 12   
				addi                x16, x16, 1
				la                  sp, begin_signature
				li                  t1, 4376  
				add                 sp, sp, t1
				lbu                 s5, 151(sp)         
				srlw                s7, t3, s1
				remw                s5, s4, a7
				add                 a7, a7, s3
				slli                t4, t3, 60
				lw                  s7, 1756(sp)        
				fence.i                       
	
b0000000029:
				beq                 x16, x18, 1f        
				jal                 x1, i000000000c     
				1: li x16, 10                           
	
				sw                  gp, 96(sp)          
				lb                  t3, -678(sp)        
				addi                sp, sp, -240
				divuw               s7, a5, t6
				fence.i                       
				addiw               a5, a5, -7
				srli                a5, a5, 7 
i0000000029:	addi                sp, sp, -256
i000000002a:	addi                a2, a2, 16
i000000002b:	srliw               a2, a1, 24
i000000002c:	fence.i                       
i000000002d:	subw                a4, a4, a5
				la                  sp, begin_signature
				li                  t1, 14232 
				add                 sp, sp, t1
i000000002e:	ld                  a1, 24(sp)          
i000000002f:	and                 s7, t0, t1
i0000000030:	addi                sp, sp, 32
				la                  sp, begin_signature
				li                  t1, 9248  
				add                 sp, sp, t1
i0000000031:	lw                  a2, 40(sp)          
i0000000032:	addiw               a2, a2, 3 
i0000000033:	addi                a1, sp, 252
i0000000034:	fence.i                       
i0000000035:	srai                a4, a4, 11
i0000000036:	slti                tp, t2, -1168
i0000000037:	srai                s1, s1, 11
i0000000038:	addi                a3, a3, 9 
i0000000039:	and                 s1, s1, a2
i000000003a:	xor                 a1, a1, a5
i000000003b:	sd                  s8, -448(sp)        
i000000003c:	divw                s11, a2, s7
i000000003d:	fence.i                       
i000000003e:	addi                sp, sp, -416
i000000003f:	divuw               gp, s7, s7
i0000000040:	lw                  a1, 28(sp)          
i0000000041:	slti                t6, s4, -887
				la                  sp, begin_signature
				li                  t1, 9264  
				add                 sp, sp, t1
i0000000042:	lhu                 zero, 1314(sp)      
i0000000043:	mulh                t6, a1, gp
i0000000044:	and                 a3, a3, a1
i0000000045:	srli                s1, s1, 6 
i0000000046:	sw                  s5, 40(sp)          
i0000000047:	fsrmi               x0, 4     
i0000000048:	ld                  a2, 8(sp)           
i0000000049:	divw                a1, zero, s9
i000000004a:	fence                         
i000000004b:	srli                a1, a1, 8 
				la                  sp, begin_signature
				li                  t1, 2176  
				add                 sp, sp, t1
i000000004c:	sd                  a5, -752(sp)        
i000000004d:	lh                  a1, 520(sp)         
i000000004e:	fence.i                       
i000000004f:	sraw                t5, a2, s1
i0000000050:	sw                  s1, 96(sp)          
i0000000051:	sh                  s8, -1744(sp)       
				li                  x25, 9    
				li                  x16, 10   
				la                  sp, begin_signature
				li                  t1, 12736 
				add                 sp, sp, t1
				mulh                a4, gp, s7
				mul                 s1, s7, s7
				remw                s8, s7, s7
				srli                a4, a4, 3 
				div                 t4, s1, gp
				mulw                a5, s7, s1
				ld                  a5, 112(sp)         
	
b0000000052:
				pre_branch_macro                        
				bge                 x25, x16, i0000000072
				post_branch_macro                       
	
				lbu                 s8, -1594(sp)       
				fence.i                       
				sw                  s0, -1336(sp)       
				srli                a4, a4, 30
				fence.i                       
				div                 s6, s1, s7
				srliw               a4, s8, 26
				li                  x16, 10   
i0000000052:	sltiu               s0, s1, -119
i0000000053:	lw                  s0, -1320(sp)       
i0000000054:	addi                a0, sp, 232
i0000000055:	addi                a1, sp, 40
i0000000056:	fence.i                       
i0000000057:	addi                sp, sp, -272
i0000000058:	ld                  a5, 32(sp)          
i0000000059:	mulhu               a1, a1, a2
i000000005a:	divuw               a3, a1, gp
i000000005b:	addi                sp, sp, -144
				la                  sp, begin_signature
				li                  t1, 3248  
				add                 sp, sp, t1
i000000005c:	ld                  s4, 168(sp)         
i000000005d:	sd                  a2, 16(sp)          
i000000005e:	divuw               a2, a1, s1
i000000005f:	fence                         
i0000000060:	remu                t6, s1, gp
i0000000061:	srli                a2, a2, 13
i0000000062:	srai                s10, s7, 42
i0000000063:	or                  s9, t6, s6
i0000000064:	sh                  s1, -1858(sp)       
i0000000065:	lui                 a1, 22    
i0000000066:	lw                  s0, 124(sp)         
i0000000067:	remw                a1, a0, a1
i0000000068:	srai                s1, s1, 4 
i0000000069:	div                 s11, s1, a2
i000000006a:	srai                a0, a0, 29
i000000006b:	sd                  a2, 128(sp)         
i000000006c:	addi                sp, sp, -496
i000000006d:	addiw               a2, s1, 1356
i000000006e:	addi                sp, sp, -176
i000000006f:	fsrmi               x0, 6     
				la                  sp, begin_signature
				li                  t1, 12648 
				add                 sp, sp, t1
i0000000070:	sd                  a5, 40(sp)          
i0000000071:	sd                  a0, 104(sp)         
i0000000072:	divuw               s0, a2, a1
i0000000073:	ld                  s5, -864(sp)        
i0000000074:	addw                s10, a3, s11
i0000000075:	sw                  a0, 40(sp)          
i0000000076:	sd                  a0, 248(sp)         
i0000000077:	addi                a2, sp, 60
				la                  sp, begin_signature
				li                  t1, 5552  
				add                 sp, sp, t1
i0000000078:	lwu                 a2, -1572(sp)       
i0000000079:	ld                  a4, 112(sp)         
i000000007a:	sub                 s1, t4, s10
				li                  x31, 9    
				li                  x16, 10   
				la                  sp, begin_signature
				li                  t1, 11376 
				add                 sp, sp, t1
				sub                 s7, s7, s7
				addw                zero, s7, s7
				remw                s1, s1, s0
				divu                a5, s10, zero
				lw                  s11, 36(sp)         
				xor                 a4, a4, a5
				fence.i                       
	
b000000007b:
				pre_branch_macro                        
				bge                 x31, x16, i0000000083
				post_branch_macro                       
	
				remu                s3, t4, tp
				srli                a5, a5, 2 
				or                  s4, s7, s1
				sllw                s1, s2, s6
				lw                  s7, 124(sp)         
				addi                sp, sp, -128
				addi                sp, sp, -192
				li                  x16, 10   
i000000007b:	sraiw               s1, a4, 10
i000000007c:	srli                a2, a2, 1 
i000000007d:	remu                t6, s1, s1
i000000007e:	divw                a1, t6, a0
i000000007f:	addiw               a4, a4, -7
i0000000080:	fence.i                       
i0000000081:	srli                a1, a1, 10
i0000000082:	and                 a1, a1, s1
i0000000083:	addi                sp, sp, 192
i0000000084:	lwu                 s9, 428(sp)         
i0000000085:	mulh                a2, t5, gp
i0000000086:	add                 s3, zero, s1
				la                  sp, begin_signature
				li                  t1, 8248  
				add                 sp, sp, t1
i0000000087:	lbu                 t5, 1252(sp)        
i0000000088:	addi                a5, sp, 476
i0000000089:	addiw               s0, s0, 7 
i000000008a:	srliw               s1, t2, 25
i000000008b:	srai                a1, a1, 15
i000000008c:	slli                s0, s0, 6 
i000000008d:	sraw                s0, t2, tp
i000000008e:	andi                a2, a2, -15
i000000008f:	rem                 a1, s0, a2
i0000000090:	sw                  a2, 0(sp)           
i0000000091:	lh                  a2, 2030(sp)        
i0000000092:	addiw               a1, a1, -27
i0000000093:	remu                s7, zero, s2
i0000000094:	xori                t3, a2, -1404
i0000000095:	sw                  s3, 1744(sp)        
				la                  sp, begin_signature
				li                  t1, 10328 
				add                 sp, sp, t1
i0000000096:	lwu                 a1, 240(sp)         
i0000000097:	addi                sp, sp, -16
i0000000098:	xor                 a3, a3, a3
i0000000099:	sd                  a2, 312(sp)         
i000000009a:	addw                a2, a2, a0
i000000009b:	sd                  a4, 120(sp)         
i000000009c:	sd                  s0, 0(sp)           
i000000009d:	remuw               tp, s7, t5
i000000009e:	srli                a2, a2, 16
i000000009f:	srlw                a1, tp, a3
i00000000a0:	remu                s1, s5, tp
i00000000a1:	remu                a1, s1, a1
i00000000a2:	addi                sp, sp, -240
				la                  sp, begin_signature
				li                  t1, 5072  
				add                 sp, sp, t1
				add                 s3, s3, s2
				addi                sp, sp, -64
				subw                a4, a4, a5
				sltiu               s1, a5, -1670
				remu                gp, t2, s2
				mulh                a5, a4, s0
				lwu                 s6, 152(sp)         
	
b00000000a3:
				jal                 x1, i00000000ad     
	
				divw                t4, s7, s7
				add                 a4, zero, s10
				ld                  s3, 608(sp)         
				srai                a4, a4, 4 
				addw                a5, a5, a5
				lh                  t2, -230(sp)        
				srai                s0, s0, 16
i00000000a3:	fence.i                       
i00000000a4:	mulhsu              a2, a2, a2
i00000000a5:	ld                  t4, -1904(sp)       
i00000000a6:	ld                  s0, 1560(sp)        
				la                  sp, begin_signature
				li                  t1, 11304 
				add                 sp, sp, t1
i00000000a7:	lw                  s0, 16(sp)          
i00000000a8:	addi                sp, sp, -448
i00000000a9:	srli                a1, a1, 7 
i00000000aa:	and                 a2, a4, t4
i00000000ab:	divw                s1, a2, a1
i00000000ac:	ori                 gp, a5, -25
i00000000ad:	divuw               s8, a2, s0
i00000000ae:	lb                  a3, 1227(sp)        
i00000000af:	ld                  s2, -56(sp)         
i00000000b0:	sd                  a2, 104(sp)         
i00000000b1:	sh                  t0, -1156(sp)       
i00000000b2:	andi                a1, s1, 1139
i00000000b3:	addiw               s2, a5, -719
i00000000b4:	sd                  a2, 80(sp)          
i00000000b5:	fence.i                       
i00000000b6:	mulhsu              s1, a4, t3
				la                  sp, begin_signature
				li                  t1, 11504 
				add                 sp, sp, t1
i00000000b7:	lw                  a0, 16(sp)          
i00000000b8:	srli                s7, t0, 40
i00000000b9:	slli                a4, a4, 5 
i00000000ba:	mul                 a1, zero, t2
				la                  sp, begin_signature
				li                  t1, 6752  
				add                 sp, sp, t1
i00000000bb:	sd                  a2, 0(sp)           
i00000000bc:	lw                  a1, 116(sp)         
i00000000bd:	sd                  s0, 8(sp)           
i00000000be:	fence                         
i00000000bf:	addi                a5, sp, 360
i00000000c0:	divuw               s0, a2, a2
i00000000c1:	ld                  s1, 144(sp)         
i00000000c2:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 13840 
				add                 sp, sp, t1
i00000000c3:	sd                  a4, 96(sp)          
i00000000c4:	fence.i                       
i00000000c5:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 3248  
				add                 sp, sp, t1
i00000000c6:	lwu                 a1, 1448(sp)        
i00000000c7:	sd                  a1, 32(sp)          
i00000000c8:	sb                  t2, -803(sp)        
i00000000c9:	fence                         
i00000000ca:	sd                  a1, 56(sp)          
				la                  sp, begin_signature
				li                  t1, 10264 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 10288 
				add                 sp, sp, t1
				lb                  a4, 147(sp)         
				lui                 zero, 21  
				remuw               s7, s0, s1
				mulh                s0, s1, s1
				fence                         
				sllw                a4, s1, s7
				sw                  s8, 1324(sp)        
	
b00000000cb:
				la                  x29, i00000000d4    
				jalr                x1, x29, 0          
	
				addi                sp, sp, -224
				addiw               s0, s0, 15
				ld                  s8, 192(sp)         
				fence                         
				subw                s1, s1, a4
				fence.i                       
				mulw                s0, s7, s7
i00000000cb:	addi                s0, sp, 316
i00000000cc:	sd                  s0, 32(sp)          
				la                  sp, begin_signature
				li                  t1, 6408  
				add                 sp, sp, t1
i00000000cd:	sd                  s11, 8(sp)          
i00000000ce:	remuw               s1, a5, s6
				la                  sp, begin_signature
				li                  t1, 9456  
				add                 sp, sp, t1
i00000000cf:	lwu                 t5, 1940(sp)        
i00000000d0:	sw                  a7, 76(sp)          
i00000000d1:	sra                 a1, s1, a2
i00000000d2:	mulw                a2, a0, gp
i00000000d3:	remw                tp, a4, s2
i00000000d4:	ld                  s1, 40(sp)          
i00000000d5:	sraiw               s7, s1, 16
i00000000d6:	lwu                 a1, 1416(sp)        
i00000000d7:	sub                 s1, t0, a4
i00000000d8:	mulw                s1, a1, a2
i00000000d9:	srli                a2, a2, 4 
i00000000da:	mulw                s2, a7, gp
i00000000db:	sh                  a1, -988(sp)        
i00000000dc:	sltu                s3, t3, a3
i00000000dd:	ld                  t6, -1960(sp)       
