5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate5.2.vcd -o generate5.2.cdd -v generate5.2.v
3 0 $root $root NA 0 0
3 0 main main generate5.2.v 1 29
2 1 10 c000c 0 1 400 0 0 a
2 2 10 100013 1 0 20004 0 0 1 1 0
2 3 10 c0013 1 37 1006 2 1
2 4 11 d000e 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 5 11 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 11 c000e 2 2c 2000a 5 4 32 0 aa aa aa aa aa aa aa aa
2 7 12 c000c 0 1 400 0 0 a
2 8 12 100013 1 0 20008 0 0 1 1 1
2 9 12 c0013 1 37 a 8 7
1 init 0 0 80000 32 0 0 0 0 0 0 0 0 0
1 a 0 5 30004 1 16 102
4 9 0 0
4 6 9 0
4 3 6 6
