# RTL-V1 Serial Convolution Utilization Report
# Generated from Vivado 2024.1 Synthesis
# Target Device: xc7a35tcpg236-1 (Artix-7)

+-------------------------+------+-------+------------+-----------+-------+
| Site Type               | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs              |  159 |     0 |          0 |     20800 |  0.76 |
|   LUT as Logic          |  159 |     0 |          0 |     20800 |  0.76 |
|   LUT as Memory         |    0 |     0 |          0 |      9600 |  0.00 |
| Slice Registers         |   38 |     0 |          0 |     41600 |  0.09 |
|   Register as Flip Flop |   38 |     0 |          0 |     41600 |  0.09 |
|   Register as Latch     |    0 |     0 |          0 |     41600 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     16300 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |      8150 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+

+----------------------------+------+-------+------------+-----------+-------+
| Site Type                  | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                 |  179 |     0 |          0 |       106 | 168.9 |
| RAMB36/FIFO                |    0 |     0 |          0 |        50 |  0.00 |
| RAMB18                     |    0 |     0 |          0 |       100 |  0.00 |
| DSP48E1                    |    0 |     0 |          0 |        90 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+

Notes:
- DSP48E1 = 0: Multipliers mapped to LUT fabric (8x8 requires no DSP)
- This is the baseline serial architecture with minimum area
- Latency: 9 cycles per convolution output
