#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  4 21:41:25 2023
# Process ID: 17109
# Current directory: /home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/a6/xsim_script.tcl}
# Log file: /home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog/xsim.log
# Journal file: /home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/a6/xsim_script.tcl
# xsim {a6} -autoloadwcfg -tclbatch {a6.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source a6.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [100.00%] @ "175000"
// RTL Simulation : 2 / 6 [100.00%] @ "215000"
// RTL Simulation : 3 / 6 [100.00%] @ "245000"
// RTL Simulation : 4 / 6 [100.00%] @ "275000"
// RTL Simulation : 5 / 6 [100.00%] @ "365000"
// RTL Simulation : 6 / 6 [100.00%] @ "455000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 495 ns : File "/home/sam-admin/git/Training/HLS_Assignments/A6/codes/Assignment6/solution1/sim/verilog/a6.autotb.v" Line 404
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr  4 21:41:32 2023...
