<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###</Dynamic>
        </Message>
        <Message>
            <ID>1009992</ID>
            <Severity>Info</Severity>
            <Dynamic> SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK</Dynamic>
        </Message>
    </Task>
    <Task name="Lattice_Synthesis">
        <Message>
            <ID>35002000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35001781</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/SDR-HLS/Testing/1bitADCTest/First_Implementation/source/top.v(1): </Dynamic>
            <Dynamic>top</Dynamic>
            <Navigation>/home/user/SDR-HLS/Testing/1bitADCTest/First_Implementation/source/top.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/SDR-HLS/Testing/1bitADCTest/IP/PLL/PLL.v(8): </Dynamic>
            <Dynamic>PLL</Dynamic>
            <Navigation>/home/user/SDR-HLS/Testing/1bitADCTest/IP/PLL/PLL.v</Navigation>
            <Navigation>8</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(757): </Dynamic>
            <Dynamic>VHI</Dynamic>
            <Navigation>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v</Navigation>
            <Navigation>757</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(761): </Dynamic>
            <Dynamic>VLO</Dynamic>
            <Navigation>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v</Navigation>
            <Navigation>761</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(1696): </Dynamic>
            <Dynamic>EHXPLLL(CLKI_DIV=3,CLKFB_DIV=10,CLKOP_DIV=7,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=6,CLKOP_TRIM_POL=&quot;FALLING&quot;,CLKOS_TRIM_POL=&quot;FALLING&quot;)</Dynamic>
            <Navigation>/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v</Navigation>
            <Navigation>1696</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>Info</Severity>
            <Dynamic>/home/user/SDR-HLS/Testing/1bitADCTest/First_Implementation/source/ADCTest.v(1): </Dynamic>
            <Dynamic>ADCTest</Dynamic>
            <Navigation>/home/user/SDR-HLS/Testing/1bitADCTest/First_Implementation/source/ADCTest.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35001611</ID>
            <Severity>Warning</Severity>
        </Message>
    </Task>
</BaliMessageLog>