
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:49:35 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1'
Sourcing Tcl script 'lab2_1.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj'.
WARNING: [HLS 200-40] Command 'add_file' is deprecated; please use 'add_files'.
INFO: [HLS 200-10] Adding design file './source/lab2_1.c' to the project
INFO: [HLS 200-10] Adding test bench file './source/lab2_1_test.c' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../source/lab2_1_test.c in debug mode
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:49:38 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5037631632901778364011
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../source/lab2_1.c in debug mode
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:49:47 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5038211632901787080087
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1691 ; free virtual = 7189
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1691 ; free virtual = 7189
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1689 ; free virtual = 7188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1689 ; free virtual = 7188
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1671 ; free virtual = 7170
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1669 ; free virtual = 7170
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.19 seconds; current allocated memory: 89.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 89.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 89.844 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 307.03 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1668 ; free virtual = 7170
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:50:10 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5039421632901810852282
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:50:17 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5039981632901817594015
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:50:31 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:50:31 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "117000"
// RTL Simulation : 1 / 2 [100.00%] @ "2445000"
// RTL Simulation : 2 / 2 [100.00%] @ "4767000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4791 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/base/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:50:46 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1662 ; free virtual = 7166
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1662 ; free virtual = 7166
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1659 ; free virtual = 7166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1659 ; free virtual = 7166
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1645 ; free virtual = 7152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1645 ; free virtual = 7152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.89 seconds; current allocated memory: 100.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 100.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 101.061 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1645 ; free virtual = 7152
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:51:03 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5043281632901863760563
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:51:10 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5043831632901870479674
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:51:23 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:51:23 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "116000"
// RTL Simulation : 1 / 2 [100.00%] @ "2196000"
// RTL Simulation : 2 / 2 [100.00%] @ "4268000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4300 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol1/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:51:38 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:02 ; elapsed = 00:02:11 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1641 ; free virtual = 7151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:02 ; elapsed = 00:02:11 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1641 ; free virtual = 7151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:03 ; elapsed = 00:02:12 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1639 ; free virtual = 7150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:03 ; elapsed = 00:02:12 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1639 ; free virtual = 7150
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:12 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1639 ; free virtual = 7150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1638 ; free virtual = 7151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.38 seconds; current allocated memory: 102.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 103.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 103.166 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:03 ; elapsed = 00:02:13 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1638 ; free virtual = 7151
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:51:56 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5047131632901916198641
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:52:02 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5047691632901922951349
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:52:16 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:52:16 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "2725000"
// RTL Simulation : 2 / 2 [100.00%] @ "5315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5355 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol2/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:52:31 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 12ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:49 ; elapsed = 00:03:04 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1635 ; free virtual = 7151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:49 ; elapsed = 00:03:04 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1635 ; free virtual = 7151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1633 ; free virtual = 7150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1633 ; free virtual = 7150
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1633 ; free virtual = 7150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1632 ; free virtual = 7150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.33 seconds; current allocated memory: 103.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 104.205 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:50 ; elapsed = 00:03:05 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1631 ; free virtual = 7150
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:52:48 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5051001632901968579065
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:52:55 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5051551632901975315679
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:53:08 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:53:08 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "126000"
// RTL Simulation : 1 / 2 [100.00%] @ "3246000"
// RTL Simulation : 2 / 2 [100.00%] @ "6354000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6402 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol3/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:53:23 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1629 ; free virtual = 7151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1629 ; free virtual = 7151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1628 ; free virtual = 7151
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1628 ; free virtual = 7151
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1628 ; free virtual = 7151
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:37 ; elapsed = 00:03:57 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1626 ; free virtual = 7151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.3 seconds; current allocated memory: 104.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 105.126 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:38 ; elapsed = 00:03:58 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1626 ; free virtual = 7152
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:53:40 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5054851632902020907611
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:53:47 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5055411632902027639605
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:54:00 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:54:00 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "133000"
// RTL Simulation : 1 / 2 [100.00%] @ "3773000"
// RTL Simulation : 2 / 2 [100.00%] @ "7399000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 7455 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol4/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:54:16 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 16ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:23 ; elapsed = 00:04:49 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1622 ; free virtual = 7150
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:23 ; elapsed = 00:04:49 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1622 ; free virtual = 7150
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1621 ; free virtual = 7150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1621 ; free virtual = 7150
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1621 ; free virtual = 7150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:24 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1619 ; free virtual = 7150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.53 seconds; current allocated memory: 105.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 106.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:25 ; elapsed = 00:04:50 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1619 ; free virtual = 7151
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:54:33 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5058741632902073516838
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:54:40 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5059291632902080253276
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:54:53 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:54:53 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "136000"
// RTL Simulation : 1 / 2 [100.00%] @ "4296000"
// RTL Simulation : 2 / 2 [100.00%] @ "8440000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 8504 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol5/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:55:08 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 18ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:10 ; elapsed = 00:05:41 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1617 ; free virtual = 7151
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:10 ; elapsed = 00:05:41 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1617 ; free virtual = 7151
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:11 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:12 ; elapsed = 00:05:42 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1615 ; free virtual = 7150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.16 seconds; current allocated memory: 106.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 106.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 107.129 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:12 ; elapsed = 00:05:43 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1613 ; free virtual = 7151
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:55:25 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5062611632902125700064
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:55:32 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5063171632902132428821
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:55:45 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:55:45 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "153000"
// RTL Simulation : 1 / 2 [100.00%] @ "4833000"
// RTL Simulation : 2 / 2 [100.00%] @ "9495000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 9567 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol6/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:56:00 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-10] Opening and resetting solution '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 20ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 0.1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file './source/lab2_1.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:58 ; elapsed = 00:06:34 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1578 ; free virtual = 7118
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:58 ; elapsed = 00:06:34 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1578 ; free virtual = 7118
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:59 ; elapsed = 00:06:35 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1575 ; free virtual = 7117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:59 ; elapsed = 00:06:35 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1575 ; free virtual = 7117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:59 ; elapsed = 00:06:35 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1574 ; free virtual = 7116
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:59 ; elapsed = 00:06:35 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1573 ; free virtual = 7116
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'find_max' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.71 seconds; current allocated memory: 107.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 108.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'find_max/a_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'find_max' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_max'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 108.150 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:00 ; elapsed = 00:06:35 . Memory (MB): peak = 1504.332 ; gain = 1099.754 ; free physical = 1571 ; free virtual = 7116
INFO: [VHDL 208-304] Generating VHDL RTL for find_max.
INFO: [VLOG 209-307] Generating Verilog RTL for find_max.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/home/sokrat/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_find_max.cpp
   Compiling (apcc) lab2_1.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:56:18 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5066831632902178473377
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab2_1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:56:25 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_sokrat/5067601632902185212476
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_find_max_top glbl -prj find_max.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/sokrat/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s find_max -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/find_max.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_find_max_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/find_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module find_max
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/AESL_automem_a_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a_in
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.find_max
Compiling module xil_defaultlib.AESL_automem_a_in
Compiling module xil_defaultlib.apatb_find_max_top
Compiling module work.glbl
Built simulation snapshot find_max

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/xsim.dir/find_max/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/xsim.dir/find_max/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Sep 29 10:56:38 2021. For additional details about this file, please refer to the WebTalk help file at /home/sokrat/tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 29 10:56:38 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/find_max/xsim_script.tcl
# xsim {find_max} -autoloadwcfg -tclbatch {find_max.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source find_max.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set a_in_group [add_wave_group a_in(memory) -into $cinputgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_q0 -into $a_in_group -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_ce0 -into $a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/AESL_inst_find_max/a_in_address0 -into $a_in_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_start -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_done -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_idle -into $blocksiggroup
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_find_max_top/AESL_inst_find_max/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_find_max_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_a_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_find_max_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_find_max_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_a_in_group [add_wave_group a_in(memory) -into $tbcinputgroup]
## add_wave /apatb_find_max_top/a_in_q0 -into $tb_a_in_group -radix hex
## add_wave /apatb_find_max_top/a_in_ce0 -into $tb_a_in_group -color #ffff00 -radix hex
## add_wave /apatb_find_max_top/a_in_address0 -into $tb_a_in_group -radix hex
## save_wave_config find_max.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "150000"
// RTL Simulation : 1 / 2 [100.00%] @ "5350000"
// RTL Simulation : 2 / 2 [100.00%] @ "10530000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10610 ns : File "/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1/lab2_1_prj/ex_sol7/sim/verilog/find_max.autotb.v" Line 251
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 29 10:56:53 2021...
INFO: [COSIM 212-316] Starting C post checking ...
  expected 126 == got 126 PASS 
  expected 126 == got 126 PASS 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> v[13C[2Kvivado_hls> vi[14C[2Kvivado_hls> viv[15C[2Kvivado_hls> viva[16C[2Kvivado_hls> vivad[17C[2Kvivado_hls> vivado[18C[2Kvivado_hls> vivado_[19C[2Kvivado_hls> vivado_h[20C[2Kvivado_hls> vivado_hl[21C[2Kvivado_hls> vivado_hls[22C[2Kvivado_hls> vivado_hls_[23C[2Kvivado_hls> vivado_hls[22C[2Kvivado_hls> vivado_hls [23C[2Kvivado_hls> vivado_hls -[24C[2Kvivado_hls> vivado_hls -p[25C[2Kvivado_hls> vivado_hls -p [26C[2Kvivado_hls> vivado_hls -p l[27C[2Kvivado_hls> vivado_hls -p la[28C[2Kvivado_hls> vivado_hls -p lab[29C[2Kvivado_hls> vivado_hls -p lab2[30C[2Kvivado_hls> vivado_hls -p lab2_[31C[2Kvivado_hls> vivado_hls -p lab2_1[32C[2Kvivado_hls> vivado_hls -p lab2_1_[33C[2Kvivado_hls> vivado_hls -p lab2_1_p[34C[2Kvivado_hls> vivado_hls -p lab2_1_pr[35C[2Kvivado_hls> vivado_hls -p lab2_1_prj[36C
INFO: [HLS 200-10] Running '/home/sokrat/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sokrat' on host 'Lenovo-V110' (Linux_x86_64 version 5.4.0-59-generic) on Wed Sep 29 10:57:11 MSK 2021
INFO: [HLS 200-10] On os Ubuntu 20.04.1 LTS
INFO: [HLS 200-10] In directory '/home/sokrat/project/learn/Hybridsystem/homework/hw2/lab2_z1'
INFO: [HLS 200-10] Bringing up Vivado HLS GUI ... 
[2Kvivado_hls> [12C[2Kvivado_hls> q[13C[2Kvivado_hls> qu[14C[2Kvivado_hls> qui[15C[2Kvivado_hls> quit[16C
INFO: [HLS 200-112] Total elapsed time: 727.43 seconds; peak allocated memory: 108.150 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Sep 29 11:01:42 2021...
