from build123d import *


# mATX motherboard datum for case layout.
# This is not a real motherboard model. It only keeps chassis-critical features:
# mounting holes, rear I/O envelope, first PCIe x16 slot, EPS power, and 24-pin ATX.
#
# Coordinate convention follows VIEW_CONVENTIONS.md:
# X: rear I/O side -> front side of motherboard
# Y: negative side is component/front side, positive side is tray/back side
# Z: lower PCIe side -> upper CPU power side
# Origin: lower rear corner of the motherboard PCB envelope

MATX_SIZE = 243.84
BOARD_THICKNESS = 1.6
STANDOFF_HEIGHT = 6.5
BOARD_BACK_Y = -STANDOFF_HEIGHT
BOARD_FRONT_Y = -(STANDOFF_HEIGHT + BOARD_THICKNESS)

IO_CUTOUT_WIDTH = 158.75
IO_CUTOUT_HEIGHT = 44.45
IO_ARMOR_HEIGHT = 30.0
IO_ARMOR_BEVEL_HEIGHT = 3.0

PCIE_X16_SLOT_X = 34.0
PCIE_X16_SLOT_Z = 72.5
PCIE_X16_SLOT_LENGTH = 90.0

EPS_A_X = 58.0
EPS_B_X = 80.0
EPS_Z = 229.5
ATX24_X = 228.0
ATX24_Z = 118.0

MATX_8_HOLE_PATTERN = [
    ("B", 10.16, 30.48),
    ("C", 10.16, 83.72),
    ("F", 22.86, 233.68),
    ("R", 165.10, 30.48),
    ("H", 165.10, 83.72),
    ("J", 165.10, 233.68),
    ("L", 233.68, 83.72),
    ("M", 233.68, 233.68),
]


def box_at(x: float, y: float, z: float, dx: float, dy: float, dz: float):
    return Box(dx, dy, dz).translate((x + dx / 2.0, y + dy / 2.0, z + dz / 2.0))


def cyl_y(x: float, y: float, z: float, radius: float, length: float):
    return Cylinder(radius=radius, height=length, rotation=(90, 0, 0)).translate(
        (x, y + length / 2.0, z)
    )


def component_box_at(x: float, y_from_board_front: float, z: float, dx: float, dy: float, dz: float):
    y = BOARD_FRONT_Y - y_from_board_front - dy
    return box_at(x, y, z, dx, dy, dz)


def prism_xz(vertices: list[tuple[float, float]], plane_offset: float, dy: float):
    with BuildPart() as part:
        with BuildSketch(Plane.XZ.offset(plane_offset)):
            with BuildLine():
                Polyline(*vertices, close=True)
            make_face()
        extrude(amount=dy)
    return part.part


def component_prism_xz(vertices: list[tuple[float, float]], y_from_board_front: float, dy: float):
    plane_offset = -(BOARD_FRONT_Y - y_from_board_front)
    return prism_xz(vertices, plane_offset, dy).solid()


def make_motherboard_datum_v1():
    board = box_at(0.0, BOARD_FRONT_Y, 0.0, MATX_SIZE, BOARD_THICKNESS, MATX_SIZE)

    for _, x, z in MATX_8_HOLE_PATTERN:
        board -= cyl_y(x, BOARD_FRONT_Y - 0.2, z, 2.0, BOARD_THICKNESS + 0.4)

    io_z0 = MATX_SIZE - IO_CUTOUT_WIDTH

    # Rear I/O envelope. The 44.45mm height is visible in side view.
    board += component_box_at(0.0, 0.0, io_z0, 10.0, IO_CUTOUT_HEIGHT, IO_CUTOUT_WIDTH)

    # Simplified high-end rear I/O armor, kept above the PCIe area.
    board += component_prism_xz(
        [
            (0.0, 91.0),
            (20.0, 91.0),
            (50.0, 152.0),
            (50.0, 214.0),
            (30.0, 222.0),
            (0.0, 222.0),
        ],
        0.0,
        IO_ARMOR_HEIGHT,
    )
    board += component_prism_xz(
        [
            (5.0, 100.0),
            (20.0, 100.0),
            (43.0, 152.0),
            (43.0, 207.0),
            (26.0, 214.0),
            (5.0, 214.0),
        ],
        IO_ARMOR_HEIGHT,
        IO_ARMOR_BEVEL_HEIGHT,
    )

    # First PCIe x16 slot datum. The GPU will mate to this in the next layer.
    board += component_box_at(PCIE_X16_SLOT_X, 0.0, PCIE_X16_SLOT_Z, PCIE_X16_SLOT_LENGTH, 5.0, 8.5)
    board += component_box_at(PCIE_X16_SLOT_X + PCIE_X16_SLOT_LENGTH - 2.0, 0.0, PCIE_X16_SLOT_Z - 1.6, 8.0, 5.6, 11.7)

    # Power connector envelopes.
    board += component_box_at(EPS_A_X, 0.0, EPS_Z, 18.0, 8.5, 12.5)
    board += component_box_at(EPS_B_X, 0.0, EPS_Z, 18.0, 8.5, 12.5)
    board += component_box_at(ATX24_X, 0.0, ATX24_Z, 11.0, 8.5, 52.0)

    board.label = "motherboard datum v1 mATX critical envelopes"
    board.color = Color(0.02, 0.40, 0.16, 1.0)
    return board


def gen_step():
    return make_motherboard_datum_v1()


if __name__ == "__main__":
    export_step(gen_step(), "motherboard_datum_v1.step")
