out/
hw/gen/
.idea/
.bsp/
.bloop/
.metals/
.vscode/
tmp/
simWorkspace/
vivado*.jou
vivado*.log
vivado*.zip
vivado_pid*.str
.Xil/
hs_err_pid*.log
# random tests emit verilog directly here
*.v
*.core
