{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 15:26:17 2022 " "Info: Processing started: Thu Feb 17 15:26:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CONTRLA -c CONTRLA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CONTRLA -c CONTRLA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CONTRLA EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CONTRLA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "Critical Warning: No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[6\] " "Info: Pin instrReg\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[6] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 15 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[7\] " "Info: Pin instrReg\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[7] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 16 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[8\] " "Info: Pin instrReg\[8\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[8] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 17 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[9\] " "Info: Pin instrReg\[9\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[9] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 18 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[10\] " "Info: Pin instrReg\[10\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[10] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 19 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "progCntrWr " "Info: Pin progCntrWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { progCntrWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 11 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progCntrWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "progCntrRd " "Info: Pin progCntrRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { progCntrRd } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 12 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { progCntrRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegWr " "Info: Pin addrRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 13 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addrRegRd " "Info: Pin addrRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { addrRegRd } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 14 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addrRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outRegWr " "Info: Pin outRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { outRegWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 15 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outRegRd " "Info: Pin outRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { outRegRd } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 16 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiftSel\[0\] " "Info: Pin shiftSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { shiftSel[0] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 17 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shiftSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 25 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiftSel\[1\] " "Info: Pin shiftSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { shiftSel[1] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 17 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shiftSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 26 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shiftSel\[2\] " "Info: Pin shiftSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { shiftSel[2] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 17 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { shiftSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 8 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluSel\[0\] " "Info: Pin aluSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { aluSel[0] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 27 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluSel\[1\] " "Info: Pin aluSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { aluSel[1] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 28 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluSel\[2\] " "Info: Pin aluSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { aluSel[2] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 29 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluSel\[3\] " "Info: Pin aluSel\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { aluSel[3] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 18 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 30 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "compSel\[0\] " "Info: Pin compSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { compSel[0] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 31 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "compSel\[1\] " "Info: Pin compSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { compSel[1] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 32 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "compSel\[2\] " "Info: Pin compSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { compSel[2] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 19 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 33 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opRegRd " "Info: Pin opRegRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { opRegRd } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 20 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opRegRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "opRegWr " "Info: Pin opRegWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { opRegWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 21 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { opRegWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrWr " "Info: Pin instrWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 22 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regSel\[0\] " "Info: Pin regSel\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { regSel[0] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 23 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regSel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 34 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regSel\[1\] " "Info: Pin regSel\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { regSel[1] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 23 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regSel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 35 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regSel\[2\] " "Info: Pin regSel\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { regSel[2] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 23 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regSel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 36 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regRd " "Info: Pin regRd not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { regRd } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 24 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regWr " "Info: Pin regWr not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { regWr } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 25 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rw " "Info: Pin rw not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { rw } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 26 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vma " "Info: Pin vma not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { vma } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 27 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vma } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[13\] " "Info: Pin instrReg\[13\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[13] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 22 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[12\] " "Info: Pin instrReg\[12\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[12] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 21 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[11\] " "Info: Pin instrReg\[11\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[11] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 20 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[14\] " "Info: Pin instrReg\[14\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[14] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 23 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[15\] " "Info: Pin instrReg\[15\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[15] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 24 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[0\] " "Info: Pin instrReg\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[0] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 9 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[3\] " "Info: Pin instrReg\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[3] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 12 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[1\] " "Info: Pin instrReg\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[1] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 10 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[4\] " "Info: Pin instrReg\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[4] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 13 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[2\] " "Info: Pin instrReg\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[2] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 11 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instrReg\[5\] " "Info: Pin instrReg\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { instrReg[5] } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 9 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instrReg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 14 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { reset } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 8 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "compout " "Info: Pin compout not assigned to an exact location on the device" {  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { compout } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 10 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { compout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 7 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/quartusii/quartus/bin64/pin_planner.ppl" { reset } } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 8 -1 0 } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Thesis/test_ok/control_test/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 17 26 0 " "Info: Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 17 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.877 ns register register " "Info: Estimated most critical path is register to register delay of 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_state.or4 1 REG LAB_X48_Y33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y33; Fanout = 1; REG Node = 'current_state.or4'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { current_state.or4 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.275 ns) 1.099 ns Selector7~0 2 COMB LAB_X48_Y34 3 " "Info: 2: + IC(0.824 ns) + CELL(0.275 ns) = 1.099 ns; Loc. = LAB_X48_Y34; Fanout = 3; COMB Node = 'Selector7~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.099 ns" { current_state.or4 Selector7~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 1.663 ns WideOr11~5 3 COMB LAB_X48_Y34 2 " "Info: 3: + IC(0.127 ns) + CELL(0.437 ns) = 1.663 ns; Loc. = LAB_X48_Y34; Fanout = 2; COMB Node = 'WideOr11~5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.564 ns" { Selector7~0 WideOr11~5 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.228 ns WideOr25~0 4 COMB LAB_X48_Y34 2 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.228 ns; Loc. = LAB_X48_Y34; Fanout = 2; COMB Node = 'WideOr25~0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr11~5 WideOr25~0 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.793 ns Selector3~2 5 COMB LAB_X48_Y34 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.793 ns; Loc. = LAB_X48_Y34; Fanout = 1; COMB Node = 'Selector3~2'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { WideOr25~0 Selector3~2 } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.877 ns current_state.incPC 6 REG LAB_X48_Y34 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.877 ns; Loc. = LAB_X48_Y34; Fanout = 2; REG Node = 'current_state.incPC'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector3~2 current_state.incPC } "NODE_NAME" } } { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/test_ok/control_test/CONTRLA.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 48.11 % ) " "Info: Total cell delay = 1.384 ns ( 48.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.493 ns ( 51.89 % ) " "Info: Total interconnect delay = 1.493 ns ( 51.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.877 ns" { current_state.or4 Selector7~0 WideOr11~5 WideOr25~0 Selector3~2 current_state.incPC } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "progCntrWr 0 " "Info: Pin \"progCntrWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "progCntrRd 0 " "Info: Pin \"progCntrRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegWr 0 " "Info: Pin \"addrRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addrRegRd 0 " "Info: Pin \"addrRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outRegWr 0 " "Info: Pin \"outRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outRegRd 0 " "Info: Pin \"outRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shiftSel\[0\] 0 " "Info: Pin \"shiftSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shiftSel\[1\] 0 " "Info: Pin \"shiftSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shiftSel\[2\] 0 " "Info: Pin \"shiftSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSel\[0\] 0 " "Info: Pin \"aluSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSel\[1\] 0 " "Info: Pin \"aluSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSel\[2\] 0 " "Info: Pin \"aluSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSel\[3\] 0 " "Info: Pin \"aluSel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "compSel\[0\] 0 " "Info: Pin \"compSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "compSel\[1\] 0 " "Info: Pin \"compSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "compSel\[2\] 0 " "Info: Pin \"compSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opRegRd 0 " "Info: Pin \"opRegRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opRegWr 0 " "Info: Pin \"opRegWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instrWr 0 " "Info: Pin \"instrWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regSel\[0\] 0 " "Info: Pin \"regSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regSel\[1\] 0 " "Info: Pin \"regSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regSel\[2\] 0 " "Info: Pin \"regSel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regRd 0 " "Info: Pin \"regRd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regWr 0 " "Info: Pin \"regWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rw 0 " "Info: Pin \"rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vma 0 " "Info: Pin \"vma\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Thesis/test_ok/control_test/CONTRLA.fit.smsg " "Info: Generated suppressed messages file D:/Documents/Thesis/test_ok/control_test/CONTRLA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Info: Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 15:26:21 2022 " "Info: Processing ended: Thu Feb 17 15:26:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
