peak
delay
circuits
ga
eff
powers
dissipation
circuit
combinational
gate
sustainable
psf
switching
opt
cmos
power
optimized
cycle
capacitive
activity
estimation
population
gates
am2910
estimates
dev
fanouts
vlsi
sequential
iscas85
impr
rnd
deviated
vectors
var
fitness
glitches
atg
s713
hazards
delays
399
div16
v1
636
522
v2
crossover
s526
measures
individuals
362
simulations
dissipated
c432
iscas89
estimated
proc16
nicolici
deviations
dm
clock
c1355
s641
bashir
mult16
hashimi
sustain
sensitive
microprogram
825
toggles
currents
toggled
capacitance
deviation
synthesized
scan
g1
genetic
europe
985
simulated
flops
c2670
707
estimating
flip
c7552
stg
delay models
peak power
delay model
zero delay
variable delay
the ga
peak powers
power dissipation
power estimation
ga based
opt eff
n cycle
unit delay
sequential circuits
type 1
peak single
eff opt
the peak
1 variable
switching activity
four delay
cycle power
single cycle
vectors optimized
random simulations
type 2
2 variable
peak n
three delay
of capacitive
gate delays
combinational circuits
vlsi circuits
the circuit
various delay
the zero
near peak
power estimates
sustainable power
and sustainable
capacitive nodes
different delay
based technique
power under
based estimates
optimized under
optimized peak
average improvements
3 399
underlying delay
iscas85 combinational
the delay
in cmos
powers are
of peak
peak or
psf s
maximum power
unit type
9 ga
model dm
optimized vectors
cycle switching
zero unit
peak sustainable
399 2
2 522
rnd 9
power measures
2 362
for peak
powers estimated
the eff
circuit single
models are
sequential circuit
the unit
the optimized
for sequential
non zero
and type
cmos vlsi
dissipation in
2 var
delay vectors
636 0
0 636
of fanouts
vector sequences
vectors on
the zero delay
type 1 variable
the ga based
non zero delay
peak single cycle
eff opt eff
opt eff opt
1 variable delay
delay models are
zero delay model
four delay models
variable delay models
type 2 variable
the unit delay
zero delay models
variable delay model
unit delay model
ga based technique
2 variable delay
three delay models
the peak power
peak n cycle
various delay models
in the circuit
peak power under
n cycle and
peak power dissipation
ga based estimates
cycle and sustainable
of capacitive nodes
of peak power
the underlying delay
underlying delay model
peak or near
or near peak
peak power estimation
single cycle power
the vectors optimized
delay models the
the delay model
switching activity in
and type 1
delay models for
cmos vlsi circuits
for sequential circuits
peak sustainable power
delay model dm
effects of delay
rnd 9 ga
zero unit type
number of capacitive
the peak powers
when the optimized
delay model are
vectors optimized for
3 399 2
type 1 var
type 2 var
vectors optimized under
peak power measures
all four delay
the four delay
n cycle power
the peak single
number of fanouts
delay vectors on
unit type 1
peak powers are
of primary inputs
power dissipation in
number of primary
delay models as
by the ga
0 636 0
activity in combinational
of delay models
under the zero
power dissipation can
sensitive to the
delay model the
in vlsi circuits
delay model is
in sequential circuits
for the zero
zero delay assumption
9 ga rnd
circuit single n
produce peak or
peak powers for
other delay models
