Warning (16753): Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv(100): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_181/synth/address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv Line: 100
Warning (16753): Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv(107): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_181/synth/address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv Line: 107
Warning (16753): Verilog HDL warning at address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv(114): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_channel/altera_merlin_demultiplexer_181/synth/address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv Line: 114
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(163): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 163
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(170): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 170
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(177): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 177
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(184): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 184
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(191): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 191
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(198): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 198
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(205): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 205
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(212): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 212
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(219): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 219
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(226): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 226
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(233): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 233
Warning (16753): Verilog HDL warning at address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv(240): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_demultiplexer_181/synth/address_decoder_multi_channel_altera_merlin_demultiplexer_181_5j5bexa.sv Line: 240
Warning (16735): Verilog HDL warning at altera_avalon_st_jtag_interface.v(93): actual bit length 1 differs from formal bit length 3 for port "ir_out" File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_jtag_dc_streaming_181/synth/altera_avalon_st_jtag_interface.v Line: 93
Warning (13469): Verilog HDL assignment warning at alt_jtag_csr_master_channel_adapter_181_brosi3y.sv(91): truncated value with size 8 to match size of target (1) File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/jtag_avalon_master/alt_jtag_csr_master/channel_adapter_181/synth/alt_jtag_csr_master_channel_adapter_181_brosi3y.sv Line: 91
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv(93): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv Line: 93
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv(100): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv Line: 100
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(121): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 121
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(128): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 128
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(135): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 135
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(142): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 142
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(149): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 149
Warning (16753): Verilog HDL warning at address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv(156): right shift count is greater than or equal to the width of the value File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/rtl/address_decoder/address_decoder_top/altera_merlin_demultiplexer_181/synth/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv Line: 156
Warning (16788): Net "ir_in_2d[4][7]" does not have a driver at alt_sld_fab_0_altera_sld_jtag_hub_181_pevcwri.vhd(317) File: C:/Users/ahaas/Downloads/bts_config_eth_18/alt_em10g32_2_EXAMPLE_DESIGN/LL10G_10G_USXGMII/qdb/.t/63ff95ac1d2c.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_181/synth/alt_sld_fab_0_altera_sld_jtag_hub_181_pevcwri.vhd Line: 317
