
musical alarm clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e24  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b88  08003f30  08003f30  00004f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ab8  08005ab8  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005ab8  08005ab8  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005ab8  08005ab8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ab8  08005ab8  00006ab8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005abc  08005abc  00006abc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005ac0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  20000068  08005b28  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000067c  08005b28  0000767c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b4bf  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f5c  00000000  00000000  00012550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  000144b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000892  00000000  00000000  00014fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018854  00000000  00000000  0001586a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e62f  00000000  00000000  0002e0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087582  00000000  00000000  0003c6ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c3c6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003644  00000000  00000000  000c3cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000c72f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003f18 	.word	0x08003f18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003f18 	.word	0x08003f18

0800014c <App_Init>:
#include "ssd1306.h"
#include "ssd1306_fonts.h"
#include <stdio.h>

void App_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af02      	add	r7, sp, #8
    // 在這裡進行應用層的初始化
    DS1302_Init();
 8000152:	f000 f9a7 	bl	80004a4 <DS1302_Init>
//    initialTime.minutes = 25;  // 00 分
//    initialTime.seconds = 0;  // 00 秒
//    DS1302_SetTime(&initialTime);
    // -------------------------------------------------------

    ssd1306_Init();
 8000156:	f000 fd4f 	bl	8000bf8 <ssd1306_Init>
    ssd1306_Fill(Black);
 800015a:	2000      	movs	r0, #0
 800015c:	f000 fdb6 	bl	8000ccc <ssd1306_Fill>
    ssd1306_SetCursor(1,1);
 8000160:	2101      	movs	r1, #1
 8000162:	2001      	movs	r0, #1
 8000164:	f000 fefc 	bl	8000f60 <ssd1306_SetCursor>
    ssd1306_WriteString("RTC OLED Init OK", Font_7x10, White);
 8000168:	4b05      	ldr	r3, [pc, #20]	@ (8000180 <App_Init+0x34>)
 800016a:	2201      	movs	r2, #1
 800016c:	9200      	str	r2, [sp, #0]
 800016e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000170:	4804      	ldr	r0, [pc, #16]	@ (8000184 <App_Init+0x38>)
 8000172:	f000 fecf 	bl	8000f14 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000176:	f000 fdc1 	bl	8000cfc <ssd1306_UpdateScreen>

}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bd80      	pop	{r7, pc}
 8000180:	08005a58 	.word	0x08005a58
 8000184:	08003f30 	.word	0x08003f30

08000188 <App_Loop>:

void App_Loop(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b08c      	sub	sp, #48	@ 0x30
 800018c:	af02      	add	r7, sp, #8
    DS1302_Time_t currentTime;
    char dateString[16];
    char timeString[16];

    DS1302_GetTime(&currentTime);
 800018e:	f107 0320 	add.w	r3, r7, #32
 8000192:	4618      	mov	r0, r3
 8000194:	f000 f9bc 	bl	8000510 <DS1302_GetTime>

    // 格式化日期 (月/日) 與 時間 (時:分)
    sprintf(dateString, "%02d/%02d", currentTime.month, currentTime.day);
 8000198:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800019c:	461a      	mov	r2, r3
 800019e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80001a2:	f107 0010 	add.w	r0, r7, #16
 80001a6:	4920      	ldr	r1, [pc, #128]	@ (8000228 <App_Loop+0xa0>)
 80001a8:	f002 fe7a 	bl	8002ea0 <siprintf>
    sprintf(timeString, "%02d:%02d:%02d", currentTime.hours, currentTime.minutes, currentTime.seconds);
 80001ac:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80001b0:	461a      	mov	r2, r3
 80001b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80001b6:	4619      	mov	r1, r3
 80001b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80001bc:	4638      	mov	r0, r7
 80001be:	9300      	str	r3, [sp, #0]
 80001c0:	460b      	mov	r3, r1
 80001c2:	491a      	ldr	r1, [pc, #104]	@ (800022c <App_Loop+0xa4>)
 80001c4:	f002 fe6c 	bl	8002ea0 <siprintf>

    // 輸出到 Serial Port
     printf("Current Date: %s\r\n", dateString);
 80001c8:	f107 0310 	add.w	r3, r7, #16
 80001cc:	4619      	mov	r1, r3
 80001ce:	4818      	ldr	r0, [pc, #96]	@ (8000230 <App_Loop+0xa8>)
 80001d0:	f002 fe54 	bl	8002e7c <iprintf>
     printf("Current Time: %s\r\n", timeString);
 80001d4:	463b      	mov	r3, r7
 80001d6:	4619      	mov	r1, r3
 80001d8:	4816      	ldr	r0, [pc, #88]	@ (8000234 <App_Loop+0xac>)
 80001da:	f002 fe4f 	bl	8002e7c <iprintf>

    ssd1306_Fill(Black);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 fd74 	bl	8000ccc <ssd1306_Fill>
    
    // 日期顯示 (小字體 Font_7x10), 置中: (128 - 5*7) / 2 = 46
    ssd1306_SetCursor(46, 10);
 80001e4:	210a      	movs	r1, #10
 80001e6:	202e      	movs	r0, #46	@ 0x2e
 80001e8:	f000 feba 	bl	8000f60 <ssd1306_SetCursor>
    ssd1306_WriteString(dateString, Font_7x10, White);
 80001ec:	4b12      	ldr	r3, [pc, #72]	@ (8000238 <App_Loop+0xb0>)
 80001ee:	f107 0010 	add.w	r0, r7, #16
 80001f2:	2201      	movs	r2, #1
 80001f4:	9200      	str	r2, [sp, #0]
 80001f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80001f8:	f000 fe8c 	bl	8000f14 <ssd1306_WriteString>
    
    // 時間顯示 (大字體 Font_16x26), 置中: (128 - 8*16) / 2 = 0
    ssd1306_SetCursor(0, 30);
 80001fc:	211e      	movs	r1, #30
 80001fe:	2000      	movs	r0, #0
 8000200:	f000 feae 	bl	8000f60 <ssd1306_SetCursor>
    ssd1306_WriteString(timeString, Font_16x26, White);
 8000204:	4b0d      	ldr	r3, [pc, #52]	@ (800023c <App_Loop+0xb4>)
 8000206:	4638      	mov	r0, r7
 8000208:	2201      	movs	r2, #1
 800020a:	9200      	str	r2, [sp, #0]
 800020c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800020e:	f000 fe81 	bl	8000f14 <ssd1306_WriteString>
    
    ssd1306_UpdateScreen();
 8000212:	f000 fd73 	bl	8000cfc <ssd1306_UpdateScreen>

    // 在這裡撰寫主要邏輯
    // 測試：閃爍板載 LED (LD2) 證明程式有在跑
    //HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    HAL_Delay(500); // 延遲 200ms
 8000216:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800021a:	f000 ff4d 	bl	80010b8 <HAL_Delay>
}
 800021e:	bf00      	nop
 8000220:	3728      	adds	r7, #40	@ 0x28
 8000222:	46bd      	mov	sp, r7
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	08003f44 	.word	0x08003f44
 800022c:	08003f50 	.word	0x08003f50
 8000230:	08003f60 	.word	0x08003f60
 8000234:	08003f74 	.word	0x08003f74
 8000238:	08005a58 	.word	0x08005a58
 800023c:	08005a64 	.word	0x08005a64

08000240 <DS1302_Delay>:
#define CMD_WRITE_SEC   0x80
#define CMD_READ_SEC    0x81
#define CMD_CTRL_WP     0x8E // Write Protect

// 簡單延遲
static void DS1302_Delay(volatile uint32_t count) {
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
    while (count--) {
 8000248:	e000      	b.n	800024c <DS1302_Delay+0xc>
        __asm("nop");
 800024a:	bf00      	nop
    while (count--) {
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	1e5a      	subs	r2, r3, #1
 8000250:	607a      	str	r2, [r7, #4]
 8000252:	2b00      	cmp	r3, #0
 8000254:	d1f9      	bne.n	800024a <DS1302_Delay+0xa>
    }
}
 8000256:	bf00      	nop
 8000258:	bf00      	nop
 800025a:	370c      	adds	r7, #12
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
	...

08000264 <DS1302_SetGPIO_Output>:

// IO 方向控制
static void DS1302_SetGPIO_Output(void) {
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800026a:	463b      	mov	r3, r7
 800026c:	2200      	movs	r2, #0
 800026e:	601a      	str	r2, [r3, #0]
 8000270:	605a      	str	r2, [r3, #4]
 8000272:	609a      	str	r2, [r3, #8]
 8000274:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = RTC_IO_Pin;
 8000276:	2302      	movs	r3, #2
 8000278:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800027a:	2301      	movs	r3, #1
 800027c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000282:	2302      	movs	r3, #2
 8000284:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(RTC_IO_GPIO_Port, &GPIO_InitStruct);
 8000286:	463b      	mov	r3, r7
 8000288:	4619      	mov	r1, r3
 800028a:	4803      	ldr	r0, [pc, #12]	@ (8000298 <DS1302_SetGPIO_Output+0x34>)
 800028c:	f001 f846 	bl	800131c <HAL_GPIO_Init>
}
 8000290:	bf00      	nop
 8000292:	3710      	adds	r7, #16
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	40010c00 	.word	0x40010c00

0800029c <DS1302_SetGPIO_Input>:

static void DS1302_SetGPIO_Input(void) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002a2:	463b      	mov	r3, r7
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = RTC_IO_Pin;
 80002ae:	2302      	movs	r3, #2
 80002b0:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002b2:	2300      	movs	r3, #0
 80002b4:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b6:	2300      	movs	r3, #0
 80002b8:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(RTC_IO_GPIO_Port, &GPIO_InitStruct);
 80002ba:	463b      	mov	r3, r7
 80002bc:	4619      	mov	r1, r3
 80002be:	4803      	ldr	r0, [pc, #12]	@ (80002cc <DS1302_SetGPIO_Input+0x30>)
 80002c0:	f001 f82c 	bl	800131c <HAL_GPIO_Init>
}
 80002c4:	bf00      	nop
 80002c6:	3710      	adds	r7, #16
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40010c00 	.word	0x40010c00

080002d0 <DS1302_WriteByte>:

static void DS1302_WriteByte(uint8_t data) {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b084      	sub	sp, #16
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	71fb      	strb	r3, [r7, #7]
    DS1302_SetGPIO_Output();
 80002da:	f7ff ffc3 	bl	8000264 <DS1302_SetGPIO_Output>
    for (int i = 0; i < 8; i++) {
 80002de:	2300      	movs	r3, #0
 80002e0:	60fb      	str	r3, [r7, #12]
 80002e2:	e023      	b.n	800032c <DS1302_WriteByte+0x5c>
        HAL_GPIO_WritePin(RTC_IO_GPIO_Port, RTC_IO_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	f003 0301 	and.w	r3, r3, #1
 80002ea:	b2db      	uxtb	r3, r3
 80002ec:	461a      	mov	r2, r3
 80002ee:	2102      	movs	r1, #2
 80002f0:	4812      	ldr	r0, [pc, #72]	@ (800033c <DS1302_WriteByte+0x6c>)
 80002f2:	f001 f9ae 	bl	8001652 <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 80002f6:	2005      	movs	r0, #5
 80002f8:	f7ff ffa2 	bl	8000240 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_SET);
 80002fc:	2201      	movs	r2, #1
 80002fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000302:	480e      	ldr	r0, [pc, #56]	@ (800033c <DS1302_WriteByte+0x6c>)
 8000304:	f001 f9a5 	bl	8001652 <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 8000308:	2005      	movs	r0, #5
 800030a:	f7ff ff99 	bl	8000240 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000314:	4809      	ldr	r0, [pc, #36]	@ (800033c <DS1302_WriteByte+0x6c>)
 8000316:	f001 f99c 	bl	8001652 <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800031a:	2005      	movs	r0, #5
 800031c:	f7ff ff90 	bl	8000240 <DS1302_Delay>
        data >>= 1;
 8000320:	79fb      	ldrb	r3, [r7, #7]
 8000322:	085b      	lsrs	r3, r3, #1
 8000324:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++) {
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	3301      	adds	r3, #1
 800032a:	60fb      	str	r3, [r7, #12]
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	2b07      	cmp	r3, #7
 8000330:	ddd8      	ble.n	80002e4 <DS1302_WriteByte+0x14>
    }
}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	3710      	adds	r7, #16
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	40010c00 	.word	0x40010c00

08000340 <DS1302_ReadByte>:

static uint8_t DS1302_ReadByte(void) {
 8000340:	b580      	push	{r7, lr}
 8000342:	b082      	sub	sp, #8
 8000344:	af00      	add	r7, sp, #0
    uint8_t data = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	71fb      	strb	r3, [r7, #7]
    DS1302_SetGPIO_Input();
 800034a:	f7ff ffa7 	bl	800029c <DS1302_SetGPIO_Input>
    for (int i = 0; i < 8; i++) {
 800034e:	2300      	movs	r3, #0
 8000350:	603b      	str	r3, [r7, #0]
 8000352:	e022      	b.n	800039a <DS1302_ReadByte+0x5a>
        data >>= 1;
 8000354:	79fb      	ldrb	r3, [r7, #7]
 8000356:	085b      	lsrs	r3, r3, #1
 8000358:	71fb      	strb	r3, [r7, #7]
        if (HAL_GPIO_ReadPin(RTC_IO_GPIO_Port, RTC_IO_Pin) == GPIO_PIN_SET) {
 800035a:	2102      	movs	r1, #2
 800035c:	4813      	ldr	r0, [pc, #76]	@ (80003ac <DS1302_ReadByte+0x6c>)
 800035e:	f001 f961 	bl	8001624 <HAL_GPIO_ReadPin>
 8000362:	4603      	mov	r3, r0
 8000364:	2b01      	cmp	r3, #1
 8000366:	d103      	bne.n	8000370 <DS1302_ReadByte+0x30>
            data |= 0x80;
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800036e:	71fb      	strb	r3, [r7, #7]
        }
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_SET);
 8000370:	2201      	movs	r2, #1
 8000372:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000376:	480d      	ldr	r0, [pc, #52]	@ (80003ac <DS1302_ReadByte+0x6c>)
 8000378:	f001 f96b 	bl	8001652 <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800037c:	2005      	movs	r0, #5
 800037e:	f7ff ff5f 	bl	8000240 <DS1302_Delay>
        HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 8000382:	2200      	movs	r2, #0
 8000384:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000388:	4808      	ldr	r0, [pc, #32]	@ (80003ac <DS1302_ReadByte+0x6c>)
 800038a:	f001 f962 	bl	8001652 <HAL_GPIO_WritePin>
        DS1302_Delay(5);
 800038e:	2005      	movs	r0, #5
 8000390:	f7ff ff56 	bl	8000240 <DS1302_Delay>
    for (int i = 0; i < 8; i++) {
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	3301      	adds	r3, #1
 8000398:	603b      	str	r3, [r7, #0]
 800039a:	683b      	ldr	r3, [r7, #0]
 800039c:	2b07      	cmp	r3, #7
 800039e:	ddd9      	ble.n	8000354 <DS1302_ReadByte+0x14>
    }
    return data;
 80003a0:	79fb      	ldrb	r3, [r7, #7]
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3708      	adds	r7, #8
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	40010c00 	.word	0x40010c00

080003b0 <DS1302_WriteReg>:

static void DS1302_WriteReg(uint8_t reg, uint8_t data) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	460a      	mov	r2, r1
 80003ba:	71fb      	strb	r3, [r7, #7]
 80003bc:	4613      	mov	r3, r2
 80003be:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	2101      	movs	r1, #1
 80003c4:	4812      	ldr	r0, [pc, #72]	@ (8000410 <DS1302_WriteReg+0x60>)
 80003c6:	f001 f944 	bl	8001652 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003d0:	480f      	ldr	r0, [pc, #60]	@ (8000410 <DS1302_WriteReg+0x60>)
 80003d2:	f001 f93e 	bl	8001652 <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 80003d6:	2005      	movs	r0, #5
 80003d8:	f7ff ff32 	bl	8000240 <DS1302_Delay>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_SET);
 80003dc:	2201      	movs	r2, #1
 80003de:	2101      	movs	r1, #1
 80003e0:	480b      	ldr	r0, [pc, #44]	@ (8000410 <DS1302_WriteReg+0x60>)
 80003e2:	f001 f936 	bl	8001652 <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 80003e6:	2005      	movs	r0, #5
 80003e8:	f7ff ff2a 	bl	8000240 <DS1302_Delay>
    DS1302_WriteByte(reg);
 80003ec:	79fb      	ldrb	r3, [r7, #7]
 80003ee:	4618      	mov	r0, r3
 80003f0:	f7ff ff6e 	bl	80002d0 <DS1302_WriteByte>
    DS1302_WriteByte(data);
 80003f4:	79bb      	ldrb	r3, [r7, #6]
 80003f6:	4618      	mov	r0, r3
 80003f8:	f7ff ff6a 	bl	80002d0 <DS1302_WriteByte>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 80003fc:	2200      	movs	r2, #0
 80003fe:	2101      	movs	r1, #1
 8000400:	4803      	ldr	r0, [pc, #12]	@ (8000410 <DS1302_WriteReg+0x60>)
 8000402:	f001 f926 	bl	8001652 <HAL_GPIO_WritePin>
}
 8000406:	bf00      	nop
 8000408:	3708      	adds	r7, #8
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40010c00 	.word	0x40010c00

08000414 <DS1302_ReadReg>:

static uint8_t DS1302_ReadReg(uint8_t reg) {
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
    uint8_t data;
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2101      	movs	r1, #1
 8000422:	4813      	ldr	r0, [pc, #76]	@ (8000470 <DS1302_ReadReg+0x5c>)
 8000424:	f001 f915 	bl	8001652 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RTC_SCLK_GPIO_Port, RTC_SCLK_Pin, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800042e:	4810      	ldr	r0, [pc, #64]	@ (8000470 <DS1302_ReadReg+0x5c>)
 8000430:	f001 f90f 	bl	8001652 <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 8000434:	2005      	movs	r0, #5
 8000436:	f7ff ff03 	bl	8000240 <DS1302_Delay>
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_SET);
 800043a:	2201      	movs	r2, #1
 800043c:	2101      	movs	r1, #1
 800043e:	480c      	ldr	r0, [pc, #48]	@ (8000470 <DS1302_ReadReg+0x5c>)
 8000440:	f001 f907 	bl	8001652 <HAL_GPIO_WritePin>
    DS1302_Delay(5);
 8000444:	2005      	movs	r0, #5
 8000446:	f7ff fefb 	bl	8000240 <DS1302_Delay>
    DS1302_WriteByte(reg);
 800044a:	79fb      	ldrb	r3, [r7, #7]
 800044c:	4618      	mov	r0, r3
 800044e:	f7ff ff3f 	bl	80002d0 <DS1302_WriteByte>
    data = DS1302_ReadByte();
 8000452:	f7ff ff75 	bl	8000340 <DS1302_ReadByte>
 8000456:	4603      	mov	r3, r0
 8000458:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(RTC_CE_GPIO_Port, RTC_CE_Pin, GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	2101      	movs	r1, #1
 800045e:	4804      	ldr	r0, [pc, #16]	@ (8000470 <DS1302_ReadReg+0x5c>)
 8000460:	f001 f8f7 	bl	8001652 <HAL_GPIO_WritePin>
    return data;
 8000464:	7bfb      	ldrb	r3, [r7, #15]
}
 8000466:	4618      	mov	r0, r3
 8000468:	3710      	adds	r7, #16
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40010c00 	.word	0x40010c00

08000474 <BCD2DEC>:

static uint8_t DEC2BCD(uint8_t dec) { return ((dec / 10) << 4) | (dec % 10); }
static uint8_t BCD2DEC(uint8_t bcd) { return ((bcd >> 4) * 10) + (bcd & 0x0F); }
 8000474:	b480      	push	{r7}
 8000476:	b083      	sub	sp, #12
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	71fb      	strb	r3, [r7, #7]
 800047e:	79fb      	ldrb	r3, [r7, #7]
 8000480:	091b      	lsrs	r3, r3, #4
 8000482:	b2db      	uxtb	r3, r3
 8000484:	461a      	mov	r2, r3
 8000486:	0092      	lsls	r2, r2, #2
 8000488:	4413      	add	r3, r2
 800048a:	005b      	lsls	r3, r3, #1
 800048c:	b2da      	uxtb	r2, r3
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	f003 030f 	and.w	r3, r3, #15
 8000494:	b2db      	uxtb	r3, r3
 8000496:	4413      	add	r3, r2
 8000498:	b2db      	uxtb	r3, r3
 800049a:	4618      	mov	r0, r3
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <DS1302_Init>:

void DS1302_Init(void) {
 80004a4:	b580      	push	{r7, lr}
 80004a6:	b086      	sub	sp, #24
 80004a8:	af00      	add	r7, sp, #0
    // 初始化 CE 與 SCLK 腳位為輸出模式
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	2200      	movs	r2, #0
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	605a      	str	r2, [r3, #4]
 80004b2:	609a      	str	r2, [r3, #8]
 80004b4:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = RTC_CE_Pin;
 80004b6:	2301      	movs	r3, #1
 80004b8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ba:	2301      	movs	r3, #1
 80004bc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c2:	2302      	movs	r3, #2
 80004c4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(RTC_CE_GPIO_Port, &GPIO_InitStruct);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	4619      	mov	r1, r3
 80004ca:	4810      	ldr	r0, [pc, #64]	@ (800050c <DS1302_Init+0x68>)
 80004cc:	f000 ff26 	bl	800131c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RTC_SCLK_Pin;
 80004d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004d4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(RTC_SCLK_GPIO_Port, &GPIO_InitStruct);
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	4619      	mov	r1, r3
 80004da:	480c      	ldr	r0, [pc, #48]	@ (800050c <DS1302_Init+0x68>)
 80004dc:	f000 ff1e 	bl	800131c <HAL_GPIO_Init>

    DS1302_WriteReg(CMD_CTRL_WP, 0x00); // 解除寫保護
 80004e0:	2100      	movs	r1, #0
 80004e2:	208e      	movs	r0, #142	@ 0x8e
 80004e4:	f7ff ff64 	bl	80003b0 <DS1302_WriteReg>
    uint8_t sec = DS1302_ReadReg(CMD_READ_SEC);
 80004e8:	2081      	movs	r0, #129	@ 0x81
 80004ea:	f7ff ff93 	bl	8000414 <DS1302_ReadReg>
 80004ee:	4603      	mov	r3, r0
 80004f0:	75fb      	strb	r3, [r7, #23]
    if (sec & 0x80) DS1302_WriteReg(CMD_WRITE_SEC, 0x00); // 啟動震盪器
 80004f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	da03      	bge.n	8000502 <DS1302_Init+0x5e>
 80004fa:	2100      	movs	r1, #0
 80004fc:	2080      	movs	r0, #128	@ 0x80
 80004fe:	f7ff ff57 	bl	80003b0 <DS1302_WriteReg>
}
 8000502:	bf00      	nop
 8000504:	3718      	adds	r7, #24
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40010c00 	.word	0x40010c00

08000510 <DS1302_GetTime>:
    DS1302_WriteReg(0x8A, DEC2BCD(time->week));
    DS1302_WriteReg(0x8C, DEC2BCD(time->year));
    DS1302_WriteReg(CMD_CTRL_WP, 0x80);
}

void DS1302_GetTime(DS1302_Time_t *time) {
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
    time->seconds = BCD2DEC(DS1302_ReadReg(0x81));
 8000518:	2081      	movs	r0, #129	@ 0x81
 800051a:	f7ff ff7b 	bl	8000414 <DS1302_ReadReg>
 800051e:	4603      	mov	r3, r0
 8000520:	4618      	mov	r0, r3
 8000522:	f7ff ffa7 	bl	8000474 <BCD2DEC>
 8000526:	4603      	mov	r3, r0
 8000528:	461a      	mov	r2, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	701a      	strb	r2, [r3, #0]
    time->minutes = BCD2DEC(DS1302_ReadReg(0x83));
 800052e:	2083      	movs	r0, #131	@ 0x83
 8000530:	f7ff ff70 	bl	8000414 <DS1302_ReadReg>
 8000534:	4603      	mov	r3, r0
 8000536:	4618      	mov	r0, r3
 8000538:	f7ff ff9c 	bl	8000474 <BCD2DEC>
 800053c:	4603      	mov	r3, r0
 800053e:	461a      	mov	r2, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	705a      	strb	r2, [r3, #1]
    time->hours   = BCD2DEC(DS1302_ReadReg(0x85));
 8000544:	2085      	movs	r0, #133	@ 0x85
 8000546:	f7ff ff65 	bl	8000414 <DS1302_ReadReg>
 800054a:	4603      	mov	r3, r0
 800054c:	4618      	mov	r0, r3
 800054e:	f7ff ff91 	bl	8000474 <BCD2DEC>
 8000552:	4603      	mov	r3, r0
 8000554:	461a      	mov	r2, r3
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	709a      	strb	r2, [r3, #2]
    time->day     = BCD2DEC(DS1302_ReadReg(0x87));
 800055a:	2087      	movs	r0, #135	@ 0x87
 800055c:	f7ff ff5a 	bl	8000414 <DS1302_ReadReg>
 8000560:	4603      	mov	r3, r0
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ff86 	bl	8000474 <BCD2DEC>
 8000568:	4603      	mov	r3, r0
 800056a:	461a      	mov	r2, r3
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	70da      	strb	r2, [r3, #3]
    time->month   = BCD2DEC(DS1302_ReadReg(0x89));
 8000570:	2089      	movs	r0, #137	@ 0x89
 8000572:	f7ff ff4f 	bl	8000414 <DS1302_ReadReg>
 8000576:	4603      	mov	r3, r0
 8000578:	4618      	mov	r0, r3
 800057a:	f7ff ff7b 	bl	8000474 <BCD2DEC>
 800057e:	4603      	mov	r3, r0
 8000580:	461a      	mov	r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	711a      	strb	r2, [r3, #4]
    time->week    = BCD2DEC(DS1302_ReadReg(0x8B));
 8000586:	208b      	movs	r0, #139	@ 0x8b
 8000588:	f7ff ff44 	bl	8000414 <DS1302_ReadReg>
 800058c:	4603      	mov	r3, r0
 800058e:	4618      	mov	r0, r3
 8000590:	f7ff ff70 	bl	8000474 <BCD2DEC>
 8000594:	4603      	mov	r3, r0
 8000596:	461a      	mov	r2, r3
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	719a      	strb	r2, [r3, #6]
    time->year    = BCD2DEC(DS1302_ReadReg(0x8D));
 800059c:	208d      	movs	r0, #141	@ 0x8d
 800059e:	f7ff ff39 	bl	8000414 <DS1302_ReadReg>
 80005a2:	4603      	mov	r3, r0
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ff65 	bl	8000474 <BCD2DEC>
 80005aa:	4603      	mov	r3, r0
 80005ac:	461a      	mov	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	715a      	strb	r2, [r3, #5]
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
	...

080005bc <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// 重新導向 printf 到 UART2
int __io_putchar(int ch)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80005c4:	1d39      	adds	r1, r7, #4
 80005c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ca:	2201      	movs	r2, #1
 80005cc:	4803      	ldr	r0, [pc, #12]	@ (80005dc <__io_putchar+0x20>)
 80005ce:	f002 f9bf 	bl	8002950 <HAL_UART_Transmit>
  return ch;
 80005d2:	687b      	ldr	r3, [r7, #4]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3708      	adds	r7, #8
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200000d8 	.word	0x200000d8

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e4:	f000 fd06 	bl	8000ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e8:	f000 f80c 	bl	8000604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ec:	f000 f8aa 	bl	8000744 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005f0:	f000 f87e 	bl	80006f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80005f4:	f000 f84e 	bl	8000694 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  
  // 呼叫應用層初始化
  App_Init();
 80005f8:	f7ff fda8 	bl	800014c <App_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // 呼叫應用層主迴圈
    App_Loop();
 80005fc:	f7ff fdc4 	bl	8000188 <App_Loop>
  {
 8000600:	bf00      	nop
 8000602:	e7fb      	b.n	80005fc <main+0x1c>

08000604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b090      	sub	sp, #64	@ 0x40
 8000608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060a:	f107 0318 	add.w	r3, r7, #24
 800060e:	2228      	movs	r2, #40	@ 0x28
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f002 fca9 	bl	8002f6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2200      	movs	r2, #0
 800061c:	601a      	str	r2, [r3, #0]
 800061e:	605a      	str	r2, [r3, #4]
 8000620:	609a      	str	r2, [r3, #8]
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062a:	2301      	movs	r3, #1
 800062c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800062e:	2310      	movs	r3, #16
 8000630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000632:	2302      	movs	r3, #2
 8000634:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000636:	2300      	movs	r3, #0
 8000638:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800063a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800063e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 0318 	add.w	r3, r7, #24
 8000644:	4618      	mov	r0, r3
 8000646:	f001 fceb 	bl	8002020 <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000650:	f000 f8e6 	bl	8000820 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	230f      	movs	r3, #15
 8000656:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000658:	2302      	movs	r3, #2
 800065a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000660:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000664:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800066a:	1d3b      	adds	r3, r7, #4
 800066c:	2102      	movs	r1, #2
 800066e:	4618      	mov	r0, r3
 8000670:	f001 ff58 	bl	8002524 <HAL_RCC_ClockConfig>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800067a:	f000 f8d1 	bl	8000820 <Error_Handler>
  }

  /* 輸出系統時鐘到 PA8 (MCO Pin) 以供量測 debug */
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800067e:	2200      	movs	r2, #0
 8000680:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000684:	2000      	movs	r0, #0
 8000686:	f002 f837 	bl	80026f8 <HAL_RCC_MCOConfig>
}
 800068a:	bf00      	nop
 800068c:	3740      	adds	r7, #64	@ 0x40
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_I2C1_Init+0x50>)
 800069a:	4a13      	ldr	r2, [pc, #76]	@ (80006e8 <MX_I2C1_Init+0x54>)
 800069c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006a0:	4a12      	ldr	r2, [pc, #72]	@ (80006ec <MX_I2C1_Init+0x58>)
 80006a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_I2C1_Init+0x50>)
 80006d2:	f000 fff9 	bl	80016c8 <HAL_I2C_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006dc:	f000 f8a0 	bl	8000820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000084 	.word	0x20000084
 80006e8:	40005400 	.word	0x40005400
 80006ec:	000186a0 	.word	0x000186a0

080006f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006f4:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 80006f6:	4a12      	ldr	r2, [pc, #72]	@ (8000740 <MX_USART2_UART_Init+0x50>)
 80006f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006fa:	4b10      	ldr	r3, [pc, #64]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 80006fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000700:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000708:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 800070a:	2200      	movs	r2, #0
 800070c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800070e:	4b0b      	ldr	r3, [pc, #44]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000714:	4b09      	ldr	r3, [pc, #36]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 8000716:	220c      	movs	r2, #12
 8000718:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800071a:	4b08      	ldr	r3, [pc, #32]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000720:	4b06      	ldr	r3, [pc, #24]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 8000722:	2200      	movs	r2, #0
 8000724:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <MX_USART2_UART_Init+0x4c>)
 8000728:	f002 f8c2 	bl	80028b0 <HAL_UART_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000732:	f000 f875 	bl	8000820 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	200000d8 	.word	0x200000d8
 8000740:	40004400 	.word	0x40004400

08000744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074a:	f107 0310 	add.w	r3, r7, #16
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000758:	4b2d      	ldr	r3, [pc, #180]	@ (8000810 <MX_GPIO_Init+0xcc>)
 800075a:	699b      	ldr	r3, [r3, #24]
 800075c:	4a2c      	ldr	r2, [pc, #176]	@ (8000810 <MX_GPIO_Init+0xcc>)
 800075e:	f043 0310 	orr.w	r3, r3, #16
 8000762:	6193      	str	r3, [r2, #24]
 8000764:	4b2a      	ldr	r3, [pc, #168]	@ (8000810 <MX_GPIO_Init+0xcc>)
 8000766:	699b      	ldr	r3, [r3, #24]
 8000768:	f003 0310 	and.w	r3, r3, #16
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000770:	4b27      	ldr	r3, [pc, #156]	@ (8000810 <MX_GPIO_Init+0xcc>)
 8000772:	699b      	ldr	r3, [r3, #24]
 8000774:	4a26      	ldr	r2, [pc, #152]	@ (8000810 <MX_GPIO_Init+0xcc>)
 8000776:	f043 0320 	orr.w	r3, r3, #32
 800077a:	6193      	str	r3, [r2, #24]
 800077c:	4b24      	ldr	r3, [pc, #144]	@ (8000810 <MX_GPIO_Init+0xcc>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	f003 0320 	and.w	r3, r3, #32
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000788:	4b21      	ldr	r3, [pc, #132]	@ (8000810 <MX_GPIO_Init+0xcc>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	4a20      	ldr	r2, [pc, #128]	@ (8000810 <MX_GPIO_Init+0xcc>)
 800078e:	f043 0304 	orr.w	r3, r3, #4
 8000792:	6193      	str	r3, [r2, #24]
 8000794:	4b1e      	ldr	r3, [pc, #120]	@ (8000810 <MX_GPIO_Init+0xcc>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	f003 0304 	and.w	r3, r3, #4
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <MX_GPIO_Init+0xcc>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000810 <MX_GPIO_Init+0xcc>)
 80007a6:	f043 0308 	orr.w	r3, r3, #8
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b18      	ldr	r3, [pc, #96]	@ (8000810 <MX_GPIO_Init+0xcc>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f003 0308 	and.w	r3, r3, #8
 80007b4:	603b      	str	r3, [r7, #0]
 80007b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	2120      	movs	r1, #32
 80007bc:	4815      	ldr	r0, [pc, #84]	@ (8000814 <MX_GPIO_Init+0xd0>)
 80007be:	f000 ff48 	bl	8001652 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007c8:	4b13      	ldr	r3, [pc, #76]	@ (8000818 <MX_GPIO_Init+0xd4>)
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 0310 	add.w	r3, r7, #16
 80007d4:	4619      	mov	r1, r3
 80007d6:	4811      	ldr	r0, [pc, #68]	@ (800081c <MX_GPIO_Init+0xd8>)
 80007d8:	f000 fda0 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007dc:	2320      	movs	r3, #32
 80007de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e0:	2301      	movs	r3, #1
 80007e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	2302      	movs	r3, #2
 80007ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ec:	f107 0310 	add.w	r3, r7, #16
 80007f0:	4619      	mov	r1, r3
 80007f2:	4808      	ldr	r0, [pc, #32]	@ (8000814 <MX_GPIO_Init+0xd0>)
 80007f4:	f000 fd92 	bl	800131c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80007f8:	2200      	movs	r2, #0
 80007fa:	2100      	movs	r1, #0
 80007fc:	2028      	movs	r0, #40	@ 0x28
 80007fe:	f000 fd56 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000802:	2028      	movs	r0, #40	@ 0x28
 8000804:	f000 fd6f 	bl	80012e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000808:	bf00      	nop
 800080a:	3720      	adds	r7, #32
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	40021000 	.word	0x40021000
 8000814:	40010800 	.word	0x40010800
 8000818:	10110000 	.word	0x10110000
 800081c:	40011000 	.word	0x40011000

08000820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000824:	b672      	cpsid	i
}
 8000826:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <Error_Handler+0x8>

0800082c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000832:	4b15      	ldr	r3, [pc, #84]	@ (8000888 <HAL_MspInit+0x5c>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	4a14      	ldr	r2, [pc, #80]	@ (8000888 <HAL_MspInit+0x5c>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	6193      	str	r3, [r2, #24]
 800083e:	4b12      	ldr	r3, [pc, #72]	@ (8000888 <HAL_MspInit+0x5c>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800084a:	4b0f      	ldr	r3, [pc, #60]	@ (8000888 <HAL_MspInit+0x5c>)
 800084c:	69db      	ldr	r3, [r3, #28]
 800084e:	4a0e      	ldr	r2, [pc, #56]	@ (8000888 <HAL_MspInit+0x5c>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000854:	61d3      	str	r3, [r2, #28]
 8000856:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <HAL_MspInit+0x5c>)
 8000858:	69db      	ldr	r3, [r3, #28]
 800085a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000862:	4b0a      	ldr	r3, [pc, #40]	@ (800088c <HAL_MspInit+0x60>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	4a04      	ldr	r2, [pc, #16]	@ (800088c <HAL_MspInit+0x60>)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087e:	bf00      	nop
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	bc80      	pop	{r7}
 8000886:	4770      	bx	lr
 8000888:	40021000 	.word	0x40021000
 800088c:	40010000 	.word	0x40010000

08000890 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 0310 	add.w	r3, r7, #16
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a15      	ldr	r2, [pc, #84]	@ (8000900 <HAL_I2C_MspInit+0x70>)
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d123      	bne.n	80008f8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	4a13      	ldr	r2, [pc, #76]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008b6:	f043 0308 	orr.w	r3, r3, #8
 80008ba:	6193      	str	r3, [r2, #24]
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	f003 0308 	and.w	r3, r3, #8
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008c8:	23c0      	movs	r3, #192	@ 0xc0
 80008ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008cc:	2312      	movs	r3, #18
 80008ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008d0:	2303      	movs	r3, #3
 80008d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 0310 	add.w	r3, r7, #16
 80008d8:	4619      	mov	r1, r3
 80008da:	480b      	ldr	r0, [pc, #44]	@ (8000908 <HAL_I2C_MspInit+0x78>)
 80008dc:	f000 fd1e 	bl	800131c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008e2:	69db      	ldr	r3, [r3, #28]
 80008e4:	4a07      	ldr	r2, [pc, #28]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008ea:	61d3      	str	r3, [r2, #28]
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_I2C_MspInit+0x74>)
 80008ee:	69db      	ldr	r3, [r3, #28]
 80008f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80008f8:	bf00      	nop
 80008fa:	3720      	adds	r7, #32
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40005400 	.word	0x40005400
 8000904:	40021000 	.word	0x40021000
 8000908:	40010c00 	.word	0x40010c00

0800090c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b088      	sub	sp, #32
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 0310 	add.w	r3, r7, #16
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a15      	ldr	r2, [pc, #84]	@ (800097c <HAL_UART_MspInit+0x70>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d123      	bne.n	8000974 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800092c:	4b14      	ldr	r3, [pc, #80]	@ (8000980 <HAL_UART_MspInit+0x74>)
 800092e:	69db      	ldr	r3, [r3, #28]
 8000930:	4a13      	ldr	r2, [pc, #76]	@ (8000980 <HAL_UART_MspInit+0x74>)
 8000932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000936:	61d3      	str	r3, [r2, #28]
 8000938:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <HAL_UART_MspInit+0x74>)
 800093a:	69db      	ldr	r3, [r3, #28]
 800093c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000940:	60fb      	str	r3, [r7, #12]
 8000942:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <HAL_UART_MspInit+0x74>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	4a0d      	ldr	r2, [pc, #52]	@ (8000980 <HAL_UART_MspInit+0x74>)
 800094a:	f043 0304 	orr.w	r3, r3, #4
 800094e:	6193      	str	r3, [r2, #24]
 8000950:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <HAL_UART_MspInit+0x74>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	f003 0304 	and.w	r3, r3, #4
 8000958:	60bb      	str	r3, [r7, #8]
 800095a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800095c:	230c      	movs	r3, #12
 800095e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000960:	2302      	movs	r3, #2
 8000962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2302      	movs	r3, #2
 8000966:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000968:	f107 0310 	add.w	r3, r7, #16
 800096c:	4619      	mov	r1, r3
 800096e:	4805      	ldr	r0, [pc, #20]	@ (8000984 <HAL_UART_MspInit+0x78>)
 8000970:	f000 fcd4 	bl	800131c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000974:	bf00      	nop
 8000976:	3720      	adds	r7, #32
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40004400 	.word	0x40004400
 8000980:	40021000 	.word	0x40021000
 8000984:	40010800 	.word	0x40010800

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <NMI_Handler+0x4>

08000990 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <HardFault_Handler+0x4>

08000998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <MemManage_Handler+0x4>

080009a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a4:	bf00      	nop
 80009a6:	e7fd      	b.n	80009a4 <BusFault_Handler+0x4>

080009a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <UsageFault_Handler+0x4>

080009b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr

080009bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr

080009c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bc80      	pop	{r7}
 80009d2:	4770      	bx	lr

080009d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009d8:	f000 fb52 	bl	8001080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80009e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80009e8:	f000 fe4c 	bl	8001684 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	e00a      	b.n	8000a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a02:	f3af 8000 	nop.w
 8000a06:	4601      	mov	r1, r0
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	b2ca      	uxtb	r2, r1
 8000a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	3301      	adds	r3, #1
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	dbf0      	blt.n	8000a02 <_read+0x12>
  }

  return len;
 8000a20:	687b      	ldr	r3, [r7, #4]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b086      	sub	sp, #24
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	60f8      	str	r0, [r7, #12]
 8000a32:	60b9      	str	r1, [r7, #8]
 8000a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	e009      	b.n	8000a50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	1c5a      	adds	r2, r3, #1
 8000a40:	60ba      	str	r2, [r7, #8]
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff fdb9 	bl	80005bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	697a      	ldr	r2, [r7, #20]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	dbf1      	blt.n	8000a3c <_write+0x12>
  }
  return len;
 8000a58:	687b      	ldr	r3, [r7, #4]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3718      	adds	r7, #24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <_close>:

int _close(int file)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b083      	sub	sp, #12
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bc80      	pop	{r7}
 8000a76:	4770      	bx	lr

08000a78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a88:	605a      	str	r2, [r3, #4]
  return 0;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr

08000a96 <_isatty>:

int _isatty(int file)
{
 8000a96:	b480      	push	{r7}
 8000a98:	b083      	sub	sp, #12
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a9e:	2301      	movs	r3, #1
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr

08000aaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	b085      	sub	sp, #20
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	60f8      	str	r0, [r7, #12]
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ab6:	2300      	movs	r3, #0
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
	...

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000acc:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <_sbrk+0x5c>)
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <_sbrk+0x60>)
 8000ad0:	1ad3      	subs	r3, r2, r3
 8000ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad8:	4b13      	ldr	r3, [pc, #76]	@ (8000b28 <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <_sbrk+0x64>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <_sbrk+0x68>)
 8000ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <_sbrk+0x64>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4413      	add	r3, r2
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	d207      	bcs.n	8000b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000af4:	f002 fa88 	bl	8003008 <__errno>
 8000af8:	4603      	mov	r3, r0
 8000afa:	220c      	movs	r2, #12
 8000afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000afe:	f04f 33ff 	mov.w	r3, #4294967295
 8000b02:	e009      	b.n	8000b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b04:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <_sbrk+0x64>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b0a:	4b07      	ldr	r3, [pc, #28]	@ (8000b28 <_sbrk+0x64>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a05      	ldr	r2, [pc, #20]	@ (8000b28 <_sbrk+0x64>)
 8000b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20005000 	.word	0x20005000
 8000b24:	00000400 	.word	0x00000400
 8000b28:	20000120 	.word	0x20000120
 8000b2c:	20000680 	.word	0x20000680

08000b30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bc80      	pop	{r7}
 8000b3a:	4770      	bx	lr

08000b3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b3c:	f7ff fff8 	bl	8000b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b40:	480b      	ldr	r0, [pc, #44]	@ (8000b70 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000b42:	490c      	ldr	r1, [pc, #48]	@ (8000b74 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000b44:	4a0c      	ldr	r2, [pc, #48]	@ (8000b78 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b48:	e002      	b.n	8000b50 <LoopCopyDataInit>

08000b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4e:	3304      	adds	r3, #4

08000b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b54:	d3f9      	bcc.n	8000b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b56:	4a09      	ldr	r2, [pc, #36]	@ (8000b7c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000b58:	4c09      	ldr	r4, [pc, #36]	@ (8000b80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b5c:	e001      	b.n	8000b62 <LoopFillZerobss>

08000b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b60:	3204      	adds	r2, #4

08000b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b64:	d3fb      	bcc.n	8000b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b66:	f002 fa55 	bl	8003014 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b6a:	f7ff fd39 	bl	80005e0 <main>
  bx lr
 8000b6e:	4770      	bx	lr
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b78:	08005ac0 	.word	0x08005ac0
  ldr r2, =_sbss
 8000b7c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b80:	2000067c 	.word	0x2000067c

08000b84 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC1_2_IRQHandler>

08000b86 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr
	...

08000b94 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b086      	sub	sp, #24
 8000b98:	af04      	add	r7, sp, #16
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba2:	9302      	str	r3, [sp, #8]
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	9301      	str	r3, [sp, #4]
 8000ba8:	1dfb      	adds	r3, r7, #7
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	2301      	movs	r3, #1
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2178      	movs	r1, #120	@ 0x78
 8000bb2:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <ssd1306_WriteCommand+0x2c>)
 8000bb4:	f000 fecc 	bl	8001950 <HAL_I2C_Mem_Write>
}
 8000bb8:	bf00      	nop
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000084 	.word	0x20000084

08000bc4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af04      	add	r7, sp, #16
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8000bd6:	9202      	str	r2, [sp, #8]
 8000bd8:	9301      	str	r3, [sp, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	2301      	movs	r3, #1
 8000be0:	2240      	movs	r2, #64	@ 0x40
 8000be2:	2178      	movs	r1, #120	@ 0x78
 8000be4:	4803      	ldr	r0, [pc, #12]	@ (8000bf4 <ssd1306_WriteData+0x30>)
 8000be6:	f000 feb3 	bl	8001950 <HAL_I2C_Mem_Write>
}
 8000bea:	bf00      	nop
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000084 	.word	0x20000084

08000bf8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000bfc:	f7ff ffc3 	bl	8000b86 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000c00:	2064      	movs	r0, #100	@ 0x64
 8000c02:	f000 fa59 	bl	80010b8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000c06:	2000      	movs	r0, #0
 8000c08:	f000 f9d6 	bl	8000fb8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000c0c:	2020      	movs	r0, #32
 8000c0e:	f7ff ffc1 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000c12:	2000      	movs	r0, #0
 8000c14:	f7ff ffbe 	bl	8000b94 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000c18:	20b0      	movs	r0, #176	@ 0xb0
 8000c1a:	f7ff ffbb 	bl	8000b94 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000c1e:	20c8      	movs	r0, #200	@ 0xc8
 8000c20:	f7ff ffb8 	bl	8000b94 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000c24:	2000      	movs	r0, #0
 8000c26:	f7ff ffb5 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000c2a:	2010      	movs	r0, #16
 8000c2c:	f7ff ffb2 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000c30:	2040      	movs	r0, #64	@ 0x40
 8000c32:	f7ff ffaf 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000c36:	20ff      	movs	r0, #255	@ 0xff
 8000c38:	f000 f9aa 	bl	8000f90 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000c3c:	20a1      	movs	r0, #161	@ 0xa1
 8000c3e:	f7ff ffa9 	bl	8000b94 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000c42:	20a6      	movs	r0, #166	@ 0xa6
 8000c44:	f7ff ffa6 	bl	8000b94 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000c48:	20a8      	movs	r0, #168	@ 0xa8
 8000c4a:	f7ff ffa3 	bl	8000b94 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000c4e:	203f      	movs	r0, #63	@ 0x3f
 8000c50:	f7ff ffa0 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000c54:	20a4      	movs	r0, #164	@ 0xa4
 8000c56:	f7ff ff9d 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000c5a:	20d3      	movs	r0, #211	@ 0xd3
 8000c5c:	f7ff ff9a 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff ff97 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000c66:	20d5      	movs	r0, #213	@ 0xd5
 8000c68:	f7ff ff94 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000c6c:	20f0      	movs	r0, #240	@ 0xf0
 8000c6e:	f7ff ff91 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000c72:	20d9      	movs	r0, #217	@ 0xd9
 8000c74:	f7ff ff8e 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000c78:	2022      	movs	r0, #34	@ 0x22
 8000c7a:	f7ff ff8b 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000c7e:	20da      	movs	r0, #218	@ 0xda
 8000c80:	f7ff ff88 	bl	8000b94 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000c84:	2012      	movs	r0, #18
 8000c86:	f7ff ff85 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000c8a:	20db      	movs	r0, #219	@ 0xdb
 8000c8c:	f7ff ff82 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000c90:	2020      	movs	r0, #32
 8000c92:	f7ff ff7f 	bl	8000b94 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000c96:	208d      	movs	r0, #141	@ 0x8d
 8000c98:	f7ff ff7c 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000c9c:	2014      	movs	r0, #20
 8000c9e:	f7ff ff79 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	f000 f988 	bl	8000fb8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f000 f80f 	bl	8000ccc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000cae:	f000 f825 	bl	8000cfc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000cb2:	4b05      	ldr	r3, [pc, #20]	@ (8000cc8 <ssd1306_Init+0xd0>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000cb8:	4b03      	ldr	r3, [pc, #12]	@ (8000cc8 <ssd1306_Init+0xd0>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000cbe:	4b02      	ldr	r3, [pc, #8]	@ (8000cc8 <ssd1306_Init+0xd0>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	711a      	strb	r2, [r3, #4]
}
 8000cc4:	bf00      	nop
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20000524 	.word	0x20000524

08000ccc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d101      	bne.n	8000ce0 <ssd1306_Fill+0x14>
 8000cdc:	2300      	movs	r3, #0
 8000cde:	e000      	b.n	8000ce2 <ssd1306_Fill+0x16>
 8000ce0:	23ff      	movs	r3, #255	@ 0xff
 8000ce2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4803      	ldr	r0, [pc, #12]	@ (8000cf8 <ssd1306_Fill+0x2c>)
 8000cea:	f002 f93e 	bl	8002f6a <memset>
}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000124 	.word	0x20000124

08000cfc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000d02:	2300      	movs	r3, #0
 8000d04:	71fb      	strb	r3, [r7, #7]
 8000d06:	e016      	b.n	8000d36 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	3b50      	subs	r3, #80	@ 0x50
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff ff40 	bl	8000b94 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000d14:	2000      	movs	r0, #0
 8000d16:	f7ff ff3d 	bl	8000b94 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000d1a:	2010      	movs	r0, #16
 8000d1c:	f7ff ff3a 	bl	8000b94 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	01db      	lsls	r3, r3, #7
 8000d24:	4a08      	ldr	r2, [pc, #32]	@ (8000d48 <ssd1306_UpdateScreen+0x4c>)
 8000d26:	4413      	add	r3, r2
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff4a 	bl	8000bc4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	3301      	adds	r3, #1
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	79fb      	ldrb	r3, [r7, #7]
 8000d38:	2b07      	cmp	r3, #7
 8000d3a:	d9e5      	bls.n	8000d08 <ssd1306_UpdateScreen+0xc>
    }
}
 8000d3c:	bf00      	nop
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000124 	.word	0x20000124

08000d4c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	4603      	mov	r3, r0
 8000d54:	71fb      	strb	r3, [r7, #7]
 8000d56:	460b      	mov	r3, r1
 8000d58:	71bb      	strb	r3, [r7, #6]
 8000d5a:	4613      	mov	r3, r2
 8000d5c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	db3d      	blt.n	8000de2 <ssd1306_DrawPixel+0x96>
 8000d66:	79bb      	ldrb	r3, [r7, #6]
 8000d68:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d6a:	d83a      	bhi.n	8000de2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8000d6c:	797b      	ldrb	r3, [r7, #5]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d11a      	bne.n	8000da8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000d72:	79fa      	ldrb	r2, [r7, #7]
 8000d74:	79bb      	ldrb	r3, [r7, #6]
 8000d76:	08db      	lsrs	r3, r3, #3
 8000d78:	b2d8      	uxtb	r0, r3
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	01db      	lsls	r3, r3, #7
 8000d7e:	4413      	add	r3, r2
 8000d80:	4a1a      	ldr	r2, [pc, #104]	@ (8000dec <ssd1306_DrawPixel+0xa0>)
 8000d82:	5cd3      	ldrb	r3, [r2, r3]
 8000d84:	b25a      	sxtb	r2, r3
 8000d86:	79bb      	ldrb	r3, [r7, #6]
 8000d88:	f003 0307 	and.w	r3, r3, #7
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	b25b      	sxtb	r3, r3
 8000d94:	4313      	orrs	r3, r2
 8000d96:	b259      	sxtb	r1, r3
 8000d98:	79fa      	ldrb	r2, [r7, #7]
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	01db      	lsls	r3, r3, #7
 8000d9e:	4413      	add	r3, r2
 8000da0:	b2c9      	uxtb	r1, r1
 8000da2:	4a12      	ldr	r2, [pc, #72]	@ (8000dec <ssd1306_DrawPixel+0xa0>)
 8000da4:	54d1      	strb	r1, [r2, r3]
 8000da6:	e01d      	b.n	8000de4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	79bb      	ldrb	r3, [r7, #6]
 8000dac:	08db      	lsrs	r3, r3, #3
 8000dae:	b2d8      	uxtb	r0, r3
 8000db0:	4603      	mov	r3, r0
 8000db2:	01db      	lsls	r3, r3, #7
 8000db4:	4413      	add	r3, r2
 8000db6:	4a0d      	ldr	r2, [pc, #52]	@ (8000dec <ssd1306_DrawPixel+0xa0>)
 8000db8:	5cd3      	ldrb	r3, [r2, r3]
 8000dba:	b25a      	sxtb	r2, r3
 8000dbc:	79bb      	ldrb	r3, [r7, #6]
 8000dbe:	f003 0307 	and.w	r3, r3, #7
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	b25b      	sxtb	r3, r3
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	b259      	sxtb	r1, r3
 8000dd2:	79fa      	ldrb	r2, [r7, #7]
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	01db      	lsls	r3, r3, #7
 8000dd8:	4413      	add	r3, r2
 8000dda:	b2c9      	uxtb	r1, r1
 8000ddc:	4a03      	ldr	r2, [pc, #12]	@ (8000dec <ssd1306_DrawPixel+0xa0>)
 8000dde:	54d1      	strb	r1, [r2, r3]
 8000de0:	e000      	b.n	8000de4 <ssd1306_DrawPixel+0x98>
        return;
 8000de2:	bf00      	nop
    }
}
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr
 8000dec:	20000124 	.word	0x20000124

08000df0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000df0:	b590      	push	{r4, r7, lr}
 8000df2:	b089      	sub	sp, #36	@ 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4604      	mov	r4, r0
 8000df8:	4638      	mov	r0, r7
 8000dfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000dfe:	4623      	mov	r3, r4
 8000e00:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
 8000e04:	2b1f      	cmp	r3, #31
 8000e06:	d902      	bls.n	8000e0e <ssd1306_WriteChar+0x1e>
 8000e08:	7bfb      	ldrb	r3, [r7, #15]
 8000e0a:	2b7e      	cmp	r3, #126	@ 0x7e
 8000e0c:	d901      	bls.n	8000e12 <ssd1306_WriteChar+0x22>
        return 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e079      	b.n	8000f06 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d005      	beq.n	8000e24 <ssd1306_WriteChar+0x34>
 8000e18:	68ba      	ldr	r2, [r7, #8]
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	3b20      	subs	r3, #32
 8000e1e:	4413      	add	r3, r2
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	e000      	b.n	8000e26 <ssd1306_WriteChar+0x36>
 8000e24:	783b      	ldrb	r3, [r7, #0]
 8000e26:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000e28:	4b39      	ldr	r3, [pc, #228]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	7dfb      	ldrb	r3, [r7, #23]
 8000e30:	4413      	add	r3, r2
 8000e32:	2b80      	cmp	r3, #128	@ 0x80
 8000e34:	dc06      	bgt.n	8000e44 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8000e36:	4b36      	ldr	r3, [pc, #216]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000e38:	885b      	ldrh	r3, [r3, #2]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	787b      	ldrb	r3, [r7, #1]
 8000e3e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8000e40:	2b40      	cmp	r3, #64	@ 0x40
 8000e42:	dd01      	ble.n	8000e48 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	e05e      	b.n	8000f06 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8000e48:	2300      	movs	r3, #0
 8000e4a:	61fb      	str	r3, [r7, #28]
 8000e4c:	e04d      	b.n	8000eea <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
 8000e52:	3b20      	subs	r3, #32
 8000e54:	7879      	ldrb	r1, [r7, #1]
 8000e56:	fb01 f303 	mul.w	r3, r1, r3
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	440b      	add	r3, r1
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	4413      	add	r3, r2
 8000e64:	881b      	ldrh	r3, [r3, #0]
 8000e66:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61bb      	str	r3, [r7, #24]
 8000e6c:	e036      	b.n	8000edc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d013      	beq.n	8000ea6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000e7e:	4b24      	ldr	r3, [pc, #144]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000e80:	881b      	ldrh	r3, [r3, #0]
 8000e82:	b2da      	uxtb	r2, r3
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	4413      	add	r3, r2
 8000e8a:	b2d8      	uxtb	r0, r3
 8000e8c:	4b20      	ldr	r3, [pc, #128]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000e8e:	885b      	ldrh	r3, [r3, #2]
 8000e90:	b2da      	uxtb	r2, r3
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	4413      	add	r3, r2
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f7ff ff54 	bl	8000d4c <ssd1306_DrawPixel>
 8000ea4:	e017      	b.n	8000ed6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	69bb      	ldr	r3, [r7, #24]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	4413      	add	r3, r2
 8000eb2:	b2d8      	uxtb	r0, r3
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000eb6:	885b      	ldrh	r3, [r3, #2]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	4413      	add	r3, r2
 8000ec0:	b2d9      	uxtb	r1, r3
 8000ec2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	bf0c      	ite	eq
 8000eca:	2301      	moveq	r3, #1
 8000ecc:	2300      	movne	r3, #0
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	f7ff ff3b 	bl	8000d4c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	61bb      	str	r3, [r7, #24]
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d3c4      	bcc.n	8000e6e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	61fb      	str	r3, [r7, #28]
 8000eea:	787b      	ldrb	r3, [r7, #1]
 8000eec:	461a      	mov	r2, r3
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d3ac      	bcc.n	8000e4e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000ef6:	881a      	ldrh	r2, [r3, #0]
 8000ef8:	7dfb      	ldrb	r3, [r7, #23]
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	4413      	add	r3, r2
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	4b03      	ldr	r3, [pc, #12]	@ (8000f10 <ssd1306_WriteChar+0x120>)
 8000f02:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	@ 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd90      	pop	{r4, r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	20000524 	.word	0x20000524

08000f14 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8000f22:	e013      	b.n	8000f4c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	7818      	ldrb	r0, [r3, #0]
 8000f28:	7e3b      	ldrb	r3, [r7, #24]
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	463b      	mov	r3, r7
 8000f2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f30:	f7ff ff5e 	bl	8000df0 <ssd1306_WriteChar>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d002      	beq.n	8000f46 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	e008      	b.n	8000f58 <ssd1306_WriteString+0x44>
        }
        str++;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1e7      	bne.n	8000f24 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	781b      	ldrb	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	460a      	mov	r2, r1
 8000f6a:	71fb      	strb	r3, [r7, #7]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <ssd1306_SetCursor+0x2c>)
 8000f76:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8000f78:	79bb      	ldrb	r3, [r7, #6]
 8000f7a:	b29a      	uxth	r2, r3
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <ssd1306_SetCursor+0x2c>)
 8000f7e:	805a      	strh	r2, [r3, #2]
}
 8000f80:	bf00      	nop
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bc80      	pop	{r7}
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000524 	.word	0x20000524

08000f90 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8000f9a:	2381      	movs	r3, #129	@ 0x81
 8000f9c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f7ff fdf7 	bl	8000b94 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff fdf3 	bl	8000b94 <ssd1306_WriteCommand>
}
 8000fae:	bf00      	nop
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
	...

08000fb8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d005      	beq.n	8000fd4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8000fc8:	23af      	movs	r3, #175	@ 0xaf
 8000fca:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8000fcc:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <ssd1306_SetDisplayOn+0x38>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	715a      	strb	r2, [r3, #5]
 8000fd2:	e004      	b.n	8000fde <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8000fd4:	23ae      	movs	r3, #174	@ 0xae
 8000fd6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8000fd8:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <ssd1306_SetDisplayOn+0x38>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff fdd7 	bl	8000b94 <ssd1306_WriteCommand>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000524 	.word	0x20000524

08000ff4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_Init+0x28>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	@ (800101c <HAL_Init+0x28>)
 8000ffe:	f043 0310 	orr.w	r3, r3, #16
 8001002:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f947 	bl	8001298 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	2000      	movs	r0, #0
 800100c:	f000 f808 	bl	8001020 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fc0c 	bl	800082c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40022000 	.word	0x40022000

08001020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001028:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <HAL_InitTick+0x54>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <HAL_InitTick+0x58>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4619      	mov	r1, r3
 8001032:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001036:	fbb3 f3f1 	udiv	r3, r3, r1
 800103a:	fbb2 f3f3 	udiv	r3, r2, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f95f 	bl	8001302 <HAL_SYSTICK_Config>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e00e      	b.n	800106c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b0f      	cmp	r3, #15
 8001052:	d80a      	bhi.n	800106a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001054:	2200      	movs	r2, #0
 8001056:	6879      	ldr	r1, [r7, #4]
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f000 f927 	bl	80012ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001060:	4a06      	ldr	r2, [pc, #24]	@ (800107c <HAL_InitTick+0x5c>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	4618      	mov	r0, r3
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	20000000 	.word	0x20000000
 8001078:	20000008 	.word	0x20000008
 800107c:	20000004 	.word	0x20000004

08001080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001084:	4b05      	ldr	r3, [pc, #20]	@ (800109c <HAL_IncTick+0x1c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	461a      	mov	r2, r3
 800108a:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <HAL_IncTick+0x20>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4413      	add	r3, r2
 8001090:	4a03      	ldr	r2, [pc, #12]	@ (80010a0 <HAL_IncTick+0x20>)
 8001092:	6013      	str	r3, [r2, #0]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	bc80      	pop	{r7}
 800109a:	4770      	bx	lr
 800109c:	20000008 	.word	0x20000008
 80010a0:	2000052c 	.word	0x2000052c

080010a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return uwTick;
 80010a8:	4b02      	ldr	r3, [pc, #8]	@ (80010b4 <HAL_GetTick+0x10>)
 80010aa:	681b      	ldr	r3, [r3, #0]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	2000052c 	.word	0x2000052c

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff fff0 	bl	80010a4 <HAL_GetTick>
 80010c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_Delay+0x44>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	4413      	add	r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010de:	bf00      	nop
 80010e0:	f7ff ffe0 	bl	80010a4 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	bf00      	nop
 80010f2:	bf00      	nop
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20000008 	.word	0x20000008

08001100 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001116:	68ba      	ldr	r2, [r7, #8]
 8001118:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800111c:	4013      	ands	r3, r2
 800111e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001128:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800112c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001132:	4a04      	ldr	r2, [pc, #16]	@ (8001144 <__NVIC_SetPriorityGrouping+0x44>)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	60d3      	str	r3, [r2, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000ed00 	.word	0xe000ed00

08001148 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800114c:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <__NVIC_GetPriorityGrouping+0x18>)
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	0a1b      	lsrs	r3, r3, #8
 8001152:	f003 0307 	and.w	r3, r3, #7
}
 8001156:	4618      	mov	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	bc80      	pop	{r7}
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800116e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001172:	2b00      	cmp	r3, #0
 8001174:	db0b      	blt.n	800118e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	f003 021f 	and.w	r2, r3, #31
 800117c:	4906      	ldr	r1, [pc, #24]	@ (8001198 <__NVIC_EnableIRQ+0x34>)
 800117e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001182:	095b      	lsrs	r3, r3, #5
 8001184:	2001      	movs	r0, #1
 8001186:	fa00 f202 	lsl.w	r2, r0, r2
 800118a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	e000e100 	.word	0xe000e100

0800119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	db0a      	blt.n	80011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	490c      	ldr	r1, [pc, #48]	@ (80011e8 <__NVIC_SetPriority+0x4c>)
 80011b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ba:	0112      	lsls	r2, r2, #4
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	440b      	add	r3, r1
 80011c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c4:	e00a      	b.n	80011dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	b2da      	uxtb	r2, r3
 80011ca:	4908      	ldr	r1, [pc, #32]	@ (80011ec <__NVIC_SetPriority+0x50>)
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 030f 	and.w	r3, r3, #15
 80011d2:	3b04      	subs	r3, #4
 80011d4:	0112      	lsls	r2, r2, #4
 80011d6:	b2d2      	uxtb	r2, r2
 80011d8:	440b      	add	r3, r1
 80011da:	761a      	strb	r2, [r3, #24]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	e000e100 	.word	0xe000e100
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b089      	sub	sp, #36	@ 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	60f8      	str	r0, [r7, #12]
 80011f8:	60b9      	str	r1, [r7, #8]
 80011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f1c3 0307 	rsb	r3, r3, #7
 800120a:	2b04      	cmp	r3, #4
 800120c:	bf28      	it	cs
 800120e:	2304      	movcs	r3, #4
 8001210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3304      	adds	r3, #4
 8001216:	2b06      	cmp	r3, #6
 8001218:	d902      	bls.n	8001220 <NVIC_EncodePriority+0x30>
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3b03      	subs	r3, #3
 800121e:	e000      	b.n	8001222 <NVIC_EncodePriority+0x32>
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001224:	f04f 32ff 	mov.w	r2, #4294967295
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43da      	mvns	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	401a      	ands	r2, r3
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001238:	f04f 31ff 	mov.w	r1, #4294967295
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	fa01 f303 	lsl.w	r3, r1, r3
 8001242:	43d9      	mvns	r1, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	4313      	orrs	r3, r2
         );
}
 800124a:	4618      	mov	r0, r3
 800124c:	3724      	adds	r7, #36	@ 0x24
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr

08001254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3b01      	subs	r3, #1
 8001260:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001264:	d301      	bcc.n	800126a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001266:	2301      	movs	r3, #1
 8001268:	e00f      	b.n	800128a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4a0a      	ldr	r2, [pc, #40]	@ (8001294 <SysTick_Config+0x40>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3b01      	subs	r3, #1
 8001270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001272:	210f      	movs	r1, #15
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f7ff ff90 	bl	800119c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	4b05      	ldr	r3, [pc, #20]	@ (8001294 <SysTick_Config+0x40>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	4b04      	ldr	r3, [pc, #16]	@ (8001294 <SysTick_Config+0x40>)
 8001284:	2207      	movs	r2, #7
 8001286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	e000e010 	.word	0xe000e010

08001298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff2d 	bl	8001100 <__NVIC_SetPriorityGrouping>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b086      	sub	sp, #24
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012c0:	f7ff ff42 	bl	8001148 <__NVIC_GetPriorityGrouping>
 80012c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	68b9      	ldr	r1, [r7, #8]
 80012ca:	6978      	ldr	r0, [r7, #20]
 80012cc:	f7ff ff90 	bl	80011f0 <NVIC_EncodePriority>
 80012d0:	4602      	mov	r2, r0
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff5f 	bl	800119c <__NVIC_SetPriority>
}
 80012de:	bf00      	nop
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff35 	bl	8001164 <__NVIC_EnableIRQ>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffa2 	bl	8001254 <SysTick_Config>
 8001310:	4603      	mov	r3, r0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	b480      	push	{r7}
 800131e:	b08b      	sub	sp, #44	@ 0x2c
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001326:	2300      	movs	r3, #0
 8001328:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132e:	e169      	b.n	8001604 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001330:	2201      	movs	r2, #1
 8001332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	429a      	cmp	r2, r3
 800134a:	f040 8158 	bne.w	80015fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	4a9a      	ldr	r2, [pc, #616]	@ (80015bc <HAL_GPIO_Init+0x2a0>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d05e      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001358:	4a98      	ldr	r2, [pc, #608]	@ (80015bc <HAL_GPIO_Init+0x2a0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d875      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800135e:	4a98      	ldr	r2, [pc, #608]	@ (80015c0 <HAL_GPIO_Init+0x2a4>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d058      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001364:	4a96      	ldr	r2, [pc, #600]	@ (80015c0 <HAL_GPIO_Init+0x2a4>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d86f      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800136a:	4a96      	ldr	r2, [pc, #600]	@ (80015c4 <HAL_GPIO_Init+0x2a8>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d052      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001370:	4a94      	ldr	r2, [pc, #592]	@ (80015c4 <HAL_GPIO_Init+0x2a8>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d869      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001376:	4a94      	ldr	r2, [pc, #592]	@ (80015c8 <HAL_GPIO_Init+0x2ac>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d04c      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 800137c:	4a92      	ldr	r2, [pc, #584]	@ (80015c8 <HAL_GPIO_Init+0x2ac>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d863      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001382:	4a92      	ldr	r2, [pc, #584]	@ (80015cc <HAL_GPIO_Init+0x2b0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d046      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
 8001388:	4a90      	ldr	r2, [pc, #576]	@ (80015cc <HAL_GPIO_Init+0x2b0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d85d      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 800138e:	2b12      	cmp	r3, #18
 8001390:	d82a      	bhi.n	80013e8 <HAL_GPIO_Init+0xcc>
 8001392:	2b12      	cmp	r3, #18
 8001394:	d859      	bhi.n	800144a <HAL_GPIO_Init+0x12e>
 8001396:	a201      	add	r2, pc, #4	@ (adr r2, 800139c <HAL_GPIO_Init+0x80>)
 8001398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139c:	08001417 	.word	0x08001417
 80013a0:	080013f1 	.word	0x080013f1
 80013a4:	08001403 	.word	0x08001403
 80013a8:	08001445 	.word	0x08001445
 80013ac:	0800144b 	.word	0x0800144b
 80013b0:	0800144b 	.word	0x0800144b
 80013b4:	0800144b 	.word	0x0800144b
 80013b8:	0800144b 	.word	0x0800144b
 80013bc:	0800144b 	.word	0x0800144b
 80013c0:	0800144b 	.word	0x0800144b
 80013c4:	0800144b 	.word	0x0800144b
 80013c8:	0800144b 	.word	0x0800144b
 80013cc:	0800144b 	.word	0x0800144b
 80013d0:	0800144b 	.word	0x0800144b
 80013d4:	0800144b 	.word	0x0800144b
 80013d8:	0800144b 	.word	0x0800144b
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	080013f9 	.word	0x080013f9
 80013e4:	0800140d 	.word	0x0800140d
 80013e8:	4a79      	ldr	r2, [pc, #484]	@ (80015d0 <HAL_GPIO_Init+0x2b4>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d013      	beq.n	8001416 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013ee:	e02c      	b.n	800144a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	623b      	str	r3, [r7, #32]
          break;
 80013f6:	e029      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	3304      	adds	r3, #4
 80013fe:	623b      	str	r3, [r7, #32]
          break;
 8001400:	e024      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	3308      	adds	r3, #8
 8001408:	623b      	str	r3, [r7, #32]
          break;
 800140a:	e01f      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	330c      	adds	r3, #12
 8001412:	623b      	str	r3, [r7, #32]
          break;
 8001414:	e01a      	b.n	800144c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d102      	bne.n	8001424 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800141e:	2304      	movs	r3, #4
 8001420:	623b      	str	r3, [r7, #32]
          break;
 8001422:	e013      	b.n	800144c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d105      	bne.n	8001438 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800142c:	2308      	movs	r3, #8
 800142e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	611a      	str	r2, [r3, #16]
          break;
 8001436:	e009      	b.n	800144c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001438:	2308      	movs	r3, #8
 800143a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	69fa      	ldr	r2, [r7, #28]
 8001440:	615a      	str	r2, [r3, #20]
          break;
 8001442:	e003      	b.n	800144c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001444:	2300      	movs	r3, #0
 8001446:	623b      	str	r3, [r7, #32]
          break;
 8001448:	e000      	b.n	800144c <HAL_GPIO_Init+0x130>
          break;
 800144a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	2bff      	cmp	r3, #255	@ 0xff
 8001450:	d801      	bhi.n	8001456 <HAL_GPIO_Init+0x13a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	e001      	b.n	800145a <HAL_GPIO_Init+0x13e>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	2bff      	cmp	r3, #255	@ 0xff
 8001460:	d802      	bhi.n	8001468 <HAL_GPIO_Init+0x14c>
 8001462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	e002      	b.n	800146e <HAL_GPIO_Init+0x152>
 8001468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146a:	3b08      	subs	r3, #8
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	210f      	movs	r1, #15
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	401a      	ands	r2, r3
 8001480:	6a39      	ldr	r1, [r7, #32]
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	431a      	orrs	r2, r3
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	f000 80b1 	beq.w	80015fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800149c:	4b4d      	ldr	r3, [pc, #308]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	4a4c      	ldr	r2, [pc, #304]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 80014a2:	f043 0301 	orr.w	r3, r3, #1
 80014a6:	6193      	str	r3, [r2, #24]
 80014a8:	4b4a      	ldr	r3, [pc, #296]	@ (80015d4 <HAL_GPIO_Init+0x2b8>)
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	f003 0301 	and.w	r3, r3, #1
 80014b0:	60bb      	str	r3, [r7, #8]
 80014b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014b4:	4a48      	ldr	r2, [pc, #288]	@ (80015d8 <HAL_GPIO_Init+0x2bc>)
 80014b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b8:	089b      	lsrs	r3, r3, #2
 80014ba:	3302      	adds	r3, #2
 80014bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	009b      	lsls	r3, r3, #2
 80014ca:	220f      	movs	r2, #15
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43db      	mvns	r3, r3
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	4013      	ands	r3, r2
 80014d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4a40      	ldr	r2, [pc, #256]	@ (80015dc <HAL_GPIO_Init+0x2c0>)
 80014dc:	4293      	cmp	r3, r2
 80014de:	d013      	beq.n	8001508 <HAL_GPIO_Init+0x1ec>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a3f      	ldr	r2, [pc, #252]	@ (80015e0 <HAL_GPIO_Init+0x2c4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d00d      	beq.n	8001504 <HAL_GPIO_Init+0x1e8>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a3e      	ldr	r2, [pc, #248]	@ (80015e4 <HAL_GPIO_Init+0x2c8>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d007      	beq.n	8001500 <HAL_GPIO_Init+0x1e4>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a3d      	ldr	r2, [pc, #244]	@ (80015e8 <HAL_GPIO_Init+0x2cc>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d101      	bne.n	80014fc <HAL_GPIO_Init+0x1e0>
 80014f8:	2303      	movs	r3, #3
 80014fa:	e006      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 80014fc:	2304      	movs	r3, #4
 80014fe:	e004      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001500:	2302      	movs	r3, #2
 8001502:	e002      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_GPIO_Init+0x1ee>
 8001508:	2300      	movs	r3, #0
 800150a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800150c:	f002 0203 	and.w	r2, r2, #3
 8001510:	0092      	lsls	r2, r2, #2
 8001512:	4093      	lsls	r3, r2
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4313      	orrs	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800151a:	492f      	ldr	r1, [pc, #188]	@ (80015d8 <HAL_GPIO_Init+0x2bc>)
 800151c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151e:	089b      	lsrs	r3, r3, #2
 8001520:	3302      	adds	r3, #2
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d006      	beq.n	8001542 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001534:	4b2d      	ldr	r3, [pc, #180]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	492c      	ldr	r1, [pc, #176]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	4313      	orrs	r3, r2
 800153e:	608b      	str	r3, [r1, #8]
 8001540:	e006      	b.n	8001550 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001542:	4b2a      	ldr	r3, [pc, #168]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001544:	689a      	ldr	r2, [r3, #8]
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	43db      	mvns	r3, r3
 800154a:	4928      	ldr	r1, [pc, #160]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800154c:	4013      	ands	r3, r2
 800154e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800155c:	4b23      	ldr	r3, [pc, #140]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800155e:	68da      	ldr	r2, [r3, #12]
 8001560:	4922      	ldr	r1, [pc, #136]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	60cb      	str	r3, [r1, #12]
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800156a:	4b20      	ldr	r3, [pc, #128]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800156c:	68da      	ldr	r2, [r3, #12]
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	43db      	mvns	r3, r3
 8001572:	491e      	ldr	r1, [pc, #120]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001574:	4013      	ands	r3, r2
 8001576:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d006      	beq.n	8001592 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001584:	4b19      	ldr	r3, [pc, #100]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	4918      	ldr	r1, [pc, #96]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001592:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	43db      	mvns	r3, r3
 800159a:	4914      	ldr	r1, [pc, #80]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 800159c:	4013      	ands	r3, r2
 800159e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d021      	beq.n	80015f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015ac:	4b0f      	ldr	r3, [pc, #60]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	490e      	ldr	r1, [pc, #56]	@ (80015ec <HAL_GPIO_Init+0x2d0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
 80015b8:	e021      	b.n	80015fe <HAL_GPIO_Init+0x2e2>
 80015ba:	bf00      	nop
 80015bc:	10320000 	.word	0x10320000
 80015c0:	10310000 	.word	0x10310000
 80015c4:	10220000 	.word	0x10220000
 80015c8:	10210000 	.word	0x10210000
 80015cc:	10120000 	.word	0x10120000
 80015d0:	10110000 	.word	0x10110000
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010000 	.word	0x40010000
 80015dc:	40010800 	.word	0x40010800
 80015e0:	40010c00 	.word	0x40010c00
 80015e4:	40011000 	.word	0x40011000
 80015e8:	40011400 	.word	0x40011400
 80015ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <HAL_GPIO_Init+0x304>)
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	4909      	ldr	r1, [pc, #36]	@ (8001620 <HAL_GPIO_Init+0x304>)
 80015fa:	4013      	ands	r3, r2
 80015fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	3301      	adds	r3, #1
 8001602:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160a:	fa22 f303 	lsr.w	r3, r2, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	f47f ae8e 	bne.w	8001330 <HAL_GPIO_Init+0x14>
  }
}
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	372c      	adds	r7, #44	@ 0x2c
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	40010400 	.word	0x40010400

08001624 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001624:	b480      	push	{r7}
 8001626:	b085      	sub	sp, #20
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	460b      	mov	r3, r1
 800162e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	887b      	ldrh	r3, [r7, #2]
 8001636:	4013      	ands	r3, r2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d002      	beq.n	8001642 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
 8001640:	e001      	b.n	8001646 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001642:	2300      	movs	r3, #0
 8001644:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001646:	7bfb      	ldrb	r3, [r7, #15]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	460b      	mov	r3, r1
 800165c:	807b      	strh	r3, [r7, #2]
 800165e:	4613      	mov	r3, r2
 8001660:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001662:	787b      	ldrb	r3, [r7, #1]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d003      	beq.n	8001670 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001668:	887a      	ldrh	r2, [r7, #2]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800166e:	e003      	b.n	8001678 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001670:	887b      	ldrh	r3, [r7, #2]
 8001672:	041a      	lsls	r2, r3, #16
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	611a      	str	r2, [r3, #16]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr
	...

08001684 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800168e:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001690:	695a      	ldr	r2, [r3, #20]
 8001692:	88fb      	ldrh	r3, [r7, #6]
 8001694:	4013      	ands	r3, r2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d006      	beq.n	80016a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800169a:	4a05      	ldr	r2, [pc, #20]	@ (80016b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800169c:	88fb      	ldrh	r3, [r7, #6]
 800169e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f000 f806 	bl	80016b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40010400 	.word	0x40010400

080016b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d101      	bne.n	80016da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e12b      	b.n	8001932 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d106      	bne.n	80016f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f7ff f8ce 	bl	8000890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2224      	movs	r2, #36	@ 0x24
 80016f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f022 0201 	bic.w	r2, r2, #1
 800170a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800171a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800172a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800172c:	f001 f87a 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 8001730:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	4a81      	ldr	r2, [pc, #516]	@ (800193c <HAL_I2C_Init+0x274>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d807      	bhi.n	800174c <HAL_I2C_Init+0x84>
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	4a80      	ldr	r2, [pc, #512]	@ (8001940 <HAL_I2C_Init+0x278>)
 8001740:	4293      	cmp	r3, r2
 8001742:	bf94      	ite	ls
 8001744:	2301      	movls	r3, #1
 8001746:	2300      	movhi	r3, #0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	e006      	b.n	800175a <HAL_I2C_Init+0x92>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4a7d      	ldr	r2, [pc, #500]	@ (8001944 <HAL_I2C_Init+0x27c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	bf94      	ite	ls
 8001754:	2301      	movls	r3, #1
 8001756:	2300      	movhi	r3, #0
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e0e7      	b.n	8001932 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4a78      	ldr	r2, [pc, #480]	@ (8001948 <HAL_I2C_Init+0x280>)
 8001766:	fba2 2303 	umull	r2, r3, r2, r3
 800176a:	0c9b      	lsrs	r3, r3, #18
 800176c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	68ba      	ldr	r2, [r7, #8]
 800177e:	430a      	orrs	r2, r1
 8001780:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a6a      	ldr	r2, [pc, #424]	@ (800193c <HAL_I2C_Init+0x274>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d802      	bhi.n	800179c <HAL_I2C_Init+0xd4>
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	3301      	adds	r3, #1
 800179a:	e009      	b.n	80017b0 <HAL_I2C_Init+0xe8>
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80017a2:	fb02 f303 	mul.w	r3, r2, r3
 80017a6:	4a69      	ldr	r2, [pc, #420]	@ (800194c <HAL_I2C_Init+0x284>)
 80017a8:	fba2 2303 	umull	r2, r3, r2, r3
 80017ac:	099b      	lsrs	r3, r3, #6
 80017ae:	3301      	adds	r3, #1
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	430b      	orrs	r3, r1
 80017b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	69db      	ldr	r3, [r3, #28]
 80017be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80017c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	495c      	ldr	r1, [pc, #368]	@ (800193c <HAL_I2C_Init+0x274>)
 80017cc:	428b      	cmp	r3, r1
 80017ce:	d819      	bhi.n	8001804 <HAL_I2C_Init+0x13c>
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	1e59      	subs	r1, r3, #1
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	fbb1 f3f3 	udiv	r3, r1, r3
 80017de:	1c59      	adds	r1, r3, #1
 80017e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80017e4:	400b      	ands	r3, r1
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d00a      	beq.n	8001800 <HAL_I2C_Init+0x138>
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	1e59      	subs	r1, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80017f8:	3301      	adds	r3, #1
 80017fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017fe:	e051      	b.n	80018a4 <HAL_I2C_Init+0x1dc>
 8001800:	2304      	movs	r3, #4
 8001802:	e04f      	b.n	80018a4 <HAL_I2C_Init+0x1dc>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d111      	bne.n	8001830 <HAL_I2C_Init+0x168>
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	1e58      	subs	r0, r3, #1
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6859      	ldr	r1, [r3, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	440b      	add	r3, r1
 800181a:	fbb0 f3f3 	udiv	r3, r0, r3
 800181e:	3301      	adds	r3, #1
 8001820:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001824:	2b00      	cmp	r3, #0
 8001826:	bf0c      	ite	eq
 8001828:	2301      	moveq	r3, #1
 800182a:	2300      	movne	r3, #0
 800182c:	b2db      	uxtb	r3, r3
 800182e:	e012      	b.n	8001856 <HAL_I2C_Init+0x18e>
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	1e58      	subs	r0, r3, #1
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6859      	ldr	r1, [r3, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	440b      	add	r3, r1
 800183e:	0099      	lsls	r1, r3, #2
 8001840:	440b      	add	r3, r1
 8001842:	fbb0 f3f3 	udiv	r3, r0, r3
 8001846:	3301      	adds	r3, #1
 8001848:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800184c:	2b00      	cmp	r3, #0
 800184e:	bf0c      	ite	eq
 8001850:	2301      	moveq	r3, #1
 8001852:	2300      	movne	r3, #0
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_I2C_Init+0x196>
 800185a:	2301      	movs	r3, #1
 800185c:	e022      	b.n	80018a4 <HAL_I2C_Init+0x1dc>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10e      	bne.n	8001884 <HAL_I2C_Init+0x1bc>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	1e58      	subs	r0, r3, #1
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6859      	ldr	r1, [r3, #4]
 800186e:	460b      	mov	r3, r1
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	440b      	add	r3, r1
 8001874:	fbb0 f3f3 	udiv	r3, r0, r3
 8001878:	3301      	adds	r3, #1
 800187a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800187e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001882:	e00f      	b.n	80018a4 <HAL_I2C_Init+0x1dc>
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1e58      	subs	r0, r3, #1
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6859      	ldr	r1, [r3, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	0099      	lsls	r1, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	fbb0 f3f3 	udiv	r3, r0, r3
 800189a:	3301      	adds	r3, #1
 800189c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018a4:	6879      	ldr	r1, [r7, #4]
 80018a6:	6809      	ldr	r1, [r1, #0]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	69da      	ldr	r2, [r3, #28]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6a1b      	ldr	r3, [r3, #32]
 80018be:	431a      	orrs	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	430a      	orrs	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80018d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	6911      	ldr	r1, [r2, #16]
 80018da:	687a      	ldr	r2, [r7, #4]
 80018dc:	68d2      	ldr	r2, [r2, #12]
 80018de:	4311      	orrs	r1, r2
 80018e0:	687a      	ldr	r2, [r7, #4]
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	430b      	orrs	r3, r1
 80018e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	695a      	ldr	r2, [r3, #20]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	431a      	orrs	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	430a      	orrs	r2, r1
 8001902:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0201 	orr.w	r2, r2, #1
 8001912:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2220      	movs	r2, #32
 800191e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001930:	2300      	movs	r3, #0
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	000186a0 	.word	0x000186a0
 8001940:	001e847f 	.word	0x001e847f
 8001944:	003d08ff 	.word	0x003d08ff
 8001948:	431bde83 	.word	0x431bde83
 800194c:	10624dd3 	.word	0x10624dd3

08001950 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b088      	sub	sp, #32
 8001954:	af02      	add	r7, sp, #8
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	4608      	mov	r0, r1
 800195a:	4611      	mov	r1, r2
 800195c:	461a      	mov	r2, r3
 800195e:	4603      	mov	r3, r0
 8001960:	817b      	strh	r3, [r7, #10]
 8001962:	460b      	mov	r3, r1
 8001964:	813b      	strh	r3, [r7, #8]
 8001966:	4613      	mov	r3, r2
 8001968:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800196a:	f7ff fb9b 	bl	80010a4 <HAL_GetTick>
 800196e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b20      	cmp	r3, #32
 800197a:	f040 80d9 	bne.w	8001b30 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	2319      	movs	r3, #25
 8001984:	2201      	movs	r2, #1
 8001986:	496d      	ldr	r1, [pc, #436]	@ (8001b3c <HAL_I2C_Mem_Write+0x1ec>)
 8001988:	68f8      	ldr	r0, [r7, #12]
 800198a:	f000 f971 	bl	8001c70 <I2C_WaitOnFlagUntilTimeout>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001994:	2302      	movs	r3, #2
 8001996:	e0cc      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d101      	bne.n	80019a6 <HAL_I2C_Mem_Write+0x56>
 80019a2:	2302      	movs	r3, #2
 80019a4:	e0c5      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d007      	beq.n	80019cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f042 0201 	orr.w	r2, r2, #1
 80019ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80019da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2221      	movs	r2, #33	@ 0x21
 80019e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2240      	movs	r2, #64	@ 0x40
 80019e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2200      	movs	r2, #0
 80019f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	6a3a      	ldr	r2, [r7, #32]
 80019f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80019fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4a4d      	ldr	r2, [pc, #308]	@ (8001b40 <HAL_I2C_Mem_Write+0x1f0>)
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a0e:	88f8      	ldrh	r0, [r7, #6]
 8001a10:	893a      	ldrh	r2, [r7, #8]
 8001a12:	8979      	ldrh	r1, [r7, #10]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	68f8      	ldr	r0, [r7, #12]
 8001a20:	f000 f890 	bl	8001b44 <I2C_RequestMemoryWrite>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d052      	beq.n	8001ad0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e081      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a2e:	697a      	ldr	r2, [r7, #20]
 8001a30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f000 fa36 	bl	8001ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00d      	beq.n	8001a5a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	d107      	bne.n	8001a56 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a54:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e06b      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6a:	1c5a      	adds	r2, r3, #1
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	3b01      	subs	r3, #1
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	695b      	ldr	r3, [r3, #20]
 8001a90:	f003 0304 	and.w	r3, r3, #4
 8001a94:	2b04      	cmp	r3, #4
 8001a96:	d11b      	bne.n	8001ad0 <HAL_I2C_Mem_Write+0x180>
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d017      	beq.n	8001ad0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa4:	781a      	ldrb	r2, [r3, #0]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab0:	1c5a      	adds	r2, r3, #1
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001aba:	3b01      	subs	r3, #1
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1aa      	bne.n	8001a2e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ad8:	697a      	ldr	r2, [r7, #20]
 8001ada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001adc:	68f8      	ldr	r0, [r7, #12]
 8001ade:	f000 fa29 	bl	8001f34 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d00d      	beq.n	8001b04 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aec:	2b04      	cmp	r3, #4
 8001aee:	d107      	bne.n	8001b00 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001afe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e016      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2220      	movs	r2, #32
 8001b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	e000      	b.n	8001b32 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001b30:	2302      	movs	r3, #2
  }
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	00100002 	.word	0x00100002
 8001b40:	ffff0000 	.word	0xffff0000

08001b44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b088      	sub	sp, #32
 8001b48:	af02      	add	r7, sp, #8
 8001b4a:	60f8      	str	r0, [r7, #12]
 8001b4c:	4608      	mov	r0, r1
 8001b4e:	4611      	mov	r1, r2
 8001b50:	461a      	mov	r2, r3
 8001b52:	4603      	mov	r3, r0
 8001b54:	817b      	strh	r3, [r7, #10]
 8001b56:	460b      	mov	r3, r1
 8001b58:	813b      	strh	r3, [r7, #8]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001b6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001b7a:	68f8      	ldr	r0, [r7, #12]
 8001b7c:	f000 f878 	bl	8001c70 <I2C_WaitOnFlagUntilTimeout>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d00d      	beq.n	8001ba2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b94:	d103      	bne.n	8001b9e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e05f      	b.n	8001c62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ba2:	897b      	ldrh	r3, [r7, #10]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001bb0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb4:	6a3a      	ldr	r2, [r7, #32]
 8001bb6:	492d      	ldr	r1, [pc, #180]	@ (8001c6c <I2C_RequestMemoryWrite+0x128>)
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f000 f8d3 	bl	8001d64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e04c      	b.n	8001c62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	695b      	ldr	r3, [r3, #20]
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	699b      	ldr	r3, [r3, #24]
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001be0:	6a39      	ldr	r1, [r7, #32]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f95e 	bl	8001ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d00d      	beq.n	8001c0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d107      	bne.n	8001c06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e02b      	b.n	8001c62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d105      	bne.n	8001c1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c10:	893b      	ldrh	r3, [r7, #8]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	611a      	str	r2, [r3, #16]
 8001c1a:	e021      	b.n	8001c60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001c1c:	893b      	ldrh	r3, [r7, #8]
 8001c1e:	0a1b      	lsrs	r3, r3, #8
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	b2da      	uxtb	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2c:	6a39      	ldr	r1, [r7, #32]
 8001c2e:	68f8      	ldr	r0, [r7, #12]
 8001c30:	f000 f938 	bl	8001ea4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d00d      	beq.n	8001c56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d107      	bne.n	8001c52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e005      	b.n	8001c62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001c56:	893b      	ldrh	r3, [r7, #8]
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3718      	adds	r7, #24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	00010002 	.word	0x00010002

08001c70 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	603b      	str	r3, [r7, #0]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c80:	e048      	b.n	8001d14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c88:	d044      	beq.n	8001d14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c8a:	f7ff fa0b 	bl	80010a4 <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d302      	bcc.n	8001ca0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d139      	bne.n	8001d14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	0c1b      	lsrs	r3, r3, #16
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d10d      	bne.n	8001cc6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	695b      	ldr	r3, [r3, #20]
 8001cb0:	43da      	mvns	r2, r3
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	bf0c      	ite	eq
 8001cbc:	2301      	moveq	r3, #1
 8001cbe:	2300      	movne	r3, #0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	e00c      	b.n	8001ce0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	43da      	mvns	r2, r3
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	bf0c      	ite	eq
 8001cd8:	2301      	moveq	r3, #1
 8001cda:	2300      	movne	r3, #0
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d116      	bne.n	8001d14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	f043 0220 	orr.w	r2, r3, #32
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e023      	b.n	8001d5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	0c1b      	lsrs	r3, r3, #16
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d10d      	bne.n	8001d3a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	43da      	mvns	r2, r3
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	4013      	ands	r3, r2
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	bf0c      	ite	eq
 8001d30:	2301      	moveq	r3, #1
 8001d32:	2300      	movne	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	e00c      	b.n	8001d54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	43da      	mvns	r2, r3
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	4013      	ands	r3, r2
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	bf0c      	ite	eq
 8001d4c:	2301      	moveq	r3, #1
 8001d4e:	2300      	movne	r3, #0
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	461a      	mov	r2, r3
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d093      	beq.n	8001c82 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	60f8      	str	r0, [r7, #12]
 8001d6c:	60b9      	str	r1, [r7, #8]
 8001d6e:	607a      	str	r2, [r7, #4]
 8001d70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d72:	e071      	b.n	8001e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d82:	d123      	bne.n	8001dcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001d9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2200      	movs	r2, #0
 8001da2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2220      	movs	r2, #32
 8001da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	f043 0204 	orr.w	r2, r3, #4
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e067      	b.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd2:	d041      	beq.n	8001e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dd4:	f7ff f966 	bl	80010a4 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d302      	bcc.n	8001dea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d136      	bne.n	8001e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	0c1b      	lsrs	r3, r3, #16
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d10c      	bne.n	8001e0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	695b      	ldr	r3, [r3, #20]
 8001dfa:	43da      	mvns	r2, r3
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	bf14      	ite	ne
 8001e06:	2301      	movne	r3, #1
 8001e08:	2300      	moveq	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	e00b      	b.n	8001e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	43da      	mvns	r2, r3
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	bf14      	ite	ne
 8001e20:	2301      	movne	r3, #1
 8001e22:	2300      	moveq	r3, #0
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d016      	beq.n	8001e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2220      	movs	r2, #32
 8001e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e44:	f043 0220 	orr.w	r2, r3, #32
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e021      	b.n	8001e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	0c1b      	lsrs	r3, r3, #16
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d10c      	bne.n	8001e7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695b      	ldr	r3, [r3, #20]
 8001e68:	43da      	mvns	r2, r3
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	e00b      	b.n	8001e94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	43da      	mvns	r2, r3
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	4013      	ands	r3, r2
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bf14      	ite	ne
 8001e8e:	2301      	movne	r3, #1
 8001e90:	2300      	moveq	r3, #0
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	f47f af6d 	bne.w	8001d74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3710      	adds	r7, #16
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001eb0:	e034      	b.n	8001f1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 f886 	bl	8001fc4 <I2C_IsAcknowledgeFailed>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e034      	b.n	8001f2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec8:	d028      	beq.n	8001f1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eca:	f7ff f8eb 	bl	80010a4 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	68ba      	ldr	r2, [r7, #8]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d302      	bcc.n	8001ee0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d11d      	bne.n	8001f1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eea:	2b80      	cmp	r3, #128	@ 0x80
 8001eec:	d016      	beq.n	8001f1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2220      	movs	r2, #32
 8001ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	f043 0220 	orr.w	r2, r3, #32
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e007      	b.n	8001f2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f26:	2b80      	cmp	r3, #128	@ 0x80
 8001f28:	d1c3      	bne.n	8001eb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001f40:	e034      	b.n	8001fac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 f83e 	bl	8001fc4 <I2C_IsAcknowledgeFailed>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e034      	b.n	8001fbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f58:	d028      	beq.n	8001fac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f5a:	f7ff f8a3 	bl	80010a4 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	68ba      	ldr	r2, [r7, #8]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d302      	bcc.n	8001f70 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d11d      	bne.n	8001fac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	695b      	ldr	r3, [r3, #20]
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	2b04      	cmp	r3, #4
 8001f7c:	d016      	beq.n	8001fac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2220      	movs	r2, #32
 8001f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f98:	f043 0220 	orr.w	r2, r3, #32
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e007      	b.n	8001fbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	695b      	ldr	r3, [r3, #20]
 8001fb2:	f003 0304 	and.w	r3, r3, #4
 8001fb6:	2b04      	cmp	r3, #4
 8001fb8:	d1c3      	bne.n	8001f42 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fda:	d11b      	bne.n	8002014 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001fe4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2220      	movs	r2, #32
 8001ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002000:	f043 0204 	orr.w	r2, r3, #4
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e000      	b.n	8002016 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	370c      	adds	r7, #12
 800201a:	46bd      	mov	sp, r7
 800201c:	bc80      	pop	{r7}
 800201e:	4770      	bx	lr

08002020 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e272      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 8087 	beq.w	800214e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002040:	4b92      	ldr	r3, [pc, #584]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 030c 	and.w	r3, r3, #12
 8002048:	2b04      	cmp	r3, #4
 800204a:	d00c      	beq.n	8002066 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800204c:	4b8f      	ldr	r3, [pc, #572]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 030c 	and.w	r3, r3, #12
 8002054:	2b08      	cmp	r3, #8
 8002056:	d112      	bne.n	800207e <HAL_RCC_OscConfig+0x5e>
 8002058:	4b8c      	ldr	r3, [pc, #560]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002064:	d10b      	bne.n	800207e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002066:	4b89      	ldr	r3, [pc, #548]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d06c      	beq.n	800214c <HAL_RCC_OscConfig+0x12c>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d168      	bne.n	800214c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e24c      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002086:	d106      	bne.n	8002096 <HAL_RCC_OscConfig+0x76>
 8002088:	4b80      	ldr	r3, [pc, #512]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a7f      	ldr	r2, [pc, #508]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 800208e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002092:	6013      	str	r3, [r2, #0]
 8002094:	e02e      	b.n	80020f4 <HAL_RCC_OscConfig+0xd4>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10c      	bne.n	80020b8 <HAL_RCC_OscConfig+0x98>
 800209e:	4b7b      	ldr	r3, [pc, #492]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a7a      	ldr	r2, [pc, #488]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	4b78      	ldr	r3, [pc, #480]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a77      	ldr	r2, [pc, #476]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	e01d      	b.n	80020f4 <HAL_RCC_OscConfig+0xd4>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020c0:	d10c      	bne.n	80020dc <HAL_RCC_OscConfig+0xbc>
 80020c2:	4b72      	ldr	r3, [pc, #456]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a71      	ldr	r2, [pc, #452]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020cc:	6013      	str	r3, [r2, #0]
 80020ce:	4b6f      	ldr	r3, [pc, #444]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a6e      	ldr	r2, [pc, #440]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	e00b      	b.n	80020f4 <HAL_RCC_OscConfig+0xd4>
 80020dc:	4b6b      	ldr	r3, [pc, #428]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a6a      	ldr	r2, [pc, #424]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	4b68      	ldr	r3, [pc, #416]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a67      	ldr	r2, [pc, #412]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80020ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d013      	beq.n	8002124 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fc:	f7fe ffd2 	bl	80010a4 <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	e008      	b.n	8002116 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002104:	f7fe ffce 	bl	80010a4 <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	2b64      	cmp	r3, #100	@ 0x64
 8002110:	d901      	bls.n	8002116 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e200      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002116:	4b5d      	ldr	r3, [pc, #372]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d0f0      	beq.n	8002104 <HAL_RCC_OscConfig+0xe4>
 8002122:	e014      	b.n	800214e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002124:	f7fe ffbe 	bl	80010a4 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800212c:	f7fe ffba 	bl	80010a4 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b64      	cmp	r3, #100	@ 0x64
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e1ec      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800213e:	4b53      	ldr	r3, [pc, #332]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x10c>
 800214a:	e000      	b.n	800214e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800214c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d063      	beq.n	8002222 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800215a:	4b4c      	ldr	r3, [pc, #304]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 030c 	and.w	r3, r3, #12
 8002162:	2b00      	cmp	r3, #0
 8002164:	d00b      	beq.n	800217e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002166:	4b49      	ldr	r3, [pc, #292]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b08      	cmp	r3, #8
 8002170:	d11c      	bne.n	80021ac <HAL_RCC_OscConfig+0x18c>
 8002172:	4b46      	ldr	r3, [pc, #280]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d116      	bne.n	80021ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800217e:	4b43      	ldr	r3, [pc, #268]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	2b00      	cmp	r3, #0
 8002188:	d005      	beq.n	8002196 <HAL_RCC_OscConfig+0x176>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	2b01      	cmp	r3, #1
 8002190:	d001      	beq.n	8002196 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e1c0      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002196:	4b3d      	ldr	r3, [pc, #244]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	4939      	ldr	r1, [pc, #228]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021aa:	e03a      	b.n	8002222 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	691b      	ldr	r3, [r3, #16]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d020      	beq.n	80021f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021b4:	4b36      	ldr	r3, [pc, #216]	@ (8002290 <HAL_RCC_OscConfig+0x270>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7fe ff73 	bl	80010a4 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c2:	f7fe ff6f 	bl	80010a4 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e1a1      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d4:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0f0      	beq.n	80021c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e0:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	00db      	lsls	r3, r3, #3
 80021ee:	4927      	ldr	r1, [pc, #156]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	600b      	str	r3, [r1, #0]
 80021f4:	e015      	b.n	8002222 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021f6:	4b26      	ldr	r3, [pc, #152]	@ (8002290 <HAL_RCC_OscConfig+0x270>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fc:	f7fe ff52 	bl	80010a4 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002204:	f7fe ff4e 	bl	80010a4 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b02      	cmp	r3, #2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e180      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002216:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d1f0      	bne.n	8002204 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b00      	cmp	r3, #0
 800222c:	d03a      	beq.n	80022a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d019      	beq.n	800226a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002236:	4b17      	ldr	r3, [pc, #92]	@ (8002294 <HAL_RCC_OscConfig+0x274>)
 8002238:	2201      	movs	r2, #1
 800223a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223c:	f7fe ff32 	bl	80010a4 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002244:	f7fe ff2e 	bl	80010a4 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b02      	cmp	r3, #2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e160      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002256:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HAL_RCC_OscConfig+0x26c>)
 8002258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d0f0      	beq.n	8002244 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002262:	2001      	movs	r0, #1
 8002264:	f000 fb06 	bl	8002874 <RCC_Delay>
 8002268:	e01c      	b.n	80022a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_RCC_OscConfig+0x274>)
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002270:	f7fe ff18 	bl	80010a4 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002276:	e00f      	b.n	8002298 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002278:	f7fe ff14 	bl	80010a4 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d908      	bls.n	8002298 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e146      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
 800228a:	bf00      	nop
 800228c:	40021000 	.word	0x40021000
 8002290:	42420000 	.word	0x42420000
 8002294:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002298:	4b92      	ldr	r3, [pc, #584]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1e9      	bne.n	8002278 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0304 	and.w	r3, r3, #4
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 80a6 	beq.w	80023fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022b6:	4b8b      	ldr	r3, [pc, #556]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10d      	bne.n	80022de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c2:	4b88      	ldr	r3, [pc, #544]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	4a87      	ldr	r2, [pc, #540]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022cc:	61d3      	str	r3, [r2, #28]
 80022ce:	4b85      	ldr	r3, [pc, #532]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d6:	60bb      	str	r3, [r7, #8]
 80022d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022da:	2301      	movs	r3, #1
 80022dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022de:	4b82      	ldr	r3, [pc, #520]	@ (80024e8 <HAL_RCC_OscConfig+0x4c8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d118      	bne.n	800231c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ea:	4b7f      	ldr	r3, [pc, #508]	@ (80024e8 <HAL_RCC_OscConfig+0x4c8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a7e      	ldr	r2, [pc, #504]	@ (80024e8 <HAL_RCC_OscConfig+0x4c8>)
 80022f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022f6:	f7fe fed5 	bl	80010a4 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fe:	f7fe fed1 	bl	80010a4 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b64      	cmp	r3, #100	@ 0x64
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e103      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002310:	4b75      	ldr	r3, [pc, #468]	@ (80024e8 <HAL_RCC_OscConfig+0x4c8>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d106      	bne.n	8002332 <HAL_RCC_OscConfig+0x312>
 8002324:	4b6f      	ldr	r3, [pc, #444]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	4a6e      	ldr	r2, [pc, #440]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800232a:	f043 0301 	orr.w	r3, r3, #1
 800232e:	6213      	str	r3, [r2, #32]
 8002330:	e02d      	b.n	800238e <HAL_RCC_OscConfig+0x36e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d10c      	bne.n	8002354 <HAL_RCC_OscConfig+0x334>
 800233a:	4b6a      	ldr	r3, [pc, #424]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	4a69      	ldr	r2, [pc, #420]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	6213      	str	r3, [r2, #32]
 8002346:	4b67      	ldr	r3, [pc, #412]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002348:	6a1b      	ldr	r3, [r3, #32]
 800234a:	4a66      	ldr	r2, [pc, #408]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	f023 0304 	bic.w	r3, r3, #4
 8002350:	6213      	str	r3, [r2, #32]
 8002352:	e01c      	b.n	800238e <HAL_RCC_OscConfig+0x36e>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	2b05      	cmp	r3, #5
 800235a:	d10c      	bne.n	8002376 <HAL_RCC_OscConfig+0x356>
 800235c:	4b61      	ldr	r3, [pc, #388]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	4a60      	ldr	r2, [pc, #384]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6213      	str	r3, [r2, #32]
 8002368:	4b5e      	ldr	r3, [pc, #376]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a5d      	ldr	r2, [pc, #372]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	e00b      	b.n	800238e <HAL_RCC_OscConfig+0x36e>
 8002376:	4b5b      	ldr	r3, [pc, #364]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	4a5a      	ldr	r2, [pc, #360]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800237c:	f023 0301 	bic.w	r3, r3, #1
 8002380:	6213      	str	r3, [r2, #32]
 8002382:	4b58      	ldr	r3, [pc, #352]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002384:	6a1b      	ldr	r3, [r3, #32]
 8002386:	4a57      	ldr	r2, [pc, #348]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	f023 0304 	bic.w	r3, r3, #4
 800238c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d015      	beq.n	80023c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002396:	f7fe fe85 	bl	80010a4 <HAL_GetTick>
 800239a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239c:	e00a      	b.n	80023b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239e:	f7fe fe81 	bl	80010a4 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e0b1      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023b4:	4b4b      	ldr	r3, [pc, #300]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0ee      	beq.n	800239e <HAL_RCC_OscConfig+0x37e>
 80023c0:	e014      	b.n	80023ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c2:	f7fe fe6f 	bl	80010a4 <HAL_GetTick>
 80023c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c8:	e00a      	b.n	80023e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ca:	f7fe fe6b 	bl	80010a4 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d8:	4293      	cmp	r3, r2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e09b      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023e0:	4b40      	ldr	r3, [pc, #256]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80023e2:	6a1b      	ldr	r3, [r3, #32]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1ee      	bne.n	80023ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023ec:	7dfb      	ldrb	r3, [r7, #23]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d105      	bne.n	80023fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f2:	4b3c      	ldr	r3, [pc, #240]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a3b      	ldr	r2, [pc, #236]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80023f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 8087 	beq.w	8002516 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002408:	4b36      	ldr	r3, [pc, #216]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 030c 	and.w	r3, r3, #12
 8002410:	2b08      	cmp	r3, #8
 8002412:	d061      	beq.n	80024d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	2b02      	cmp	r3, #2
 800241a:	d146      	bne.n	80024aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800241c:	4b33      	ldr	r3, [pc, #204]	@ (80024ec <HAL_RCC_OscConfig+0x4cc>)
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002422:	f7fe fe3f 	bl	80010a4 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800242a:	f7fe fe3b 	bl	80010a4 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e06d      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243c:	4b29      	ldr	r3, [pc, #164]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f0      	bne.n	800242a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002450:	d108      	bne.n	8002464 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002452:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	4921      	ldr	r1, [pc, #132]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002460:	4313      	orrs	r3, r2
 8002462:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002464:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a19      	ldr	r1, [r3, #32]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002474:	430b      	orrs	r3, r1
 8002476:	491b      	ldr	r1, [pc, #108]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	4313      	orrs	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800247c:	4b1b      	ldr	r3, [pc, #108]	@ (80024ec <HAL_RCC_OscConfig+0x4cc>)
 800247e:	2201      	movs	r2, #1
 8002480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002482:	f7fe fe0f 	bl	80010a4 <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800248a:	f7fe fe0b 	bl	80010a4 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e03d      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800249c:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d0f0      	beq.n	800248a <HAL_RCC_OscConfig+0x46a>
 80024a8:	e035      	b.n	8002516 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024aa:	4b10      	ldr	r3, [pc, #64]	@ (80024ec <HAL_RCC_OscConfig+0x4cc>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b0:	f7fe fdf8 	bl	80010a4 <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024b6:	e008      	b.n	80024ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b8:	f7fe fdf4 	bl	80010a4 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d901      	bls.n	80024ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e026      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_RCC_OscConfig+0x4c4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f0      	bne.n	80024b8 <HAL_RCC_OscConfig+0x498>
 80024d6:	e01e      	b.n	8002516 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e019      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
 80024e4:	40021000 	.word	0x40021000
 80024e8:	40007000 	.word	0x40007000
 80024ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002520 <HAL_RCC_OscConfig+0x500>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	429a      	cmp	r2, r3
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800250e:	429a      	cmp	r2, r3
 8002510:	d001      	beq.n	8002516 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e000      	b.n	8002518 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	3718      	adds	r7, #24
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40021000 	.word	0x40021000

08002524 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d101      	bne.n	8002538 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e0d0      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002538:	4b6a      	ldr	r3, [pc, #424]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	683a      	ldr	r2, [r7, #0]
 8002542:	429a      	cmp	r2, r3
 8002544:	d910      	bls.n	8002568 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002546:	4b67      	ldr	r3, [pc, #412]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f023 0207 	bic.w	r2, r3, #7
 800254e:	4965      	ldr	r1, [pc, #404]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	4313      	orrs	r3, r2
 8002554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002556:	4b63      	ldr	r3, [pc, #396]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	429a      	cmp	r2, r3
 8002562:	d001      	beq.n	8002568 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0b8      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d020      	beq.n	80025b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0304 	and.w	r3, r3, #4
 800257c:	2b00      	cmp	r3, #0
 800257e:	d005      	beq.n	800258c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002580:	4b59      	ldr	r3, [pc, #356]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	4a58      	ldr	r2, [pc, #352]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002586:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800258a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0308 	and.w	r3, r3, #8
 8002594:	2b00      	cmp	r3, #0
 8002596:	d005      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002598:	4b53      	ldr	r3, [pc, #332]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4a52      	ldr	r2, [pc, #328]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80025a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025a4:	4b50      	ldr	r3, [pc, #320]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	494d      	ldr	r1, [pc, #308]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d040      	beq.n	8002644 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d107      	bne.n	80025da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ca:	4b47      	ldr	r3, [pc, #284]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d115      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e07f      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d107      	bne.n	80025f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e2:	4b41      	ldr	r3, [pc, #260]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d109      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e073      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f2:	4b3d      	ldr	r3, [pc, #244]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e06b      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002602:	4b39      	ldr	r3, [pc, #228]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f023 0203 	bic.w	r2, r3, #3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4936      	ldr	r1, [pc, #216]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	4313      	orrs	r3, r2
 8002612:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002614:	f7fe fd46 	bl	80010a4 <HAL_GetTick>
 8002618:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800261a:	e00a      	b.n	8002632 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800261c:	f7fe fd42 	bl	80010a4 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800262a:	4293      	cmp	r3, r2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e053      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002632:	4b2d      	ldr	r3, [pc, #180]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f003 020c 	and.w	r2, r3, #12
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	429a      	cmp	r2, r3
 8002642:	d1eb      	bne.n	800261c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002644:	4b27      	ldr	r3, [pc, #156]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d210      	bcs.n	8002674 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002652:	4b24      	ldr	r3, [pc, #144]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 0207 	bic.w	r2, r3, #7
 800265a:	4922      	ldr	r1, [pc, #136]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	4313      	orrs	r3, r2
 8002660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002662:	4b20      	ldr	r3, [pc, #128]	@ (80026e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	429a      	cmp	r2, r3
 800266e:	d001      	beq.n	8002674 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e032      	b.n	80026da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	d008      	beq.n	8002692 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002680:	4b19      	ldr	r3, [pc, #100]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	4916      	ldr	r1, [pc, #88]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 800268e:	4313      	orrs	r3, r2
 8002690:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d009      	beq.n	80026b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800269e:	4b12      	ldr	r3, [pc, #72]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	490e      	ldr	r1, [pc, #56]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026b2:	f000 f859 	bl	8002768 <HAL_RCC_GetSysClockFreq>
 80026b6:	4602      	mov	r2, r0
 80026b8:	4b0b      	ldr	r3, [pc, #44]	@ (80026e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	490a      	ldr	r1, [pc, #40]	@ (80026ec <HAL_RCC_ClockConfig+0x1c8>)
 80026c4:	5ccb      	ldrb	r3, [r1, r3]
 80026c6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ca:	4a09      	ldr	r2, [pc, #36]	@ (80026f0 <HAL_RCC_ClockConfig+0x1cc>)
 80026cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026ce:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <HAL_RCC_ClockConfig+0x1d0>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fe fca4 	bl	8001020 <HAL_InitTick>

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3710      	adds	r7, #16
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40022000 	.word	0x40022000
 80026e8:	40021000 	.word	0x40021000
 80026ec:	08003f88 	.word	0x08003f88
 80026f0:	20000000 	.word	0x20000000
 80026f4:	20000004 	.word	0x20000004

080026f8 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	@ 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8002704:	f107 0318 	add.w	r3, r7, #24
 8002708:	2200      	movs	r2, #0
 800270a:	601a      	str	r2, [r3, #0]
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	609a      	str	r2, [r3, #8]
 8002710:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8002712:	2302      	movs	r3, #2
 8002714:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002716:	2303      	movs	r3, #3
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio.Pull      = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 800271e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002722:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8002724:	4b0e      	ldr	r3, [pc, #56]	@ (8002760 <HAL_RCC_MCOConfig+0x68>)
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	4a0d      	ldr	r2, [pc, #52]	@ (8002760 <HAL_RCC_MCOConfig+0x68>)
 800272a:	f043 0304 	orr.w	r3, r3, #4
 800272e:	6193      	str	r3, [r2, #24]
 8002730:	4b0b      	ldr	r3, [pc, #44]	@ (8002760 <HAL_RCC_MCOConfig+0x68>)
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 800273c:	f107 0318 	add.w	r3, r7, #24
 8002740:	4619      	mov	r1, r3
 8002742:	4808      	ldr	r0, [pc, #32]	@ (8002764 <HAL_RCC_MCOConfig+0x6c>)
 8002744:	f7fe fdea 	bl	800131c <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <HAL_RCC_MCOConfig+0x68>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8002750:	4903      	ldr	r1, [pc, #12]	@ (8002760 <HAL_RCC_MCOConfig+0x68>)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	4313      	orrs	r3, r2
 8002756:	604b      	str	r3, [r1, #4]
}
 8002758:	bf00      	nop
 800275a:	3728      	adds	r7, #40	@ 0x28
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	40021000 	.word	0x40021000
 8002764:	40010800 	.word	0x40010800

08002768 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	2300      	movs	r3, #0
 8002778:	617b      	str	r3, [r7, #20]
 800277a:	2300      	movs	r3, #0
 800277c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002782:	4b1e      	ldr	r3, [pc, #120]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x94>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	f003 030c 	and.w	r3, r3, #12
 800278e:	2b04      	cmp	r3, #4
 8002790:	d002      	beq.n	8002798 <HAL_RCC_GetSysClockFreq+0x30>
 8002792:	2b08      	cmp	r3, #8
 8002794:	d003      	beq.n	800279e <HAL_RCC_GetSysClockFreq+0x36>
 8002796:	e027      	b.n	80027e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002798:	4b19      	ldr	r3, [pc, #100]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x98>)
 800279a:	613b      	str	r3, [r7, #16]
      break;
 800279c:	e027      	b.n	80027ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	0c9b      	lsrs	r3, r3, #18
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	4a17      	ldr	r2, [pc, #92]	@ (8002804 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027a8:	5cd3      	ldrb	r3, [r2, r3]
 80027aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d010      	beq.n	80027d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80027b6:	4b11      	ldr	r3, [pc, #68]	@ (80027fc <HAL_RCC_GetSysClockFreq+0x94>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	0c5b      	lsrs	r3, r3, #17
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027c2:	5cd3      	ldrb	r3, [r2, r3]
 80027c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ca:	fb03 f202 	mul.w	r2, r3, r2
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	e004      	b.n	80027e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a0c      	ldr	r2, [pc, #48]	@ (800280c <HAL_RCC_GetSysClockFreq+0xa4>)
 80027dc:	fb02 f303 	mul.w	r3, r2, r3
 80027e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	613b      	str	r3, [r7, #16]
      break;
 80027e6:	e002      	b.n	80027ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ea:	613b      	str	r3, [r7, #16]
      break;
 80027ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027ee:	693b      	ldr	r3, [r7, #16]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	371c      	adds	r7, #28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40021000 	.word	0x40021000
 8002800:	007a1200 	.word	0x007a1200
 8002804:	08005a70 	.word	0x08005a70
 8002808:	08005a80 	.word	0x08005a80
 800280c:	003d0900 	.word	0x003d0900

08002810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002814:	4b02      	ldr	r3, [pc, #8]	@ (8002820 <HAL_RCC_GetHCLKFreq+0x10>)
 8002816:	681b      	ldr	r3, [r3, #0]
}
 8002818:	4618      	mov	r0, r3
 800281a:	46bd      	mov	sp, r7
 800281c:	bc80      	pop	{r7}
 800281e:	4770      	bx	lr
 8002820:	20000000 	.word	0x20000000

08002824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002828:	f7ff fff2 	bl	8002810 <HAL_RCC_GetHCLKFreq>
 800282c:	4602      	mov	r2, r0
 800282e:	4b05      	ldr	r3, [pc, #20]	@ (8002844 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	0a1b      	lsrs	r3, r3, #8
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	4903      	ldr	r1, [pc, #12]	@ (8002848 <HAL_RCC_GetPCLK1Freq+0x24>)
 800283a:	5ccb      	ldrb	r3, [r1, r3]
 800283c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002840:	4618      	mov	r0, r3
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021000 	.word	0x40021000
 8002848:	08003f98 	.word	0x08003f98

0800284c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002850:	f7ff ffde 	bl	8002810 <HAL_RCC_GetHCLKFreq>
 8002854:	4602      	mov	r2, r0
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	0adb      	lsrs	r3, r3, #11
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	4903      	ldr	r1, [pc, #12]	@ (8002870 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002862:	5ccb      	ldrb	r3, [r1, r3]
 8002864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002868:	4618      	mov	r0, r3
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021000 	.word	0x40021000
 8002870:	08003f98 	.word	0x08003f98

08002874 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800287c:	4b0a      	ldr	r3, [pc, #40]	@ (80028a8 <RCC_Delay+0x34>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a0a      	ldr	r2, [pc, #40]	@ (80028ac <RCC_Delay+0x38>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	0a5b      	lsrs	r3, r3, #9
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	fb02 f303 	mul.w	r3, r2, r3
 800288e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002890:	bf00      	nop
  }
  while (Delay --);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1e5a      	subs	r2, r3, #1
 8002896:	60fa      	str	r2, [r7, #12]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1f9      	bne.n	8002890 <RCC_Delay+0x1c>
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	20000000 	.word	0x20000000
 80028ac:	10624dd3 	.word	0x10624dd3

080028b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d101      	bne.n	80028c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e042      	b.n	8002948 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe f818 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2224      	movs	r2, #36	@ 0x24
 80028e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80028f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f971 	bl	8002bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002908:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695a      	ldr	r2, [r3, #20]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002918:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68da      	ldr	r2, [r3, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002928:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2220      	movs	r2, #32
 8002934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2220      	movs	r2, #32
 800293c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	@ 0x28
 8002954:	af02      	add	r7, sp, #8
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	4613      	mov	r3, r2
 800295e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b20      	cmp	r3, #32
 800296e:	d175      	bne.n	8002a5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d002      	beq.n	800297c <HAL_UART_Transmit+0x2c>
 8002976:	88fb      	ldrh	r3, [r7, #6]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e06e      	b.n	8002a5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2221      	movs	r2, #33	@ 0x21
 800298a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800298e:	f7fe fb89 	bl	80010a4 <HAL_GetTick>
 8002992:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	88fa      	ldrh	r2, [r7, #6]
 8002998:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	88fa      	ldrh	r2, [r7, #6]
 800299e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029a8:	d108      	bne.n	80029bc <HAL_UART_Transmit+0x6c>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d104      	bne.n	80029bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	e003      	b.n	80029c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80029c4:	e02e      	b.n	8002a24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	2200      	movs	r2, #0
 80029ce:	2180      	movs	r1, #128	@ 0x80
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f848 	bl	8002a66 <UART_WaitOnFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d005      	beq.n	80029e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2220      	movs	r2, #32
 80029e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e03a      	b.n	8002a5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10b      	bne.n	8002a06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	461a      	mov	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	3302      	adds	r3, #2
 8002a02:	61bb      	str	r3, [r7, #24]
 8002a04:	e007      	b.n	8002a16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	781a      	ldrb	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	3301      	adds	r3, #1
 8002a14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	3b01      	subs	r3, #1
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1cb      	bne.n	80029c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2200      	movs	r2, #0
 8002a36:	2140      	movs	r1, #64	@ 0x40
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f814 	bl	8002a66 <UART_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2220      	movs	r2, #32
 8002a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e006      	b.n	8002a5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e000      	b.n	8002a5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002a5c:	2302      	movs	r3, #2
  }
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3720      	adds	r7, #32
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b086      	sub	sp, #24
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	603b      	str	r3, [r7, #0]
 8002a72:	4613      	mov	r3, r2
 8002a74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a76:	e03b      	b.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a78:	6a3b      	ldr	r3, [r7, #32]
 8002a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7e:	d037      	beq.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a80:	f7fe fb10 	bl	80010a4 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	6a3a      	ldr	r2, [r7, #32]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d302      	bcc.n	8002a96 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e03a      	b.n	8002b10 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d023      	beq.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b80      	cmp	r3, #128	@ 0x80
 8002aac:	d020      	beq.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b40      	cmp	r3, #64	@ 0x40
 8002ab2:	d01d      	beq.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0308 	and.w	r3, r3, #8
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d116      	bne.n	8002af0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 f81d 	bl	8002b18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2208      	movs	r2, #8
 8002ae2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e00f      	b.n	8002b10 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	4013      	ands	r3, r2
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	bf0c      	ite	eq
 8002b00:	2301      	moveq	r3, #1
 8002b02:	2300      	movne	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	461a      	mov	r2, r3
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d0b4      	beq.n	8002a78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b095      	sub	sp, #84	@ 0x54
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b2a:	e853 3f00 	ldrex	r3, [r3]
 8002b2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	330c      	adds	r3, #12
 8002b3e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b40:	643a      	str	r2, [r7, #64]	@ 0x40
 8002b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002b46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b48:	e841 2300 	strex	r3, r2, [r1]
 8002b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1e5      	bne.n	8002b20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3314      	adds	r3, #20
 8002b5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b5c:	6a3b      	ldr	r3, [r7, #32]
 8002b5e:	e853 3f00 	ldrex	r3, [r3]
 8002b62:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f023 0301 	bic.w	r3, r3, #1
 8002b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	3314      	adds	r3, #20
 8002b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b7c:	e841 2300 	strex	r3, r2, [r1]
 8002b80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1e5      	bne.n	8002b54 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d119      	bne.n	8002bc4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	330c      	adds	r3, #12
 8002b96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	e853 3f00 	ldrex	r3, [r3]
 8002b9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	f023 0310 	bic.w	r3, r3, #16
 8002ba6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	330c      	adds	r3, #12
 8002bae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bb0:	61ba      	str	r2, [r7, #24]
 8002bb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bb4:	6979      	ldr	r1, [r7, #20]
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	e841 2300 	strex	r3, r2, [r1]
 8002bbc:	613b      	str	r3, [r7, #16]
   return(result);
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1e5      	bne.n	8002b90 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002bd2:	bf00      	nop
 8002bd4:	3754      	adds	r7, #84	@ 0x54
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr

08002bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	691b      	ldr	r3, [r3, #16]
 8002c02:	431a      	orrs	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002c16:	f023 030c 	bic.w	r3, r3, #12
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	68b9      	ldr	r1, [r7, #8]
 8002c20:	430b      	orrs	r3, r1
 8002c22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	699a      	ldr	r2, [r3, #24]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a2c      	ldr	r2, [pc, #176]	@ (8002cf0 <UART_SetConfig+0x114>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d103      	bne.n	8002c4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c44:	f7ff fe02 	bl	800284c <HAL_RCC_GetPCLK2Freq>
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	e002      	b.n	8002c52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c4c:	f7ff fdea 	bl	8002824 <HAL_RCC_GetPCLK1Freq>
 8002c50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c52:	68fa      	ldr	r2, [r7, #12]
 8002c54:	4613      	mov	r3, r2
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	4413      	add	r3, r2
 8002c5a:	009a      	lsls	r2, r3, #2
 8002c5c:	441a      	add	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	4a22      	ldr	r2, [pc, #136]	@ (8002cf4 <UART_SetConfig+0x118>)
 8002c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c6e:	095b      	lsrs	r3, r3, #5
 8002c70:	0119      	lsls	r1, r3, #4
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	009a      	lsls	r2, r3, #2
 8002c7c:	441a      	add	r2, r3
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c88:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf4 <UART_SetConfig+0x118>)
 8002c8a:	fba3 0302 	umull	r0, r3, r3, r2
 8002c8e:	095b      	lsrs	r3, r3, #5
 8002c90:	2064      	movs	r0, #100	@ 0x64
 8002c92:	fb00 f303 	mul.w	r3, r0, r3
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	3332      	adds	r3, #50	@ 0x32
 8002c9c:	4a15      	ldr	r2, [pc, #84]	@ (8002cf4 <UART_SetConfig+0x118>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ca8:	4419      	add	r1, r3
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	4613      	mov	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4413      	add	r3, r2
 8002cb2:	009a      	lsls	r2, r3, #2
 8002cb4:	441a      	add	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <UART_SetConfig+0x118>)
 8002cc2:	fba3 0302 	umull	r0, r3, r3, r2
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	2064      	movs	r0, #100	@ 0x64
 8002cca:	fb00 f303 	mul.w	r3, r0, r3
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	3332      	adds	r3, #50	@ 0x32
 8002cd4:	4a07      	ldr	r2, [pc, #28]	@ (8002cf4 <UART_SetConfig+0x118>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	f003 020f 	and.w	r2, r3, #15
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	440a      	add	r2, r1
 8002ce6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002ce8:	bf00      	nop
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40013800 	.word	0x40013800
 8002cf4:	51eb851f 	.word	0x51eb851f

08002cf8 <std>:
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	b510      	push	{r4, lr}
 8002cfc:	4604      	mov	r4, r0
 8002cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8002d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d06:	6083      	str	r3, [r0, #8]
 8002d08:	8181      	strh	r1, [r0, #12]
 8002d0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002d0c:	81c2      	strh	r2, [r0, #14]
 8002d0e:	6183      	str	r3, [r0, #24]
 8002d10:	4619      	mov	r1, r3
 8002d12:	2208      	movs	r2, #8
 8002d14:	305c      	adds	r0, #92	@ 0x5c
 8002d16:	f000 f928 	bl	8002f6a <memset>
 8002d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <std+0x58>)
 8002d1c:	6224      	str	r4, [r4, #32]
 8002d1e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002d20:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <std+0x5c>)
 8002d22:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002d24:	4b0c      	ldr	r3, [pc, #48]	@ (8002d58 <std+0x60>)
 8002d26:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002d28:	4b0c      	ldr	r3, [pc, #48]	@ (8002d5c <std+0x64>)
 8002d2a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d60 <std+0x68>)
 8002d2e:	429c      	cmp	r4, r3
 8002d30:	d006      	beq.n	8002d40 <std+0x48>
 8002d32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002d36:	4294      	cmp	r4, r2
 8002d38:	d002      	beq.n	8002d40 <std+0x48>
 8002d3a:	33d0      	adds	r3, #208	@ 0xd0
 8002d3c:	429c      	cmp	r4, r3
 8002d3e:	d105      	bne.n	8002d4c <std+0x54>
 8002d40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d48:	f000 b988 	b.w	800305c <__retarget_lock_init_recursive>
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	bf00      	nop
 8002d50:	08002ee5 	.word	0x08002ee5
 8002d54:	08002f07 	.word	0x08002f07
 8002d58:	08002f3f 	.word	0x08002f3f
 8002d5c:	08002f63 	.word	0x08002f63
 8002d60:	20000530 	.word	0x20000530

08002d64 <stdio_exit_handler>:
 8002d64:	4a02      	ldr	r2, [pc, #8]	@ (8002d70 <stdio_exit_handler+0xc>)
 8002d66:	4903      	ldr	r1, [pc, #12]	@ (8002d74 <stdio_exit_handler+0x10>)
 8002d68:	4803      	ldr	r0, [pc, #12]	@ (8002d78 <stdio_exit_handler+0x14>)
 8002d6a:	f000 b869 	b.w	8002e40 <_fwalk_sglue>
 8002d6e:	bf00      	nop
 8002d70:	2000000c 	.word	0x2000000c
 8002d74:	08003bbd 	.word	0x08003bbd
 8002d78:	2000001c 	.word	0x2000001c

08002d7c <cleanup_stdio>:
 8002d7c:	6841      	ldr	r1, [r0, #4]
 8002d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002db0 <cleanup_stdio+0x34>)
 8002d80:	b510      	push	{r4, lr}
 8002d82:	4299      	cmp	r1, r3
 8002d84:	4604      	mov	r4, r0
 8002d86:	d001      	beq.n	8002d8c <cleanup_stdio+0x10>
 8002d88:	f000 ff18 	bl	8003bbc <_fflush_r>
 8002d8c:	68a1      	ldr	r1, [r4, #8]
 8002d8e:	4b09      	ldr	r3, [pc, #36]	@ (8002db4 <cleanup_stdio+0x38>)
 8002d90:	4299      	cmp	r1, r3
 8002d92:	d002      	beq.n	8002d9a <cleanup_stdio+0x1e>
 8002d94:	4620      	mov	r0, r4
 8002d96:	f000 ff11 	bl	8003bbc <_fflush_r>
 8002d9a:	68e1      	ldr	r1, [r4, #12]
 8002d9c:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <cleanup_stdio+0x3c>)
 8002d9e:	4299      	cmp	r1, r3
 8002da0:	d004      	beq.n	8002dac <cleanup_stdio+0x30>
 8002da2:	4620      	mov	r0, r4
 8002da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002da8:	f000 bf08 	b.w	8003bbc <_fflush_r>
 8002dac:	bd10      	pop	{r4, pc}
 8002dae:	bf00      	nop
 8002db0:	20000530 	.word	0x20000530
 8002db4:	20000598 	.word	0x20000598
 8002db8:	20000600 	.word	0x20000600

08002dbc <global_stdio_init.part.0>:
 8002dbc:	b510      	push	{r4, lr}
 8002dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002dec <global_stdio_init.part.0+0x30>)
 8002dc0:	4c0b      	ldr	r4, [pc, #44]	@ (8002df0 <global_stdio_init.part.0+0x34>)
 8002dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8002df4 <global_stdio_init.part.0+0x38>)
 8002dc4:	4620      	mov	r0, r4
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	2104      	movs	r1, #4
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f7ff ff94 	bl	8002cf8 <std>
 8002dd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	2109      	movs	r1, #9
 8002dd8:	f7ff ff8e 	bl	8002cf8 <std>
 8002ddc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002de0:	2202      	movs	r2, #2
 8002de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002de6:	2112      	movs	r1, #18
 8002de8:	f7ff bf86 	b.w	8002cf8 <std>
 8002dec:	20000668 	.word	0x20000668
 8002df0:	20000530 	.word	0x20000530
 8002df4:	08002d65 	.word	0x08002d65

08002df8 <__sfp_lock_acquire>:
 8002df8:	4801      	ldr	r0, [pc, #4]	@ (8002e00 <__sfp_lock_acquire+0x8>)
 8002dfa:	f000 b930 	b.w	800305e <__retarget_lock_acquire_recursive>
 8002dfe:	bf00      	nop
 8002e00:	20000671 	.word	0x20000671

08002e04 <__sfp_lock_release>:
 8002e04:	4801      	ldr	r0, [pc, #4]	@ (8002e0c <__sfp_lock_release+0x8>)
 8002e06:	f000 b92b 	b.w	8003060 <__retarget_lock_release_recursive>
 8002e0a:	bf00      	nop
 8002e0c:	20000671 	.word	0x20000671

08002e10 <__sinit>:
 8002e10:	b510      	push	{r4, lr}
 8002e12:	4604      	mov	r4, r0
 8002e14:	f7ff fff0 	bl	8002df8 <__sfp_lock_acquire>
 8002e18:	6a23      	ldr	r3, [r4, #32]
 8002e1a:	b11b      	cbz	r3, 8002e24 <__sinit+0x14>
 8002e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e20:	f7ff bff0 	b.w	8002e04 <__sfp_lock_release>
 8002e24:	4b04      	ldr	r3, [pc, #16]	@ (8002e38 <__sinit+0x28>)
 8002e26:	6223      	str	r3, [r4, #32]
 8002e28:	4b04      	ldr	r3, [pc, #16]	@ (8002e3c <__sinit+0x2c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f5      	bne.n	8002e1c <__sinit+0xc>
 8002e30:	f7ff ffc4 	bl	8002dbc <global_stdio_init.part.0>
 8002e34:	e7f2      	b.n	8002e1c <__sinit+0xc>
 8002e36:	bf00      	nop
 8002e38:	08002d7d 	.word	0x08002d7d
 8002e3c:	20000668 	.word	0x20000668

08002e40 <_fwalk_sglue>:
 8002e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e44:	4607      	mov	r7, r0
 8002e46:	4688      	mov	r8, r1
 8002e48:	4614      	mov	r4, r2
 8002e4a:	2600      	movs	r6, #0
 8002e4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e50:	f1b9 0901 	subs.w	r9, r9, #1
 8002e54:	d505      	bpl.n	8002e62 <_fwalk_sglue+0x22>
 8002e56:	6824      	ldr	r4, [r4, #0]
 8002e58:	2c00      	cmp	r4, #0
 8002e5a:	d1f7      	bne.n	8002e4c <_fwalk_sglue+0xc>
 8002e5c:	4630      	mov	r0, r6
 8002e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e62:	89ab      	ldrh	r3, [r5, #12]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d907      	bls.n	8002e78 <_fwalk_sglue+0x38>
 8002e68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	d003      	beq.n	8002e78 <_fwalk_sglue+0x38>
 8002e70:	4629      	mov	r1, r5
 8002e72:	4638      	mov	r0, r7
 8002e74:	47c0      	blx	r8
 8002e76:	4306      	orrs	r6, r0
 8002e78:	3568      	adds	r5, #104	@ 0x68
 8002e7a:	e7e9      	b.n	8002e50 <_fwalk_sglue+0x10>

08002e7c <iprintf>:
 8002e7c:	b40f      	push	{r0, r1, r2, r3}
 8002e7e:	b507      	push	{r0, r1, r2, lr}
 8002e80:	4906      	ldr	r1, [pc, #24]	@ (8002e9c <iprintf+0x20>)
 8002e82:	ab04      	add	r3, sp, #16
 8002e84:	6808      	ldr	r0, [r1, #0]
 8002e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e8a:	6881      	ldr	r1, [r0, #8]
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	f000 fb6d 	bl	800356c <_vfiprintf_r>
 8002e92:	b003      	add	sp, #12
 8002e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e98:	b004      	add	sp, #16
 8002e9a:	4770      	bx	lr
 8002e9c:	20000018 	.word	0x20000018

08002ea0 <siprintf>:
 8002ea0:	b40e      	push	{r1, r2, r3}
 8002ea2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002ea6:	b510      	push	{r4, lr}
 8002ea8:	2400      	movs	r4, #0
 8002eaa:	b09d      	sub	sp, #116	@ 0x74
 8002eac:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002eae:	9002      	str	r0, [sp, #8]
 8002eb0:	9006      	str	r0, [sp, #24]
 8002eb2:	9107      	str	r1, [sp, #28]
 8002eb4:	9104      	str	r1, [sp, #16]
 8002eb6:	4809      	ldr	r0, [pc, #36]	@ (8002edc <siprintf+0x3c>)
 8002eb8:	4909      	ldr	r1, [pc, #36]	@ (8002ee0 <siprintf+0x40>)
 8002eba:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ebe:	9105      	str	r1, [sp, #20]
 8002ec0:	6800      	ldr	r0, [r0, #0]
 8002ec2:	a902      	add	r1, sp, #8
 8002ec4:	9301      	str	r3, [sp, #4]
 8002ec6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002ec8:	f000 fa2c 	bl	8003324 <_svfiprintf_r>
 8002ecc:	9b02      	ldr	r3, [sp, #8]
 8002ece:	701c      	strb	r4, [r3, #0]
 8002ed0:	b01d      	add	sp, #116	@ 0x74
 8002ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ed6:	b003      	add	sp, #12
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	20000018 	.word	0x20000018
 8002ee0:	ffff0208 	.word	0xffff0208

08002ee4 <__sread>:
 8002ee4:	b510      	push	{r4, lr}
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eec:	f000 f868 	bl	8002fc0 <_read_r>
 8002ef0:	2800      	cmp	r0, #0
 8002ef2:	bfab      	itete	ge
 8002ef4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002ef6:	89a3      	ldrhlt	r3, [r4, #12]
 8002ef8:	181b      	addge	r3, r3, r0
 8002efa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002efe:	bfac      	ite	ge
 8002f00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f02:	81a3      	strhlt	r3, [r4, #12]
 8002f04:	bd10      	pop	{r4, pc}

08002f06 <__swrite>:
 8002f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0a:	461f      	mov	r7, r3
 8002f0c:	898b      	ldrh	r3, [r1, #12]
 8002f0e:	4605      	mov	r5, r0
 8002f10:	05db      	lsls	r3, r3, #23
 8002f12:	460c      	mov	r4, r1
 8002f14:	4616      	mov	r6, r2
 8002f16:	d505      	bpl.n	8002f24 <__swrite+0x1e>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f20:	f000 f83c 	bl	8002f9c <_lseek_r>
 8002f24:	89a3      	ldrh	r3, [r4, #12]
 8002f26:	4632      	mov	r2, r6
 8002f28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f2c:	81a3      	strh	r3, [r4, #12]
 8002f2e:	4628      	mov	r0, r5
 8002f30:	463b      	mov	r3, r7
 8002f32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f3a:	f000 b853 	b.w	8002fe4 <_write_r>

08002f3e <__sseek>:
 8002f3e:	b510      	push	{r4, lr}
 8002f40:	460c      	mov	r4, r1
 8002f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f46:	f000 f829 	bl	8002f9c <_lseek_r>
 8002f4a:	1c43      	adds	r3, r0, #1
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	bf15      	itete	ne
 8002f50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002f52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002f56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002f5a:	81a3      	strheq	r3, [r4, #12]
 8002f5c:	bf18      	it	ne
 8002f5e:	81a3      	strhne	r3, [r4, #12]
 8002f60:	bd10      	pop	{r4, pc}

08002f62 <__sclose>:
 8002f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f66:	f000 b809 	b.w	8002f7c <_close_r>

08002f6a <memset>:
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	4402      	add	r2, r0
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d100      	bne.n	8002f74 <memset+0xa>
 8002f72:	4770      	bx	lr
 8002f74:	f803 1b01 	strb.w	r1, [r3], #1
 8002f78:	e7f9      	b.n	8002f6e <memset+0x4>
	...

08002f7c <_close_r>:
 8002f7c:	b538      	push	{r3, r4, r5, lr}
 8002f7e:	2300      	movs	r3, #0
 8002f80:	4d05      	ldr	r5, [pc, #20]	@ (8002f98 <_close_r+0x1c>)
 8002f82:	4604      	mov	r4, r0
 8002f84:	4608      	mov	r0, r1
 8002f86:	602b      	str	r3, [r5, #0]
 8002f88:	f7fd fd6b 	bl	8000a62 <_close>
 8002f8c:	1c43      	adds	r3, r0, #1
 8002f8e:	d102      	bne.n	8002f96 <_close_r+0x1a>
 8002f90:	682b      	ldr	r3, [r5, #0]
 8002f92:	b103      	cbz	r3, 8002f96 <_close_r+0x1a>
 8002f94:	6023      	str	r3, [r4, #0]
 8002f96:	bd38      	pop	{r3, r4, r5, pc}
 8002f98:	2000066c 	.word	0x2000066c

08002f9c <_lseek_r>:
 8002f9c:	b538      	push	{r3, r4, r5, lr}
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	4608      	mov	r0, r1
 8002fa2:	4611      	mov	r1, r2
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	4d05      	ldr	r5, [pc, #20]	@ (8002fbc <_lseek_r+0x20>)
 8002fa8:	602a      	str	r2, [r5, #0]
 8002faa:	461a      	mov	r2, r3
 8002fac:	f7fd fd7d 	bl	8000aaa <_lseek>
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	d102      	bne.n	8002fba <_lseek_r+0x1e>
 8002fb4:	682b      	ldr	r3, [r5, #0]
 8002fb6:	b103      	cbz	r3, 8002fba <_lseek_r+0x1e>
 8002fb8:	6023      	str	r3, [r4, #0]
 8002fba:	bd38      	pop	{r3, r4, r5, pc}
 8002fbc:	2000066c 	.word	0x2000066c

08002fc0 <_read_r>:
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4d05      	ldr	r5, [pc, #20]	@ (8002fe0 <_read_r+0x20>)
 8002fcc:	602a      	str	r2, [r5, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	f7fd fd0e 	bl	80009f0 <_read>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	d102      	bne.n	8002fde <_read_r+0x1e>
 8002fd8:	682b      	ldr	r3, [r5, #0]
 8002fda:	b103      	cbz	r3, 8002fde <_read_r+0x1e>
 8002fdc:	6023      	str	r3, [r4, #0]
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
 8002fe0:	2000066c 	.word	0x2000066c

08002fe4 <_write_r>:
 8002fe4:	b538      	push	{r3, r4, r5, lr}
 8002fe6:	4604      	mov	r4, r0
 8002fe8:	4608      	mov	r0, r1
 8002fea:	4611      	mov	r1, r2
 8002fec:	2200      	movs	r2, #0
 8002fee:	4d05      	ldr	r5, [pc, #20]	@ (8003004 <_write_r+0x20>)
 8002ff0:	602a      	str	r2, [r5, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	f7fd fd19 	bl	8000a2a <_write>
 8002ff8:	1c43      	adds	r3, r0, #1
 8002ffa:	d102      	bne.n	8003002 <_write_r+0x1e>
 8002ffc:	682b      	ldr	r3, [r5, #0]
 8002ffe:	b103      	cbz	r3, 8003002 <_write_r+0x1e>
 8003000:	6023      	str	r3, [r4, #0]
 8003002:	bd38      	pop	{r3, r4, r5, pc}
 8003004:	2000066c 	.word	0x2000066c

08003008 <__errno>:
 8003008:	4b01      	ldr	r3, [pc, #4]	@ (8003010 <__errno+0x8>)
 800300a:	6818      	ldr	r0, [r3, #0]
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	20000018 	.word	0x20000018

08003014 <__libc_init_array>:
 8003014:	b570      	push	{r4, r5, r6, lr}
 8003016:	2600      	movs	r6, #0
 8003018:	4d0c      	ldr	r5, [pc, #48]	@ (800304c <__libc_init_array+0x38>)
 800301a:	4c0d      	ldr	r4, [pc, #52]	@ (8003050 <__libc_init_array+0x3c>)
 800301c:	1b64      	subs	r4, r4, r5
 800301e:	10a4      	asrs	r4, r4, #2
 8003020:	42a6      	cmp	r6, r4
 8003022:	d109      	bne.n	8003038 <__libc_init_array+0x24>
 8003024:	f000 ff78 	bl	8003f18 <_init>
 8003028:	2600      	movs	r6, #0
 800302a:	4d0a      	ldr	r5, [pc, #40]	@ (8003054 <__libc_init_array+0x40>)
 800302c:	4c0a      	ldr	r4, [pc, #40]	@ (8003058 <__libc_init_array+0x44>)
 800302e:	1b64      	subs	r4, r4, r5
 8003030:	10a4      	asrs	r4, r4, #2
 8003032:	42a6      	cmp	r6, r4
 8003034:	d105      	bne.n	8003042 <__libc_init_array+0x2e>
 8003036:	bd70      	pop	{r4, r5, r6, pc}
 8003038:	f855 3b04 	ldr.w	r3, [r5], #4
 800303c:	4798      	blx	r3
 800303e:	3601      	adds	r6, #1
 8003040:	e7ee      	b.n	8003020 <__libc_init_array+0xc>
 8003042:	f855 3b04 	ldr.w	r3, [r5], #4
 8003046:	4798      	blx	r3
 8003048:	3601      	adds	r6, #1
 800304a:	e7f2      	b.n	8003032 <__libc_init_array+0x1e>
 800304c:	08005ab8 	.word	0x08005ab8
 8003050:	08005ab8 	.word	0x08005ab8
 8003054:	08005ab8 	.word	0x08005ab8
 8003058:	08005abc 	.word	0x08005abc

0800305c <__retarget_lock_init_recursive>:
 800305c:	4770      	bx	lr

0800305e <__retarget_lock_acquire_recursive>:
 800305e:	4770      	bx	lr

08003060 <__retarget_lock_release_recursive>:
 8003060:	4770      	bx	lr

08003062 <memcpy>:
 8003062:	440a      	add	r2, r1
 8003064:	4291      	cmp	r1, r2
 8003066:	f100 33ff 	add.w	r3, r0, #4294967295
 800306a:	d100      	bne.n	800306e <memcpy+0xc>
 800306c:	4770      	bx	lr
 800306e:	b510      	push	{r4, lr}
 8003070:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003074:	4291      	cmp	r1, r2
 8003076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800307a:	d1f9      	bne.n	8003070 <memcpy+0xe>
 800307c:	bd10      	pop	{r4, pc}
	...

08003080 <_free_r>:
 8003080:	b538      	push	{r3, r4, r5, lr}
 8003082:	4605      	mov	r5, r0
 8003084:	2900      	cmp	r1, #0
 8003086:	d040      	beq.n	800310a <_free_r+0x8a>
 8003088:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800308c:	1f0c      	subs	r4, r1, #4
 800308e:	2b00      	cmp	r3, #0
 8003090:	bfb8      	it	lt
 8003092:	18e4      	addlt	r4, r4, r3
 8003094:	f000 f8de 	bl	8003254 <__malloc_lock>
 8003098:	4a1c      	ldr	r2, [pc, #112]	@ (800310c <_free_r+0x8c>)
 800309a:	6813      	ldr	r3, [r2, #0]
 800309c:	b933      	cbnz	r3, 80030ac <_free_r+0x2c>
 800309e:	6063      	str	r3, [r4, #4]
 80030a0:	6014      	str	r4, [r2, #0]
 80030a2:	4628      	mov	r0, r5
 80030a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030a8:	f000 b8da 	b.w	8003260 <__malloc_unlock>
 80030ac:	42a3      	cmp	r3, r4
 80030ae:	d908      	bls.n	80030c2 <_free_r+0x42>
 80030b0:	6820      	ldr	r0, [r4, #0]
 80030b2:	1821      	adds	r1, r4, r0
 80030b4:	428b      	cmp	r3, r1
 80030b6:	bf01      	itttt	eq
 80030b8:	6819      	ldreq	r1, [r3, #0]
 80030ba:	685b      	ldreq	r3, [r3, #4]
 80030bc:	1809      	addeq	r1, r1, r0
 80030be:	6021      	streq	r1, [r4, #0]
 80030c0:	e7ed      	b.n	800309e <_free_r+0x1e>
 80030c2:	461a      	mov	r2, r3
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	b10b      	cbz	r3, 80030cc <_free_r+0x4c>
 80030c8:	42a3      	cmp	r3, r4
 80030ca:	d9fa      	bls.n	80030c2 <_free_r+0x42>
 80030cc:	6811      	ldr	r1, [r2, #0]
 80030ce:	1850      	adds	r0, r2, r1
 80030d0:	42a0      	cmp	r0, r4
 80030d2:	d10b      	bne.n	80030ec <_free_r+0x6c>
 80030d4:	6820      	ldr	r0, [r4, #0]
 80030d6:	4401      	add	r1, r0
 80030d8:	1850      	adds	r0, r2, r1
 80030da:	4283      	cmp	r3, r0
 80030dc:	6011      	str	r1, [r2, #0]
 80030de:	d1e0      	bne.n	80030a2 <_free_r+0x22>
 80030e0:	6818      	ldr	r0, [r3, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	4408      	add	r0, r1
 80030e6:	6010      	str	r0, [r2, #0]
 80030e8:	6053      	str	r3, [r2, #4]
 80030ea:	e7da      	b.n	80030a2 <_free_r+0x22>
 80030ec:	d902      	bls.n	80030f4 <_free_r+0x74>
 80030ee:	230c      	movs	r3, #12
 80030f0:	602b      	str	r3, [r5, #0]
 80030f2:	e7d6      	b.n	80030a2 <_free_r+0x22>
 80030f4:	6820      	ldr	r0, [r4, #0]
 80030f6:	1821      	adds	r1, r4, r0
 80030f8:	428b      	cmp	r3, r1
 80030fa:	bf01      	itttt	eq
 80030fc:	6819      	ldreq	r1, [r3, #0]
 80030fe:	685b      	ldreq	r3, [r3, #4]
 8003100:	1809      	addeq	r1, r1, r0
 8003102:	6021      	streq	r1, [r4, #0]
 8003104:	6063      	str	r3, [r4, #4]
 8003106:	6054      	str	r4, [r2, #4]
 8003108:	e7cb      	b.n	80030a2 <_free_r+0x22>
 800310a:	bd38      	pop	{r3, r4, r5, pc}
 800310c:	20000678 	.word	0x20000678

08003110 <sbrk_aligned>:
 8003110:	b570      	push	{r4, r5, r6, lr}
 8003112:	4e0f      	ldr	r6, [pc, #60]	@ (8003150 <sbrk_aligned+0x40>)
 8003114:	460c      	mov	r4, r1
 8003116:	6831      	ldr	r1, [r6, #0]
 8003118:	4605      	mov	r5, r0
 800311a:	b911      	cbnz	r1, 8003122 <sbrk_aligned+0x12>
 800311c:	f000 fe24 	bl	8003d68 <_sbrk_r>
 8003120:	6030      	str	r0, [r6, #0]
 8003122:	4621      	mov	r1, r4
 8003124:	4628      	mov	r0, r5
 8003126:	f000 fe1f 	bl	8003d68 <_sbrk_r>
 800312a:	1c43      	adds	r3, r0, #1
 800312c:	d103      	bne.n	8003136 <sbrk_aligned+0x26>
 800312e:	f04f 34ff 	mov.w	r4, #4294967295
 8003132:	4620      	mov	r0, r4
 8003134:	bd70      	pop	{r4, r5, r6, pc}
 8003136:	1cc4      	adds	r4, r0, #3
 8003138:	f024 0403 	bic.w	r4, r4, #3
 800313c:	42a0      	cmp	r0, r4
 800313e:	d0f8      	beq.n	8003132 <sbrk_aligned+0x22>
 8003140:	1a21      	subs	r1, r4, r0
 8003142:	4628      	mov	r0, r5
 8003144:	f000 fe10 	bl	8003d68 <_sbrk_r>
 8003148:	3001      	adds	r0, #1
 800314a:	d1f2      	bne.n	8003132 <sbrk_aligned+0x22>
 800314c:	e7ef      	b.n	800312e <sbrk_aligned+0x1e>
 800314e:	bf00      	nop
 8003150:	20000674 	.word	0x20000674

08003154 <_malloc_r>:
 8003154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003158:	1ccd      	adds	r5, r1, #3
 800315a:	f025 0503 	bic.w	r5, r5, #3
 800315e:	3508      	adds	r5, #8
 8003160:	2d0c      	cmp	r5, #12
 8003162:	bf38      	it	cc
 8003164:	250c      	movcc	r5, #12
 8003166:	2d00      	cmp	r5, #0
 8003168:	4606      	mov	r6, r0
 800316a:	db01      	blt.n	8003170 <_malloc_r+0x1c>
 800316c:	42a9      	cmp	r1, r5
 800316e:	d904      	bls.n	800317a <_malloc_r+0x26>
 8003170:	230c      	movs	r3, #12
 8003172:	6033      	str	r3, [r6, #0]
 8003174:	2000      	movs	r0, #0
 8003176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800317a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003250 <_malloc_r+0xfc>
 800317e:	f000 f869 	bl	8003254 <__malloc_lock>
 8003182:	f8d8 3000 	ldr.w	r3, [r8]
 8003186:	461c      	mov	r4, r3
 8003188:	bb44      	cbnz	r4, 80031dc <_malloc_r+0x88>
 800318a:	4629      	mov	r1, r5
 800318c:	4630      	mov	r0, r6
 800318e:	f7ff ffbf 	bl	8003110 <sbrk_aligned>
 8003192:	1c43      	adds	r3, r0, #1
 8003194:	4604      	mov	r4, r0
 8003196:	d158      	bne.n	800324a <_malloc_r+0xf6>
 8003198:	f8d8 4000 	ldr.w	r4, [r8]
 800319c:	4627      	mov	r7, r4
 800319e:	2f00      	cmp	r7, #0
 80031a0:	d143      	bne.n	800322a <_malloc_r+0xd6>
 80031a2:	2c00      	cmp	r4, #0
 80031a4:	d04b      	beq.n	800323e <_malloc_r+0xea>
 80031a6:	6823      	ldr	r3, [r4, #0]
 80031a8:	4639      	mov	r1, r7
 80031aa:	4630      	mov	r0, r6
 80031ac:	eb04 0903 	add.w	r9, r4, r3
 80031b0:	f000 fdda 	bl	8003d68 <_sbrk_r>
 80031b4:	4581      	cmp	r9, r0
 80031b6:	d142      	bne.n	800323e <_malloc_r+0xea>
 80031b8:	6821      	ldr	r1, [r4, #0]
 80031ba:	4630      	mov	r0, r6
 80031bc:	1a6d      	subs	r5, r5, r1
 80031be:	4629      	mov	r1, r5
 80031c0:	f7ff ffa6 	bl	8003110 <sbrk_aligned>
 80031c4:	3001      	adds	r0, #1
 80031c6:	d03a      	beq.n	800323e <_malloc_r+0xea>
 80031c8:	6823      	ldr	r3, [r4, #0]
 80031ca:	442b      	add	r3, r5
 80031cc:	6023      	str	r3, [r4, #0]
 80031ce:	f8d8 3000 	ldr.w	r3, [r8]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	bb62      	cbnz	r2, 8003230 <_malloc_r+0xdc>
 80031d6:	f8c8 7000 	str.w	r7, [r8]
 80031da:	e00f      	b.n	80031fc <_malloc_r+0xa8>
 80031dc:	6822      	ldr	r2, [r4, #0]
 80031de:	1b52      	subs	r2, r2, r5
 80031e0:	d420      	bmi.n	8003224 <_malloc_r+0xd0>
 80031e2:	2a0b      	cmp	r2, #11
 80031e4:	d917      	bls.n	8003216 <_malloc_r+0xc2>
 80031e6:	1961      	adds	r1, r4, r5
 80031e8:	42a3      	cmp	r3, r4
 80031ea:	6025      	str	r5, [r4, #0]
 80031ec:	bf18      	it	ne
 80031ee:	6059      	strne	r1, [r3, #4]
 80031f0:	6863      	ldr	r3, [r4, #4]
 80031f2:	bf08      	it	eq
 80031f4:	f8c8 1000 	streq.w	r1, [r8]
 80031f8:	5162      	str	r2, [r4, r5]
 80031fa:	604b      	str	r3, [r1, #4]
 80031fc:	4630      	mov	r0, r6
 80031fe:	f000 f82f 	bl	8003260 <__malloc_unlock>
 8003202:	f104 000b 	add.w	r0, r4, #11
 8003206:	1d23      	adds	r3, r4, #4
 8003208:	f020 0007 	bic.w	r0, r0, #7
 800320c:	1ac2      	subs	r2, r0, r3
 800320e:	bf1c      	itt	ne
 8003210:	1a1b      	subne	r3, r3, r0
 8003212:	50a3      	strne	r3, [r4, r2]
 8003214:	e7af      	b.n	8003176 <_malloc_r+0x22>
 8003216:	6862      	ldr	r2, [r4, #4]
 8003218:	42a3      	cmp	r3, r4
 800321a:	bf0c      	ite	eq
 800321c:	f8c8 2000 	streq.w	r2, [r8]
 8003220:	605a      	strne	r2, [r3, #4]
 8003222:	e7eb      	b.n	80031fc <_malloc_r+0xa8>
 8003224:	4623      	mov	r3, r4
 8003226:	6864      	ldr	r4, [r4, #4]
 8003228:	e7ae      	b.n	8003188 <_malloc_r+0x34>
 800322a:	463c      	mov	r4, r7
 800322c:	687f      	ldr	r7, [r7, #4]
 800322e:	e7b6      	b.n	800319e <_malloc_r+0x4a>
 8003230:	461a      	mov	r2, r3
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	42a3      	cmp	r3, r4
 8003236:	d1fb      	bne.n	8003230 <_malloc_r+0xdc>
 8003238:	2300      	movs	r3, #0
 800323a:	6053      	str	r3, [r2, #4]
 800323c:	e7de      	b.n	80031fc <_malloc_r+0xa8>
 800323e:	230c      	movs	r3, #12
 8003240:	4630      	mov	r0, r6
 8003242:	6033      	str	r3, [r6, #0]
 8003244:	f000 f80c 	bl	8003260 <__malloc_unlock>
 8003248:	e794      	b.n	8003174 <_malloc_r+0x20>
 800324a:	6005      	str	r5, [r0, #0]
 800324c:	e7d6      	b.n	80031fc <_malloc_r+0xa8>
 800324e:	bf00      	nop
 8003250:	20000678 	.word	0x20000678

08003254 <__malloc_lock>:
 8003254:	4801      	ldr	r0, [pc, #4]	@ (800325c <__malloc_lock+0x8>)
 8003256:	f7ff bf02 	b.w	800305e <__retarget_lock_acquire_recursive>
 800325a:	bf00      	nop
 800325c:	20000670 	.word	0x20000670

08003260 <__malloc_unlock>:
 8003260:	4801      	ldr	r0, [pc, #4]	@ (8003268 <__malloc_unlock+0x8>)
 8003262:	f7ff befd 	b.w	8003060 <__retarget_lock_release_recursive>
 8003266:	bf00      	nop
 8003268:	20000670 	.word	0x20000670

0800326c <__ssputs_r>:
 800326c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003270:	461f      	mov	r7, r3
 8003272:	688e      	ldr	r6, [r1, #8]
 8003274:	4682      	mov	sl, r0
 8003276:	42be      	cmp	r6, r7
 8003278:	460c      	mov	r4, r1
 800327a:	4690      	mov	r8, r2
 800327c:	680b      	ldr	r3, [r1, #0]
 800327e:	d82d      	bhi.n	80032dc <__ssputs_r+0x70>
 8003280:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003284:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003288:	d026      	beq.n	80032d8 <__ssputs_r+0x6c>
 800328a:	6965      	ldr	r5, [r4, #20]
 800328c:	6909      	ldr	r1, [r1, #16]
 800328e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003292:	eba3 0901 	sub.w	r9, r3, r1
 8003296:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800329a:	1c7b      	adds	r3, r7, #1
 800329c:	444b      	add	r3, r9
 800329e:	106d      	asrs	r5, r5, #1
 80032a0:	429d      	cmp	r5, r3
 80032a2:	bf38      	it	cc
 80032a4:	461d      	movcc	r5, r3
 80032a6:	0553      	lsls	r3, r2, #21
 80032a8:	d527      	bpl.n	80032fa <__ssputs_r+0x8e>
 80032aa:	4629      	mov	r1, r5
 80032ac:	f7ff ff52 	bl	8003154 <_malloc_r>
 80032b0:	4606      	mov	r6, r0
 80032b2:	b360      	cbz	r0, 800330e <__ssputs_r+0xa2>
 80032b4:	464a      	mov	r2, r9
 80032b6:	6921      	ldr	r1, [r4, #16]
 80032b8:	f7ff fed3 	bl	8003062 <memcpy>
 80032bc:	89a3      	ldrh	r3, [r4, #12]
 80032be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80032c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032c6:	81a3      	strh	r3, [r4, #12]
 80032c8:	6126      	str	r6, [r4, #16]
 80032ca:	444e      	add	r6, r9
 80032cc:	6026      	str	r6, [r4, #0]
 80032ce:	463e      	mov	r6, r7
 80032d0:	6165      	str	r5, [r4, #20]
 80032d2:	eba5 0509 	sub.w	r5, r5, r9
 80032d6:	60a5      	str	r5, [r4, #8]
 80032d8:	42be      	cmp	r6, r7
 80032da:	d900      	bls.n	80032de <__ssputs_r+0x72>
 80032dc:	463e      	mov	r6, r7
 80032de:	4632      	mov	r2, r6
 80032e0:	4641      	mov	r1, r8
 80032e2:	6820      	ldr	r0, [r4, #0]
 80032e4:	f000 fd26 	bl	8003d34 <memmove>
 80032e8:	2000      	movs	r0, #0
 80032ea:	68a3      	ldr	r3, [r4, #8]
 80032ec:	1b9b      	subs	r3, r3, r6
 80032ee:	60a3      	str	r3, [r4, #8]
 80032f0:	6823      	ldr	r3, [r4, #0]
 80032f2:	4433      	add	r3, r6
 80032f4:	6023      	str	r3, [r4, #0]
 80032f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032fa:	462a      	mov	r2, r5
 80032fc:	f000 fd52 	bl	8003da4 <_realloc_r>
 8003300:	4606      	mov	r6, r0
 8003302:	2800      	cmp	r0, #0
 8003304:	d1e0      	bne.n	80032c8 <__ssputs_r+0x5c>
 8003306:	4650      	mov	r0, sl
 8003308:	6921      	ldr	r1, [r4, #16]
 800330a:	f7ff feb9 	bl	8003080 <_free_r>
 800330e:	230c      	movs	r3, #12
 8003310:	f8ca 3000 	str.w	r3, [sl]
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	f04f 30ff 	mov.w	r0, #4294967295
 800331a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800331e:	81a3      	strh	r3, [r4, #12]
 8003320:	e7e9      	b.n	80032f6 <__ssputs_r+0x8a>
	...

08003324 <_svfiprintf_r>:
 8003324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003328:	4698      	mov	r8, r3
 800332a:	898b      	ldrh	r3, [r1, #12]
 800332c:	4607      	mov	r7, r0
 800332e:	061b      	lsls	r3, r3, #24
 8003330:	460d      	mov	r5, r1
 8003332:	4614      	mov	r4, r2
 8003334:	b09d      	sub	sp, #116	@ 0x74
 8003336:	d510      	bpl.n	800335a <_svfiprintf_r+0x36>
 8003338:	690b      	ldr	r3, [r1, #16]
 800333a:	b973      	cbnz	r3, 800335a <_svfiprintf_r+0x36>
 800333c:	2140      	movs	r1, #64	@ 0x40
 800333e:	f7ff ff09 	bl	8003154 <_malloc_r>
 8003342:	6028      	str	r0, [r5, #0]
 8003344:	6128      	str	r0, [r5, #16]
 8003346:	b930      	cbnz	r0, 8003356 <_svfiprintf_r+0x32>
 8003348:	230c      	movs	r3, #12
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	f04f 30ff 	mov.w	r0, #4294967295
 8003350:	b01d      	add	sp, #116	@ 0x74
 8003352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003356:	2340      	movs	r3, #64	@ 0x40
 8003358:	616b      	str	r3, [r5, #20]
 800335a:	2300      	movs	r3, #0
 800335c:	9309      	str	r3, [sp, #36]	@ 0x24
 800335e:	2320      	movs	r3, #32
 8003360:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003364:	2330      	movs	r3, #48	@ 0x30
 8003366:	f04f 0901 	mov.w	r9, #1
 800336a:	f8cd 800c 	str.w	r8, [sp, #12]
 800336e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003508 <_svfiprintf_r+0x1e4>
 8003372:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003376:	4623      	mov	r3, r4
 8003378:	469a      	mov	sl, r3
 800337a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800337e:	b10a      	cbz	r2, 8003384 <_svfiprintf_r+0x60>
 8003380:	2a25      	cmp	r2, #37	@ 0x25
 8003382:	d1f9      	bne.n	8003378 <_svfiprintf_r+0x54>
 8003384:	ebba 0b04 	subs.w	fp, sl, r4
 8003388:	d00b      	beq.n	80033a2 <_svfiprintf_r+0x7e>
 800338a:	465b      	mov	r3, fp
 800338c:	4622      	mov	r2, r4
 800338e:	4629      	mov	r1, r5
 8003390:	4638      	mov	r0, r7
 8003392:	f7ff ff6b 	bl	800326c <__ssputs_r>
 8003396:	3001      	adds	r0, #1
 8003398:	f000 80a7 	beq.w	80034ea <_svfiprintf_r+0x1c6>
 800339c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800339e:	445a      	add	r2, fp
 80033a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80033a2:	f89a 3000 	ldrb.w	r3, [sl]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 809f 	beq.w	80034ea <_svfiprintf_r+0x1c6>
 80033ac:	2300      	movs	r3, #0
 80033ae:	f04f 32ff 	mov.w	r2, #4294967295
 80033b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033b6:	f10a 0a01 	add.w	sl, sl, #1
 80033ba:	9304      	str	r3, [sp, #16]
 80033bc:	9307      	str	r3, [sp, #28]
 80033be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80033c4:	4654      	mov	r4, sl
 80033c6:	2205      	movs	r2, #5
 80033c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033cc:	484e      	ldr	r0, [pc, #312]	@ (8003508 <_svfiprintf_r+0x1e4>)
 80033ce:	f000 fcdb 	bl	8003d88 <memchr>
 80033d2:	9a04      	ldr	r2, [sp, #16]
 80033d4:	b9d8      	cbnz	r0, 800340e <_svfiprintf_r+0xea>
 80033d6:	06d0      	lsls	r0, r2, #27
 80033d8:	bf44      	itt	mi
 80033da:	2320      	movmi	r3, #32
 80033dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033e0:	0711      	lsls	r1, r2, #28
 80033e2:	bf44      	itt	mi
 80033e4:	232b      	movmi	r3, #43	@ 0x2b
 80033e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80033ea:	f89a 3000 	ldrb.w	r3, [sl]
 80033ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80033f0:	d015      	beq.n	800341e <_svfiprintf_r+0xfa>
 80033f2:	4654      	mov	r4, sl
 80033f4:	2000      	movs	r0, #0
 80033f6:	f04f 0c0a 	mov.w	ip, #10
 80033fa:	9a07      	ldr	r2, [sp, #28]
 80033fc:	4621      	mov	r1, r4
 80033fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003402:	3b30      	subs	r3, #48	@ 0x30
 8003404:	2b09      	cmp	r3, #9
 8003406:	d94b      	bls.n	80034a0 <_svfiprintf_r+0x17c>
 8003408:	b1b0      	cbz	r0, 8003438 <_svfiprintf_r+0x114>
 800340a:	9207      	str	r2, [sp, #28]
 800340c:	e014      	b.n	8003438 <_svfiprintf_r+0x114>
 800340e:	eba0 0308 	sub.w	r3, r0, r8
 8003412:	fa09 f303 	lsl.w	r3, r9, r3
 8003416:	4313      	orrs	r3, r2
 8003418:	46a2      	mov	sl, r4
 800341a:	9304      	str	r3, [sp, #16]
 800341c:	e7d2      	b.n	80033c4 <_svfiprintf_r+0xa0>
 800341e:	9b03      	ldr	r3, [sp, #12]
 8003420:	1d19      	adds	r1, r3, #4
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	9103      	str	r1, [sp, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	bfbb      	ittet	lt
 800342a:	425b      	neglt	r3, r3
 800342c:	f042 0202 	orrlt.w	r2, r2, #2
 8003430:	9307      	strge	r3, [sp, #28]
 8003432:	9307      	strlt	r3, [sp, #28]
 8003434:	bfb8      	it	lt
 8003436:	9204      	strlt	r2, [sp, #16]
 8003438:	7823      	ldrb	r3, [r4, #0]
 800343a:	2b2e      	cmp	r3, #46	@ 0x2e
 800343c:	d10a      	bne.n	8003454 <_svfiprintf_r+0x130>
 800343e:	7863      	ldrb	r3, [r4, #1]
 8003440:	2b2a      	cmp	r3, #42	@ 0x2a
 8003442:	d132      	bne.n	80034aa <_svfiprintf_r+0x186>
 8003444:	9b03      	ldr	r3, [sp, #12]
 8003446:	3402      	adds	r4, #2
 8003448:	1d1a      	adds	r2, r3, #4
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	9203      	str	r2, [sp, #12]
 800344e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003452:	9305      	str	r3, [sp, #20]
 8003454:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800350c <_svfiprintf_r+0x1e8>
 8003458:	2203      	movs	r2, #3
 800345a:	4650      	mov	r0, sl
 800345c:	7821      	ldrb	r1, [r4, #0]
 800345e:	f000 fc93 	bl	8003d88 <memchr>
 8003462:	b138      	cbz	r0, 8003474 <_svfiprintf_r+0x150>
 8003464:	2240      	movs	r2, #64	@ 0x40
 8003466:	9b04      	ldr	r3, [sp, #16]
 8003468:	eba0 000a 	sub.w	r0, r0, sl
 800346c:	4082      	lsls	r2, r0
 800346e:	4313      	orrs	r3, r2
 8003470:	3401      	adds	r4, #1
 8003472:	9304      	str	r3, [sp, #16]
 8003474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003478:	2206      	movs	r2, #6
 800347a:	4825      	ldr	r0, [pc, #148]	@ (8003510 <_svfiprintf_r+0x1ec>)
 800347c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003480:	f000 fc82 	bl	8003d88 <memchr>
 8003484:	2800      	cmp	r0, #0
 8003486:	d036      	beq.n	80034f6 <_svfiprintf_r+0x1d2>
 8003488:	4b22      	ldr	r3, [pc, #136]	@ (8003514 <_svfiprintf_r+0x1f0>)
 800348a:	bb1b      	cbnz	r3, 80034d4 <_svfiprintf_r+0x1b0>
 800348c:	9b03      	ldr	r3, [sp, #12]
 800348e:	3307      	adds	r3, #7
 8003490:	f023 0307 	bic.w	r3, r3, #7
 8003494:	3308      	adds	r3, #8
 8003496:	9303      	str	r3, [sp, #12]
 8003498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800349a:	4433      	add	r3, r6
 800349c:	9309      	str	r3, [sp, #36]	@ 0x24
 800349e:	e76a      	b.n	8003376 <_svfiprintf_r+0x52>
 80034a0:	460c      	mov	r4, r1
 80034a2:	2001      	movs	r0, #1
 80034a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80034a8:	e7a8      	b.n	80033fc <_svfiprintf_r+0xd8>
 80034aa:	2300      	movs	r3, #0
 80034ac:	f04f 0c0a 	mov.w	ip, #10
 80034b0:	4619      	mov	r1, r3
 80034b2:	3401      	adds	r4, #1
 80034b4:	9305      	str	r3, [sp, #20]
 80034b6:	4620      	mov	r0, r4
 80034b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034bc:	3a30      	subs	r2, #48	@ 0x30
 80034be:	2a09      	cmp	r2, #9
 80034c0:	d903      	bls.n	80034ca <_svfiprintf_r+0x1a6>
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0c6      	beq.n	8003454 <_svfiprintf_r+0x130>
 80034c6:	9105      	str	r1, [sp, #20]
 80034c8:	e7c4      	b.n	8003454 <_svfiprintf_r+0x130>
 80034ca:	4604      	mov	r4, r0
 80034cc:	2301      	movs	r3, #1
 80034ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80034d2:	e7f0      	b.n	80034b6 <_svfiprintf_r+0x192>
 80034d4:	ab03      	add	r3, sp, #12
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	462a      	mov	r2, r5
 80034da:	4638      	mov	r0, r7
 80034dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003518 <_svfiprintf_r+0x1f4>)
 80034de:	a904      	add	r1, sp, #16
 80034e0:	f3af 8000 	nop.w
 80034e4:	1c42      	adds	r2, r0, #1
 80034e6:	4606      	mov	r6, r0
 80034e8:	d1d6      	bne.n	8003498 <_svfiprintf_r+0x174>
 80034ea:	89ab      	ldrh	r3, [r5, #12]
 80034ec:	065b      	lsls	r3, r3, #25
 80034ee:	f53f af2d 	bmi.w	800334c <_svfiprintf_r+0x28>
 80034f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80034f4:	e72c      	b.n	8003350 <_svfiprintf_r+0x2c>
 80034f6:	ab03      	add	r3, sp, #12
 80034f8:	9300      	str	r3, [sp, #0]
 80034fa:	462a      	mov	r2, r5
 80034fc:	4638      	mov	r0, r7
 80034fe:	4b06      	ldr	r3, [pc, #24]	@ (8003518 <_svfiprintf_r+0x1f4>)
 8003500:	a904      	add	r1, sp, #16
 8003502:	f000 f9bd 	bl	8003880 <_printf_i>
 8003506:	e7ed      	b.n	80034e4 <_svfiprintf_r+0x1c0>
 8003508:	08005a82 	.word	0x08005a82
 800350c:	08005a88 	.word	0x08005a88
 8003510:	08005a8c 	.word	0x08005a8c
 8003514:	00000000 	.word	0x00000000
 8003518:	0800326d 	.word	0x0800326d

0800351c <__sfputc_r>:
 800351c:	6893      	ldr	r3, [r2, #8]
 800351e:	b410      	push	{r4}
 8003520:	3b01      	subs	r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	6093      	str	r3, [r2, #8]
 8003526:	da07      	bge.n	8003538 <__sfputc_r+0x1c>
 8003528:	6994      	ldr	r4, [r2, #24]
 800352a:	42a3      	cmp	r3, r4
 800352c:	db01      	blt.n	8003532 <__sfputc_r+0x16>
 800352e:	290a      	cmp	r1, #10
 8003530:	d102      	bne.n	8003538 <__sfputc_r+0x1c>
 8003532:	bc10      	pop	{r4}
 8003534:	f000 bb6a 	b.w	8003c0c <__swbuf_r>
 8003538:	6813      	ldr	r3, [r2, #0]
 800353a:	1c58      	adds	r0, r3, #1
 800353c:	6010      	str	r0, [r2, #0]
 800353e:	7019      	strb	r1, [r3, #0]
 8003540:	4608      	mov	r0, r1
 8003542:	bc10      	pop	{r4}
 8003544:	4770      	bx	lr

08003546 <__sfputs_r>:
 8003546:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003548:	4606      	mov	r6, r0
 800354a:	460f      	mov	r7, r1
 800354c:	4614      	mov	r4, r2
 800354e:	18d5      	adds	r5, r2, r3
 8003550:	42ac      	cmp	r4, r5
 8003552:	d101      	bne.n	8003558 <__sfputs_r+0x12>
 8003554:	2000      	movs	r0, #0
 8003556:	e007      	b.n	8003568 <__sfputs_r+0x22>
 8003558:	463a      	mov	r2, r7
 800355a:	4630      	mov	r0, r6
 800355c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003560:	f7ff ffdc 	bl	800351c <__sfputc_r>
 8003564:	1c43      	adds	r3, r0, #1
 8003566:	d1f3      	bne.n	8003550 <__sfputs_r+0xa>
 8003568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800356c <_vfiprintf_r>:
 800356c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003570:	460d      	mov	r5, r1
 8003572:	4614      	mov	r4, r2
 8003574:	4698      	mov	r8, r3
 8003576:	4606      	mov	r6, r0
 8003578:	b09d      	sub	sp, #116	@ 0x74
 800357a:	b118      	cbz	r0, 8003584 <_vfiprintf_r+0x18>
 800357c:	6a03      	ldr	r3, [r0, #32]
 800357e:	b90b      	cbnz	r3, 8003584 <_vfiprintf_r+0x18>
 8003580:	f7ff fc46 	bl	8002e10 <__sinit>
 8003584:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003586:	07d9      	lsls	r1, r3, #31
 8003588:	d405      	bmi.n	8003596 <_vfiprintf_r+0x2a>
 800358a:	89ab      	ldrh	r3, [r5, #12]
 800358c:	059a      	lsls	r2, r3, #22
 800358e:	d402      	bmi.n	8003596 <_vfiprintf_r+0x2a>
 8003590:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003592:	f7ff fd64 	bl	800305e <__retarget_lock_acquire_recursive>
 8003596:	89ab      	ldrh	r3, [r5, #12]
 8003598:	071b      	lsls	r3, r3, #28
 800359a:	d501      	bpl.n	80035a0 <_vfiprintf_r+0x34>
 800359c:	692b      	ldr	r3, [r5, #16]
 800359e:	b99b      	cbnz	r3, 80035c8 <_vfiprintf_r+0x5c>
 80035a0:	4629      	mov	r1, r5
 80035a2:	4630      	mov	r0, r6
 80035a4:	f000 fb70 	bl	8003c88 <__swsetup_r>
 80035a8:	b170      	cbz	r0, 80035c8 <_vfiprintf_r+0x5c>
 80035aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80035ac:	07dc      	lsls	r4, r3, #31
 80035ae:	d504      	bpl.n	80035ba <_vfiprintf_r+0x4e>
 80035b0:	f04f 30ff 	mov.w	r0, #4294967295
 80035b4:	b01d      	add	sp, #116	@ 0x74
 80035b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ba:	89ab      	ldrh	r3, [r5, #12]
 80035bc:	0598      	lsls	r0, r3, #22
 80035be:	d4f7      	bmi.n	80035b0 <_vfiprintf_r+0x44>
 80035c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80035c2:	f7ff fd4d 	bl	8003060 <__retarget_lock_release_recursive>
 80035c6:	e7f3      	b.n	80035b0 <_vfiprintf_r+0x44>
 80035c8:	2300      	movs	r3, #0
 80035ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80035cc:	2320      	movs	r3, #32
 80035ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035d2:	2330      	movs	r3, #48	@ 0x30
 80035d4:	f04f 0901 	mov.w	r9, #1
 80035d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80035dc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8003788 <_vfiprintf_r+0x21c>
 80035e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80035e4:	4623      	mov	r3, r4
 80035e6:	469a      	mov	sl, r3
 80035e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80035ec:	b10a      	cbz	r2, 80035f2 <_vfiprintf_r+0x86>
 80035ee:	2a25      	cmp	r2, #37	@ 0x25
 80035f0:	d1f9      	bne.n	80035e6 <_vfiprintf_r+0x7a>
 80035f2:	ebba 0b04 	subs.w	fp, sl, r4
 80035f6:	d00b      	beq.n	8003610 <_vfiprintf_r+0xa4>
 80035f8:	465b      	mov	r3, fp
 80035fa:	4622      	mov	r2, r4
 80035fc:	4629      	mov	r1, r5
 80035fe:	4630      	mov	r0, r6
 8003600:	f7ff ffa1 	bl	8003546 <__sfputs_r>
 8003604:	3001      	adds	r0, #1
 8003606:	f000 80a7 	beq.w	8003758 <_vfiprintf_r+0x1ec>
 800360a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800360c:	445a      	add	r2, fp
 800360e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003610:	f89a 3000 	ldrb.w	r3, [sl]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 809f 	beq.w	8003758 <_vfiprintf_r+0x1ec>
 800361a:	2300      	movs	r3, #0
 800361c:	f04f 32ff 	mov.w	r2, #4294967295
 8003620:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003624:	f10a 0a01 	add.w	sl, sl, #1
 8003628:	9304      	str	r3, [sp, #16]
 800362a:	9307      	str	r3, [sp, #28]
 800362c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003630:	931a      	str	r3, [sp, #104]	@ 0x68
 8003632:	4654      	mov	r4, sl
 8003634:	2205      	movs	r2, #5
 8003636:	f814 1b01 	ldrb.w	r1, [r4], #1
 800363a:	4853      	ldr	r0, [pc, #332]	@ (8003788 <_vfiprintf_r+0x21c>)
 800363c:	f000 fba4 	bl	8003d88 <memchr>
 8003640:	9a04      	ldr	r2, [sp, #16]
 8003642:	b9d8      	cbnz	r0, 800367c <_vfiprintf_r+0x110>
 8003644:	06d1      	lsls	r1, r2, #27
 8003646:	bf44      	itt	mi
 8003648:	2320      	movmi	r3, #32
 800364a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800364e:	0713      	lsls	r3, r2, #28
 8003650:	bf44      	itt	mi
 8003652:	232b      	movmi	r3, #43	@ 0x2b
 8003654:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003658:	f89a 3000 	ldrb.w	r3, [sl]
 800365c:	2b2a      	cmp	r3, #42	@ 0x2a
 800365e:	d015      	beq.n	800368c <_vfiprintf_r+0x120>
 8003660:	4654      	mov	r4, sl
 8003662:	2000      	movs	r0, #0
 8003664:	f04f 0c0a 	mov.w	ip, #10
 8003668:	9a07      	ldr	r2, [sp, #28]
 800366a:	4621      	mov	r1, r4
 800366c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003670:	3b30      	subs	r3, #48	@ 0x30
 8003672:	2b09      	cmp	r3, #9
 8003674:	d94b      	bls.n	800370e <_vfiprintf_r+0x1a2>
 8003676:	b1b0      	cbz	r0, 80036a6 <_vfiprintf_r+0x13a>
 8003678:	9207      	str	r2, [sp, #28]
 800367a:	e014      	b.n	80036a6 <_vfiprintf_r+0x13a>
 800367c:	eba0 0308 	sub.w	r3, r0, r8
 8003680:	fa09 f303 	lsl.w	r3, r9, r3
 8003684:	4313      	orrs	r3, r2
 8003686:	46a2      	mov	sl, r4
 8003688:	9304      	str	r3, [sp, #16]
 800368a:	e7d2      	b.n	8003632 <_vfiprintf_r+0xc6>
 800368c:	9b03      	ldr	r3, [sp, #12]
 800368e:	1d19      	adds	r1, r3, #4
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	9103      	str	r1, [sp, #12]
 8003694:	2b00      	cmp	r3, #0
 8003696:	bfbb      	ittet	lt
 8003698:	425b      	neglt	r3, r3
 800369a:	f042 0202 	orrlt.w	r2, r2, #2
 800369e:	9307      	strge	r3, [sp, #28]
 80036a0:	9307      	strlt	r3, [sp, #28]
 80036a2:	bfb8      	it	lt
 80036a4:	9204      	strlt	r2, [sp, #16]
 80036a6:	7823      	ldrb	r3, [r4, #0]
 80036a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80036aa:	d10a      	bne.n	80036c2 <_vfiprintf_r+0x156>
 80036ac:	7863      	ldrb	r3, [r4, #1]
 80036ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80036b0:	d132      	bne.n	8003718 <_vfiprintf_r+0x1ac>
 80036b2:	9b03      	ldr	r3, [sp, #12]
 80036b4:	3402      	adds	r4, #2
 80036b6:	1d1a      	adds	r2, r3, #4
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	9203      	str	r2, [sp, #12]
 80036bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036c0:	9305      	str	r3, [sp, #20]
 80036c2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800378c <_vfiprintf_r+0x220>
 80036c6:	2203      	movs	r2, #3
 80036c8:	4650      	mov	r0, sl
 80036ca:	7821      	ldrb	r1, [r4, #0]
 80036cc:	f000 fb5c 	bl	8003d88 <memchr>
 80036d0:	b138      	cbz	r0, 80036e2 <_vfiprintf_r+0x176>
 80036d2:	2240      	movs	r2, #64	@ 0x40
 80036d4:	9b04      	ldr	r3, [sp, #16]
 80036d6:	eba0 000a 	sub.w	r0, r0, sl
 80036da:	4082      	lsls	r2, r0
 80036dc:	4313      	orrs	r3, r2
 80036de:	3401      	adds	r4, #1
 80036e0:	9304      	str	r3, [sp, #16]
 80036e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036e6:	2206      	movs	r2, #6
 80036e8:	4829      	ldr	r0, [pc, #164]	@ (8003790 <_vfiprintf_r+0x224>)
 80036ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80036ee:	f000 fb4b 	bl	8003d88 <memchr>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	d03f      	beq.n	8003776 <_vfiprintf_r+0x20a>
 80036f6:	4b27      	ldr	r3, [pc, #156]	@ (8003794 <_vfiprintf_r+0x228>)
 80036f8:	bb1b      	cbnz	r3, 8003742 <_vfiprintf_r+0x1d6>
 80036fa:	9b03      	ldr	r3, [sp, #12]
 80036fc:	3307      	adds	r3, #7
 80036fe:	f023 0307 	bic.w	r3, r3, #7
 8003702:	3308      	adds	r3, #8
 8003704:	9303      	str	r3, [sp, #12]
 8003706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003708:	443b      	add	r3, r7
 800370a:	9309      	str	r3, [sp, #36]	@ 0x24
 800370c:	e76a      	b.n	80035e4 <_vfiprintf_r+0x78>
 800370e:	460c      	mov	r4, r1
 8003710:	2001      	movs	r0, #1
 8003712:	fb0c 3202 	mla	r2, ip, r2, r3
 8003716:	e7a8      	b.n	800366a <_vfiprintf_r+0xfe>
 8003718:	2300      	movs	r3, #0
 800371a:	f04f 0c0a 	mov.w	ip, #10
 800371e:	4619      	mov	r1, r3
 8003720:	3401      	adds	r4, #1
 8003722:	9305      	str	r3, [sp, #20]
 8003724:	4620      	mov	r0, r4
 8003726:	f810 2b01 	ldrb.w	r2, [r0], #1
 800372a:	3a30      	subs	r2, #48	@ 0x30
 800372c:	2a09      	cmp	r2, #9
 800372e:	d903      	bls.n	8003738 <_vfiprintf_r+0x1cc>
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0c6      	beq.n	80036c2 <_vfiprintf_r+0x156>
 8003734:	9105      	str	r1, [sp, #20]
 8003736:	e7c4      	b.n	80036c2 <_vfiprintf_r+0x156>
 8003738:	4604      	mov	r4, r0
 800373a:	2301      	movs	r3, #1
 800373c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003740:	e7f0      	b.n	8003724 <_vfiprintf_r+0x1b8>
 8003742:	ab03      	add	r3, sp, #12
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	462a      	mov	r2, r5
 8003748:	4630      	mov	r0, r6
 800374a:	4b13      	ldr	r3, [pc, #76]	@ (8003798 <_vfiprintf_r+0x22c>)
 800374c:	a904      	add	r1, sp, #16
 800374e:	f3af 8000 	nop.w
 8003752:	4607      	mov	r7, r0
 8003754:	1c78      	adds	r0, r7, #1
 8003756:	d1d6      	bne.n	8003706 <_vfiprintf_r+0x19a>
 8003758:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800375a:	07d9      	lsls	r1, r3, #31
 800375c:	d405      	bmi.n	800376a <_vfiprintf_r+0x1fe>
 800375e:	89ab      	ldrh	r3, [r5, #12]
 8003760:	059a      	lsls	r2, r3, #22
 8003762:	d402      	bmi.n	800376a <_vfiprintf_r+0x1fe>
 8003764:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003766:	f7ff fc7b 	bl	8003060 <__retarget_lock_release_recursive>
 800376a:	89ab      	ldrh	r3, [r5, #12]
 800376c:	065b      	lsls	r3, r3, #25
 800376e:	f53f af1f 	bmi.w	80035b0 <_vfiprintf_r+0x44>
 8003772:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003774:	e71e      	b.n	80035b4 <_vfiprintf_r+0x48>
 8003776:	ab03      	add	r3, sp, #12
 8003778:	9300      	str	r3, [sp, #0]
 800377a:	462a      	mov	r2, r5
 800377c:	4630      	mov	r0, r6
 800377e:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <_vfiprintf_r+0x22c>)
 8003780:	a904      	add	r1, sp, #16
 8003782:	f000 f87d 	bl	8003880 <_printf_i>
 8003786:	e7e4      	b.n	8003752 <_vfiprintf_r+0x1e6>
 8003788:	08005a82 	.word	0x08005a82
 800378c:	08005a88 	.word	0x08005a88
 8003790:	08005a8c 	.word	0x08005a8c
 8003794:	00000000 	.word	0x00000000
 8003798:	08003547 	.word	0x08003547

0800379c <_printf_common>:
 800379c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037a0:	4616      	mov	r6, r2
 80037a2:	4698      	mov	r8, r3
 80037a4:	688a      	ldr	r2, [r1, #8]
 80037a6:	690b      	ldr	r3, [r1, #16]
 80037a8:	4607      	mov	r7, r0
 80037aa:	4293      	cmp	r3, r2
 80037ac:	bfb8      	it	lt
 80037ae:	4613      	movlt	r3, r2
 80037b0:	6033      	str	r3, [r6, #0]
 80037b2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037b6:	460c      	mov	r4, r1
 80037b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037bc:	b10a      	cbz	r2, 80037c2 <_printf_common+0x26>
 80037be:	3301      	adds	r3, #1
 80037c0:	6033      	str	r3, [r6, #0]
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	0699      	lsls	r1, r3, #26
 80037c6:	bf42      	ittt	mi
 80037c8:	6833      	ldrmi	r3, [r6, #0]
 80037ca:	3302      	addmi	r3, #2
 80037cc:	6033      	strmi	r3, [r6, #0]
 80037ce:	6825      	ldr	r5, [r4, #0]
 80037d0:	f015 0506 	ands.w	r5, r5, #6
 80037d4:	d106      	bne.n	80037e4 <_printf_common+0x48>
 80037d6:	f104 0a19 	add.w	sl, r4, #25
 80037da:	68e3      	ldr	r3, [r4, #12]
 80037dc:	6832      	ldr	r2, [r6, #0]
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	42ab      	cmp	r3, r5
 80037e2:	dc2b      	bgt.n	800383c <_printf_common+0xa0>
 80037e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037e8:	6822      	ldr	r2, [r4, #0]
 80037ea:	3b00      	subs	r3, #0
 80037ec:	bf18      	it	ne
 80037ee:	2301      	movne	r3, #1
 80037f0:	0692      	lsls	r2, r2, #26
 80037f2:	d430      	bmi.n	8003856 <_printf_common+0xba>
 80037f4:	4641      	mov	r1, r8
 80037f6:	4638      	mov	r0, r7
 80037f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037fc:	47c8      	blx	r9
 80037fe:	3001      	adds	r0, #1
 8003800:	d023      	beq.n	800384a <_printf_common+0xae>
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	6922      	ldr	r2, [r4, #16]
 8003806:	f003 0306 	and.w	r3, r3, #6
 800380a:	2b04      	cmp	r3, #4
 800380c:	bf14      	ite	ne
 800380e:	2500      	movne	r5, #0
 8003810:	6833      	ldreq	r3, [r6, #0]
 8003812:	f04f 0600 	mov.w	r6, #0
 8003816:	bf08      	it	eq
 8003818:	68e5      	ldreq	r5, [r4, #12]
 800381a:	f104 041a 	add.w	r4, r4, #26
 800381e:	bf08      	it	eq
 8003820:	1aed      	subeq	r5, r5, r3
 8003822:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003826:	bf08      	it	eq
 8003828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800382c:	4293      	cmp	r3, r2
 800382e:	bfc4      	itt	gt
 8003830:	1a9b      	subgt	r3, r3, r2
 8003832:	18ed      	addgt	r5, r5, r3
 8003834:	42b5      	cmp	r5, r6
 8003836:	d11a      	bne.n	800386e <_printf_common+0xd2>
 8003838:	2000      	movs	r0, #0
 800383a:	e008      	b.n	800384e <_printf_common+0xb2>
 800383c:	2301      	movs	r3, #1
 800383e:	4652      	mov	r2, sl
 8003840:	4641      	mov	r1, r8
 8003842:	4638      	mov	r0, r7
 8003844:	47c8      	blx	r9
 8003846:	3001      	adds	r0, #1
 8003848:	d103      	bne.n	8003852 <_printf_common+0xb6>
 800384a:	f04f 30ff 	mov.w	r0, #4294967295
 800384e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003852:	3501      	adds	r5, #1
 8003854:	e7c1      	b.n	80037da <_printf_common+0x3e>
 8003856:	2030      	movs	r0, #48	@ 0x30
 8003858:	18e1      	adds	r1, r4, r3
 800385a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003864:	4422      	add	r2, r4
 8003866:	3302      	adds	r3, #2
 8003868:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800386c:	e7c2      	b.n	80037f4 <_printf_common+0x58>
 800386e:	2301      	movs	r3, #1
 8003870:	4622      	mov	r2, r4
 8003872:	4641      	mov	r1, r8
 8003874:	4638      	mov	r0, r7
 8003876:	47c8      	blx	r9
 8003878:	3001      	adds	r0, #1
 800387a:	d0e6      	beq.n	800384a <_printf_common+0xae>
 800387c:	3601      	adds	r6, #1
 800387e:	e7d9      	b.n	8003834 <_printf_common+0x98>

08003880 <_printf_i>:
 8003880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003884:	7e0f      	ldrb	r7, [r1, #24]
 8003886:	4691      	mov	r9, r2
 8003888:	2f78      	cmp	r7, #120	@ 0x78
 800388a:	4680      	mov	r8, r0
 800388c:	460c      	mov	r4, r1
 800388e:	469a      	mov	sl, r3
 8003890:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003892:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003896:	d807      	bhi.n	80038a8 <_printf_i+0x28>
 8003898:	2f62      	cmp	r7, #98	@ 0x62
 800389a:	d80a      	bhi.n	80038b2 <_printf_i+0x32>
 800389c:	2f00      	cmp	r7, #0
 800389e:	f000 80d1 	beq.w	8003a44 <_printf_i+0x1c4>
 80038a2:	2f58      	cmp	r7, #88	@ 0x58
 80038a4:	f000 80b8 	beq.w	8003a18 <_printf_i+0x198>
 80038a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038b0:	e03a      	b.n	8003928 <_printf_i+0xa8>
 80038b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038b6:	2b15      	cmp	r3, #21
 80038b8:	d8f6      	bhi.n	80038a8 <_printf_i+0x28>
 80038ba:	a101      	add	r1, pc, #4	@ (adr r1, 80038c0 <_printf_i+0x40>)
 80038bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038c0:	08003919 	.word	0x08003919
 80038c4:	0800392d 	.word	0x0800392d
 80038c8:	080038a9 	.word	0x080038a9
 80038cc:	080038a9 	.word	0x080038a9
 80038d0:	080038a9 	.word	0x080038a9
 80038d4:	080038a9 	.word	0x080038a9
 80038d8:	0800392d 	.word	0x0800392d
 80038dc:	080038a9 	.word	0x080038a9
 80038e0:	080038a9 	.word	0x080038a9
 80038e4:	080038a9 	.word	0x080038a9
 80038e8:	080038a9 	.word	0x080038a9
 80038ec:	08003a2b 	.word	0x08003a2b
 80038f0:	08003957 	.word	0x08003957
 80038f4:	080039e5 	.word	0x080039e5
 80038f8:	080038a9 	.word	0x080038a9
 80038fc:	080038a9 	.word	0x080038a9
 8003900:	08003a4d 	.word	0x08003a4d
 8003904:	080038a9 	.word	0x080038a9
 8003908:	08003957 	.word	0x08003957
 800390c:	080038a9 	.word	0x080038a9
 8003910:	080038a9 	.word	0x080038a9
 8003914:	080039ed 	.word	0x080039ed
 8003918:	6833      	ldr	r3, [r6, #0]
 800391a:	1d1a      	adds	r2, r3, #4
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6032      	str	r2, [r6, #0]
 8003920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003924:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003928:	2301      	movs	r3, #1
 800392a:	e09c      	b.n	8003a66 <_printf_i+0x1e6>
 800392c:	6833      	ldr	r3, [r6, #0]
 800392e:	6820      	ldr	r0, [r4, #0]
 8003930:	1d19      	adds	r1, r3, #4
 8003932:	6031      	str	r1, [r6, #0]
 8003934:	0606      	lsls	r6, r0, #24
 8003936:	d501      	bpl.n	800393c <_printf_i+0xbc>
 8003938:	681d      	ldr	r5, [r3, #0]
 800393a:	e003      	b.n	8003944 <_printf_i+0xc4>
 800393c:	0645      	lsls	r5, r0, #25
 800393e:	d5fb      	bpl.n	8003938 <_printf_i+0xb8>
 8003940:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003944:	2d00      	cmp	r5, #0
 8003946:	da03      	bge.n	8003950 <_printf_i+0xd0>
 8003948:	232d      	movs	r3, #45	@ 0x2d
 800394a:	426d      	negs	r5, r5
 800394c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003950:	230a      	movs	r3, #10
 8003952:	4858      	ldr	r0, [pc, #352]	@ (8003ab4 <_printf_i+0x234>)
 8003954:	e011      	b.n	800397a <_printf_i+0xfa>
 8003956:	6821      	ldr	r1, [r4, #0]
 8003958:	6833      	ldr	r3, [r6, #0]
 800395a:	0608      	lsls	r0, r1, #24
 800395c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003960:	d402      	bmi.n	8003968 <_printf_i+0xe8>
 8003962:	0649      	lsls	r1, r1, #25
 8003964:	bf48      	it	mi
 8003966:	b2ad      	uxthmi	r5, r5
 8003968:	2f6f      	cmp	r7, #111	@ 0x6f
 800396a:	6033      	str	r3, [r6, #0]
 800396c:	bf14      	ite	ne
 800396e:	230a      	movne	r3, #10
 8003970:	2308      	moveq	r3, #8
 8003972:	4850      	ldr	r0, [pc, #320]	@ (8003ab4 <_printf_i+0x234>)
 8003974:	2100      	movs	r1, #0
 8003976:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800397a:	6866      	ldr	r6, [r4, #4]
 800397c:	2e00      	cmp	r6, #0
 800397e:	60a6      	str	r6, [r4, #8]
 8003980:	db05      	blt.n	800398e <_printf_i+0x10e>
 8003982:	6821      	ldr	r1, [r4, #0]
 8003984:	432e      	orrs	r6, r5
 8003986:	f021 0104 	bic.w	r1, r1, #4
 800398a:	6021      	str	r1, [r4, #0]
 800398c:	d04b      	beq.n	8003a26 <_printf_i+0x1a6>
 800398e:	4616      	mov	r6, r2
 8003990:	fbb5 f1f3 	udiv	r1, r5, r3
 8003994:	fb03 5711 	mls	r7, r3, r1, r5
 8003998:	5dc7      	ldrb	r7, [r0, r7]
 800399a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800399e:	462f      	mov	r7, r5
 80039a0:	42bb      	cmp	r3, r7
 80039a2:	460d      	mov	r5, r1
 80039a4:	d9f4      	bls.n	8003990 <_printf_i+0x110>
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d10b      	bne.n	80039c2 <_printf_i+0x142>
 80039aa:	6823      	ldr	r3, [r4, #0]
 80039ac:	07df      	lsls	r7, r3, #31
 80039ae:	d508      	bpl.n	80039c2 <_printf_i+0x142>
 80039b0:	6923      	ldr	r3, [r4, #16]
 80039b2:	6861      	ldr	r1, [r4, #4]
 80039b4:	4299      	cmp	r1, r3
 80039b6:	bfde      	ittt	le
 80039b8:	2330      	movle	r3, #48	@ 0x30
 80039ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039c2:	1b92      	subs	r2, r2, r6
 80039c4:	6122      	str	r2, [r4, #16]
 80039c6:	464b      	mov	r3, r9
 80039c8:	4621      	mov	r1, r4
 80039ca:	4640      	mov	r0, r8
 80039cc:	f8cd a000 	str.w	sl, [sp]
 80039d0:	aa03      	add	r2, sp, #12
 80039d2:	f7ff fee3 	bl	800379c <_printf_common>
 80039d6:	3001      	adds	r0, #1
 80039d8:	d14a      	bne.n	8003a70 <_printf_i+0x1f0>
 80039da:	f04f 30ff 	mov.w	r0, #4294967295
 80039de:	b004      	add	sp, #16
 80039e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	f043 0320 	orr.w	r3, r3, #32
 80039ea:	6023      	str	r3, [r4, #0]
 80039ec:	2778      	movs	r7, #120	@ 0x78
 80039ee:	4832      	ldr	r0, [pc, #200]	@ (8003ab8 <_printf_i+0x238>)
 80039f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039f4:	6823      	ldr	r3, [r4, #0]
 80039f6:	6831      	ldr	r1, [r6, #0]
 80039f8:	061f      	lsls	r7, r3, #24
 80039fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80039fe:	d402      	bmi.n	8003a06 <_printf_i+0x186>
 8003a00:	065f      	lsls	r7, r3, #25
 8003a02:	bf48      	it	mi
 8003a04:	b2ad      	uxthmi	r5, r5
 8003a06:	6031      	str	r1, [r6, #0]
 8003a08:	07d9      	lsls	r1, r3, #31
 8003a0a:	bf44      	itt	mi
 8003a0c:	f043 0320 	orrmi.w	r3, r3, #32
 8003a10:	6023      	strmi	r3, [r4, #0]
 8003a12:	b11d      	cbz	r5, 8003a1c <_printf_i+0x19c>
 8003a14:	2310      	movs	r3, #16
 8003a16:	e7ad      	b.n	8003974 <_printf_i+0xf4>
 8003a18:	4826      	ldr	r0, [pc, #152]	@ (8003ab4 <_printf_i+0x234>)
 8003a1a:	e7e9      	b.n	80039f0 <_printf_i+0x170>
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	f023 0320 	bic.w	r3, r3, #32
 8003a22:	6023      	str	r3, [r4, #0]
 8003a24:	e7f6      	b.n	8003a14 <_printf_i+0x194>
 8003a26:	4616      	mov	r6, r2
 8003a28:	e7bd      	b.n	80039a6 <_printf_i+0x126>
 8003a2a:	6833      	ldr	r3, [r6, #0]
 8003a2c:	6825      	ldr	r5, [r4, #0]
 8003a2e:	1d18      	adds	r0, r3, #4
 8003a30:	6961      	ldr	r1, [r4, #20]
 8003a32:	6030      	str	r0, [r6, #0]
 8003a34:	062e      	lsls	r6, r5, #24
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	d501      	bpl.n	8003a3e <_printf_i+0x1be>
 8003a3a:	6019      	str	r1, [r3, #0]
 8003a3c:	e002      	b.n	8003a44 <_printf_i+0x1c4>
 8003a3e:	0668      	lsls	r0, r5, #25
 8003a40:	d5fb      	bpl.n	8003a3a <_printf_i+0x1ba>
 8003a42:	8019      	strh	r1, [r3, #0]
 8003a44:	2300      	movs	r3, #0
 8003a46:	4616      	mov	r6, r2
 8003a48:	6123      	str	r3, [r4, #16]
 8003a4a:	e7bc      	b.n	80039c6 <_printf_i+0x146>
 8003a4c:	6833      	ldr	r3, [r6, #0]
 8003a4e:	2100      	movs	r1, #0
 8003a50:	1d1a      	adds	r2, r3, #4
 8003a52:	6032      	str	r2, [r6, #0]
 8003a54:	681e      	ldr	r6, [r3, #0]
 8003a56:	6862      	ldr	r2, [r4, #4]
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f000 f995 	bl	8003d88 <memchr>
 8003a5e:	b108      	cbz	r0, 8003a64 <_printf_i+0x1e4>
 8003a60:	1b80      	subs	r0, r0, r6
 8003a62:	6060      	str	r0, [r4, #4]
 8003a64:	6863      	ldr	r3, [r4, #4]
 8003a66:	6123      	str	r3, [r4, #16]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a6e:	e7aa      	b.n	80039c6 <_printf_i+0x146>
 8003a70:	4632      	mov	r2, r6
 8003a72:	4649      	mov	r1, r9
 8003a74:	4640      	mov	r0, r8
 8003a76:	6923      	ldr	r3, [r4, #16]
 8003a78:	47d0      	blx	sl
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	d0ad      	beq.n	80039da <_printf_i+0x15a>
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	079b      	lsls	r3, r3, #30
 8003a82:	d413      	bmi.n	8003aac <_printf_i+0x22c>
 8003a84:	68e0      	ldr	r0, [r4, #12]
 8003a86:	9b03      	ldr	r3, [sp, #12]
 8003a88:	4298      	cmp	r0, r3
 8003a8a:	bfb8      	it	lt
 8003a8c:	4618      	movlt	r0, r3
 8003a8e:	e7a6      	b.n	80039de <_printf_i+0x15e>
 8003a90:	2301      	movs	r3, #1
 8003a92:	4632      	mov	r2, r6
 8003a94:	4649      	mov	r1, r9
 8003a96:	4640      	mov	r0, r8
 8003a98:	47d0      	blx	sl
 8003a9a:	3001      	adds	r0, #1
 8003a9c:	d09d      	beq.n	80039da <_printf_i+0x15a>
 8003a9e:	3501      	adds	r5, #1
 8003aa0:	68e3      	ldr	r3, [r4, #12]
 8003aa2:	9903      	ldr	r1, [sp, #12]
 8003aa4:	1a5b      	subs	r3, r3, r1
 8003aa6:	42ab      	cmp	r3, r5
 8003aa8:	dcf2      	bgt.n	8003a90 <_printf_i+0x210>
 8003aaa:	e7eb      	b.n	8003a84 <_printf_i+0x204>
 8003aac:	2500      	movs	r5, #0
 8003aae:	f104 0619 	add.w	r6, r4, #25
 8003ab2:	e7f5      	b.n	8003aa0 <_printf_i+0x220>
 8003ab4:	08005a93 	.word	0x08005a93
 8003ab8:	08005aa4 	.word	0x08005aa4

08003abc <__sflush_r>:
 8003abc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ac2:	0716      	lsls	r6, r2, #28
 8003ac4:	4605      	mov	r5, r0
 8003ac6:	460c      	mov	r4, r1
 8003ac8:	d454      	bmi.n	8003b74 <__sflush_r+0xb8>
 8003aca:	684b      	ldr	r3, [r1, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dc02      	bgt.n	8003ad6 <__sflush_r+0x1a>
 8003ad0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	dd48      	ble.n	8003b68 <__sflush_r+0xac>
 8003ad6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003ad8:	2e00      	cmp	r6, #0
 8003ada:	d045      	beq.n	8003b68 <__sflush_r+0xac>
 8003adc:	2300      	movs	r3, #0
 8003ade:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003ae2:	682f      	ldr	r7, [r5, #0]
 8003ae4:	6a21      	ldr	r1, [r4, #32]
 8003ae6:	602b      	str	r3, [r5, #0]
 8003ae8:	d030      	beq.n	8003b4c <__sflush_r+0x90>
 8003aea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003aec:	89a3      	ldrh	r3, [r4, #12]
 8003aee:	0759      	lsls	r1, r3, #29
 8003af0:	d505      	bpl.n	8003afe <__sflush_r+0x42>
 8003af2:	6863      	ldr	r3, [r4, #4]
 8003af4:	1ad2      	subs	r2, r2, r3
 8003af6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003af8:	b10b      	cbz	r3, 8003afe <__sflush_r+0x42>
 8003afa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003afc:	1ad2      	subs	r2, r2, r3
 8003afe:	2300      	movs	r3, #0
 8003b00:	4628      	mov	r0, r5
 8003b02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b04:	6a21      	ldr	r1, [r4, #32]
 8003b06:	47b0      	blx	r6
 8003b08:	1c43      	adds	r3, r0, #1
 8003b0a:	89a3      	ldrh	r3, [r4, #12]
 8003b0c:	d106      	bne.n	8003b1c <__sflush_r+0x60>
 8003b0e:	6829      	ldr	r1, [r5, #0]
 8003b10:	291d      	cmp	r1, #29
 8003b12:	d82b      	bhi.n	8003b6c <__sflush_r+0xb0>
 8003b14:	4a28      	ldr	r2, [pc, #160]	@ (8003bb8 <__sflush_r+0xfc>)
 8003b16:	40ca      	lsrs	r2, r1
 8003b18:	07d6      	lsls	r6, r2, #31
 8003b1a:	d527      	bpl.n	8003b6c <__sflush_r+0xb0>
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	6062      	str	r2, [r4, #4]
 8003b20:	6922      	ldr	r2, [r4, #16]
 8003b22:	04d9      	lsls	r1, r3, #19
 8003b24:	6022      	str	r2, [r4, #0]
 8003b26:	d504      	bpl.n	8003b32 <__sflush_r+0x76>
 8003b28:	1c42      	adds	r2, r0, #1
 8003b2a:	d101      	bne.n	8003b30 <__sflush_r+0x74>
 8003b2c:	682b      	ldr	r3, [r5, #0]
 8003b2e:	b903      	cbnz	r3, 8003b32 <__sflush_r+0x76>
 8003b30:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b34:	602f      	str	r7, [r5, #0]
 8003b36:	b1b9      	cbz	r1, 8003b68 <__sflush_r+0xac>
 8003b38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b3c:	4299      	cmp	r1, r3
 8003b3e:	d002      	beq.n	8003b46 <__sflush_r+0x8a>
 8003b40:	4628      	mov	r0, r5
 8003b42:	f7ff fa9d 	bl	8003080 <_free_r>
 8003b46:	2300      	movs	r3, #0
 8003b48:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b4a:	e00d      	b.n	8003b68 <__sflush_r+0xac>
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	4628      	mov	r0, r5
 8003b50:	47b0      	blx	r6
 8003b52:	4602      	mov	r2, r0
 8003b54:	1c50      	adds	r0, r2, #1
 8003b56:	d1c9      	bne.n	8003aec <__sflush_r+0x30>
 8003b58:	682b      	ldr	r3, [r5, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0c6      	beq.n	8003aec <__sflush_r+0x30>
 8003b5e:	2b1d      	cmp	r3, #29
 8003b60:	d001      	beq.n	8003b66 <__sflush_r+0xaa>
 8003b62:	2b16      	cmp	r3, #22
 8003b64:	d11d      	bne.n	8003ba2 <__sflush_r+0xe6>
 8003b66:	602f      	str	r7, [r5, #0]
 8003b68:	2000      	movs	r0, #0
 8003b6a:	e021      	b.n	8003bb0 <__sflush_r+0xf4>
 8003b6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b70:	b21b      	sxth	r3, r3
 8003b72:	e01a      	b.n	8003baa <__sflush_r+0xee>
 8003b74:	690f      	ldr	r7, [r1, #16]
 8003b76:	2f00      	cmp	r7, #0
 8003b78:	d0f6      	beq.n	8003b68 <__sflush_r+0xac>
 8003b7a:	0793      	lsls	r3, r2, #30
 8003b7c:	bf18      	it	ne
 8003b7e:	2300      	movne	r3, #0
 8003b80:	680e      	ldr	r6, [r1, #0]
 8003b82:	bf08      	it	eq
 8003b84:	694b      	ldreq	r3, [r1, #20]
 8003b86:	1bf6      	subs	r6, r6, r7
 8003b88:	600f      	str	r7, [r1, #0]
 8003b8a:	608b      	str	r3, [r1, #8]
 8003b8c:	2e00      	cmp	r6, #0
 8003b8e:	ddeb      	ble.n	8003b68 <__sflush_r+0xac>
 8003b90:	4633      	mov	r3, r6
 8003b92:	463a      	mov	r2, r7
 8003b94:	4628      	mov	r0, r5
 8003b96:	6a21      	ldr	r1, [r4, #32]
 8003b98:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003b9c:	47e0      	blx	ip
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	dc07      	bgt.n	8003bb2 <__sflush_r+0xf6>
 8003ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003baa:	f04f 30ff 	mov.w	r0, #4294967295
 8003bae:	81a3      	strh	r3, [r4, #12]
 8003bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bb2:	4407      	add	r7, r0
 8003bb4:	1a36      	subs	r6, r6, r0
 8003bb6:	e7e9      	b.n	8003b8c <__sflush_r+0xd0>
 8003bb8:	20400001 	.word	0x20400001

08003bbc <_fflush_r>:
 8003bbc:	b538      	push	{r3, r4, r5, lr}
 8003bbe:	690b      	ldr	r3, [r1, #16]
 8003bc0:	4605      	mov	r5, r0
 8003bc2:	460c      	mov	r4, r1
 8003bc4:	b913      	cbnz	r3, 8003bcc <_fflush_r+0x10>
 8003bc6:	2500      	movs	r5, #0
 8003bc8:	4628      	mov	r0, r5
 8003bca:	bd38      	pop	{r3, r4, r5, pc}
 8003bcc:	b118      	cbz	r0, 8003bd6 <_fflush_r+0x1a>
 8003bce:	6a03      	ldr	r3, [r0, #32]
 8003bd0:	b90b      	cbnz	r3, 8003bd6 <_fflush_r+0x1a>
 8003bd2:	f7ff f91d 	bl	8002e10 <__sinit>
 8003bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0f3      	beq.n	8003bc6 <_fflush_r+0xa>
 8003bde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003be0:	07d0      	lsls	r0, r2, #31
 8003be2:	d404      	bmi.n	8003bee <_fflush_r+0x32>
 8003be4:	0599      	lsls	r1, r3, #22
 8003be6:	d402      	bmi.n	8003bee <_fflush_r+0x32>
 8003be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bea:	f7ff fa38 	bl	800305e <__retarget_lock_acquire_recursive>
 8003bee:	4628      	mov	r0, r5
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	f7ff ff63 	bl	8003abc <__sflush_r>
 8003bf6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bf8:	4605      	mov	r5, r0
 8003bfa:	07da      	lsls	r2, r3, #31
 8003bfc:	d4e4      	bmi.n	8003bc8 <_fflush_r+0xc>
 8003bfe:	89a3      	ldrh	r3, [r4, #12]
 8003c00:	059b      	lsls	r3, r3, #22
 8003c02:	d4e1      	bmi.n	8003bc8 <_fflush_r+0xc>
 8003c04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c06:	f7ff fa2b 	bl	8003060 <__retarget_lock_release_recursive>
 8003c0a:	e7dd      	b.n	8003bc8 <_fflush_r+0xc>

08003c0c <__swbuf_r>:
 8003c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c0e:	460e      	mov	r6, r1
 8003c10:	4614      	mov	r4, r2
 8003c12:	4605      	mov	r5, r0
 8003c14:	b118      	cbz	r0, 8003c1e <__swbuf_r+0x12>
 8003c16:	6a03      	ldr	r3, [r0, #32]
 8003c18:	b90b      	cbnz	r3, 8003c1e <__swbuf_r+0x12>
 8003c1a:	f7ff f8f9 	bl	8002e10 <__sinit>
 8003c1e:	69a3      	ldr	r3, [r4, #24]
 8003c20:	60a3      	str	r3, [r4, #8]
 8003c22:	89a3      	ldrh	r3, [r4, #12]
 8003c24:	071a      	lsls	r2, r3, #28
 8003c26:	d501      	bpl.n	8003c2c <__swbuf_r+0x20>
 8003c28:	6923      	ldr	r3, [r4, #16]
 8003c2a:	b943      	cbnz	r3, 8003c3e <__swbuf_r+0x32>
 8003c2c:	4621      	mov	r1, r4
 8003c2e:	4628      	mov	r0, r5
 8003c30:	f000 f82a 	bl	8003c88 <__swsetup_r>
 8003c34:	b118      	cbz	r0, 8003c3e <__swbuf_r+0x32>
 8003c36:	f04f 37ff 	mov.w	r7, #4294967295
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c3e:	6823      	ldr	r3, [r4, #0]
 8003c40:	6922      	ldr	r2, [r4, #16]
 8003c42:	b2f6      	uxtb	r6, r6
 8003c44:	1a98      	subs	r0, r3, r2
 8003c46:	6963      	ldr	r3, [r4, #20]
 8003c48:	4637      	mov	r7, r6
 8003c4a:	4283      	cmp	r3, r0
 8003c4c:	dc05      	bgt.n	8003c5a <__swbuf_r+0x4e>
 8003c4e:	4621      	mov	r1, r4
 8003c50:	4628      	mov	r0, r5
 8003c52:	f7ff ffb3 	bl	8003bbc <_fflush_r>
 8003c56:	2800      	cmp	r0, #0
 8003c58:	d1ed      	bne.n	8003c36 <__swbuf_r+0x2a>
 8003c5a:	68a3      	ldr	r3, [r4, #8]
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	60a3      	str	r3, [r4, #8]
 8003c60:	6823      	ldr	r3, [r4, #0]
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	6022      	str	r2, [r4, #0]
 8003c66:	701e      	strb	r6, [r3, #0]
 8003c68:	6962      	ldr	r2, [r4, #20]
 8003c6a:	1c43      	adds	r3, r0, #1
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d004      	beq.n	8003c7a <__swbuf_r+0x6e>
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	07db      	lsls	r3, r3, #31
 8003c74:	d5e1      	bpl.n	8003c3a <__swbuf_r+0x2e>
 8003c76:	2e0a      	cmp	r6, #10
 8003c78:	d1df      	bne.n	8003c3a <__swbuf_r+0x2e>
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	f7ff ff9d 	bl	8003bbc <_fflush_r>
 8003c82:	2800      	cmp	r0, #0
 8003c84:	d0d9      	beq.n	8003c3a <__swbuf_r+0x2e>
 8003c86:	e7d6      	b.n	8003c36 <__swbuf_r+0x2a>

08003c88 <__swsetup_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	4b29      	ldr	r3, [pc, #164]	@ (8003d30 <__swsetup_r+0xa8>)
 8003c8c:	4605      	mov	r5, r0
 8003c8e:	6818      	ldr	r0, [r3, #0]
 8003c90:	460c      	mov	r4, r1
 8003c92:	b118      	cbz	r0, 8003c9c <__swsetup_r+0x14>
 8003c94:	6a03      	ldr	r3, [r0, #32]
 8003c96:	b90b      	cbnz	r3, 8003c9c <__swsetup_r+0x14>
 8003c98:	f7ff f8ba 	bl	8002e10 <__sinit>
 8003c9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ca0:	0719      	lsls	r1, r3, #28
 8003ca2:	d422      	bmi.n	8003cea <__swsetup_r+0x62>
 8003ca4:	06da      	lsls	r2, r3, #27
 8003ca6:	d407      	bmi.n	8003cb8 <__swsetup_r+0x30>
 8003ca8:	2209      	movs	r2, #9
 8003caa:	602a      	str	r2, [r5, #0]
 8003cac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb4:	81a3      	strh	r3, [r4, #12]
 8003cb6:	e033      	b.n	8003d20 <__swsetup_r+0x98>
 8003cb8:	0758      	lsls	r0, r3, #29
 8003cba:	d512      	bpl.n	8003ce2 <__swsetup_r+0x5a>
 8003cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003cbe:	b141      	cbz	r1, 8003cd2 <__swsetup_r+0x4a>
 8003cc0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003cc4:	4299      	cmp	r1, r3
 8003cc6:	d002      	beq.n	8003cce <__swsetup_r+0x46>
 8003cc8:	4628      	mov	r0, r5
 8003cca:	f7ff f9d9 	bl	8003080 <_free_r>
 8003cce:	2300      	movs	r3, #0
 8003cd0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003cd2:	89a3      	ldrh	r3, [r4, #12]
 8003cd4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003cd8:	81a3      	strh	r3, [r4, #12]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	6063      	str	r3, [r4, #4]
 8003cde:	6923      	ldr	r3, [r4, #16]
 8003ce0:	6023      	str	r3, [r4, #0]
 8003ce2:	89a3      	ldrh	r3, [r4, #12]
 8003ce4:	f043 0308 	orr.w	r3, r3, #8
 8003ce8:	81a3      	strh	r3, [r4, #12]
 8003cea:	6923      	ldr	r3, [r4, #16]
 8003cec:	b94b      	cbnz	r3, 8003d02 <__swsetup_r+0x7a>
 8003cee:	89a3      	ldrh	r3, [r4, #12]
 8003cf0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003cf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cf8:	d003      	beq.n	8003d02 <__swsetup_r+0x7a>
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 f8a4 	bl	8003e4a <__smakebuf_r>
 8003d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d06:	f013 0201 	ands.w	r2, r3, #1
 8003d0a:	d00a      	beq.n	8003d22 <__swsetup_r+0x9a>
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	60a2      	str	r2, [r4, #8]
 8003d10:	6962      	ldr	r2, [r4, #20]
 8003d12:	4252      	negs	r2, r2
 8003d14:	61a2      	str	r2, [r4, #24]
 8003d16:	6922      	ldr	r2, [r4, #16]
 8003d18:	b942      	cbnz	r2, 8003d2c <__swsetup_r+0xa4>
 8003d1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d1e:	d1c5      	bne.n	8003cac <__swsetup_r+0x24>
 8003d20:	bd38      	pop	{r3, r4, r5, pc}
 8003d22:	0799      	lsls	r1, r3, #30
 8003d24:	bf58      	it	pl
 8003d26:	6962      	ldrpl	r2, [r4, #20]
 8003d28:	60a2      	str	r2, [r4, #8]
 8003d2a:	e7f4      	b.n	8003d16 <__swsetup_r+0x8e>
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	e7f7      	b.n	8003d20 <__swsetup_r+0x98>
 8003d30:	20000018 	.word	0x20000018

08003d34 <memmove>:
 8003d34:	4288      	cmp	r0, r1
 8003d36:	b510      	push	{r4, lr}
 8003d38:	eb01 0402 	add.w	r4, r1, r2
 8003d3c:	d902      	bls.n	8003d44 <memmove+0x10>
 8003d3e:	4284      	cmp	r4, r0
 8003d40:	4623      	mov	r3, r4
 8003d42:	d807      	bhi.n	8003d54 <memmove+0x20>
 8003d44:	1e43      	subs	r3, r0, #1
 8003d46:	42a1      	cmp	r1, r4
 8003d48:	d008      	beq.n	8003d5c <memmove+0x28>
 8003d4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d52:	e7f8      	b.n	8003d46 <memmove+0x12>
 8003d54:	4601      	mov	r1, r0
 8003d56:	4402      	add	r2, r0
 8003d58:	428a      	cmp	r2, r1
 8003d5a:	d100      	bne.n	8003d5e <memmove+0x2a>
 8003d5c:	bd10      	pop	{r4, pc}
 8003d5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d66:	e7f7      	b.n	8003d58 <memmove+0x24>

08003d68 <_sbrk_r>:
 8003d68:	b538      	push	{r3, r4, r5, lr}
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	4d05      	ldr	r5, [pc, #20]	@ (8003d84 <_sbrk_r+0x1c>)
 8003d6e:	4604      	mov	r4, r0
 8003d70:	4608      	mov	r0, r1
 8003d72:	602b      	str	r3, [r5, #0]
 8003d74:	f7fc fea6 	bl	8000ac4 <_sbrk>
 8003d78:	1c43      	adds	r3, r0, #1
 8003d7a:	d102      	bne.n	8003d82 <_sbrk_r+0x1a>
 8003d7c:	682b      	ldr	r3, [r5, #0]
 8003d7e:	b103      	cbz	r3, 8003d82 <_sbrk_r+0x1a>
 8003d80:	6023      	str	r3, [r4, #0]
 8003d82:	bd38      	pop	{r3, r4, r5, pc}
 8003d84:	2000066c 	.word	0x2000066c

08003d88 <memchr>:
 8003d88:	4603      	mov	r3, r0
 8003d8a:	b510      	push	{r4, lr}
 8003d8c:	b2c9      	uxtb	r1, r1
 8003d8e:	4402      	add	r2, r0
 8003d90:	4293      	cmp	r3, r2
 8003d92:	4618      	mov	r0, r3
 8003d94:	d101      	bne.n	8003d9a <memchr+0x12>
 8003d96:	2000      	movs	r0, #0
 8003d98:	e003      	b.n	8003da2 <memchr+0x1a>
 8003d9a:	7804      	ldrb	r4, [r0, #0]
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	428c      	cmp	r4, r1
 8003da0:	d1f6      	bne.n	8003d90 <memchr+0x8>
 8003da2:	bd10      	pop	{r4, pc}

08003da4 <_realloc_r>:
 8003da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003da8:	4607      	mov	r7, r0
 8003daa:	4614      	mov	r4, r2
 8003dac:	460d      	mov	r5, r1
 8003dae:	b921      	cbnz	r1, 8003dba <_realloc_r+0x16>
 8003db0:	4611      	mov	r1, r2
 8003db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003db6:	f7ff b9cd 	b.w	8003154 <_malloc_r>
 8003dba:	b92a      	cbnz	r2, 8003dc8 <_realloc_r+0x24>
 8003dbc:	f7ff f960 	bl	8003080 <_free_r>
 8003dc0:	4625      	mov	r5, r4
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003dc8:	f000 f89e 	bl	8003f08 <_malloc_usable_size_r>
 8003dcc:	4284      	cmp	r4, r0
 8003dce:	4606      	mov	r6, r0
 8003dd0:	d802      	bhi.n	8003dd8 <_realloc_r+0x34>
 8003dd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003dd6:	d8f4      	bhi.n	8003dc2 <_realloc_r+0x1e>
 8003dd8:	4621      	mov	r1, r4
 8003dda:	4638      	mov	r0, r7
 8003ddc:	f7ff f9ba 	bl	8003154 <_malloc_r>
 8003de0:	4680      	mov	r8, r0
 8003de2:	b908      	cbnz	r0, 8003de8 <_realloc_r+0x44>
 8003de4:	4645      	mov	r5, r8
 8003de6:	e7ec      	b.n	8003dc2 <_realloc_r+0x1e>
 8003de8:	42b4      	cmp	r4, r6
 8003dea:	4622      	mov	r2, r4
 8003dec:	4629      	mov	r1, r5
 8003dee:	bf28      	it	cs
 8003df0:	4632      	movcs	r2, r6
 8003df2:	f7ff f936 	bl	8003062 <memcpy>
 8003df6:	4629      	mov	r1, r5
 8003df8:	4638      	mov	r0, r7
 8003dfa:	f7ff f941 	bl	8003080 <_free_r>
 8003dfe:	e7f1      	b.n	8003de4 <_realloc_r+0x40>

08003e00 <__swhatbuf_r>:
 8003e00:	b570      	push	{r4, r5, r6, lr}
 8003e02:	460c      	mov	r4, r1
 8003e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e08:	4615      	mov	r5, r2
 8003e0a:	2900      	cmp	r1, #0
 8003e0c:	461e      	mov	r6, r3
 8003e0e:	b096      	sub	sp, #88	@ 0x58
 8003e10:	da0c      	bge.n	8003e2c <__swhatbuf_r+0x2c>
 8003e12:	89a3      	ldrh	r3, [r4, #12]
 8003e14:	2100      	movs	r1, #0
 8003e16:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e1a:	bf14      	ite	ne
 8003e1c:	2340      	movne	r3, #64	@ 0x40
 8003e1e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e22:	2000      	movs	r0, #0
 8003e24:	6031      	str	r1, [r6, #0]
 8003e26:	602b      	str	r3, [r5, #0]
 8003e28:	b016      	add	sp, #88	@ 0x58
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	466a      	mov	r2, sp
 8003e2e:	f000 f849 	bl	8003ec4 <_fstat_r>
 8003e32:	2800      	cmp	r0, #0
 8003e34:	dbed      	blt.n	8003e12 <__swhatbuf_r+0x12>
 8003e36:	9901      	ldr	r1, [sp, #4]
 8003e38:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e3c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e40:	4259      	negs	r1, r3
 8003e42:	4159      	adcs	r1, r3
 8003e44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e48:	e7eb      	b.n	8003e22 <__swhatbuf_r+0x22>

08003e4a <__smakebuf_r>:
 8003e4a:	898b      	ldrh	r3, [r1, #12]
 8003e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e4e:	079d      	lsls	r5, r3, #30
 8003e50:	4606      	mov	r6, r0
 8003e52:	460c      	mov	r4, r1
 8003e54:	d507      	bpl.n	8003e66 <__smakebuf_r+0x1c>
 8003e56:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e5a:	6023      	str	r3, [r4, #0]
 8003e5c:	6123      	str	r3, [r4, #16]
 8003e5e:	2301      	movs	r3, #1
 8003e60:	6163      	str	r3, [r4, #20]
 8003e62:	b003      	add	sp, #12
 8003e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e66:	466a      	mov	r2, sp
 8003e68:	ab01      	add	r3, sp, #4
 8003e6a:	f7ff ffc9 	bl	8003e00 <__swhatbuf_r>
 8003e6e:	9f00      	ldr	r7, [sp, #0]
 8003e70:	4605      	mov	r5, r0
 8003e72:	4639      	mov	r1, r7
 8003e74:	4630      	mov	r0, r6
 8003e76:	f7ff f96d 	bl	8003154 <_malloc_r>
 8003e7a:	b948      	cbnz	r0, 8003e90 <__smakebuf_r+0x46>
 8003e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e80:	059a      	lsls	r2, r3, #22
 8003e82:	d4ee      	bmi.n	8003e62 <__smakebuf_r+0x18>
 8003e84:	f023 0303 	bic.w	r3, r3, #3
 8003e88:	f043 0302 	orr.w	r3, r3, #2
 8003e8c:	81a3      	strh	r3, [r4, #12]
 8003e8e:	e7e2      	b.n	8003e56 <__smakebuf_r+0xc>
 8003e90:	89a3      	ldrh	r3, [r4, #12]
 8003e92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9a:	81a3      	strh	r3, [r4, #12]
 8003e9c:	9b01      	ldr	r3, [sp, #4]
 8003e9e:	6020      	str	r0, [r4, #0]
 8003ea0:	b15b      	cbz	r3, 8003eba <__smakebuf_r+0x70>
 8003ea2:	4630      	mov	r0, r6
 8003ea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ea8:	f000 f81e 	bl	8003ee8 <_isatty_r>
 8003eac:	b128      	cbz	r0, 8003eba <__smakebuf_r+0x70>
 8003eae:	89a3      	ldrh	r3, [r4, #12]
 8003eb0:	f023 0303 	bic.w	r3, r3, #3
 8003eb4:	f043 0301 	orr.w	r3, r3, #1
 8003eb8:	81a3      	strh	r3, [r4, #12]
 8003eba:	89a3      	ldrh	r3, [r4, #12]
 8003ebc:	431d      	orrs	r5, r3
 8003ebe:	81a5      	strh	r5, [r4, #12]
 8003ec0:	e7cf      	b.n	8003e62 <__smakebuf_r+0x18>
	...

08003ec4 <_fstat_r>:
 8003ec4:	b538      	push	{r3, r4, r5, lr}
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	4d06      	ldr	r5, [pc, #24]	@ (8003ee4 <_fstat_r+0x20>)
 8003eca:	4604      	mov	r4, r0
 8003ecc:	4608      	mov	r0, r1
 8003ece:	4611      	mov	r1, r2
 8003ed0:	602b      	str	r3, [r5, #0]
 8003ed2:	f7fc fdd1 	bl	8000a78 <_fstat>
 8003ed6:	1c43      	adds	r3, r0, #1
 8003ed8:	d102      	bne.n	8003ee0 <_fstat_r+0x1c>
 8003eda:	682b      	ldr	r3, [r5, #0]
 8003edc:	b103      	cbz	r3, 8003ee0 <_fstat_r+0x1c>
 8003ede:	6023      	str	r3, [r4, #0]
 8003ee0:	bd38      	pop	{r3, r4, r5, pc}
 8003ee2:	bf00      	nop
 8003ee4:	2000066c 	.word	0x2000066c

08003ee8 <_isatty_r>:
 8003ee8:	b538      	push	{r3, r4, r5, lr}
 8003eea:	2300      	movs	r3, #0
 8003eec:	4d05      	ldr	r5, [pc, #20]	@ (8003f04 <_isatty_r+0x1c>)
 8003eee:	4604      	mov	r4, r0
 8003ef0:	4608      	mov	r0, r1
 8003ef2:	602b      	str	r3, [r5, #0]
 8003ef4:	f7fc fdcf 	bl	8000a96 <_isatty>
 8003ef8:	1c43      	adds	r3, r0, #1
 8003efa:	d102      	bne.n	8003f02 <_isatty_r+0x1a>
 8003efc:	682b      	ldr	r3, [r5, #0]
 8003efe:	b103      	cbz	r3, 8003f02 <_isatty_r+0x1a>
 8003f00:	6023      	str	r3, [r4, #0]
 8003f02:	bd38      	pop	{r3, r4, r5, pc}
 8003f04:	2000066c 	.word	0x2000066c

08003f08 <_malloc_usable_size_r>:
 8003f08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f0c:	1f18      	subs	r0, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	bfbc      	itt	lt
 8003f12:	580b      	ldrlt	r3, [r1, r0]
 8003f14:	18c0      	addlt	r0, r0, r3
 8003f16:	4770      	bx	lr

08003f18 <_init>:
 8003f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f1a:	bf00      	nop
 8003f1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f1e:	bc08      	pop	{r3}
 8003f20:	469e      	mov	lr, r3
 8003f22:	4770      	bx	lr

08003f24 <_fini>:
 8003f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f26:	bf00      	nop
 8003f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f2a:	bc08      	pop	{r3}
 8003f2c:	469e      	mov	lr, r3
 8003f2e:	4770      	bx	lr
