
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1377.191 ; gain = 0.000 ; free physical = 12522 ; free virtual = 35727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:37]
INFO: [Synth 8-3491] module 'lfsrController' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:34' bound to instance 'my_controller' of component 'lfsrController' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'lfsrController' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:42]
INFO: [Synth 8-3491] module 'lfsr8bits' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:6' bound to instance 'my_lfsrA' of component 'lfsr8bits' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lfsr8bits' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:14]
WARNING: [Synth 8-614] signal 'preset' is read in the process but is not in the sensitivity list [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'lfsr8bits' (1#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:14]
INFO: [Synth 8-3491] module 'lfsr8bits' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsr8bits.vhd:6' bound to instance 'my_lfsrB' of component 'lfsr8bits' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element enable_reg was removed.  [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'lfsrController' (2#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/lfsrController.vhd:42]
INFO: [Synth 8-3491] module 'clock_div' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/clock_div.vhd:27' bound to instance 'my_clkdiv' of component 'clock_div' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'clock_div' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/clock_div.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (3#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/clock_div.vhd:34]
INFO: [Synth 8-3491] module 'Display_Mux' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:34' bound to instance 'mux_dis' of component 'Display_Mux' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Display_Mux' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:45]
INFO: [Synth 8-3491] module 'Mux_16_to_1' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Mux_16_to_1.vhd:34' bound to instance 'mux' of component 'mux_16_to_1' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:85]
INFO: [Synth 8-638] synthesizing module 'Mux_16_to_1' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Mux_16_to_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Mux_16_to_1' (4#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Mux_16_to_1.vhd:55]
INFO: [Synth 8-3491] module 'Seg_Converter' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/7_Seg_Converter.vhd:34' bound to instance 'decoder' of component 'seg_converter' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:104]
INFO: [Synth 8-638] synthesizing module 'Seg_Converter' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/7_Seg_Converter.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Seg_Converter' (5#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/7_Seg_Converter.vhd:39]
INFO: [Synth 8-3491] module 'Display_Reg' declared at '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Reg.vhd:34' bound to instance 'register_local' of component 'display_reg' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Display_Reg' [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Reg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Display_Reg' (6#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Reg.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Display_Mux' (7#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/Display_Mux.vhd:45]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.srcs/sources_1/new/top.vhd:37]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.680 ; gain = 40.488 ; free physical = 12534 ; free virtual = 35739
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.680 ; gain = 40.488 ; free physical = 12534 ; free virtual = 35739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1417.680 ; gain = 40.488 ; free physical = 12534 ; free virtual = 35739
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vinicius/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/vinicius/Downloads/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/vinicius/Downloads/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/vinicius/Downloads/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/vinicius/Downloads/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/vinicius/Downloads/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/vinicius/Downloads/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/vinicius/Downloads/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/vinicius/Downloads/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/vinicius/Downloads/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/vinicius/Downloads/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/vinicius/Downloads/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/vinicius/Downloads/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/vinicius/Downloads/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/vinicius/Downloads/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/vinicius/Downloads/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/vinicius/Downloads/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/vinicius/Downloads/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/vinicius/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vinicius/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.086 ; gain = 0.000 ; free physical = 12285 ; free virtual = 35490
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.086 ; gain = 0.000 ; free physical = 12285 ; free virtual = 35490
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.086 ; gain = 0.000 ; free physical = 12285 ; free virtual = 35490
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.086 ; gain = 0.000 ; free physical = 12285 ; free virtual = 35490
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12361 ; free virtual = 35566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12361 ; free virtual = 35566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12362 ; free virtual = 35567
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "auxled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12353 ; free virtual = 35558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lfsr8bits 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module lfsrController 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display_Reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "my_clkdiv/auxled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mux_dis/register_local/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12341 ; free virtual = 35548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1721.086 ; gain = 343.895 ; free physical = 12217 ; free virtual = 35424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12217 ; free virtual = 35424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     1|
|6     |LUT4   |    17|
|7     |LUT5   |    39|
|8     |LUT6   |    30|
|9     |FDCE   |    25|
|10    |FDPE   |     3|
|11    |FDRE   |    32|
|12    |FDSE   |     5|
|13    |IBUF   |     3|
|14    |OBUF   |    11|
|15    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   192|
|2     |  mux_dis          |Display_Mux    |   106|
|3     |    register_local |Display_Reg    |   106|
|4     |  my_clkdiv        |clock_div      |    49|
|5     |  my_controller    |lfsrController |    13|
|6     |    my_lfsrA       |lfsr8bits      |     7|
|7     |    my_lfsrB       |lfsr8bits_0    |     5|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.094 ; gain = 351.902 ; free physical = 12215 ; free virtual = 35422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1729.094 ; gain = 48.496 ; free physical = 12269 ; free virtual = 35476
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.102 ; gain = 351.902 ; free physical = 12269 ; free virtual = 35476
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.102 ; gain = 0.000 ; free physical = 12181 ; free virtual = 35419
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 36 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1729.102 ; gain = 352.047 ; free physical = 12238 ; free virtual = 35476
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.102 ; gain = 0.000 ; free physical = 12238 ; free virtual = 35476
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vinicius/PED2/experiments/pseudo_random_sequence_generator/pseudo_random_sequence_generator.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  3 15:57:02 2019...
