#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000265bd7cd870 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000265bd81a9d0_0 .var "clk", 0 0;
v00000265bd819210_0 .var "rst", 0 0;
S_00000265bd7ced90 .scope module, "uut" "SingleCycleMIPS" 2 6, 3 2 0, S_00000265bd7cd870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_00000265bd7c8060 .functor AND 1, v00000265bd810af0_0, v00000265bd8102d0_0, C4<1>, C4<1>;
v00000265bd8193f0_0 .net "ALUOp", 1 0, v00000265bd810410_0;  1 drivers
v00000265bd819e90_0 .net "ALUSrc", 0 0, v00000265bd810690_0;  1 drivers
v00000265bd819530_0 .net "Branch", 0 0, v00000265bd810af0_0;  1 drivers
v00000265bd819cb0_0 .net "Jump", 0 0, v00000265bd810b90_0;  1 drivers
v00000265bd819670_0 .net "MemRead", 0 0, v00000265bd80fbf0_0;  1 drivers
v00000265bd81a070_0 .net "MemWrite", 0 0, v00000265bd810cd0_0;  1 drivers
v00000265bd819850_0 .net "MemtoReg", 0 0, v00000265bd810870_0;  1 drivers
v00000265bd81a570_0 .net "RegDst", 0 0, v00000265bd80f6f0_0;  1 drivers
v00000265bd81a930_0 .net "RegWrite", 0 0, v00000265bd810c30_0;  1 drivers
v00000265bd8197b0_0 .net *"_ivl_13", 4 0, L_00000265bd81cbc0;  1 drivers
v00000265bd819030_0 .net *"_ivl_15", 4 0, L_00000265bd81be00;  1 drivers
v00000265bd819990_0 .net *"_ivl_19", 3 0, L_00000265bd81b400;  1 drivers
v00000265bd81a390_0 .net *"_ivl_21", 25 0, L_00000265bd81c120;  1 drivers
L_00000265bd8c01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd8195d0_0 .net/2u *"_ivl_22", 1 0, L_00000265bd8c01f0;  1 drivers
v00000265bd819a30_0 .net *"_ivl_26", 0 0, L_00000265bd7c8060;  1 drivers
L_00000265bd8c0238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000265bd819490_0 .net/2u *"_ivl_28", 31 0, L_00000265bd8c0238;  1 drivers
v00000265bd819ad0_0 .net *"_ivl_30", 31 0, L_00000265bd81c260;  1 drivers
v00000265bd81a110_0 .net *"_ivl_32", 31 0, L_00000265bd81c760;  1 drivers
v00000265bd81acf0_0 .net *"_ivl_34", 29 0, L_00000265bd81b900;  1 drivers
L_00000265bd8c0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd81ad90_0 .net *"_ivl_36", 1 0, L_00000265bd8c0280;  1 drivers
v00000265bd81aed0_0 .net *"_ivl_38", 31 0, L_00000265bd81bae0;  1 drivers
L_00000265bd8c02c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000265bd819c10_0 .net/2u *"_ivl_40", 31 0, L_00000265bd8c02c8;  1 drivers
v00000265bd819b70_0 .net *"_ivl_42", 31 0, L_00000265bd81bf40;  1 drivers
v00000265bd819f30_0 .net *"_ivl_44", 31 0, L_00000265bd81b220;  1 drivers
v00000265bd81a1b0_0 .net "alu_control", 3 0, v00000265bd8105f0_0;  1 drivers
v00000265bd81a610_0 .net "alu_result", 31 0, v00000265bd810a50_0;  1 drivers
v00000265bd81aa70_0 .net "clk", 0 0, v00000265bd81a9d0_0;  1 drivers
v00000265bd81ae30_0 .net "instruction", 31 0, L_00000265bd7c8ed0;  1 drivers
v00000265bd81a250_0 .net "jump_address", 31 0, L_00000265bd81ca80;  1 drivers
v00000265bd81ab10_0 .net "mem_data", 31 0, L_00000265bd81b180;  1 drivers
v00000265bd81a430_0 .net "next_pc", 31 0, L_00000265bd81bd60;  1 drivers
v00000265bd81a6b0_0 .net "pc", 31 0, v00000265bd810550_0;  1 drivers
v00000265bd81a750_0 .net "readData1", 31 0, L_00000265bd7c8140;  1 drivers
v00000265bd81a7f0_0 .net "readData2", 31 0, L_00000265bd7c86f0;  1 drivers
v00000265bd81abb0_0 .net "rst", 0 0, v00000265bd819210_0;  1 drivers
v00000265bd8190d0_0 .net "sign_ext_imm", 31 0, L_00000265bd81c300;  1 drivers
v00000265bd81a890_0 .net "writeReg", 4 0, L_00000265bd81c080;  1 drivers
v00000265bd819170_0 .net "zero", 0 0, v00000265bd8102d0_0;  1 drivers
L_00000265bd81b720 .part L_00000265bd7c8ed0, 26, 6;
L_00000265bd81ce40 .part L_00000265bd7c8ed0, 21, 5;
L_00000265bd81b7c0 .part L_00000265bd7c8ed0, 16, 5;
L_00000265bd81c940 .part L_00000265bd7c8ed0, 0, 16;
L_00000265bd81c6c0 .part L_00000265bd7c8ed0, 0, 6;
L_00000265bd81bfe0 .functor MUXZ 32, L_00000265bd7c86f0, L_00000265bd81c300, v00000265bd810690_0, C4<>;
L_00000265bd81cbc0 .part L_00000265bd7c8ed0, 11, 5;
L_00000265bd81be00 .part L_00000265bd7c8ed0, 16, 5;
L_00000265bd81c080 .functor MUXZ 5, L_00000265bd81be00, L_00000265bd81cbc0, v00000265bd80f6f0_0, C4<>;
L_00000265bd81b400 .part v00000265bd810550_0, 28, 4;
L_00000265bd81c120 .part L_00000265bd7c8ed0, 0, 26;
L_00000265bd81ca80 .concat [ 2 26 4 0], L_00000265bd8c01f0, L_00000265bd81c120, L_00000265bd81b400;
L_00000265bd81c260 .arith/sum 32, v00000265bd810550_0, L_00000265bd8c0238;
L_00000265bd81b900 .part L_00000265bd81c300, 0, 30;
L_00000265bd81c760 .concat [ 2 30 0 0], L_00000265bd8c0280, L_00000265bd81b900;
L_00000265bd81bae0 .arith/sum 32, L_00000265bd81c260, L_00000265bd81c760;
L_00000265bd81bf40 .arith/sum 32, v00000265bd810550_0, L_00000265bd8c02c8;
L_00000265bd81b220 .functor MUXZ 32, L_00000265bd81bf40, L_00000265bd81bae0, L_00000265bd7c8060, C4<>;
L_00000265bd81bd60 .functor MUXZ 32, L_00000265bd81b220, L_00000265bd81ca80, v00000265bd810b90_0, C4<>;
S_00000265bd7a9670 .scope module, "alu" "ALU" 3 69, 4 2 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000265bd7c7a50_0 .net "ALUControl", 3 0, v00000265bd8105f0_0;  alias, 1 drivers
v00000265bd7c7550_0 .net "input1", 31 0, L_00000265bd7c8140;  alias, 1 drivers
v00000265bd7c7cd0_0 .net "input2", 31 0, L_00000265bd81bfe0;  1 drivers
v00000265bd810a50_0 .var "result", 31 0;
v00000265bd8102d0_0 .var "zero", 0 0;
E_00000265bd7c3270 .event anyedge, v00000265bd7c7a50_0, v00000265bd7c7550_0, v00000265bd7c7cd0_0, v00000265bd810a50_0;
S_00000265bd7a9800 .scope module, "alu_ctrl" "ALUControl" 3 62, 4 51 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v00000265bd80f650_0 .net "ALUOp", 1 0, v00000265bd810410_0;  alias, 1 drivers
v00000265bd8105f0_0 .var "alu_control", 3 0;
v00000265bd810730_0 .net "funct", 5 0, L_00000265bd81c6c0;  1 drivers
E_00000265bd7c3570 .event anyedge, v00000265bd80f650_0, v00000265bd810730_0;
S_00000265bd7932c0 .scope module, "control" "ControlUnit" 3 30, 5 2 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v00000265bd810410_0 .var "ALUOp", 1 0;
v00000265bd810690_0 .var "ALUSrc", 0 0;
v00000265bd810af0_0 .var "Branch", 0 0;
v00000265bd810b90_0 .var "Jump", 0 0;
v00000265bd80fbf0_0 .var "MemRead", 0 0;
v00000265bd810cd0_0 .var "MemWrite", 0 0;
v00000265bd810870_0 .var "MemtoReg", 0 0;
v00000265bd80f6f0_0 .var "RegDst", 0 0;
v00000265bd810c30_0 .var "RegWrite", 0 0;
v00000265bd80fdd0_0 .net "opcode", 5 0, L_00000265bd81b720;  1 drivers
E_00000265bd7c3870 .event anyedge, v00000265bd80fdd0_0;
S_00000265bd793450 .scope module, "data_mem" "DataMemory" 3 78, 6 2 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v00000265bd810d70_0 .net "MemRead", 0 0, v00000265bd80fbf0_0;  alias, 1 drivers
v00000265bd80f1f0_0 .net "MemWrite", 0 0, v00000265bd810cd0_0;  alias, 1 drivers
v00000265bd80f290_0 .net *"_ivl_0", 31 0, L_00000265bd81c9e0;  1 drivers
v00000265bd810910_0 .net *"_ivl_3", 7 0, L_00000265bd81cc60;  1 drivers
v00000265bd810230_0 .net *"_ivl_4", 9 0, L_00000265bd81bea0;  1 drivers
L_00000265bd8c0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd80fab0_0 .net *"_ivl_7", 1 0, L_00000265bd8c0160;  1 drivers
L_00000265bd8c01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000265bd80fd30_0 .net/2u *"_ivl_8", 31 0, L_00000265bd8c01a8;  1 drivers
v00000265bd80f470_0 .net "address", 31 0, v00000265bd810a50_0;  alias, 1 drivers
v00000265bd80fe70_0 .net "clk", 0 0, v00000265bd81a9d0_0;  alias, 1 drivers
v00000265bd8107d0 .array "memory", 255 0, 31 0;
v00000265bd80ff10_0 .net "readData", 31 0, L_00000265bd81b180;  alias, 1 drivers
v00000265bd80f3d0_0 .net "writeData", 31 0, L_00000265bd7c86f0;  alias, 1 drivers
E_00000265bd7c3930 .event posedge, v00000265bd80fe70_0;
L_00000265bd81c9e0 .array/port v00000265bd8107d0, L_00000265bd81bea0;
L_00000265bd81cc60 .part v00000265bd810a50_0, 0, 8;
L_00000265bd81bea0 .concat [ 8 2 0 0], L_00000265bd81cc60, L_00000265bd8c0160;
L_00000265bd81b180 .functor MUXZ 32, L_00000265bd8c01a8, L_00000265bd81c9e0, v00000265bd80fbf0_0, C4<>;
S_00000265bd797bf0 .scope module, "inst_mem" "InstructionMemory" 3 24, 6 37 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_00000265bd7c8ed0 .functor BUFZ 32, L_00000265bd8192b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000265bd810e10_0 .net *"_ivl_0", 31 0, L_00000265bd8192b0;  1 drivers
v00000265bd8104b0_0 .net *"_ivl_3", 7 0, L_00000265bd819350;  1 drivers
v00000265bd8109b0_0 .net *"_ivl_4", 9 0, L_00000265bd81b0e0;  1 drivers
L_00000265bd8c0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd810370_0 .net *"_ivl_7", 1 0, L_00000265bd8c0088;  1 drivers
v00000265bd80fa10_0 .net "address", 31 0, v00000265bd810550_0;  alias, 1 drivers
v00000265bd810eb0_0 .net "instruction", 31 0, L_00000265bd7c8ed0;  alias, 1 drivers
v00000265bd80f510 .array "memory", 255 0, 31 0;
L_00000265bd8192b0 .array/port v00000265bd80f510, L_00000265bd81b0e0;
L_00000265bd819350 .part v00000265bd810550_0, 0, 8;
L_00000265bd81b0e0 .concat [ 8 2 0 0], L_00000265bd819350, L_00000265bd8c0088;
S_00000265bd797d80 .scope module, "pc_reg" "PC" 3 16, 6 22 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v00000265bd80f8d0_0 .net "clk", 0 0, v00000265bd81a9d0_0;  alias, 1 drivers
v00000265bd80f010_0 .net "next_pc", 31 0, L_00000265bd81bd60;  alias, 1 drivers
v00000265bd810550_0 .var "pc", 31 0;
v00000265bd80f0b0_0 .net "rst", 0 0, v00000265bd819210_0;  alias, 1 drivers
E_00000265bd7c3d30 .event posedge, v00000265bd80f0b0_0, v00000265bd80fe70_0;
S_00000265bd78df40 .scope module, "reg_file" "Registers" 3 44, 4 22 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_00000265bd7c8140 .functor BUFZ 32, L_00000265bd81c8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000265bd7c86f0 .functor BUFZ 32, L_00000265bd81b360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000265bd80f150_0 .net "RegWrite", 0 0, v00000265bd810c30_0;  alias, 1 drivers
v00000265bd80f970_0 .net *"_ivl_0", 31 0, L_00000265bd81c8a0;  1 drivers
v00000265bd80ffb0_0 .net *"_ivl_10", 6 0, L_00000265bd81c620;  1 drivers
L_00000265bd8c0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd80fb50_0 .net *"_ivl_13", 1 0, L_00000265bd8c0118;  1 drivers
v00000265bd80f790_0 .net *"_ivl_2", 6 0, L_00000265bd81b9a0;  1 drivers
L_00000265bd8c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000265bd80f330_0 .net *"_ivl_5", 1 0, L_00000265bd8c00d0;  1 drivers
v00000265bd80f5b0_0 .net *"_ivl_8", 31 0, L_00000265bd81b360;  1 drivers
v00000265bd80fc90_0 .net "clk", 0 0, v00000265bd81a9d0_0;  alias, 1 drivers
v00000265bd80f830_0 .var/i "i", 31 0;
v00000265bd810050_0 .net "readData1", 31 0, L_00000265bd7c8140;  alias, 1 drivers
v00000265bd8100f0_0 .net "readData2", 31 0, L_00000265bd7c86f0;  alias, 1 drivers
v00000265bd810190_0 .net "readReg1", 4 0, L_00000265bd81ce40;  1 drivers
v00000265bd81a4d0_0 .net "readReg2", 4 0, L_00000265bd81b7c0;  1 drivers
v00000265bd819d50 .array "regFile", 0 31, 31 0;
v00000265bd819710_0 .net "writeData", 31 0, L_00000265bd81b180;  alias, 1 drivers
v00000265bd81ac50_0 .net "writeReg", 4 0, L_00000265bd81c080;  alias, 1 drivers
L_00000265bd81c8a0 .array/port v00000265bd819d50, L_00000265bd81b9a0;
L_00000265bd81b9a0 .concat [ 5 2 0 0], L_00000265bd81ce40, L_00000265bd8c00d0;
L_00000265bd81b360 .array/port v00000265bd819d50, L_00000265bd81c620;
L_00000265bd81c620 .concat [ 5 2 0 0], L_00000265bd81b7c0, L_00000265bd8c0118;
S_00000265bd78e0d0 .scope module, "sign_ext" "SignExtend" 3 56, 6 53 0, S_00000265bd7ced90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000265bd8198f0_0 .net *"_ivl_1", 0 0, L_00000265bd81b860;  1 drivers
v00000265bd81a2f0_0 .net *"_ivl_2", 15 0, L_00000265bd81cda0;  1 drivers
v00000265bd819df0_0 .net "in", 15 0, L_00000265bd81c940;  1 drivers
v00000265bd819fd0_0 .net "out", 31 0, L_00000265bd81c300;  alias, 1 drivers
L_00000265bd81b860 .part L_00000265bd81c940, 15, 1;
LS_00000265bd81cda0_0_0 .concat [ 1 1 1 1], L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860;
LS_00000265bd81cda0_0_4 .concat [ 1 1 1 1], L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860;
LS_00000265bd81cda0_0_8 .concat [ 1 1 1 1], L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860;
LS_00000265bd81cda0_0_12 .concat [ 1 1 1 1], L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860, L_00000265bd81b860;
L_00000265bd81cda0 .concat [ 4 4 4 4], LS_00000265bd81cda0_0_0, LS_00000265bd81cda0_0_4, LS_00000265bd81cda0_0_8, LS_00000265bd81cda0_0_12;
L_00000265bd81c300 .concat [ 16 16 0 0], L_00000265bd81c940, L_00000265bd81cda0;
    .scope S_00000265bd797d80;
T_0 ;
    %wait E_00000265bd7c3d30;
    %load/vec4 v00000265bd80f0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000265bd810550_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000265bd80f010_0;
    %assign/vec4 v00000265bd810550_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000265bd797bf0;
T_1 ;
    %vpi_call 6 45 "$readmemh", "Test.mem", v00000265bd80f510 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000265bd7932c0;
T_2 ;
    %wait E_00000265bd7c3870;
    %load/vec4 v00000265bd80fdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd80fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd810af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd810b90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000265bd810410_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000265bd78df40;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265bd80f830_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000265bd80f830_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000265bd80f830_0;
    %store/vec4a v00000265bd819d50, 4, 0;
    %load/vec4 v00000265bd80f830_0;
    %addi 1, 0, 32;
    %store/vec4 v00000265bd80f830_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_00000265bd78df40;
T_4 ;
    %wait E_00000265bd7c3930;
    %load/vec4 v00000265bd80f150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000265bd819710_0;
    %load/vec4 v00000265bd81ac50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265bd819d50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000265bd7a9800;
T_5 ;
    %wait E_00000265bd7c3570;
    %load/vec4 v00000265bd80f650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000265bd810730_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000265bd8105f0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000265bd7a9670;
T_6 ;
    %wait E_00000265bd7c3270;
    %load/vec4 v00000265bd7c7a50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v00000265bd7c7550_0;
    %load/vec4 v00000265bd7c7cd0_0;
    %add;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v00000265bd7c7550_0;
    %load/vec4 v00000265bd7c7cd0_0;
    %sub;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00000265bd7c7550_0;
    %load/vec4 v00000265bd7c7cd0_0;
    %and;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00000265bd7c7550_0;
    %load/vec4 v00000265bd7c7cd0_0;
    %or;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v00000265bd7c7550_0;
    %load/vec4 v00000265bd7c7cd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v00000265bd810a50_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v00000265bd810a50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 1;
    %store/vec4 v00000265bd8102d0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000265bd793450;
T_7 ;
    %wait E_00000265bd7c3930;
    %load/vec4 v00000265bd80f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000265bd80f3d0_0;
    %load/vec4 v00000265bd80f470_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265bd8107d0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000265bd7cd870;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd81a9d0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v00000265bd81a9d0_0;
    %inv;
    %store/vec4 v00000265bd81a9d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000265bd7cd870;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265bd819210_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265bd819210_0, 0, 1;
    %delay 100, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000265bd819d50, 4;
    %cmpi/e 5, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.3, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000265bd819d50, 4;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000265bd819d50, 4;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 2 28 "$display", "Teste passou!" {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call 2 30 "$display", "Teste falhou!" {0 0 0};
T_9.1 ;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Processador.v";
    "AluAndRegistradores.v";
    "UnidadeDeControle.v";
    "memory.v";
