//
// Milkyway Hierarchical Verilog Dump:
// Generated on 02/17/2014 at 12:52:05
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :COUNT
// Cell Name    :Johnson_count
// Hierarchy delimiter:'/'
// Write Command : write_verilog ../results/Johnson_count_fm.v -no_physical_only_cells
//


module Johnson_count (out , SCANOUTPORT , r , clk , SE , SCANINPORT );
output [0:7] out ;
output SCANOUTPORT ;
input  r ;
input  clk ;
input  SE ;
input  SCANINPORT ;



NBUFFX2 U9 (.INP ( n21 ) , .Z ( n25 ) ) ;
NBUFFX2 U8 (.INP ( n11 ) , .Z ( n24 ) ) ;
NBUFFX2 U7 (.INP ( n9 ) , .Z ( n23 ) ) ;
NBUFFX2 U6 (.INP ( n7 ) , .Z ( n22 ) ) ;
NBUFFX2 U5 (.INP ( n20 ) , .Z ( n19 ) ) ;
NBUFFX2 U4 (.INP ( n1 ) , .Z ( n18 ) ) ;
NBUFFX2 U3 (.INP ( n10 ) , .Z ( n17 ) ) ;
NBUFFX2 U2 (.INP ( n6 ) , .Z ( n16 ) ) ;
DELLN1X2 U1 (.INP ( out[7] ) , .Z ( SCANOUTPORT ) ) ;
INVX0 U10 (.ZN ( n8 ) , .INP ( r ) ) ;
SDFFARX1 \out_reg[7] (.QN ( n10 ) , .Q ( out[7] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n16 ) , .D ( out[6] ) ) ;
SDFFARX1 \out_reg[0] (.QN ( n7 ) , .Q ( out[0] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n18 ) , .D ( n17 ) ) ;
SDFFARX1 \out_reg[6] (.QN ( n20 ) , .Q ( out[6] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( SCANINPORT ) , .D ( out[5] ) ) ;
SDFFARX1 \out_reg[5] (.QN ( n21 ) , .Q ( out[5] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n19 ) , .D ( out[4] ) ) ;
SDFFARX1 \out_reg[4] (.QN ( n6 ) , .Q ( out[4] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n22 ) , .D ( out[3] ) ) ;
SDFFARX1 \out_reg[3] (.QN ( n1 ) , .Q ( out[3] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n23 ) , .D ( out[2] ) ) ;
SDFFARX1 \out_reg[2] (.QN ( n9 ) , .Q ( out[2] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n24 ) , .D ( out[1] ) ) ;
SDFFARX1 \out_reg[1] (.QN ( n11 ) , .Q ( out[1] ) , .CLK ( clk ) , .RSTB ( n8 ) 
    , .SE ( SE ) , .SI ( n25 ) , .D ( out[0] ) ) ;
endmodule


