vhdtdtfi -lang verilog -prj RISC_Processor -o "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor/memory_stage.tfi" -lib work "D:/Uni/Term 7/Architecture Lab/CPU/RISC_Processor//memory_stage.v" -module memory_stage -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
