#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a470b91690 .scope module, "CombinedCUnDP_tb" "CombinedCUnDP_tb" 2 2;
 .timescale 0 0;
v000001a470be7300_0 .net "Halt", 0 0, v000001a470b847c0_0;  1 drivers
v000001a470be7da0_0 .net "IR", 2 0, L_000001a470c41590;  1 drivers
v000001a470be7e40_0 .var/i "X", 31 0;
v000001a470be8340_0 .var/i "Y", 31 0;
v000001a470be73a0_0 .var "clock", 0 0;
v000001a470be7f80_0 .var "dataIn", 7 0;
v000001a470be8020_0 .net "dataOut", 7 0, L_000001a470b68d80;  1 drivers
v000001a470be7440_0 .var "enter", 0 0;
v000001a470be80c0_0 .var "reset", 0 0;
E_000001a470b8b2d0 .event anyedge, v000001a470b847c0_0;
S_000001a470b919b0 .scope module, "microprocessor" "CombinedCUnDP" 2 14, 3 1 0, S_000001a470b91690;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "dataIn";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enter";
    .port_info 4 /OUTPUT 8 "dataOut";
    .port_info 5 /OUTPUT 1 "Halt";
    .port_info 6 /OUTPUT 3 "IR";
v000001a470be7120_0 .net "Aeq0", 0 0, L_000001a470b68df0;  1 drivers
v000001a470be76c0_0 .net "Aload", 0 0, v000001a470b84a40_0;  1 drivers
v000001a470be8de0_0 .net "Apos", 0 0, L_000001a470b68300;  1 drivers
v000001a470be8e80_0 .net "Asel", 1 0, v000001a470b85e40_0;  1 drivers
v000001a470be8f20_0 .net "Halt", 0 0, v000001a470b847c0_0;  alias, 1 drivers
v000001a470be8160_0 .net "IR", 2 0, L_000001a470c41590;  alias, 1 drivers
v000001a470be79e0_0 .net "IRload", 0 0, v000001a470b84900_0;  1 drivers
v000001a470be8a20_0 .net "JMPmux", 0 0, v000001a470b842c0_0;  1 drivers
v000001a470be8ac0_0 .net "MemWr", 0 0, v000001a470b85620_0;  1 drivers
v000001a470be8b60_0 .net "Meminst", 0 0, v000001a470b85260_0;  1 drivers
v000001a470be8200_0 .net "PCload", 0 0, v000001a470b85800_0;  1 drivers
v000001a470be8c00_0 .net "Sub", 0 0, v000001a470b84180_0;  1 drivers
v000001a470be7b20_0 .net "clock", 0 0, v000001a470be73a0_0;  1 drivers
v000001a470be7bc0_0 .net "dataIn", 7 0, v000001a470be7f80_0;  1 drivers
v000001a470be7c60_0 .net "dataOut", 7 0, L_000001a470b68d80;  alias, 1 drivers
v000001a470be71c0_0 .net "enter", 0 0, v000001a470be7440_0;  1 drivers
v000001a470be7d00_0 .net "reset", 0 0, v000001a470be80c0_0;  1 drivers
S_000001a470b62a10 .scope module, "controlUnit" "CU" 3 6, 4 1 0, S_000001a470b919b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "IRload";
    .port_info 1 /OUTPUT 1 "JMPmux";
    .port_info 2 /OUTPUT 1 "PCload";
    .port_info 3 /OUTPUT 1 "Meminst";
    .port_info 4 /OUTPUT 1 "MemWr";
    .port_info 5 /OUTPUT 1 "Aload";
    .port_info 6 /OUTPUT 1 "Sub";
    .port_info 7 /OUTPUT 1 "Halt";
    .port_info 8 /OUTPUT 2 "Asel";
    .port_info 9 /INPUT 1 "clock";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /INPUT 1 "Enter";
    .port_info 12 /INPUT 1 "Aeq0";
    .port_info 13 /INPUT 1 "Apos";
    .port_info 14 /INPUT 3 "IR";
P_000001a470b62ba0 .param/l "Input" 0 4 13, C4<1100>;
P_000001a470b62bd8 .param/l "add" 0 4 12, C4<1010>;
P_000001a470b62c10 .param/l "decode" 0 4 11, C4<0010>;
P_000001a470b62c48 .param/l "fetch" 0 4 11, C4<0001>;
P_000001a470b62c80 .param/l "halt" 0 4 13, C4<1111>;
P_000001a470b62cb8 .param/l "jpos" 0 4 13, C4<1110>;
P_000001a470b62cf0 .param/l "jz" 0 4 13, C4<1101>;
P_000001a470b62d28 .param/l "load" 0 4 12, C4<1000>;
P_000001a470b62d60 .param/l "start" 0 4 11, C4<0000>;
P_000001a470b62d98 .param/l "store" 0 4 12, C4<1001>;
P_000001a470b62dd0 .param/l "sub" 0 4 12, C4<1011>;
v000001a470b85f80_0 .net "Aeq0", 0 0, L_000001a470b68df0;  alias, 1 drivers
v000001a470b84a40_0 .var "Aload", 0 0;
v000001a470b84220_0 .net "Apos", 0 0, L_000001a470b68300;  alias, 1 drivers
v000001a470b85e40_0 .var "Asel", 1 0;
v000001a470b84fe0_0 .net "Enter", 0 0, v000001a470be7440_0;  alias, 1 drivers
v000001a470b847c0_0 .var "Halt", 0 0;
v000001a470b84540_0 .net "IR", 2 0, L_000001a470c41590;  alias, 1 drivers
v000001a470b84900_0 .var "IRload", 0 0;
v000001a470b842c0_0 .var "JMPmux", 0 0;
v000001a470b85620_0 .var "MemWr", 0 0;
v000001a470b85260_0 .var "Meminst", 0 0;
v000001a470b85800_0 .var "PCload", 0 0;
v000001a470b84180_0 .var "Sub", 0 0;
v000001a470b85a80_0 .net "clock", 0 0, v000001a470be73a0_0;  alias, 1 drivers
v000001a470b84360_0 .var "nextState", 3 0;
v000001a470b85300_0 .net "reset", 0 0, v000001a470be80c0_0;  alias, 1 drivers
v000001a470b845e0_0 .var "state", 3 0;
E_000001a470b8bd50 .event anyedge, v000001a470b84540_0, v000001a470b84fe0_0, v000001a470b845e0_0;
E_000001a470b8be50/0 .event negedge, v000001a470b85300_0;
E_000001a470b8be50/1 .event posedge, v000001a470b85a80_0;
E_000001a470b8be50 .event/or E_000001a470b8be50/0, E_000001a470b8be50/1;
S_000001a470b625e0 .scope module, "dataPath" "DP" 3 11, 5 1 0, S_000001a470b919b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IRload";
    .port_info 1 /INPUT 1 "JMPmux";
    .port_info 2 /INPUT 1 "PCload";
    .port_info 3 /INPUT 1 "Meminst";
    .port_info 4 /INPUT 1 "MemWr";
    .port_info 5 /INPUT 1 "Aload";
    .port_info 6 /INPUT 1 "Reset";
    .port_info 7 /INPUT 1 "Clock";
    .port_info 8 /INPUT 1 "Sub";
    .port_info 9 /INPUT 2 "Asel";
    .port_info 10 /INPUT 8 "INPUT";
    .port_info 11 /OUTPUT 8 "OUTPUT";
    .port_info 12 /OUTPUT 3 "IR";
    .port_info 13 /OUTPUT 1 "Aeq0";
    .port_info 14 /OUTPUT 1 "Apos";
L_000001a470b68ca0 .functor BUFZ 2, v000001a470b85e40_0, C4<00>, C4<00>, C4<00>;
L_000001a470b68d80 .functor BUFZ 8, v000001a470b84d60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a470b68220 .functor OR 1, L_000001a470c40d70, L_000001a470c402d0, L_000001a470c40370, L_000001a470c40230;
L_000001a470b684c0 .functor OR 1, L_000001a470c41310, L_000001a470c41b30, L_000001a470c40870, L_000001a470c40e10;
L_000001a470b68df0 .functor NOR 1, L_000001a470c41450, L_000001a470c404b0, C4<0>, C4<0>;
L_000001a470b68300 .functor NOT 1, L_000001a470c414f0, C4<0>, C4<0>, C4<0>;
v000001a470be4460_0 .net "Aeq0", 0 0, L_000001a470b68df0;  alias, 1 drivers
v000001a470be4640_0 .net "Aload", 0 0, v000001a470b84a40_0;  alias, 1 drivers
v000001a470be4be0_0 .net "Apos", 0 0, L_000001a470b68300;  alias, 1 drivers
v000001a470be3ce0_0 .net "Asel", 1 0, v000001a470b85e40_0;  alias, 1 drivers
v000001a470be34c0_0 .net "Clock", 0 0, v000001a470be73a0_0;  alias, 1 drivers
v000001a470be3060_0 .net "INPUT", 7 0, v000001a470be7f80_0;  alias, 1 drivers
v000001a470be40a0_0 .net "IR", 2 0, L_000001a470c41590;  alias, 1 drivers
v000001a470be3880_0 .net "IRload", 0 0, v000001a470b84900_0;  alias, 1 drivers
v000001a470be3e20_0 .net "JMPmux", 0 0, v000001a470b842c0_0;  alias, 1 drivers
v000001a470be4140_0 .net "MemWr", 0 0, v000001a470b85620_0;  alias, 1 drivers
v000001a470be4820_0 .net "Meminst", 0 0, v000001a470b85260_0;  alias, 1 drivers
v000001a470be4e60_0 .net "OUTPUT", 7 0, L_000001a470b68d80;  alias, 1 drivers
v000001a470be4960_0 .net "PCload", 0 0, v000001a470b85800_0;  alias, 1 drivers
v000001a470be4c80_0 .net "Reset", 0 0, v000001a470be80c0_0;  alias, 1 drivers
v000001a470be3f60_0 .net "Sub", 0 0, v000001a470b84180_0;  alias, 1 drivers
o000001a470b932f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001a470be4f00_0 .net "Z", 7 0, o000001a470b932f8;  0 drivers
v000001a470be3240_0 .net *"_ivl_15", 0 0, L_000001a470b68220;  1 drivers
v000001a470be32e0_0 .net *"_ivl_18", 0 0, L_000001a470c40d70;  1 drivers
L_000001a470bf8098 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v000001a470be8480_0 .net/2u *"_ivl_2", 4 0, L_000001a470bf8098;  1 drivers
v000001a470be7260_0 .net *"_ivl_20", 0 0, L_000001a470c402d0;  1 drivers
v000001a470be83e0_0 .net *"_ivl_22", 0 0, L_000001a470c40370;  1 drivers
v000001a470be7a80_0 .net *"_ivl_24", 0 0, L_000001a470c40230;  1 drivers
v000001a470be85c0_0 .net *"_ivl_26", 0 0, L_000001a470b684c0;  1 drivers
v000001a470be8660_0 .net *"_ivl_30", 0 0, L_000001a470c41310;  1 drivers
v000001a470be8700_0 .net *"_ivl_32", 0 0, L_000001a470c41b30;  1 drivers
v000001a470be7620_0 .net *"_ivl_34", 0 0, L_000001a470c40870;  1 drivers
v000001a470be8980_0 .net *"_ivl_36", 0 0, L_000001a470c40e10;  1 drivers
v000001a470be8d40_0 .net *"_ivl_39", 0 0, L_000001a470c41450;  1 drivers
v000001a470be7800_0 .net *"_ivl_41", 0 0, L_000001a470c404b0;  1 drivers
v000001a470be78a0_0 .net *"_ivl_44", 0 0, L_000001a470c414f0;  1 drivers
v000001a470be74e0_0 .net "address", 4 0, L_000001a470c41810;  1 drivers
v000001a470be82a0_0 .net "dPC", 4 0, L_000001a470c40eb0;  1 drivers
v000001a470be7080_0 .net "increment5bits", 4 0, L_000001a470c413b0;  1 drivers
v000001a470be7580_0 .net "qA", 7 0, v000001a470b84d60_0;  1 drivers
v000001a470be8ca0_0 .net "qIR", 7 0, v000001a470b84ae0_0;  1 drivers
v000001a470be7760_0 .net "qPC", 4 0, v000001a470b86020_0;  1 drivers
v000001a470be8520_0 .net "qRAM", 7 0, v000001a470b85c60_0;  1 drivers
v000001a470be87a0_0 .net "resultAddSub", 8 0, v000001a470b85ee0_0;  1 drivers
v000001a470be7ee0_0 .net "wireAddSubRslt", 7 0, L_000001a470c41f90;  1 drivers
v000001a470be8840_0 .net "wireAsel", 1 0, L_000001a470b68ca0;  1 drivers
v000001a470be7940_0 .net "wireMux4to1", 7 0, L_000001a470c41c70;  1 drivers
v000001a470be88e0_0 .net "wireNOR", 1 0, L_000001a470c41e50;  1 drivers
L_000001a470c413b0 .arith/sum 5, v000001a470b86020_0, L_000001a470bf8098;
L_000001a470c41f90 .part v000001a470b85ee0_0, 0, 8;
L_000001a470c41590 .part v000001a470b84ae0_0, 5, 3;
L_000001a470c40d70 .part v000001a470b84d60_0, 0, 1;
L_000001a470c402d0 .part v000001a470b84d60_0, 1, 1;
L_000001a470c40370 .part v000001a470b84d60_0, 2, 1;
L_000001a470c40230 .part v000001a470b84d60_0, 3, 1;
L_000001a470c41e50 .concat8 [ 1 1 0 0], L_000001a470b68220, L_000001a470b684c0;
L_000001a470c41310 .part v000001a470b84d60_0, 4, 1;
L_000001a470c41b30 .part v000001a470b84d60_0, 5, 1;
L_000001a470c40870 .part v000001a470b84d60_0, 6, 1;
L_000001a470c40e10 .part v000001a470b84d60_0, 7, 1;
L_000001a470c41450 .part L_000001a470c41e50, 0, 1;
L_000001a470c404b0 .part L_000001a470c41e50, 1, 1;
L_000001a470c414f0 .part v000001a470b84d60_0, 7, 1;
L_000001a470c40550 .part v000001a470b84ae0_0, 0, 5;
L_000001a470c41d10 .part v000001a470b84ae0_0, 0, 5;
L_000001a470c409b0 .part v000001a470b85e40_0, 0, 1;
L_000001a470c40ff0 .part v000001a470b85e40_0, 1, 1;
S_000001a470b6fb10 .scope module, "Areg" "DFF_reg" 5 57, 6 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 8 "D";
P_000001a470b8c110 .param/l "size" 0 6 1, +C4<00000000000000000000000000001000>;
v000001a470b85b20_0 .net "D", 7 0, L_000001a470c41c70;  alias, 1 drivers
v000001a470b84d60_0 .var "Q", 7 0;
v000001a470b853a0_0 .net "clear", 0 0, v000001a470be80c0_0;  alias, 1 drivers
v000001a470b84860_0 .net "clock", 0 0, v000001a470be73a0_0;  alias, 1 drivers
v000001a470b849a0_0 .net "load", 0 0, v000001a470b84a40_0;  alias, 1 drivers
S_000001a470b6fca0 .scope module, "IRreg" "DFF_reg" 5 55, 6 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 8 "D";
P_000001a470b8bcd0 .param/l "size" 0 6 1, +C4<00000000000000000000000000001000>;
v000001a470b85440_0 .net "D", 7 0, v000001a470b85c60_0;  alias, 1 drivers
v000001a470b84ae0_0 .var "Q", 7 0;
v000001a470b84720_0 .net "clear", 0 0, v000001a470be80c0_0;  alias, 1 drivers
v000001a470b84400_0 .net "clock", 0 0, v000001a470be73a0_0;  alias, 1 drivers
v000001a470b84b80_0 .net "load", 0 0, v000001a470b84900_0;  alias, 1 drivers
S_000001a470b67460 .scope module, "PCreg" "DFF_reg" 5 56, 6 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Q";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 5 "D";
P_000001a470b8b5d0 .param/l "size" 0 6 1, +C4<00000000000000000000000000000101>;
v000001a470b85da0_0 .net "D", 4 0, L_000001a470c40eb0;  alias, 1 drivers
v000001a470b86020_0 .var "Q", 4 0;
v000001a470b85080_0 .net "clear", 0 0, v000001a470be80c0_0;  alias, 1 drivers
v000001a470b84e00_0 .net "clock", 0 0, v000001a470be73a0_0;  alias, 1 drivers
v000001a470b854e0_0 .net "load", 0 0, v000001a470b85800_0;  alias, 1 drivers
S_000001a470b675f0 .scope module, "RAM32x8" "RAM" 5 58, 7 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 5 "ADDR";
    .port_info 2 /INPUT 1 "WRITE";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "DATA_OUT";
P_000001a470ae9590 .param/l "RAM_BITS" 0 7 1, +C4<00000000000000000000000000001000>;
P_000001a470ae95c8 .param/l "RAM_LOCATIONS" 0 7 1, +C4<00000000000000000000000000100000>;
v000001a470b85bc0_0 .net "ADDR", 4 0, L_000001a470c41810;  alias, 1 drivers
v000001a470b85580_0 .net "DATA_IN", 7 0, v000001a470b84d60_0;  alias, 1 drivers
v000001a470b85c60_0 .var "DATA_OUT", 7 0;
v000001a470b84cc0 .array "RAM", 0 31, 7 0;
v000001a470b85760_0 .net "WRITE", 0 0, v000001a470b85620_0;  alias, 1 drivers
v000001a470b84680_0 .net "clk", 0 0, v000001a470be73a0_0;  alias, 1 drivers
E_000001a470b8b950 .event posedge, v000001a470b85a80_0;
S_000001a470b3f3b0 .scope module, "addSub1" "addSubstractor" 5 60, 8 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sub";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "out";
v000001a470b84c20_0 .net "A", 7 0, v000001a470b84d60_0;  alias, 1 drivers
v000001a470b84ea0_0 .net "B", 7 0, v000001a470b85c60_0;  alias, 1 drivers
v000001a470b85ee0_0 .var "out", 8 0;
v000001a470b85120_0 .net "sub", 0 0, v000001a470b84180_0;  alias, 1 drivers
E_000001a470b8b9d0 .event anyedge, v000001a470b85440_0, v000001a470b84d60_0, v000001a470b84180_0;
S_000001a470b3f540 .scope module, "mux1" "mux4to1" 5 53, 9 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 1 "S1";
    .port_info 2 /INPUT 8 "i0";
    .port_info 3 /INPUT 8 "i1";
    .port_info 4 /INPUT 8 "i2";
    .port_info 5 /INPUT 8 "i3";
    .port_info 6 /OUTPUT 8 "out";
P_000001a470b8c190 .param/l "size" 0 9 1, +C4<00000000000000000000000000001000>;
v000001a470b858a0_0 .net "S0", 0 0, L_000001a470c409b0;  1 drivers
v000001a470b85940_0 .net "S1", 0 0, L_000001a470c40ff0;  1 drivers
v000001a470be4b40_0 .net *"_ivl_0", 1 0, L_000001a470c40910;  1 drivers
v000001a470be4aa0_0 .net *"_ivl_10", 0 0, L_000001a470c41bd0;  1 drivers
v000001a470be36a0_0 .net *"_ivl_12", 1 0, L_000001a470c405f0;  1 drivers
L_000001a470bf8290 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a470be41e0_0 .net/2u *"_ivl_14", 1 0, L_000001a470bf8290;  1 drivers
v000001a470be4500_0 .net *"_ivl_16", 0 0, L_000001a470c40f50;  1 drivers
v000001a470be4000_0 .net *"_ivl_18", 7 0, L_000001a470c40690;  1 drivers
L_000001a470bf8200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a470be3ba0_0 .net/2u *"_ivl_2", 1 0, L_000001a470bf8200;  1 drivers
v000001a470be39c0_0 .net *"_ivl_20", 7 0, L_000001a470c41db0;  1 drivers
v000001a470be4a00_0 .net *"_ivl_4", 0 0, L_000001a470c411d0;  1 drivers
v000001a470be4280_0 .net *"_ivl_6", 1 0, L_000001a470c400f0;  1 drivers
L_000001a470bf8248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a470be3920_0 .net/2u *"_ivl_8", 1 0, L_000001a470bf8248;  1 drivers
v000001a470be3100_0 .net "i0", 7 0, L_000001a470c41f90;  alias, 1 drivers
v000001a470be4d20_0 .net "i1", 7 0, v000001a470be7f80_0;  alias, 1 drivers
v000001a470be3ec0_0 .net "i2", 7 0, v000001a470b85c60_0;  alias, 1 drivers
v000001a470be3d80_0 .net "i3", 7 0, o000001a470b932f8;  alias, 0 drivers
v000001a470be3b00_0 .net "out", 7 0, L_000001a470c41c70;  alias, 1 drivers
L_000001a470c40910 .concat [ 1 1 0 0], L_000001a470c409b0, L_000001a470c40ff0;
L_000001a470c411d0 .cmp/eq 2, L_000001a470c40910, L_000001a470bf8200;
L_000001a470c400f0 .concat [ 1 1 0 0], L_000001a470c409b0, L_000001a470c40ff0;
L_000001a470c41bd0 .cmp/eq 2, L_000001a470c400f0, L_000001a470bf8248;
L_000001a470c405f0 .concat [ 1 1 0 0], L_000001a470c409b0, L_000001a470c40ff0;
L_000001a470c40f50 .cmp/eq 2, L_000001a470c405f0, L_000001a470bf8290;
L_000001a470c40690 .functor MUXZ 8, o000001a470b932f8, v000001a470b85c60_0, L_000001a470c40f50, C4<>;
L_000001a470c41db0 .functor MUXZ 8, L_000001a470c40690, v000001a470be7f80_0, L_000001a470c41bd0, C4<>;
L_000001a470c41c70 .functor MUXZ 8, L_000001a470c41db0, L_000001a470c41f90, L_000001a470c411d0, C4<>;
S_000001a470b66f60 .scope module, "muxJMP" "mux2to1" 5 50, 10 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 5 "i1";
    .port_info 2 /INPUT 5 "i0";
    .port_info 3 /OUTPUT 5 "out";
P_000001a470b8bbd0 .param/l "size" 0 10 1, +C4<00000000000000000000000000000101>;
v000001a470be3740_0 .net "S0", 0 0, v000001a470b842c0_0;  alias, 1 drivers
v000001a470be3a60_0 .net *"_ivl_0", 31 0, L_000001a470c40410;  1 drivers
L_000001a470bf80e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a470be31a0_0 .net *"_ivl_3", 30 0, L_000001a470bf80e0;  1 drivers
L_000001a470bf8128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a470be4dc0_0 .net/2u *"_ivl_4", 31 0, L_000001a470bf8128;  1 drivers
v000001a470be45a0_0 .net *"_ivl_6", 0 0, L_000001a470c41630;  1 drivers
v000001a470be37e0_0 .net "i0", 4 0, L_000001a470c413b0;  alias, 1 drivers
v000001a470be4780_0 .net "i1", 4 0, L_000001a470c40550;  1 drivers
v000001a470be3c40_0 .net "out", 4 0, L_000001a470c40eb0;  alias, 1 drivers
L_000001a470c40410 .concat [ 1 31 0 0], v000001a470b842c0_0, L_000001a470bf80e0;
L_000001a470c41630 .cmp/eq 32, L_000001a470c40410, L_000001a470bf8128;
L_000001a470c40eb0 .functor MUXZ 5, L_000001a470c40550, L_000001a470c413b0, L_000001a470c41630, C4<>;
S_000001a470b670f0 .scope module, "muxMeminst" "mux2to1" 5 51, 10 1 0, S_000001a470b625e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S0";
    .port_info 1 /INPUT 5 "i1";
    .port_info 2 /INPUT 5 "i0";
    .port_info 3 /OUTPUT 5 "out";
P_000001a470b8c390 .param/l "size" 0 10 1, +C4<00000000000000000000000000000101>;
v000001a470be48c0_0 .net "S0", 0 0, v000001a470b85260_0;  alias, 1 drivers
v000001a470be4320_0 .net *"_ivl_0", 31 0, L_000001a470c416d0;  1 drivers
L_000001a470bf8170 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a470be3420_0 .net *"_ivl_3", 30 0, L_000001a470bf8170;  1 drivers
L_000001a470bf81b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a470be3380_0 .net/2u *"_ivl_4", 31 0, L_000001a470bf81b8;  1 drivers
v000001a470be3560_0 .net *"_ivl_6", 0 0, L_000001a470c41770;  1 drivers
v000001a470be3600_0 .net "i0", 4 0, v000001a470b86020_0;  alias, 1 drivers
v000001a470be43c0_0 .net "i1", 4 0, L_000001a470c41d10;  1 drivers
v000001a470be46e0_0 .net "out", 4 0, L_000001a470c41810;  alias, 1 drivers
L_000001a470c416d0 .concat [ 1 31 0 0], v000001a470b85260_0, L_000001a470bf8170;
L_000001a470c41770 .cmp/eq 32, L_000001a470c416d0, L_000001a470bf81b8;
L_000001a470c41810 .functor MUXZ 5, L_000001a470c41d10, v000001a470b86020_0, L_000001a470c41770, C4<>;
S_000001a470b4b2f0 .scope task, "processor_init" "processor_init" 2 48, 2 48 0, S_000001a470b91690;
 .timescale 0 0;
TD_CombinedCUnDP_tb.processor_init ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a470be7440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a470be7f80_0, 0;
    %end;
S_000001a470b02ce0 .scope task, "trigger_reset" "trigger_reset" 2 40, 2 40 0, S_000001a470b91690;
 .timescale 0 0;
TD_CombinedCUnDP_tb.trigger_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470be80c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a470be80c0_0, 0, 1;
    %end;
    .scope S_000001a470b62a10;
T_2 ;
    %wait E_000001a470b8be50;
    %load/vec4 v000001a470b85300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a470b845e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a470b84360_0;
    %assign/vec4 v000001a470b845e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a470b62a10;
T_3 ;
    %wait E_000001a470b8bd50;
    %load/vec4 v000001a470b845e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 80, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 8, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %load/vec4 v000001a470b84540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.13 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.14 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.15 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.18 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 2, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 12, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 2, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 3, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 2, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %load/vec4 v000001a470b84fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
T_3.23 ;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 16, 0, 6;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %load/vec4 v000001a470b85f80_0;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 16, 0, 6;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %load/vec4 v000001a470b84220_0;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a470b847c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001a470b85e40_0, 0, 2;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v000001a470b84180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b84a40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85620_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b85800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a470b842c0_0, 0, 1;
    %store/vec4 v000001a470b84900_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001a470b84360_0, 0, 4;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a470b6fca0;
T_4 ;
    %wait E_000001a470b8be50;
    %load/vec4 v000001a470b84720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a470b84ae0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a470b84b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a470b85440_0;
    %assign/vec4 v000001a470b84ae0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a470b84ae0_0;
    %assign/vec4 v000001a470b84ae0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a470b67460;
T_5 ;
    %wait E_000001a470b8be50;
    %load/vec4 v000001a470b85080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a470b86020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a470b854e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a470b85da0_0;
    %assign/vec4 v000001a470b86020_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001a470b86020_0;
    %assign/vec4 v000001a470b86020_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a470b6fb10;
T_6 ;
    %wait E_000001a470b8be50;
    %load/vec4 v000001a470b853a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a470b84d60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a470b849a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a470b85b20_0;
    %assign/vec4 v000001a470b84d60_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001a470b84d60_0;
    %assign/vec4 v000001a470b84d60_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a470b675f0;
T_7 ;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 176, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 204, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 126, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 127, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 196, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a470b84cc0, 4, 0;
    %end;
    .thread T_7;
    .scope S_000001a470b675f0;
T_8 ;
    %wait E_000001a470b8b950;
    %load/vec4 v000001a470b85760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001a470b85580_0;
    %load/vec4 v000001a470b85bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a470b84cc0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001a470b85bc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a470b84cc0, 4;
    %assign/vec4 v000001a470b85c60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a470b3f3b0;
T_9 ;
    %wait E_000001a470b8b9d0;
    %load/vec4 v000001a470b85120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001a470b84c20_0;
    %pad/u 9;
    %load/vec4 v000001a470b84ea0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v000001a470b85ee0_0, 0, 9;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a470b84c20_0;
    %pad/u 9;
    %load/vec4 v000001a470b84ea0_0;
    %pad/u 9;
    %add;
    %store/vec4 v000001a470b85ee0_0, 0, 9;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001a470b91690;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470be73a0_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000001a470be73a0_0;
    %inv;
    %store/vec4 v000001a470be73a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001a470b91690;
T_11 ;
    %vpi_call 2 35 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a470b91690 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a470b91690;
T_12 ;
    %wait E_000001a470b8b2d0;
    %load/vec4 v000001a470be7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 59 "$display", "THE GCD OF %d(X) & %d(Y) is: %d \012", v000001a470be7e40_0, v000001a470be8340_0, v000001a470be8020_0 {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001a470b91690;
T_13 ;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v000001a470be7e40_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001a470be8340_0, 0, 32;
    %fork TD_CombinedCUnDP_tb.processor_init, S_000001a470b4b2f0;
    %join;
    %fork TD_CombinedCUnDP_tb.trigger_reset, S_000001a470b02ce0;
    %join;
    %load/vec4 v000001a470be7e40_0;
    %pad/s 8;
    %store/vec4 v000001a470be7f80_0, 0, 8;
    %vpi_call 2 75 "$display", "INPUT FOR X: %d\012", v000001a470be7f80_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a470be7440_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470be7440_0, 0, 1;
    %load/vec4 v000001a470be8340_0;
    %pad/s 8;
    %store/vec4 v000001a470be7f80_0, 0, 8;
    %vpi_call 2 80 "$display", "INPUT FOR Y: %d\012", v000001a470be7f80_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a470be7440_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a470be7440_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "..\..\CombinedCUnDP_TB.v";
    "..\..\CombinedCUnDP.v";
    "..\..\CU.v";
    "..\..\DP.v";
    "..\..\DFF_reg.v";
    "..\..\RAM.v";
    "..\..\addSubstractor.v";
    "..\..\mux4to1.v";
    "..\..\mux2to1.v";
