/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Sep 19 21:36:24 2011
 *                 MD5 Checksum         e020a976c1177b900eff0f3d00f22e40
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_TFEC_MISC_H__
#define BCHP_TFEC_MISC_H__

/***************************************************************************
 *TFEC_MISC - SDS TFEC MISC Control Register Set
 ***************************************************************************/
#define BCHP_TFEC_MISC_POST_DIV_CTL              0x00702100 /* TFEC PLL post divider control */
#define BCHP_TFEC_MISC_REGF_STBY                 0x00702104 /* TFEC regfile stand by control */
#define BCHP_TFEC_MISC_ROSCCTL                   0x00702108 /* TFEC ring OSC control */

/***************************************************************************
 *POST_DIV_CTL - TFEC PLL post divider control
 ***************************************************************************/
/* TFEC_MISC :: POST_DIV_CTL :: reserved0 [31:16] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_reserved0_MASK                 0xffff0000
#define BCHP_TFEC_MISC_POST_DIV_CTL_reserved0_SHIFT                16

/* TFEC_MISC :: POST_DIV_CTL :: tfec_mdiv [15:08] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_mdiv_MASK                 0x0000ff00
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_mdiv_SHIFT                8
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_mdiv_DEFAULT              10

/* TFEC_MISC :: POST_DIV_CTL :: reserved_for_eco1 [07:03] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_reserved_for_eco1_MASK         0x000000f8
#define BCHP_TFEC_MISC_POST_DIV_CTL_reserved_for_eco1_SHIFT        3
#define BCHP_TFEC_MISC_POST_DIV_CTL_reserved_for_eco1_DEFAULT      0

/* TFEC_MISC :: POST_DIV_CTL :: tfec_clk_en [02:02] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_en_MASK               0x00000004
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_en_SHIFT              2
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_en_DEFAULT            0

/* TFEC_MISC :: POST_DIV_CTL :: tfec_clk_hold [01:01] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_hold_MASK             0x00000002
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_hold_SHIFT            1
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_hold_DEFAULT          0

/* TFEC_MISC :: POST_DIV_CTL :: tfec_clk_load_en [00:00] */
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_load_en_MASK          0x00000001
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_load_en_SHIFT         0
#define BCHP_TFEC_MISC_POST_DIV_CTL_tfec_clk_load_en_DEFAULT       0

/***************************************************************************
 *REGF_STBY - TFEC regfile stand by control
 ***************************************************************************/
/* TFEC_MISC :: REGF_STBY :: reserved0 [31:01] */
#define BCHP_TFEC_MISC_REGF_STBY_reserved0_MASK                    0xfffffffe
#define BCHP_TFEC_MISC_REGF_STBY_reserved0_SHIFT                   1

/* TFEC_MISC :: REGF_STBY :: tfec_regf_stby [00:00] */
#define BCHP_TFEC_MISC_REGF_STBY_tfec_regf_stby_MASK               0x00000001
#define BCHP_TFEC_MISC_REGF_STBY_tfec_regf_stby_SHIFT              0
#define BCHP_TFEC_MISC_REGF_STBY_tfec_regf_stby_DEFAULT            0

/***************************************************************************
 *ROSCCTL - TFEC ring OSC control
 ***************************************************************************/
/* TFEC_MISC :: ROSCCTL :: reserved0 [31:02] */
#define BCHP_TFEC_MISC_ROSCCTL_reserved0_MASK                      0xfffffffc
#define BCHP_TFEC_MISC_ROSCCTL_reserved0_SHIFT                     2

/* TFEC_MISC :: ROSCCTL :: rosc_sel [01:01] */
#define BCHP_TFEC_MISC_ROSCCTL_rosc_sel_MASK                       0x00000002
#define BCHP_TFEC_MISC_ROSCCTL_rosc_sel_SHIFT                      1
#define BCHP_TFEC_MISC_ROSCCTL_rosc_sel_DEFAULT                    0

/* TFEC_MISC :: ROSCCTL :: rosc_en [00:00] */
#define BCHP_TFEC_MISC_ROSCCTL_rosc_en_MASK                        0x00000001
#define BCHP_TFEC_MISC_ROSCCTL_rosc_en_SHIFT                       0
#define BCHP_TFEC_MISC_ROSCCTL_rosc_en_DEFAULT                     0

#endif /* #ifndef BCHP_TFEC_MISC_H__ */

/* End of File */
