{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "e8f97f85",
   "metadata": {},
   "source": [
    "# Flip Flops in Verilog:\n",
    "## What is a Flip-Flop?\n",
    "\n",
    "A flip-flop is a circuit used to store one bit of data (0 or 1).\n",
    "\n",
    "It is used in sequential circuits, where the output depends on:\n",
    "\n",
    "- The current input\n",
    "- The previous inputs (i.e., it has memory).\n",
    "\n",
    "\n",
    "-- \n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "965bd730",
   "metadata": {},
   "source": [
    "## Types of Flip-Flops:\n",
    "\n",
    "- SR Flip-Flop\n",
    "\n",
    "- D Flip-Flop\n",
    "\n",
    "- JK Flip-Flo\n",
    "\n",
    "---\n",
    "\n",
    "## D Flip-Flop:\n",
    "- Has a single input D.\n",
    "\n",
    "- On the rising edge of the clock (clk), the value of D is captured and becomes the output Q.\n",
    "\n",
    "- If reset is active, Q is set to 0.\n",
    "\n",
    "---\n",
    "\n",
    "| Clock (↑) | Reset | D | Q(next) | Description              |\n",
    "| --------- | ----- | - | ------- | ------------------------ |\n",
    "| ↑         | 1     | X | 0       | Reset active → Q = 0     |\n",
    "| ↑         | 0     | 0 | 0       | D = 0 → Q becomes 0      |\n",
    "| ↑         | 0     | 1 | 1       | D = 1 → Q becomes 1      |\n",
    "| (no clk)  | X     | X | Q(prev) | No clock → Q holds value |\n",
    "\n",
    "\n",
    "\n",
    "![dfilopflop](images/DFlip.png)\n",
    "\n",
    "---"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ec9b93f",
   "metadata": {},
   "source": [
    "## Verilog Code: \n",
    "\n",
    "```verilog\n",
    "module D_FlipFlop(output reg Q, input D, input reset, input clk);\n",
    "always @(posedge clk) // On rising edge of clock\n",
    "begin\n",
    "    if (reset)\n",
    "        Q <= 0;     // Reset sets output to 0\n",
    "    else\n",
    "        Q <= D;     // Otherwise, Q follows D\n",
    "end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Key Notes\n",
    "\n",
    "- Q is declared as `reg` because it’s assigned inside an `always` block.\n",
    "\n",
    "- The operator `<=` is a non-blocking assignment, meaning all statements inside the block are evaluated first and updated together at the end.\n",
    "\n",
    "`always @(posedge clk)` means the block executes only on the rising edge of the clock → this models synchronous sequential logic.\n",
    "\n",
    "\n",
    "---\n",
    "## Blocking vs Non-Blocking Assignments:\n",
    "\n",
    "| Type             | Symbol | Execution                      | Used For            | Example   |\n",
    "| ---------------- | ------ | ------------------------------ | ------------------- | --------- |\n",
    "| **Blocking**     | `=`    | Sequential (one after another) | Combinational logic | `a = b;`  |\n",
    "| **Non-Blocking** | `<=`   | Parallel (all at once)         | Sequential logic    | `a <= b;` |\n",
    "\n",
    "---\n",
    "\n",
    "The `assign` Statement:\n",
    "\n",
    "- Used outside `always` blocks.\n",
    "\n",
    "- It continuously updates outputs when inputs change → used for combinational logic.\n",
    "\n",
    "Example:\n",
    "\n",
    "```verilog\n",
    "assign sum = a ^ b ^ cin;\n",
    "assign cout = (a & b) | (a & cin) | (b & cin);\n",
    "```\n",
    "\n",
    "---\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6a0c9a5d",
   "metadata": {},
   "source": [
    "# JK Flip-Flop:\n",
    "\n",
    "## Concept\n",
    "\n",
    "Improvement of the SR flip-flop (avoids undefined state).\n",
    "\n",
    "Inputs:\n",
    "\n",
    "- `J` → “set” input\n",
    "\n",
    "- `K` → “reset” input\n",
    "\n",
    "When both `J` and `K` are 1, the output toggles (inverts).\n",
    "\n",
    "\n",
    "---\n",
    "\n",
    "## Truth Table\n",
    "\n",
    "| Clock (↑) | Reset | J | K | Q(next)  | Description  |\n",
    "| --------- | ----- | - | - | -------- | ------------ |\n",
    "| ↑         | 1     | X | X | 0        | Reset active |\n",
    "| ↑         | 0     | 0 | 0 | Q(prev)  | No change    |\n",
    "| ↑         | 0     | 0 | 1 | 0        | Reset Q      |\n",
    "| ↑         | 0     | 1 | 0 | 1        | Set Q        |\n",
    "| ↑         | 0     | 1 | 1 | ~Q(prev) | Toggle Q     |\n",
    "\n",
    "\n",
    "![Jkflip](images/Jkflip.png)\n",
    "\n",
    "---\n",
    "\n",
    "## Verilog Code:\n",
    "\n",
    "```verilog\n",
    "module JK_FlipFlop(output reg Q, input J, input K, input reset, input clk);\n",
    "always @(posedge clk)\n",
    "begin\n",
    "    if (reset)\n",
    "        Q <= 0;\n",
    "    else if (J ^ K)\n",
    "        Q <= J;       // If J != K, Q follows J\n",
    "    else if (J & K)\n",
    "        Q <= ~Q;      // If both 1, Q toggles\n",
    "    // If J = K = 0, Q stays the same\n",
    "end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
