# Verilog_HDLBits
This is the first repository that I am going to make actually because I want to, and not just to show the world that I am on GitHub. I will try to upload all the solutions of the code that I submit on HDLBits.

The module_shift8 problem circuit:
![image](https://github.com/Harsh346/Verilog_HDLBits/assets/76197312/e456da3f-a92f-4046-b77e-37d31956daa4)
