first file in sim and rtl folder is mux  and inside the other folder is d-flip flop

# 2X1_mux_verifcation_using_system_verilog
2x1 mux is verification is done using system verilog. For verification of mux all component are designed and simulated .
# rtl design -verilog 
# testbench -systemverilog, 
# tool-edaplayground and questasim


# simulation output

![image](https://user-images.githubusercontent.com/72481400/116790045-ead96500-aacf-11eb-9096-aaf650d80d2c.png)

# waveform

![image](https://user-images.githubusercontent.com/72481400/116790087-22481180-aad0-11eb-9afe-58a39ba3bfbc.png)



# Dflip -flop 

# simulation 


![image](https://user-images.githubusercontent.com/72481400/117527814-564d9600-afec-11eb-95da-e81790682c88.png)




