[["The use of engineering documentation in support of a high density logic test system.", ["Manuel Correia", "Richard L. Daubenmire"], "https://doi.org/10.1145/800167.805386", 0], ["GENDA - a generalized design automation system for modular hardware.", ["Murray F. Freeman", "Mark Resnick"], "https://doi.org/10.1145/800167.805387", 0], ["Microelectronics and printed circuits: Problems and their solutions.", ["Louis Weinberg"], "https://doi.org/10.1145/800167.805388", 0], ["On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits.", ["Miguel A. Marin"], "https://doi.org/10.1145/800167.805389", 0], ["Building block programs for the layout of printed circuit boards utilizing integrated circuit packs (DAPSYS V.2).", ["Robert W. Kadis", "Kenneth L. Thompson", "William J. Volkman Jr.", "W. Lawrence Hill", "Charlotte E. Gillette"], "https://doi.org/10.1145/800167.805390", 0], ["A path connection algorithm for multi-layer boards.", ["Sam Heiss"], "https://doi.org/10.1145/800167.805391", 0], ["Computer-aided circuit layout and design.", ["Leroy C. Martin"], "https://doi.org/10.1145/800167.805392", 0], ["Electronic circuit analysis with on-line graphs via a time-sharing terminal.", ["Sergio Bernstein"], "https://doi.org/10.1145/800167.805393", 0], ["MDELTA - a digital program for control system analysis.", ["B. H. Anstiss"], "https://doi.org/10.1145/800167.805394", 0], ["Printed circuit artwork checker.", ["Joseph D. Baum"], "https://doi.org/10.1145/800167.805395", 0], ["A pattern generator system - hardward/software.", ["F. E. Grace"], "https://doi.org/10.1145/800167.805396", 0], ["Graphic update of automated logic diagrams.", ["Richard J. Uhlik"], "https://doi.org/10.1145/800167.805397", 0], ["On-line circuit analysis and optimization with commercially available time-shared computer systems.", ["M. A. Murray-Lasso", "F. J. Kasper"], "https://doi.org/10.1145/800167.805398", 0], ["Circuit frequency response analysis program with worst-case capabilities (FRWC).", ["S. J. Garrett", "T. H. Vind"], "https://doi.org/10.1145/800167.805399", 0], ["A language for the description of digital computer processors.", ["John A. Darringer"], "https://doi.org/10.1145/800167.805400", 0], ["Efficient partitioning of components.", ["Howard R. Charney", "Donald L. Plato"], "https://doi.org/10.1145/800167.805401", 0], ["CLIC - computer layout of integrated circuits.", ["M. Silverberg"], "https://doi.org/10.1145/800167.805402", 0], ["A syntax-directed logic simulator.", ["Charles M. Allen", "Donald D. Givone", "William M. Horner", "Robert W. Snelsire"], "https://doi.org/10.1145/800167.805403", 0], ["Design automation and the WRAP System.", ["J. A. Brown", "L. J. Cesa", "J. J. Sawicki"], "https://doi.org/10.1145/800167.805404", 0], ["Graphic display techniques in the automated interconnection process.", ["R. R. Klemetsmo", "G. A. Minturn", "A. I. Wright"], "https://doi.org/10.1145/800167.805405", 0], ["Application of a syntax driver to logic equation processing and data-control card scanning.", ["Jock A. Rader"], "https://doi.org/10.1145/800167.805406", 0], ["ACCLAIM - a computer aided design system.", ["Miles D. Aakhus", "D. Michael Seeman", "Donna C. Mazzola", "Eugene J. Ptak"], "https://doi.org/10.1145/800167.805407", 0], ["A general examination of engineering design.", ["Bernard J. Bennington", "C. M. I. Rattray"], "https://doi.org/10.1145/800167.805408", 0], ["A facility for rapid computer-aided generation of precision graphics.", ["Harry M. Taxin"], "https://doi.org/10.1145/800167.805409", 0], ["Graphic applications subroutine packages.", ["William L. Dunne"], "https://doi.org/10.1145/800167.805410", 0], ["GLEAM/1130-a production system base for computer-aided design.", ["William H. Sass"], "https://doi.org/10.1145/800167.805411", 0], ["Dames an integrated systems approach to computer-aided design of electronic systems.", ["Robert Lewis", "Ronald Segal"], "https://doi.org/10.1145/800167.805412", 0], ["Backtrack programming in welded girder design.", ["Albert D. M. Lewis"], "https://doi.org/10.1145/800167.805413", 0]]