`timescale 1ns / 1ps

module inv_tb;

reg clk,rst;

wire[3:0] out;

inv u_inv (
    clk,
    rst,
    out
 );

initial clk = 1'b0;
initial rst = 1'b0;
always clk = #25 ~clk;
always rst = #500 ~rst;
initial begin
    #1000
    $finish;
end

endmodule