{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511903 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1444027511903 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027511963 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1444027511963 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v " "A new file was added to the project: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO.qsys has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/users/abc19/documents/github/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv " "Source file: C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/nco.v " "Source file: c:/eecs301/lab3/db/ip/nco/nco.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_dxx_g.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_gar.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_aprid_dxx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_isdr.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/asj_xnqg.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_arr_tdl.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/segment_sel.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v " "Source file: c:/eecs301/lab3/db/ip/nco/submodules/sid_2c_1p.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1444027512034 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1444027512034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444027521599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444027521600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 02:45:13 2015 " "Processing started: Mon Oct 05 02:45:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444027521600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444027521600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444027521600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444027522296 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NCO.qsys " "Elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027532322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:35 Progress: Loading lab3/NCO.qsys " "2015.10.05.02:45:35 Progress: Loading lab3/NCO.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027535752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Reading input file " "2015.10.05.02:45:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\] " "2015.10.05.02:45:36 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Parameterizing module nco_ii_0 " "2015.10.05.02:45:36 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Building connections " "2015.10.05.02:45:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Parameterizing connections " "2015.10.05.02:45:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:36 Progress: Validating " "2015.10.05.02:45:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027536752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.02:45:37 Progress: Done reading input file " "2015.10.05.02:45:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027537727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH " "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027539245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027539837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Done \"NCO\" with 2 modules, 19 files " "NCO: Done \"NCO\" with 2 modules, 19 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444027539861 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NCO.qsys " "Finished elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444027540588 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "motor_counter.v(16) " "Verilog HDL Module Instantiation warning at motor_counter.v(16): ignored dangling comma in List of Port Connections" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1444027540632 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "motor_counter.v(30) " "Verilog HDL Module Instantiation warning at motor_counter.v(30): ignored dangling comma in List of Port Connections" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1444027540633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/motor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/motor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_counter " "Found entity 1: motor_counter" {  } { { "V/motor_counter.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/flipflop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/freq_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/freq_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_control " "Found entity 1: freq_control" {  } { { "V/freq_control.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/freq_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/button_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v/button_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_clock " "Found entity 1: button_clock" {  } { { "V/button_clock.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/button_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/gain_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/gain_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gain_control " "Found entity 1: gain_control" {  } { { "V/gain_control.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/gain_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540649 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sync_pulse.v(2) " "Verilog HDL Declaration warning at sync_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444027540651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sync_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sync_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_pulse " "Found entity 1: sync_pulse" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540653 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ldac_pulse.v(2) " "Verilog HDL Declaration warning at ldac_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444027540656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ldac_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ldac_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldac_pulse " "Found entity 1: ldac_pulse" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "V/clock_divider.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "V/controller.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/V/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"wire\";  expecting \";\" eecs301_lab3.v(71) " "Verilog HDL syntax error at eecs301_lab3.v(71) near text \"wire\";  expecting \";\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1444027540668 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"gain_control\";  expecting \";\" eecs301_lab3.v(144) " "Verilog HDL syntax error at eecs301_lab3.v(144) near text \"gain_control\";  expecting \";\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1444027540668 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "eecs301_lab3 eecs301_lab3.v(5) " "Ignored design unit \"eecs301_lab3\" at eecs301_lab3.v(5) due to previous errors" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1444027540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab3.v 0 0 " "Found 0 design units, including 0 entities, in source file eecs301_lab3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/shiftreg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "db/ip/nco/nco.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027540675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027540675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "db/ip/nco/submodules/asj_dxx_g.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "db/ip/nco/submodules/asj_gar.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_gar.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "db/ip/nco/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "db/ip/nco/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "db/ip/nco/submodules/asj_xnqg.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_xnqg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "db/ip/nco/submodules/segment_arr_tdl.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_arr_tdl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "db/ip/nco/submodules/segment_sel.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "db/ip/nco/submodules/sid_2c_1p.v" "" { Text "C:/Users/Jiawei/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/sid_2c_1p.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444027543829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444027543829 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444027544022 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 05 02:45:44 2015 " "Processing ended: Mon Oct 05 02:45:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444027544022 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444027544022 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444027544022 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444027544022 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444027544714 ""}
