#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Dec 29 12:26:51 2015
# Process ID: 4468
# Log file: D:/Google Drive/Projects/FPGA/ddr_sdram/planAhead_run_4/planAhead.log
# Journal file: D:/Google Drive/Projects/FPGA/ddr_sdram/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Google Drive/Projects/FPGA/ddr_sdram/pa.fromNetlist.tcl}
# create_project -name ddr_sdram -dir "D:/Google Drive/Projects/FPGA/ddr_sdram/planAhead_run_5" -part xc6slx9csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Google Drive/Projects/FPGA/ddr_sdram} {ipcore_dir} }
# set_property target_constrs_file "ddr_sdram.ucf" [current_fileset -constrset]
Adding file 'D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf' to fileset 'constrs_1'
# add_files [list {ddr_sdram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ddr_sdram.ngc ...
WARNING:NetListWriters:298 - No output is written to ddr_sdram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ddr_sdram.edif ...
ngc2edif: Total memory usage is 86700 kilobytes

Parsing EDIF File [./planAhead_run_5/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_5/ddr_sdram.data/cache/ddr_sdram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'ddr_clocks/clkout1_buf.O' [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf:19]
Finished Parsing UCF File [D:/Google Drive/Projects/FPGA/ddr_sdram/ddr_sdram.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 33 instances

Phase 0 | Netlist Checksum: a31beec7
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 595.129 ; gain = 146.461
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/Google Drive/Projects/FPGA/ddr_sdram\planAhead_pid4468.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 29 12:28:04 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
