{
  "Top": "IDCT2",
  "RtlTop": "IDCT2",
  "RtlPrefix": "",
  "RtlSubPrefix": "IDCT2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "block_size": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "block_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "IDCT2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 1025",
    "Latency": "145"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "IDCT2",
    "Version": "1.0",
    "DisplayName": "Idct2",
    "Revision": "2114358468",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_IDCT2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/IDCT2.cpp",
      "..\/..\/src\/transform_coeffs.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/IDCT2_control_s_axi.vhd",
      "impl\/vhdl\/IDCT2_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/IDCT2_gmem0_m_axi.vhd",
      "impl\/vhdl\/IDCT2_gmem1_m_axi.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B2.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B4.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B8.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B16.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B32.vhd",
      "impl\/vhdl\/IDCT2_IDCT2B64.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_5s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_6s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_7s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_8s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_9s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2_mul_32s_12s_32_1_1.vhd",
      "impl\/vhdl\/IDCT2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/IDCT2_control_s_axi.v",
      "impl\/verilog\/IDCT2_flow_control_loop_pipe.v",
      "impl\/verilog\/IDCT2_gmem0_m_axi.v",
      "impl\/verilog\/IDCT2_gmem1_m_axi.v",
      "impl\/verilog\/IDCT2_IDCT2B2.v",
      "impl\/verilog\/IDCT2_IDCT2B4.v",
      "impl\/verilog\/IDCT2_IDCT2B8.v",
      "impl\/verilog\/IDCT2_IDCT2B16.v",
      "impl\/verilog\/IDCT2_IDCT2B32.v",
      "impl\/verilog\/IDCT2_IDCT2B64.v",
      "impl\/verilog\/IDCT2_mul_32s_5s_32_1_1.v",
      "impl\/verilog\/IDCT2_mul_32s_6s_32_1_1.v",
      "impl\/verilog\/IDCT2_mul_32s_7s_32_1_1.v",
      "impl\/verilog\/IDCT2_mul_32s_8s_32_1_1.v",
      "impl\/verilog\/IDCT2_mul_32s_9s_32_1_1.v",
      "impl\/verilog\/IDCT2_mul_32s_12s_32_1_1.v",
      "impl\/verilog\/IDCT2.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/IDCT2_v1_0\/data\/IDCT2.mdd",
      "impl\/misc\/drivers\/IDCT2_v1_0\/data\/IDCT2.tcl",
      "impl\/misc\/drivers\/IDCT2_v1_0\/data\/IDCT2.yaml",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/xidct2.c",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/xidct2.h",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/xidct2_hw.h",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/xidct2_linux.c",
      "impl\/misc\/drivers\/IDCT2_v1_0\/src\/xidct2_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/IDCT2.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/IDCT2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "block_size",
          "access": "W",
          "description": "Data signal of block_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "block_size",
              "access": "W",
              "description": "Bit 31 to 0 of block_size"
            }]
        },
        {
          "offset": "0x30",
          "name": "size",
          "access": "W",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "W",
              "description": "Bit 31 to 0 of size"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "block_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "size"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "IDCT2",
      "BindInstances": "icmp_ln324_fu_547_p2 empty_fu_557_p3 icmp_ln324_1_fu_601_p2 add_ln324_fu_607_p2 icmp_ln324_2_fu_617_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "IDCT2B16",
          "InstanceName": "call_ret4_IDCT2B16_fu_260",
          "BindInstances": "add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2",
          "Instances": [{
              "ModuleName": "IDCT2B8",
              "InstanceName": "call_ret_IDCT2B8_fu_164",
              "BindInstances": "sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2",
              "Instances": [{
                  "ModuleName": "IDCT2B4",
                  "InstanceName": "call_ret_IDCT2B4_fu_92",
                  "BindInstances": "add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2",
                  "Instances": [{
                      "ModuleName": "IDCT2B2",
                      "InstanceName": "call_ret_IDCT2B2_fu_50",
                      "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
                    }]
                }]
            }]
        },
        {
          "ModuleName": "IDCT2B32",
          "InstanceName": "grp_IDCT2B32_fu_280",
          "BindInstances": "add_ln156_fu_957_p2 add_ln156_3_fu_1047_p2 add_ln156_4_fu_1059_p2 add_ln156_6_fu_1083_p2 add_ln156_7_fu_1095_p2 add_ln156_8_fu_1113_p2 sub_ln156_6_fu_1125_p2 add_ln156_9_fu_1143_p2 sub_ln157_1_fu_1215_p2 sub_ln157_6_fu_1299_p2 add_ln156_12_fu_1461_p2 mul_32s_6s_32_1_1_U59 mul_32s_7s_32_1_1_U60 mul_32s_8s_32_1_1_U61 mul_32s_8s_32_1_1_U62 mul_32s_8s_32_1_1_U63 mul_32s_8s_32_1_1_U64 mul_32s_8s_32_1_1_U65 mul_32s_7s_32_1_1_U66 mul_32s_7s_32_1_1_U67 mul_32s_5s_32_1_1_U144 add_ln157_16_fu_1563_p2 add_ln157_19_fu_1581_p2 sub_ln157_10_fu_1623_p2 mul_32s_5s_32_1_1_U145 mul_32s_7s_32_1_1_U68 mul_32s_8s_32_1_1_U69 mul_32s_8s_32_1_1_U70 mul_32s_8s_32_1_1_U71 mul_32s_7s_32_1_1_U72 add_ln157_234_fu_1695_p2 add_ln157_235_fu_1713_p2 sub_ln157_12_fu_1731_p2 add_ln157_238_fu_1773_p2 sub_ln157_15_fu_1827_p2 add_ln157_40_fu_1893_p2 add_ln156_16_fu_1947_p2 add_ln156_17_fu_1959_p2 sub_ln156_15_fu_1971_p2 mul_32s_5s_32_1_1_U146 mul_32s_8s_32_1_1_U73 mul_32s_8s_32_1_1_U74 mul_32s_8s_32_1_1_U75 mul_32s_6s_32_1_1_U76 add_ln157_242_fu_2025_p2 add_ln157_243_fu_2037_p2 sub_ln157_20_fu_2067_p2 mul_32s_7s_32_1_1_U77 mul_32s_8s_32_1_1_U78 mul_32s_8s_32_1_1_U79 sub_ln157_23_fu_2097_p2 sub_ln156_18_fu_2199_p2 mul_32s_7s_32_1_1_U80 mul_32s_8s_32_1_1_U81 mul_32s_7s_32_1_1_U82 sub_ln156_20_fu_2211_p2 add_ln156_22_fu_2229_p2 sub_ln156_21_fu_2241_p2 add_ln156_23_fu_2253_p2 sub_ln157_24_fu_2277_p2 mul_32s_7s_32_1_1_U83 mul_32s_8s_32_1_1_U84 add_ln157_65_fu_2349_p2 add_ln157_68_fu_2367_p2 sub_ln156_22_fu_2433_p2 mul_32s_8s_32_1_1_U85 mul_32s_8s_32_1_1_U86 sub_ln156_23_fu_2445_p2 add_ln156_27_fu_2457_p2 mul_32s_6s_32_1_1_U87 mul_32s_8s_32_1_1_U88 mul_32s_7s_32_1_1_U89 sub_ln157_28_fu_2487_p2 mul_32s_7s_32_1_1_U90 tmp_fu_2511_p2 p_sub432_fu_2529_p2 mul_32s_7s_32_1_1_U91 add_ln157_84_fu_2577_p2 sub_ln157_31_fu_2595_p2 add_ln156_30_fu_2643_p2 mul_32s_6s_32_1_1_U92 sub_ln156_26_fu_2661_p2 mul_32s_7s_32_1_1_U93 mul_32s_5s_32_1_1_U147 add_ln157_247_fu_2691_p2 mul_32s_7s_32_1_1_U94 mul_32s_8s_32_1_1_U95 add_ln157_250_fu_2721_p2 tmp4_fu_564_p0 mul_32s_8s_32_1_1_U96 sub_ln157_33_fu_2752_p2 mul_32s_7s_32_1_1_U97 mul_32s_8s_32_1_1_U98 add_ln156_35_fu_2884_p2 mul_32s_6s_32_1_1_U99 sub_ln157_36_fu_2902_p2 sub_ln157_38_fu_2926_p2 mul_32s_8s_32_1_1_U100 sub_ln157_39_fu_2938_p2 add_ln157_255_fu_2950_p2 mul_32s_8s_32_1_1_U101 mul_32s_7s_32_1_1_U102 add_ln157_118_fu_3016_p2 add_ln157_122_fu_3040_p2 sub_ln156_30_fu_3064_p2 mul_32s_8s_32_1_1_U103 mul_32s_7s_32_1_1_U104 add_ln156_38_fu_3076_p2 sub_ln156_31_fu_3082_p2 mul_32s_8s_32_1_1_U105 mul_32s_5s_32_1_1_U148 mul_32s_7s_32_1_1_U106 mul_32s_8s_32_1_1_U107 tmp6_fu_3148_p2 p_sub319_fu_3166_p2 add_ln157_260_fu_3196_p2 add_ln157_131_fu_3244_p2 sub_ln156_32_fu_3292_p2 mul_32s_8s_32_1_1_U108 mul_32s_7s_32_1_1_U109 mul_32s_7s_32_1_1_U110 add_ln156_39_fu_3322_p2 add_ln157_261_fu_3340_p2 mul_32s_8s_32_1_1_U111 mul_32s_6s_32_1_1_U112 tmp9_fu_3370_p2 mul_32s_8s_32_1_1_U113 sub_ln157_51_fu_3454_p2 add_ln157_148_fu_3478_p2 sub_ln156_37_fu_3502_p2 mul_32s_8s_32_1_1_U114 add_ln156_41_fu_3514_p2 sub_ln156_42_fu_3550_p2 mul_32s_8s_32_1_1_U115 add_ln157_263_fu_3580_p2 mul_32s_8s_32_1_1_U116 sub_ln157_55_fu_3592_p2 mul_32s_8s_32_1_1_U117 add_ln157_267_fu_3622_p2 add_ln156_43_fu_3724_p2 mul_32s_8s_32_1_1_U118 add_ln156_44_fu_3736_p2 mul_32s_8s_32_1_1_U119 mul_32s_7s_32_1_1_U120 mul_32s_8s_32_1_1_U121 sub_ln157_57_fu_3766_p2 tmp12_fu_3814_p2 p_sub187_fu_3832_p2 mul_32s_8s_32_1_1_U122 sub_ln156_46_fu_3946_p2 mul_32s_8s_32_1_1_U123 mul_32s_7s_32_1_1_U124 sub_ln156_47_fu_3958_p2 mul_32s_8s_32_1_1_U125 add_ln156_46_fu_3970_p2 mul_32s_7s_32_1_1_U126 mul_32s_6s_32_1_1_U127 add_ln157_272_fu_3976_p2 mul_32s_5s_32_1_1_U149 mul_32s_7s_32_1_1_U128 tmp15_fu_4006_p2 p_sub160_fu_4024_p2 add_ln157_275_fu_4054_p2 add_ln157_184_fu_4102_p2 mul_32s_7s_32_1_1_U129 add_ln156_50_fu_4186_p2 mul_32s_7s_32_1_1_U130 mul_32s_8s_32_1_1_U131 mul_32s_8s_32_1_1_U132 sub_ln157_65_fu_4216_p2 mul_32s_5s_32_1_1_U150 sub_ln157_67_fu_4234_p2 mul_32s_8s_32_1_1_U133 sub_ln157_69_fu_4312_p2 sub_ln156_53_fu_4342_p2 mul_32s_7s_32_1_1_U134 sub_ln156_54_fu_4354_p2 mul_32s_8s_32_1_1_U135 mul_32s_8s_32_1_1_U136 mul_32s_7s_32_1_1_U137 mul_32s_8s_32_1_1_U138 tmp18_fu_4438_p2 mul_32s_5s_32_1_1_U151 sub_ln156_57_fu_4576_p2 sub_ln156_59_fu_4588_p2 add_ln156_56_fu_4594_p2 mul_32s_7s_32_1_1_U139 mul_32s_7s_32_1_1_U140 add_ln157_280_fu_4618_p2 mul_32s_8s_32_1_1_U141 mul_32s_8s_32_1_1_U142 add_ln157_282_fu_4642_p2 mul_32s_8s_32_1_1_U143 tmp21_fu_4654_p2 add_ln157_218_fu_4702_p2 add_ln160_fu_4786_p2 add_ln161_fu_4790_p2 add_ln162_fu_4794_p2 add_ln163_fu_4798_p2 add_ln164_fu_4802_p2 add_ln165_fu_4806_p2 add_ln166_fu_4810_p2 add_ln167_fu_4814_p2 add_ln168_fu_4818_p2 add_ln169_fu_4822_p2 add_ln170_fu_4826_p2 add_ln171_fu_4830_p2 add_ln172_fu_4834_p2 add_ln173_fu_4838_p2 add_ln174_fu_4842_p2 add_ln175_fu_4846_p2 sub_ln176_fu_4850_p2 sub_ln177_fu_4854_p2 sub_ln178_fu_4858_p2 sub_ln179_fu_4862_p2 sub_ln180_fu_4866_p2 sub_ln181_fu_4870_p2 sub_ln182_fu_4874_p2 sub_ln183_fu_4878_p2 sub_ln184_fu_4882_p2 sub_ln185_fu_4886_p2 sub_ln186_fu_4890_p2 sub_ln187_fu_4894_p2 sub_ln188_fu_4898_p2 sub_ln189_fu_4902_p2 sub_ln190_fu_4906_p2 sub_ln191_fu_4910_p2",
          "Instances": [{
              "ModuleName": "IDCT2B16",
              "InstanceName": "call_ret_IDCT2B16_fu_306",
              "BindInstances": "add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2",
              "Instances": [{
                  "ModuleName": "IDCT2B8",
                  "InstanceName": "call_ret_IDCT2B8_fu_164",
                  "BindInstances": "sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2",
                  "Instances": [{
                      "ModuleName": "IDCT2B4",
                      "InstanceName": "call_ret_IDCT2B4_fu_92",
                      "BindInstances": "add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2",
                      "Instances": [{
                          "ModuleName": "IDCT2B2",
                          "InstanceName": "call_ret_IDCT2B2_fu_50",
                          "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
                        }]
                    }]
                }]
            }]
        },
        {
          "ModuleName": "IDCT2B64",
          "InstanceName": "grp_IDCT2B64_fu_316",
          "BindInstances": "sub_ln243_fu_1003_p2 add_ln243_fu_1063_p2 sub_ln243_5_fu_1081_p2 sub_ln243_6_fu_1093_p2 sub_ln243_10_fu_1147_p2 sub_ln243_11_fu_1159_p2 add_ln244_fu_1219_p2 add_ln244_1_fu_1231_p2 add_ln244_2_fu_1243_p2 add_ln244_4_fu_1261_p2 add_ln244_5_fu_1267_p2 sub_ln245_1_fu_1291_p2 sub_ln245_2_fu_1297_p2 sub_ln245_3_fu_1309_p2 sub_ln245_4_fu_1315_p2 add_ln245_fu_1321_p2 sub_ln245_5_fu_1327_p2 add_ln245_1_fu_1339_p2 add_ln245_2_fu_1345_p2 sub_ln246_1_fu_1351_p2 add_ln246_11_fu_1363_p2 sub_ln246_3_fu_1369_p2 sub_ln246_4_fu_1375_p2 add_ln246_23_fu_1393_p2 sub_ln246_5_fu_1399_p2 sub_ln246_9_fu_1513_p2 add_ln246_76_fu_1525_p2 add_ln246_88_fu_1531_p2 add_ln246_7_fu_1537_p2 sub_ln243_13_fu_1573_p2 add_ln243_3_fu_1585_p2 add_ln243_4_fu_1633_p2 add_ln243_6_fu_1663_p2 sub_ln243_16_fu_1669_p2 add_ln243_7_fu_1681_p2 sub_ln243_19_fu_1723_p2 add_ln243_8_fu_1735_p2 add_ln243_9_fu_1753_p2 sub_ln244_2_fu_1765_p2 mul_32s_7s_32_1_1_U185 sub_ln244_3_fu_1771_p2 mul_32s_7s_32_1_1_U186 mul_32s_8s_32_1_1_U187 mul_32s_8s_32_1_1_U188 mul_32s_8s_32_1_1_U189 mul_32s_8s_32_1_1_U190 mul_32s_8s_32_1_1_U191 mul_32s_8s_32_1_1_U192 mul_32s_8s_32_1_1_U193 sub_ln246_10_fu_1777_p2 sub_ln246_11_fu_1783_p2 mul_32s_7s_32_1_1_U194 sub_ln246_12_fu_1789_p2 sub_ln246_13_fu_1795_p2 sub_ln246_14_fu_1801_p2 mul_32s_12s_32_1_1_U195 mul_32s_8s_32_1_1_U196 add_ln243_11_fu_1903_p2 add_ln243_12_fu_1915_p2 sub_ln243_20_fu_1945_p2 add_ln243_15_fu_1957_p2 add_ln243_17_fu_1981_p2 sub_ln244_4_fu_1993_p2 mul_32s_8s_32_1_1_U197 sub_ln245_6_fu_1999_p2 sub_ln246_17_fu_2005_p2 sub_ln246_18_fu_2011_p2 sub_ln246_20_fu_2023_p2 add_ln246_116_fu_2029_p2 mul_32s_9s_32_1_1_U198 sub_ln246_22_fu_2095_p2 sub_ln243_23_fu_2119_p2 sub_ln243_24_fu_2125_p2 add_ln243_18_fu_2137_p2 sub_ln243_27_fu_2155_p2 mul_32s_8s_32_1_1_U199 mul_32s_8s_32_1_1_U200 add_ln245_3_fu_2161_p2 mul_32s_8s_32_1_1_U201 mul_32s_5s_32_1_1_U295 add_ln246_37_fu_2179_p2 add_ln246_43_fu_2215_p2 sub_ln246_23_fu_2221_p2 sub_ln246_24_fu_2233_p2 mul_32s_7s_32_1_1_U202 mul_32s_8s_32_1_1_U203 mul_32s_8s_32_1_1_U204 mul_32s_8s_32_1_1_U205 sub_ln244_5_fu_2287_p2 sub_ln245_7_fu_2293_p2 mul_32s_7s_32_1_1_U206 mul_32s_9s_32_1_1_U207 add_ln246_51_fu_2323_p2 add_ln246_54_fu_2341_p2 add_ln246_57_fu_2359_p2 add_ln246_155_fu_2365_p2 sub_ln246_26_fu_2377_p2 sub_ln243_29_fu_2413_p2 sub_ln243_30_fu_2425_p2 add_ln243_22_fu_2431_p2 sub_ln243_31_fu_2437_p2 mul_32s_8s_32_1_1_U208 mul_32s_8s_32_1_1_U209 mul_32s_7s_32_1_1_U210 mul_32s_9s_32_1_1_U211 mul_32s_8s_32_1_1_U212 add_ln246_208_fu_2563_p2 add_ln246_72_fu_2581_p2 sub_ln243_34_fu_2617_p2 sub_ln243_35_fu_2635_p2 mul_32s_8s_32_1_1_U213 mul_32s_8s_32_1_1_U214 sub_ln243_36_fu_2641_p2 sub_ln243_37_fu_2647_p2 sub_ln246_28_fu_2653_p2 add_ln246_81_fu_2683_p2 sub_ln246_30_fu_2713_p2 add_ln243_24_fu_2749_p2 add_ln243_25_fu_2755_p2 sub_ln243_38_fu_2773_p2 mul_32s_8s_32_1_1_U215 mul_32s_8s_32_1_1_U216 sub_ln243_39_fu_2779_p2 sub_ln243_40_fu_2785_p2 mul_32s_9s_32_1_1_U217 add_ln246_266_fu_2797_p2 add_ln246_282_fu_2803_p2 add_ln246_94_fu_2833_p2 mul_32s_6s_32_1_1_U218 sub_ln246_31_fu_2881_p2 mul_32s_7s_32_1_1_U219 mul_32s_8s_32_1_1_U220 mul_32s_8s_32_1_1_U221 mul_32s_5s_32_1_1_U296 sub_ln243_45_fu_2941_p2 sub_ln243_46_fu_2947_p2 mul_32s_7s_32_1_1_U222 sub_ln243_48_fu_3037_p2 mul_32s_8s_32_1_1_U223 mul_32s_7s_32_1_1_U224 add_ln243_30_fu_3049_p2 add_ln243_32_fu_3061_p2 mul_32s_9s_32_1_1_U225 mul_32s_6s_32_1_1_U226 sub_ln246_32_fu_3127_p2 sub_ln243_50_fu_3151_p2 mul_32s_8s_32_1_1_U227 mul_32s_8s_32_1_1_U228 add_ln243_34_fu_3163_p2 add_ln243_36_fu_3175_p2 sub_ln243_53_fu_3193_p2 add_ln246_339_fu_3205_p2 mul_32s_8s_32_1_1_U229 mul_32s_5s_32_1_1_U297 mul_32s_8s_32_1_1_U230 sub_ln243_56_fu_3319_p2 add_ln243_40_fu_3331_p2 sub_ln243_57_fu_3337_p2 mul_32s_7s_32_1_1_U231 add_ln246_370_fu_3343_p2 add_ln246_148_fu_3379_p2 add_ln246_151_fu_3397_p2 mul_32s_8s_32_1_1_U232 add_ln243_41_fu_3427_p2 add_ln243_42_fu_3433_p2 mul_32s_8s_32_1_1_U233 mul_32s_7s_32_1_1_U234 add_ln243_44_fu_3451_p2 mul_32s_5s_32_1_1_U298 mul_32s_8s_32_1_1_U235 add_ln246_402_fu_3469_p2 add_ln246_163_fu_3517_p2 sub_ln243_59_fu_3559_p2 mul_32s_7s_32_1_1_U236 sub_ln243_60_fu_3565_p2 sub_ln243_62_fu_3577_p2 sub_ln243_63_fu_3583_p2 mul_32s_8s_32_1_1_U237 add_ln246_170_fu_3589_p2 add_ln246_177_fu_3631_p2 mul_32s_8s_32_1_1_U238 sub_ln243_65_fu_3679_p2 mul_32s_8s_32_1_1_U239 add_ln246_185_fu_3721_p2 add_ln243_49_fu_3769_p2 mul_32s_7s_32_1_1_U240 mul_32s_8s_32_1_1_U241 add_ln243_51_fu_3793_p2 mul_32s_7s_32_1_1_U242 mul_32s_8s_32_1_1_U243 add_ln243_53_fu_3817_p2 add_ln246_199_fu_3865_p2 add_ln246_454_fu_3889_p2 sub_ln243_69_fu_3931_p2 mul_32s_8s_32_1_1_U244 sub_ln243_70_fu_3937_p2 sub_ln243_71_fu_3955_p2 mul_32s_8s_32_1_1_U245 mul_32s_7s_32_1_1_U246 mul_32s_8s_32_1_1_U247 add_ln246_215_fu_4003_p2 sub_ln246_36_fu_4045_p2 mul_32s_8s_32_1_1_U248 mul_32s_7s_32_1_1_U249 sub_ln243_75_fu_4081_p2 mul_32s_8s_32_1_1_U250 sub_ln243_79_fu_4105_p2 add_ln246_223_fu_4123_p2 sub_ln246_37_fu_4189_p2 mul_32s_8s_32_1_1_U251 sub_ln243_81_fu_4219_p2 mul_32s_8s_32_1_1_U252 sub_ln243_82_fu_4225_p2 mul_32s_8s_32_1_1_U253 add_ln243_57_fu_4237_p2 sub_ln243_84_fu_4243_p2 add_ln246_459_fu_4255_p2 mul_32s_8s_32_1_1_U254 mul_32s_7s_32_1_1_U255 add_ln246_245_fu_4303_p2 sub_ln243_86_fu_4351_p2 add_ln243_58_fu_4357_p2 mul_32s_8s_32_1_1_U256 sub_ln243_87_fu_4363_p2 sub_ln243_89_fu_4381_p2 mul_32s_7s_32_1_1_U257 sub_ln243_90_fu_4387_p2 p_sub341_fu_4423_p2 mul_32s_7s_32_1_1_U258 mul_32s_8s_32_1_1_U259 add_ln246_255_fu_4465_p2 sub_ln246_38_fu_4471_p2 mul_32s_8s_32_1_1_U260 add_ln243_60_fu_4549_p2 mul_32s_8s_32_1_1_U261 sub_ln243_94_fu_4561_p2 mul_32s_8s_32_1_1_U262 add_ln246_462_fu_4573_p2 add_ln246_272_fu_4603_p2 add_ln246_278_fu_4639_p2 sub_ln246_40_fu_4645_p2 mul_32s_7s_32_1_1_U263 mul_32s_8s_32_1_1_U264 sub_ln243_96_fu_4693_p2 mul_32s_8s_32_1_1_U265 add_ln246_465_fu_4741_p2 add_ln246_287_fu_4759_p2 add_ln246_294_fu_4801_p2 mul_32s_8s_32_1_1_U266 mul_32s_7s_32_1_1_U267 add_ln243_66_fu_4832_p2 mul_32s_8s_32_1_1_U268 add_ln243_69_fu_4862_p2 mul_32s_7s_32_1_1_U269 add_ln246_306_fu_4928_p2 add_ln243_70_fu_4970_p2 mul_32s_8s_32_1_1_U270 sub_ln243_102_fu_4982_p2 mul_32s_7s_32_1_1_U271 mul_32s_8s_32_1_1_U272 sub_ln246_45_fu_5000_p2 mul_32s_7s_32_1_1_U273 add_ln246_321_fu_5066_p2 mul_32s_9s_32_1_1_U274 mul_32s_6s_32_1_1_U275 add_ln246_323_fu_5078_p2 mul_32s_8s_32_1_1_U276 sub_ln243_105_fu_5114_p2 sub_ln243_106_fu_5120_p2 sub_ln243_108_fu_5132_p2 sub_ln243_109_fu_5138_p2 sub_ln246_46_fu_5156_p2 mul_32s_7s_32_1_1_U277 mul_32s_9s_32_1_1_U278 add_ln246_336_fu_5216_p2 sub_ln243_112_fu_5240_p2 mul_32s_8s_32_1_1_U279 mul_32s_8s_32_1_1_U280 mul_32s_8s_32_1_1_U281 mul_32s_8s_32_1_1_U282 sub_ln243_116_fu_5402_p2 sub_ln243_117_fu_5408_p2 mul_32s_8s_32_1_1_U283 sub_ln243_119_fu_5420_p2 add_ln243_74_fu_5450_p2 mul_32s_7s_32_1_1_U284 sub_ln246_49_fu_5474_p2 sub_ln246_51_fu_5540_p2 sub_ln243_125_fu_5588_p2 add_ln243_76_fu_5594_p2 mul_32s_8s_32_1_1_U285 mul_32s_7s_32_1_1_U286 sub_ln243_127_fu_5612_p2 add_ln246_379_fu_5666_p2 add_ln246_472_fu_5690_p2 sub_ln246_54_fu_5702_p2 sub_ln243_129_fu_5726_p2 mul_32s_7s_32_1_1_U287 mul_32s_8s_32_1_1_U288 sub_ln243_130_fu_5744_p2 mul_32s_8s_32_1_1_U289 add_ln243_80_fu_5756_p2 sub_ln243_132_fu_5762_p2 add_ln246_387_fu_5786_p2 add_ln246_395_fu_5834_p2 sub_ln246_57_fu_5858_p2 sub_ln246_58_fu_5870_p2 add_ln243_81_fu_5918_p2 mul_32s_8s_32_1_1_U290 add_ln243_82_fu_5924_p2 mul_32s_8s_32_1_1_U291 sub_ln243_138_fu_5930_p2 mul_32s_8s_32_1_1_U292 sub_ln246_59_fu_5942_p2 add_ln246_405_fu_5960_p2 add_ln246_415_fu_6020_p2 sub_ln246_60_fu_6026_p2 sub_ln243_140_fu_6056_p2 add_ln243_83_fu_6074_p2 mul_32s_7s_32_1_1_U293 sub_ln243_144_fu_6086_p2 add_ln243_84_fu_6098_p2 mul_32s_8s_32_1_1_U294 mul_32s_5s_32_1_1_U299 add_ln246_431_fu_6182_p2 add_ln246_432_fu_6188_p2 sub_ln243_146_fu_6230_p2 sub_ln243_149_fu_6248_p2 sub_ln243_150_fu_6260_p2 sub_ln243_151_fu_6266_p2 sub_ln243_152_fu_6272_p2 add_ln246_437_fu_6284_p2 add_ln249_fu_6514_p2 add_ln250_fu_6519_p2 add_ln251_fu_6524_p2 add_ln252_fu_6529_p2 add_ln253_fu_6534_p2 add_ln254_fu_6539_p2 add_ln255_fu_6544_p2 add_ln256_fu_6549_p2 add_ln257_fu_6554_p2 add_ln258_fu_6559_p2 add_ln259_fu_6564_p2 add_ln260_fu_6569_p2 add_ln261_fu_6574_p2 add_ln262_fu_6579_p2 add_ln263_fu_6584_p2 add_ln264_fu_6589_p2 add_ln265_fu_6594_p2 add_ln266_fu_6599_p2 add_ln267_fu_6604_p2 add_ln268_fu_6609_p2 add_ln269_fu_6614_p2 add_ln270_fu_6619_p2 add_ln271_fu_6624_p2 add_ln272_fu_6629_p2 add_ln273_fu_6634_p2 add_ln274_fu_6639_p2 add_ln275_fu_6644_p2 add_ln276_fu_6649_p2 add_ln277_fu_6654_p2 add_ln278_fu_6659_p2 add_ln279_fu_6664_p2 add_ln280_fu_6669_p2 sub_ln281_fu_6674_p2 sub_ln282_fu_6679_p2 sub_ln283_fu_6684_p2 sub_ln284_fu_6689_p2 sub_ln285_fu_6694_p2 sub_ln286_fu_6699_p2 sub_ln287_fu_6704_p2 sub_ln288_fu_6709_p2 sub_ln289_fu_6714_p2 sub_ln290_fu_6719_p2 sub_ln291_fu_6724_p2 sub_ln292_fu_6729_p2 sub_ln293_fu_6734_p2 sub_ln294_fu_6739_p2 sub_ln295_fu_6744_p2 sub_ln296_fu_6749_p2 sub_ln297_fu_6754_p2 sub_ln298_fu_6759_p2 sub_ln299_fu_6764_p2 sub_ln300_fu_6769_p2 sub_ln301_fu_6774_p2 sub_ln302_fu_6779_p2 sub_ln303_fu_6784_p2 sub_ln304_fu_6789_p2 sub_ln305_fu_6794_p2 sub_ln306_fu_6799_p2 sub_ln307_fu_6804_p2 sub_ln308_fu_6809_p2 sub_ln309_fu_6814_p2 sub_ln310_fu_6819_p2 sub_ln311_fu_6824_p2 sub_ln312_fu_6829_p2",
          "Instances": [{
              "ModuleName": "IDCT2B32",
              "InstanceName": "grp_IDCT2B32_fu_260",
              "BindInstances": "add_ln156_fu_957_p2 add_ln156_3_fu_1047_p2 add_ln156_4_fu_1059_p2 add_ln156_6_fu_1083_p2 add_ln156_7_fu_1095_p2 add_ln156_8_fu_1113_p2 sub_ln156_6_fu_1125_p2 add_ln156_9_fu_1143_p2 sub_ln157_1_fu_1215_p2 sub_ln157_6_fu_1299_p2 add_ln156_12_fu_1461_p2 mul_32s_6s_32_1_1_U59 mul_32s_7s_32_1_1_U60 mul_32s_8s_32_1_1_U61 mul_32s_8s_32_1_1_U62 mul_32s_8s_32_1_1_U63 mul_32s_8s_32_1_1_U64 mul_32s_8s_32_1_1_U65 mul_32s_7s_32_1_1_U66 mul_32s_7s_32_1_1_U67 mul_32s_5s_32_1_1_U144 add_ln157_16_fu_1563_p2 add_ln157_19_fu_1581_p2 sub_ln157_10_fu_1623_p2 mul_32s_5s_32_1_1_U145 mul_32s_7s_32_1_1_U68 mul_32s_8s_32_1_1_U69 mul_32s_8s_32_1_1_U70 mul_32s_8s_32_1_1_U71 mul_32s_7s_32_1_1_U72 add_ln157_234_fu_1695_p2 add_ln157_235_fu_1713_p2 sub_ln157_12_fu_1731_p2 add_ln157_238_fu_1773_p2 sub_ln157_15_fu_1827_p2 add_ln157_40_fu_1893_p2 add_ln156_16_fu_1947_p2 add_ln156_17_fu_1959_p2 sub_ln156_15_fu_1971_p2 mul_32s_5s_32_1_1_U146 mul_32s_8s_32_1_1_U73 mul_32s_8s_32_1_1_U74 mul_32s_8s_32_1_1_U75 mul_32s_6s_32_1_1_U76 add_ln157_242_fu_2025_p2 add_ln157_243_fu_2037_p2 sub_ln157_20_fu_2067_p2 mul_32s_7s_32_1_1_U77 mul_32s_8s_32_1_1_U78 mul_32s_8s_32_1_1_U79 sub_ln157_23_fu_2097_p2 sub_ln156_18_fu_2199_p2 mul_32s_7s_32_1_1_U80 mul_32s_8s_32_1_1_U81 mul_32s_7s_32_1_1_U82 sub_ln156_20_fu_2211_p2 add_ln156_22_fu_2229_p2 sub_ln156_21_fu_2241_p2 add_ln156_23_fu_2253_p2 sub_ln157_24_fu_2277_p2 mul_32s_7s_32_1_1_U83 mul_32s_8s_32_1_1_U84 add_ln157_65_fu_2349_p2 add_ln157_68_fu_2367_p2 sub_ln156_22_fu_2433_p2 mul_32s_8s_32_1_1_U85 mul_32s_8s_32_1_1_U86 sub_ln156_23_fu_2445_p2 add_ln156_27_fu_2457_p2 mul_32s_6s_32_1_1_U87 mul_32s_8s_32_1_1_U88 mul_32s_7s_32_1_1_U89 sub_ln157_28_fu_2487_p2 mul_32s_7s_32_1_1_U90 tmp_fu_2511_p2 p_sub432_fu_2529_p2 mul_32s_7s_32_1_1_U91 add_ln157_84_fu_2577_p2 sub_ln157_31_fu_2595_p2 add_ln156_30_fu_2643_p2 mul_32s_6s_32_1_1_U92 sub_ln156_26_fu_2661_p2 mul_32s_7s_32_1_1_U93 mul_32s_5s_32_1_1_U147 add_ln157_247_fu_2691_p2 mul_32s_7s_32_1_1_U94 mul_32s_8s_32_1_1_U95 add_ln157_250_fu_2721_p2 tmp4_fu_564_p0 mul_32s_8s_32_1_1_U96 sub_ln157_33_fu_2752_p2 mul_32s_7s_32_1_1_U97 mul_32s_8s_32_1_1_U98 add_ln156_35_fu_2884_p2 mul_32s_6s_32_1_1_U99 sub_ln157_36_fu_2902_p2 sub_ln157_38_fu_2926_p2 mul_32s_8s_32_1_1_U100 sub_ln157_39_fu_2938_p2 add_ln157_255_fu_2950_p2 mul_32s_8s_32_1_1_U101 mul_32s_7s_32_1_1_U102 add_ln157_118_fu_3016_p2 add_ln157_122_fu_3040_p2 sub_ln156_30_fu_3064_p2 mul_32s_8s_32_1_1_U103 mul_32s_7s_32_1_1_U104 add_ln156_38_fu_3076_p2 sub_ln156_31_fu_3082_p2 mul_32s_8s_32_1_1_U105 mul_32s_5s_32_1_1_U148 mul_32s_7s_32_1_1_U106 mul_32s_8s_32_1_1_U107 tmp6_fu_3148_p2 p_sub319_fu_3166_p2 add_ln157_260_fu_3196_p2 add_ln157_131_fu_3244_p2 sub_ln156_32_fu_3292_p2 mul_32s_8s_32_1_1_U108 mul_32s_7s_32_1_1_U109 mul_32s_7s_32_1_1_U110 add_ln156_39_fu_3322_p2 add_ln157_261_fu_3340_p2 mul_32s_8s_32_1_1_U111 mul_32s_6s_32_1_1_U112 tmp9_fu_3370_p2 mul_32s_8s_32_1_1_U113 sub_ln157_51_fu_3454_p2 add_ln157_148_fu_3478_p2 sub_ln156_37_fu_3502_p2 mul_32s_8s_32_1_1_U114 add_ln156_41_fu_3514_p2 sub_ln156_42_fu_3550_p2 mul_32s_8s_32_1_1_U115 add_ln157_263_fu_3580_p2 mul_32s_8s_32_1_1_U116 sub_ln157_55_fu_3592_p2 mul_32s_8s_32_1_1_U117 add_ln157_267_fu_3622_p2 add_ln156_43_fu_3724_p2 mul_32s_8s_32_1_1_U118 add_ln156_44_fu_3736_p2 mul_32s_8s_32_1_1_U119 mul_32s_7s_32_1_1_U120 mul_32s_8s_32_1_1_U121 sub_ln157_57_fu_3766_p2 tmp12_fu_3814_p2 p_sub187_fu_3832_p2 mul_32s_8s_32_1_1_U122 sub_ln156_46_fu_3946_p2 mul_32s_8s_32_1_1_U123 mul_32s_7s_32_1_1_U124 sub_ln156_47_fu_3958_p2 mul_32s_8s_32_1_1_U125 add_ln156_46_fu_3970_p2 mul_32s_7s_32_1_1_U126 mul_32s_6s_32_1_1_U127 add_ln157_272_fu_3976_p2 mul_32s_5s_32_1_1_U149 mul_32s_7s_32_1_1_U128 tmp15_fu_4006_p2 p_sub160_fu_4024_p2 add_ln157_275_fu_4054_p2 add_ln157_184_fu_4102_p2 mul_32s_7s_32_1_1_U129 add_ln156_50_fu_4186_p2 mul_32s_7s_32_1_1_U130 mul_32s_8s_32_1_1_U131 mul_32s_8s_32_1_1_U132 sub_ln157_65_fu_4216_p2 mul_32s_5s_32_1_1_U150 sub_ln157_67_fu_4234_p2 mul_32s_8s_32_1_1_U133 sub_ln157_69_fu_4312_p2 sub_ln156_53_fu_4342_p2 mul_32s_7s_32_1_1_U134 sub_ln156_54_fu_4354_p2 mul_32s_8s_32_1_1_U135 mul_32s_8s_32_1_1_U136 mul_32s_7s_32_1_1_U137 mul_32s_8s_32_1_1_U138 tmp18_fu_4438_p2 mul_32s_5s_32_1_1_U151 sub_ln156_57_fu_4576_p2 sub_ln156_59_fu_4588_p2 add_ln156_56_fu_4594_p2 mul_32s_7s_32_1_1_U139 mul_32s_7s_32_1_1_U140 add_ln157_280_fu_4618_p2 mul_32s_8s_32_1_1_U141 mul_32s_8s_32_1_1_U142 add_ln157_282_fu_4642_p2 mul_32s_8s_32_1_1_U143 tmp21_fu_4654_p2 add_ln157_218_fu_4702_p2 add_ln160_fu_4786_p2 add_ln161_fu_4790_p2 add_ln162_fu_4794_p2 add_ln163_fu_4798_p2 add_ln164_fu_4802_p2 add_ln165_fu_4806_p2 add_ln166_fu_4810_p2 add_ln167_fu_4814_p2 add_ln168_fu_4818_p2 add_ln169_fu_4822_p2 add_ln170_fu_4826_p2 add_ln171_fu_4830_p2 add_ln172_fu_4834_p2 add_ln173_fu_4838_p2 add_ln174_fu_4842_p2 add_ln175_fu_4846_p2 sub_ln176_fu_4850_p2 sub_ln177_fu_4854_p2 sub_ln178_fu_4858_p2 sub_ln179_fu_4862_p2 sub_ln180_fu_4866_p2 sub_ln181_fu_4870_p2 sub_ln182_fu_4874_p2 sub_ln183_fu_4878_p2 sub_ln184_fu_4882_p2 sub_ln185_fu_4886_p2 sub_ln186_fu_4890_p2 sub_ln187_fu_4894_p2 sub_ln188_fu_4898_p2 sub_ln189_fu_4902_p2 sub_ln190_fu_4906_p2 sub_ln191_fu_4910_p2",
              "Instances": [{
                  "ModuleName": "IDCT2B16",
                  "InstanceName": "call_ret_IDCT2B16_fu_306",
                  "BindInstances": "add_ln103_56_fu_366_p2 sub_ln103_2_fu_384_p2 add_ln103_57_fu_420_p2 sub_ln103_6_fu_468_p2 sub_ln103_7_fu_492_p2 sub_ln103_10_fu_528_p2 add_ln103_63_fu_624_p2 mul_32s_7s_32_1_1_U23 sub_ln103_13_fu_630_p2 mul_32s_8s_32_1_1_U24 mul_32s_8s_32_1_1_U25 mul_32s_6s_32_1_1_U26 add_ln103_7_fu_648_p2 add_ln103_65_fu_708_p2 mul_32s_8s_32_1_1_U27 mul_32s_8s_32_1_1_U28 mul_32s_6s_32_1_1_U29 sub_ln103_18_fu_774_p2 add_ln103_15_fu_804_p2 add_ln103_68_fu_840_p2 mul_32s_7s_32_1_1_U30 mul_32s_8s_32_1_1_U31 sub_ln103_22_fu_870_p2 sub_ln103_24_fu_900_p2 mul_32s_7s_32_1_1_U32 sub_ln103_27_fu_978_p2 mul_32s_6s_32_1_1_U33 mul_32s_8s_32_1_1_U34 sub_ln103_38_fu_1134_p2 mul_32s_8s_32_1_1_U35 sub_ln103_42_fu_1170_p2 mul_32s_8s_32_1_1_U36 sub_ln103_44_fu_1206_p2 sub_ln103_46_fu_1260_p2 mul_32s_8s_32_1_1_U37 sub_ln103_47_fu_1284_p2 sub_ln103_49_fu_1308_p2 sub_ln103_51_fu_1326_p2 mul_32s_7s_32_1_1_U38 sub_ln103_54_fu_1368_p2 mul_32s_6s_32_1_1_U39 sub_ln103_57_fu_1434_p2 mul_32s_7s_32_1_1_U40 add_ln103_83_fu_1458_p2 mul_32s_8s_32_1_1_U41 add_ln106_fu_1530_p2 add_ln107_fu_1536_p2 add_ln108_fu_1542_p2 add_ln109_fu_1548_p2 add_ln110_fu_1554_p2 add_ln111_fu_1560_p2 add_ln112_fu_1566_p2 add_ln113_fu_1572_p2 sub_ln114_fu_1578_p2 sub_ln115_fu_1584_p2 sub_ln116_fu_1590_p2 sub_ln117_fu_1596_p2 sub_ln118_fu_1602_p2 sub_ln119_fu_1608_p2 sub_ln120_fu_1614_p2 sub_ln121_fu_1620_p2",
                  "Instances": [{
                      "ModuleName": "IDCT2B8",
                      "InstanceName": "call_ret_IDCT2B8_fu_164",
                      "BindInstances": "sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2",
                      "Instances": [{
                          "ModuleName": "IDCT2B4",
                          "InstanceName": "call_ret_IDCT2B4_fu_92",
                          "BindInstances": "add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2",
                          "Instances": [{
                              "ModuleName": "IDCT2B2",
                              "InstanceName": "call_ret_IDCT2B2_fu_50",
                              "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
                            }]
                        }]
                    }]
                }]
            }]
        },
        {
          "ModuleName": "IDCT2B4",
          "InstanceName": "call_ret5_IDCT2B4_fu_337",
          "BindInstances": "add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2",
          "Instances": [{
              "ModuleName": "IDCT2B2",
              "InstanceName": "call_ret_IDCT2B2_fu_50",
              "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
            }]
        },
        {
          "ModuleName": "IDCT2B8",
          "InstanceName": "call_ret_IDCT2B8_fu_345",
          "BindInstances": "sub_ln65_fu_162_p2 add_ln65_4_fu_198_p2 add_ln66_3_fu_300_p2 sub_ln66_2_fu_324_p2 mul_32s_8s_32_1_1_U9 mul_32s_7s_32_1_1_U10 mul_32s_8s_32_1_1_U11 add_ln67_4_fu_378_p2 add_ln68_3_fu_432_p2 mul_32s_7s_32_1_1_U12 add_ln68_4_fu_438_p2 mul_32s_8s_32_1_1_U13 add_ln68_1_fu_468_p2 add_ln70_fu_480_p2 add_ln71_fu_486_p2 add_ln72_fu_492_p2 add_ln73_fu_498_p2 sub_ln74_fu_504_p2 sub_ln75_fu_510_p2 sub_ln76_fu_516_p2 sub_ln77_fu_522_p2",
          "Instances": [{
              "ModuleName": "IDCT2B4",
              "InstanceName": "call_ret_IDCT2B4_fu_92",
              "BindInstances": "add_ln40_1_fu_84_p2 mul_32s_8s_32_1_1_U3 add_ln43_fu_150_p2 add_ln44_fu_156_p2 sub_ln45_fu_162_p2 sub_ln46_fu_168_p2",
              "Instances": [{
                  "ModuleName": "IDCT2B2",
                  "InstanceName": "call_ret_IDCT2B2_fu_50",
                  "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
                }]
            }]
        },
        {
          "ModuleName": "IDCT2B2",
          "InstanceName": "call_ret1_IDCT2B2_fu_357",
          "BindInstances": "diff_fu_24_p2 add_ln19_fu_30_p2"
        }
      ]
    },
    "Info": {
      "IDCT2B2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "IDCT2B4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "IDCT2B8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "IDCT2B16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "IDCT2B32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDCT2B64": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IDCT2": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "IDCT2B2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.955"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "548160",
          "UTIL_FF": "0",
          "LUT": "66",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2B4": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.167"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "548160",
          "UTIL_FF": "0",
          "LUT": "473",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2B8": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.183"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "548160",
          "UTIL_FF": "0",
          "LUT": "2093",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2B16": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.199"
        },
        "Area": {
          "DSP": "50",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "1",
          "FF": "0",
          "AVAIL_FF": "548160",
          "UTIL_FF": "0",
          "LUT": "8015",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2B32": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.199"
        },
        "Area": {
          "DSP": "236",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "9",
          "FF": "1026",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "27903",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2B64": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.199"
        },
        "Area": {
          "DSP": "466",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "18",
          "FF": "2052",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "60236",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "21",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "IDCT2": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "656",
          "LatencyWorst": "1168",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1025",
          "PipelineII": "2 ~ 1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_324_1",
            "TripCount": "",
            "LatencyMin": "143",
            "LatencyMax": "1166",
            "Latency": "143 ~ 1166",
            "PipelineII": "1",
            "PipelineDepth": "144"
          }],
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "3",
          "DSP": "766",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "30",
          "FF": "47145",
          "AVAIL_FF": "548160",
          "UTIL_FF": "8",
          "LUT": "103144",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "37",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-21 21:48:46 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
