design_DMA_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_processing_system7_0_0/sim/design_DMA_processing_system7_0_0.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_axi_dma_0_0/sim/design_DMA_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_auto_pc_0/sim/design_DMA_auto_pc_0.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_rst_ps7_0_100M_0/sim/design_DMA_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_xbar_0/sim/design_DMA_xbar_0.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_auto_us_0/sim/design_DMA_auto_us_0.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_auto_us_1/sim/design_DMA_auto_us_1.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_auto_pc_1/sim/design_DMA_auto_pc_1.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_DMA/ip/design_DMA_xlconcat_0_0/sim/design_DMA_xlconcat_0_0.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
design_DMA.v,verilog,xil_defaultlib,../../../bd/design_DMA/sim/design_DMA.v,incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/ec67/hdl"incdir="../../../../DMA_Vivado_Prj.gen/sources_1/bd/design_DMA/ipshared/5765/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
