Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Oct 14 13:34:20 2024
| Host         : nakasu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_artya7_timing_summary_routed.rpt -pb top_artya7_timing_summary_routed.pb -rpx top_artya7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_artya7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                1           
TIMING-17  Critical Warning  Non-clocked sequential cell          168         
LUTAR-1    Warning           LUT drives async reset alert         3           
SYNTH-15   Warning           Byte wide write enable not inferred  16          
LATCH-1    Advisory          Existing latches in the design       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (324)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (168)
--------------------------
 There are 168 register/latch pins with no clock driven by root clock pin: u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dtmcs/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (324)
--------------------------------------------------
 There are 324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.321       -5.292                     52                13759        0.018        0.000                      0                13759        3.000        0.000                       0                  6086  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
sys_clk_pin     {0.000 5.000}      10.000          100.000         
  clk_50_unbuf  {0.000 10.000}     20.000          50.000          
  clk_fb_unbuf  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                       3.000        0.000                       0                     1  
  clk_50_unbuf       -0.321       -5.292                     52                12645        0.018        0.000                      0                12645        8.750        0.000                       0                  6082  
  clk_fb_unbuf                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50_unbuf       clk_50_unbuf             6.693        0.000                      0                 1114        0.534        0.000                      0                 1114  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50_unbuf                
(none)        clk_fb_unbuf                
(none)                      clk_50_unbuf  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { IO_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clkgen/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :           52  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -5.292ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[28][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.677ns  (logic 5.017ns (30.083%)  route 11.660ns (69.917%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.249    16.679    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X57Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.803 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[28][7]_i_1/O
                         net (fo=8, routed)           0.868    17.671    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_49
    SLICE_X63Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.676    18.137    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X63Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[28][0]/C
                         clock pessimism             -0.509    17.629    
                         clock uncertainty           -0.074    17.555    
    SLICE_X63Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.350    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[28][0]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                         -17.671    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][2]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][2]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][3]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][3]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][4]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][5]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][5]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][6]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][6]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.614ns  (logic 5.017ns (30.198%)  route 11.597ns (69.802%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 18.135 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.369    16.799    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124    16.923 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[8][7]_i_1/O
                         net (fo=8, routed)           0.684    17.608    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_76
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.674    18.135    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X59Y5          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][7]/C
                         clock pessimism             -0.509    17.627    
                         clock uncertainty           -0.074    17.553    
    SLICE_X59Y5          FDRE (Setup_fdre_C_CE)      -0.205    17.348    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[8][7]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                         -17.608    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 5.017ns (30.238%)  route 11.575ns (69.762%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.119    16.549    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.673 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[19][7]_i_1/O
                         net (fo=8, routed)           0.913    17.585    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_60
    SLICE_X65Y7          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.676    18.137    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X65Y7          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][6]/C
                         clock pessimism             -0.509    17.629    
                         clock uncertainty           -0.074    17.555    
    SLICE_X65Y7          FDRE (Setup_fdre_C_CE)      -0.205    17.350    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][6]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                         -17.585    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 5.017ns (30.238%)  route 11.575ns (69.762%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.119    16.549    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124    16.673 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[19][7]_i_1/O
                         net (fo=8, routed)           0.913    17.585    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_60
    SLICE_X65Y7          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.676    18.137    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X65Y7          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][7]/C
                         clock pessimism             -0.509    17.629    
                         clock uncertainty           -0.074    17.555    
    SLICE_X65Y7          FDRE (Setup_fdre_C_CE)      -0.205    17.350    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[19][7]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                         -17.585    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        16.554ns  (logic 5.017ns (30.306%)  route 11.537ns (69.694%))
  Logic Levels:           21  (CARRY4=6 LUT2=3 LUT5=3 LUT6=9)
  Clock Path Skew:        -3.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 18.138 - 20.000 ) 
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.296    -1.751    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -1.627 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.720    -0.907    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.811 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.804     0.994    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/clk
    SLICE_X27Y30         FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.419     1.413 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[0]/Q
                         net (fo=9, routed)           1.009     2.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/Q[0]
    SLICE_X37Y28         LUT2 (Prop_lut2_I0_O)        0.299     2.720 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3/O
                         net (fo=25, routed)          0.701     3.421    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/data_sign_ext_q_i_3_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I2_O)        0.124     3.545 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98/O
                         net (fo=1, routed)           0.161     3.707    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_98_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.124     3.831 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84/O
                         net (fo=1, routed)           0.581     4.412    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_84_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124     4.536 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50/O
                         net (fo=7, routed)           0.621     5.157    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_50_n_0
    SLICE_X25Y30         LUT2 (Prop_lut2_I1_O)        0.117     5.274 f  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20/O
                         net (fo=30, routed)          0.597     5.871    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_20_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I3_O)        0.332     6.203 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_11/O
                         net (fo=8, routed)           0.427     6.629    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry_i_3/O
                         net (fo=2, routed)           0.574     7.327    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_in_a[0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.451 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_7/O
                         net (fo=1, routed)           0.000     7.451    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/S[1]
    SLICE_X28Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.001 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000     8.001    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.115 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.115    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.229 r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.229    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.558 f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/O[3]
                         net (fo=11, routed)          0.541     9.099    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_addr[0]_454[2]
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.306     9.405 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36/O
                         net (fo=5, routed)           0.588     9.993    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_36_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.117 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp[2]_i_31/O
                         net (fo=1, routed)           0.633    10.750    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4_1[0]
    SLICE_X33Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.406    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.634 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/device_sel_resp_reg[2]_i_4/CO[2]
                         net (fo=26, routed)          1.107    12.741    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_rvalid_q_reg[0]
    SLICE_X35Y23         LUT6 (Prop_lut6_I4_O)        0.313    13.054 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_6/O
                         net (fo=19, routed)          0.756    13.810    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/device_sel_resp_reg[1]_i_3
    SLICE_X40Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.934 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10/O
                         net (fo=2, routed)           0.699    14.634    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_ptrs.rptr_o[7]_i_10_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    14.758 f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8/O
                         net (fo=1, routed)           0.548    15.306    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_8_n_0
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/gen_normal_fifo.gen_depth_gt1.storage[127][7]_i_4/O
                         net (fo=136, routed)         1.257    16.687    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage_reg[56][0]
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    16.811 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/gen_normal_fifo.gen_depth_gt1.storage[4][7]_i_1/O
                         net (fo=8, routed)           0.737    17.548    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt_n_87
    SLICE_X62Y2          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.677    18.138    u_ibex_demo_system/u_uart/u_tx_fifo/clk_sys
    SLICE_X62Y2          FDRE                                         r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][6]/C
                         clock pessimism             -0.509    17.630    
                         clock uncertainty           -0.074    17.556    
    SLICE_X62Y2          FDRE (Setup_fdre_C_CE)      -0.169    17.387    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.gen_depth_gt1.storage_reg[4][6]
  -------------------------------------------------------------------
                         required time                         17.387    
                         arrival time                         -17.548    
  -------------------------------------------------------------------
                         slack                                 -0.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.231ns (11.803%)  route 1.726ns (88.197%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.626    -0.486    clk_sys
    SLICE_X41Y30         FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]_i_3/Q
                         net (fo=2, routed)           0.640     0.295    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][1]
    SLICE_X41Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.340 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q[2][1]_i_1/O
                         net (fo=6, routed)           1.087     1.427    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[1]
    SLICE_X6Y29          LUT3 (Prop_lut3_I2_O)        0.045     1.472 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.472    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_448[1]
    SLICE_X6Y29          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.933     1.282    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X6Y29          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]/C
                         clock pessimism              0.040     1.322    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.131     1.453    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_bus/device_sel_resp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.230ns (11.788%)  route 1.721ns (88.212%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.625    -0.487    u_ibex_demo_system/u_bus/clk_sys
    SLICE_X39Y29         FDCE                                         r  u_ibex_demo_system/u_bus/device_sel_resp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  u_ibex_demo_system/u_bus/device_sel_resp_reg[2]/Q
                         net (fo=70, routed)          0.864     0.519    u_ibex_demo_system/u_bus/device_sel_resp[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.564 r  u_ibex_demo_system/u_bus/rdata_q[20]_i_2__0/O
                         net (fo=2, routed)           0.857     1.420    u_ibex_demo_system/u_bus/device_rdata_i[20]
    SLICE_X27Y21         LUT2 (Prop_lut2_I0_O)        0.044     1.464 r  u_ibex_demo_system/u_bus/rdata_q[20]_i_1__0/O
                         net (fo=5, routed)           0.000     1.464    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_rdata[0]_1[20]
    SLICE_X27Y21         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.901     1.250    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X27Y21         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[20]/C
                         clock pessimism              0.040     1.290    
    SLICE_X27Y21         FDCE (Hold_fdce_C_D)         0.101     1.391    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.681%)  route 1.735ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.660    -0.452    clk_sys
    SLICE_X4Y29          FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]_i_3/Q
                         net (fo=1, routed)           0.781     0.471    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.045     0.516 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q[2][30]_i_1/O
                         net (fo=5, routed)           0.954     1.470    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[30]
    SLICE_X5Y26          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.929     1.278    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X5Y26          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]/C
                         clock pessimism              0.040     1.318    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.071     1.389    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_timer/rdata_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.230ns (11.730%)  route 1.731ns (88.270%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.631    -0.481    u_ibex_demo_system/u_timer/clk_sys
    SLICE_X31Y18         FDRE                                         r  u_ibex_demo_system/u_timer/rdata_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  u_ibex_demo_system/u_timer/rdata_q_reg[18]/Q
                         net (fo=1, routed)           1.289     0.949    u_ibex_demo_system/u_bus/device_rdata[4]_18[17]
    SLICE_X26Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.994 r  u_ibex_demo_system/u_bus/rdata_q[18]_i_2__0/O
                         net (fo=2, routed)           0.442     1.436    u_ibex_demo_system/u_bus/device_rdata_i[18]
    SLICE_X23Y18         LUT2 (Prop_lut2_I0_O)        0.044     1.480 r  u_ibex_demo_system/u_bus/rdata_q[18]_i_1__0/O
                         net (fo=5, routed)           0.000     1.480    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_rdata[0]_1[18]
    SLICE_X23Y18         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.905     1.254    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X23Y18         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[18]/C
                         clock pessimism              0.040     1.294    
    SLICE_X23Y18         FDCE (Hold_fdce_C_D)         0.101     1.395    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_timer/rdata_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.228ns (11.528%)  route 1.750ns (88.472%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.630    -0.482    u_ibex_demo_system/u_timer/clk_sys
    SLICE_X31Y19         FDRE                                         r  u_ibex_demo_system/u_timer/rdata_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_ibex_demo_system/u_timer/rdata_q_reg[13]/Q
                         net (fo=1, routed)           1.129     0.788    u_ibex_demo_system/u_bus/device_rdata[4]_18[12]
    SLICE_X29Y19         LUT6 (Prop_lut6_I1_O)        0.045     0.833 r  u_ibex_demo_system/u_bus/rdata_q[13]_i_2__0/O
                         net (fo=2, routed)           0.621     1.454    u_ibex_demo_system/u_bus/device_rdata_i[13]
    SLICE_X25Y19         LUT2 (Prop_lut2_I0_O)        0.042     1.496 r  u_ibex_demo_system/u_bus/rdata_q[13]_i_1__0/O
                         net (fo=6, routed)           0.000     1.496    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/host_rdata[0]_1[13]
    SLICE_X25Y19         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.903     1.252    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X25Y19         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[13]/C
                         clock pessimism              0.040     1.292    
    SLICE_X25Y19         FDCE (Hold_fdce_C_D)         0.101     1.393    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/rdata_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/core_instr_rvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.231ns (11.540%)  route 1.771ns (88.460%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.633    -0.479    u_ibex_demo_system/clk_sys
    SLICE_X25Y32         FDCE                                         r  u_ibex_demo_system/core_instr_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.338 f  u_ibex_demo_system/core_instr_rvalid_reg/Q
                         net (fo=13, routed)          1.248     0.911    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/core_instr_rvalid
    SLICE_X38Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.956 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q[1]_i_3/O
                         net (fo=1, routed)           0.522     1.478    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q[1]_i_3_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.523 r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.523    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_s[1]
    SLICE_X38Y32         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.900     1.249    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/clk
    SLICE_X38Y32         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1]/C
                         clock pessimism              0.040     1.289    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.120     1.409    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/branch_discard_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.186ns (9.624%)  route 1.747ns (90.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.660    -0.452    clk_sys
    SLICE_X4Y29          FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.311 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]_i_3/Q
                         net (fo=1, routed)           0.819     0.508    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I3_O)        0.045     0.553 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q[2][29]_i_1/O
                         net (fo=5, routed)           0.927     1.481    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[29]
    SLICE_X5Y26          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.929     1.278    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X5Y26          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]/C
                         clock pessimism              0.040     1.318    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.047     1.365    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]_i_3/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.209ns (10.763%)  route 1.733ns (89.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.631    -0.481    clk_sys
    SLICE_X12Y21         FDRE                                         r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.317 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]_i_3/Q
                         net (fo=1, routed)           0.796     0.480    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I3_O)        0.045     0.525 r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_mem/gen_rom_snd_scratch.i_debug_rom/g_fifo_regs[2].g_rdata_nr.rdata_q[2][27]_i_1/O
                         net (fo=5, routed)           0.936     1.461    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/core_instr_rdata[27]
    SLICE_X8Y25          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.898     1.247    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/clk
    SLICE_X8Y25          FDRE                                         r  u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]/C
                         clock pessimism              0.040     1.287    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.052     1.339    u_ibex_demo_system/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/tx_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.758%)  route 0.334ns (64.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.630    -0.482    u_ibex_demo_system/u_uart/clk_sys
    SLICE_X52Y4          FDCE                                         r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/Q
                         net (fo=8, routed)           0.334    -0.007    u_ibex_demo_system/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X50Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.038 r  u_ibex_demo_system/u_uart/tx_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.038    u_ibex_demo_system/u_uart/tx_bit_counter_q[0]_i_1_n_0
    SLICE_X50Y1          FDCE                                         r  u_ibex_demo_system/u_uart/tx_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.906    -0.246    u_ibex_demo_system/u_uart/clk_sys
    SLICE_X50Y1          FDCE                                         r  u_ibex_demo_system/u_uart/tx_bit_counter_q_reg[0]/C
                         clock pessimism              0.032    -0.215    
    SLICE_X50Y1          FDCE (Hold_fdce_C_D)         0.120    -0.095    u_ibex_demo_system/u_uart/tx_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/u_uart/tx_current_byte_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_uart/tx_current_byte_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.630    -0.482    u_ibex_demo_system/u_uart/clk_sys
    SLICE_X53Y6          FDCE                                         r  u_ibex_demo_system/u_uart/tx_current_byte_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  u_ibex_demo_system/u_uart/tx_current_byte_q_reg[2]/Q
                         net (fo=1, routed)           0.058    -0.282    u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/Q[1]
    SLICE_X52Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.237 r  u_ibex_demo_system/u_uart/u_tx_fifo/gen_normal_fifo.u_fifo_cnt/tx_current_byte_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u_ibex_demo_system/u_uart/tx_current_byte_d[1]
    SLICE_X52Y6          FDCE                                         r  u_ibex_demo_system/u_uart/tx_current_byte_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.904    -0.248    u_ibex_demo_system/u_uart/clk_sys
    SLICE_X52Y6          FDCE                                         r  u_ibex_demo_system/u_uart/tx_current_byte_q_reg[1]/C
                         clock pessimism             -0.220    -0.469    
    SLICE_X52Y6          FDCE (Hold_fdce_C_D)         0.092    -0.377    u_ibex_demo_system/u_uart/tx_current_byte_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_unbuf
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y6     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y7     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     u_ibex_demo_system/u_ram/u_ram/gen_generic.u_impl_generic/mem_reg_1_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clkgen/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y30    u_ibex_demo_system/u_top/gen_regfile_fpga.register_file_i/mem_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb_unbuf
  To Clock:  clk_fb_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb_unbuf
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clkgen/clk_fb_bufg/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clkgen/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clkgen/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_unbuf
  To Clock:  clk_50_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        6.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/g_clock_en_non_secure.core_busy_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        12.865ns  (logic 0.580ns (4.508%)  route 12.285ns (95.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 18.136 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        9.612    10.630    u_ibex_demo_system/u_top/FSM_sequential_ls_fsm_cs_reg[2]_1
    SLICE_X42Y36         FDCE                                         f  u_ibex_demo_system/u_top/g_clock_en_non_secure.core_busy_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.675    18.136    u_ibex_demo_system/u_top/clk_sys
    SLICE_X42Y36         FDCE                                         r  u_ibex_demo_system/u_top/g_clock_en_non_secure.core_busy_q_reg[0]/C
                         clock pessimism             -0.421    17.715    
                         clock uncertainty           -0.074    17.641    
    SLICE_X42Y36         FDCE (Recov_fdce_C_CLR)     -0.319    17.322    u_ibex_demo_system/u_top/g_clock_en_non_secure.core_busy_q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             8.110ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.138ns  (logic 0.580ns (4.102%)  route 13.558ns (95.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns = ( 21.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.885    11.903    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X41Y26         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.665    21.000    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X41Y26         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/C
                         clock pessimism             -0.509    20.491    
                         clock uncertainty           -0.074    20.417    
    SLICE_X41Y26         FDCE (Recov_fdce_C_CLR)     -0.405    20.012    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  8.110    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 0.580ns (4.187%)  route 13.272ns (95.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 20.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    11.617    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X47Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511    20.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/clk
    SLICE_X47Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/C
                         clock pessimism             -0.509    20.338    
                         clock uncertainty           -0.074    20.264    
    SLICE_X47Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.859    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         19.859    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 0.580ns (4.187%)  route 13.272ns (95.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 20.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    11.617    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X47Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511    20.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/clk
    SLICE_X47Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/C
                         clock pessimism             -0.509    20.338    
                         clock uncertainty           -0.074    20.264    
    SLICE_X47Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.859    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.859    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.004ns  (logic 0.580ns (4.142%)  route 13.424ns (95.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 21.003 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.751    11.768    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X36Y27         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.668    21.003    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X36Y27         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/C
                         clock pessimism             -0.509    20.494    
                         clock uncertainty           -0.074    20.420    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.405    20.015    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.247ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        14.004ns  (logic 0.580ns (4.142%)  route 13.424ns (95.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns = ( 21.003 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.751    11.768    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X36Y27         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.668    21.003    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X36Y27         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/C
                         clock pessimism             -0.509    20.494    
                         clock uncertainty           -0.074    20.420    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.405    20.015    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  8.247    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 0.580ns (4.187%)  route 13.272ns (95.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 20.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    11.617    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[0]_2
    SLICE_X46Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511    20.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X46Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/C
                         clock pessimism             -0.509    20.338    
                         clock uncertainty           -0.074    20.264    
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.319    19.945    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 0.580ns (4.187%)  route 13.272ns (95.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 20.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    11.617    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[0]_2
    SLICE_X46Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511    20.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X46Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/C
                         clock pessimism             -0.509    20.338    
                         clock uncertainty           -0.074    20.264    
    SLICE_X46Y51         FDCE (Recov_fdce_C_CLR)     -0.319    19.945    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                         -11.617    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.850ns  (logic 0.580ns (4.188%)  route 13.270ns (95.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 21.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.597    11.615    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X51Y48         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.674    21.009    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/clk
    SLICE_X51Y48         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[39]/C
                         clock pessimism             -0.509    20.500    
                         clock uncertainty           -0.074    20.426    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.405    20.021    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[39]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_unbuf rise@20.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        13.850ns  (logic 0.580ns (4.188%)  route 13.270ns (95.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 21.009 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.811    -2.236    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.456    -1.780 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          2.673     0.893    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.124     1.017 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.597    11.615    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X50Y48         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000    20.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181    22.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    18.506    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    18.606 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    19.244    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.335 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.674    21.009    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/clk
    SLICE_X50Y48         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[4]/C
                         clock pessimism             -0.509    20.500    
                         clock uncertainty           -0.074    20.426    
    SLICE_X50Y48         FDCE (Recov_fdce_C_CLR)     -0.361    20.065    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  8.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.186ns (8.291%)  route 2.057ns (91.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        0.934     1.767    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[31]_0
    SLICE_X4Y31          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.935     1.284    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X4Y31          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]/C
                         clock pessimism              0.040     1.324    
    SLICE_X4Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.232    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.273%)  route 2.062ns (91.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        0.939     1.772    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[31]_0
    SLICE_X1Y32          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.937     1.286    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X1Y32          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]/C
                         clock pessimism              0.040     1.326    
    SLICE_X1Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.234    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.186ns (8.262%)  route 2.065ns (91.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        0.942     1.775    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[31]_0
    SLICE_X4Y32          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.936     1.285    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X4Y32          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[1]/C
                         clock pessimism              0.040     1.325    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.233    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.186ns (8.262%)  route 2.065ns (91.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        0.942     1.775    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[31]_0
    SLICE_X4Y32          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.936     1.285    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X4Y32          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[4]/C
                         clock pessimism              0.040     1.325    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.092     1.233    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_quotient_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.004%)  route 2.138ns (91.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        1.015     1.847    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[31]_0
    SLICE_X6Y33          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.937     1.286    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/clk
    SLICE_X6Y33          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[26]/C
                         clock pessimism              0.040     1.326    
    SLICE_X6Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.259    u_ibex_demo_system/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/op_numerator_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][30]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.186ns (8.004%)  route 2.138ns (91.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        1.015     1.847    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/enter_debug_mode_prio_q_reg
    SLICE_X7Y33          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.937     1.286    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X7Y33          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][30]/C
                         clock pessimism              0.040     1.326    
    SLICE_X7Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.234    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[1].imd_val_q_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.186ns (7.792%)  route 2.201ns (92.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        1.078     1.910    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/enter_debug_mode_prio_q_reg
    SLICE_X6Y34          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.938     1.287    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X6Y34          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]/C
                         clock pessimism              0.040     1.327    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.186ns (7.792%)  route 2.201ns (92.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.635    -0.477    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X9Y17          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.336 f  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=14, routed)          1.123     0.787    clkgen/ndmreset_o
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.045     0.832 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)        1.078     1.910    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/enter_debug_mode_prio_q_reg
    SLICE_X6Y34          FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.118    -0.034    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     0.022 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.299     0.321    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.350 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        0.938     1.287    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/clk
    SLICE_X6Y34          FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]/C
                         clock pessimism              0.040     1.327    
    SLICE_X6Y34          FDCE (Remov_fdce_C_CLR)     -0.067     1.260    u_ibex_demo_system/u_top/u_ibex_core/id_stage_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/not_in_reset_q_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.668    -0.444    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys
    SLICE_X5Y9           FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.084    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/combined_rstn_premux
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045    -0.039 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/gen_normal_ptrs.wptr_o[1]_i_2/O
                         net (fo=13, routed)          0.206     0.167    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/q_o_reg[0]
    SLICE_X5Y10          FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/not_in_reset_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.944    -0.208    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X5Y10          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/not_in_reset_q_reg/C
                         clock pessimism             -0.220    -0.429    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/not_in_reset_q_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/pending_q_reg/CLR
                            (removal check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_unbuf rise@0.000ns - clk_50_unbuf rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.441%)  route 0.425ns (69.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.440     0.690    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.668    -0.444    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/clk_sys
    SLICE_X5Y9           FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.303 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=1, routed)           0.219    -0.084    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/combined_rstn_premux
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045    -0.039 f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/u_combined_rstn_sync/u_sync_2/gen_generic.u_impl_generic/gen_normal_ptrs.wptr_o[1]_i_2/O
                         net (fo=13, routed)          0.206     0.167    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/q_o_reg[0]
    SLICE_X5Y10          FDCE                                         f  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/pending_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.944    -0.208    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X5Y10          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/pending_q_reg/C
                         clock pessimism             -0.220    -0.429    
    SLICE_X5Y10          FDCE (Remov_fdce_C_CLR)     -0.092    -0.521    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/pending_q_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.688    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           322 Endpoints
Min Delay           322 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 0.248ns (2.711%)  route 8.901ns (97.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.471     9.149    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y10         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 0.248ns (2.711%)  route 8.901ns (97.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.471     9.149    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y10         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 0.248ns (2.755%)  route 8.752ns (97.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.322     9.000    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X15Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 0.248ns (2.770%)  route 8.704ns (97.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.274     8.952    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X12Y10         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 0.248ns (2.815%)  route 8.563ns (97.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.132     8.811    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 0.248ns (2.815%)  route 8.563ns (97.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.132     8.811    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 0.248ns (2.815%)  route 8.563ns (97.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.132     8.811    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 0.248ns (2.815%)  route 8.563ns (97.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          2.132     8.811    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X14Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 0.248ns (2.937%)  route 8.197ns (97.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          1.767     8.445    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X11Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                            (internal pin)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 0.248ns (2.937%)  route 8.197ns (97.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_jtag_tap/i_tap_dmi/SEL
                         net (fo=44, routed)          5.550     5.550    u_ibex_demo_system/gen_dm_top.u_dm_top/dmi_select
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.124     5.674 r  u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1/O
                         net (fo=8, routed)           0.880     6.554    u_ibex_demo_system/gen_dm_top.u_dm_top/address_q[6]_i_1_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124     6.678 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[31]_i_1__0/O
                         net (fo=32, routed)          1.767     8.445    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]_3
    SLICE_X11Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.701%)  route 0.064ns (31.299%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[24]/Q
                         net (fo=2, routed)           0.064     0.205    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[24]
    SLICE_X2Y13          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]_0
    SLICE_X5Y11          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_2/gen_generic.u_impl_generic/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/Q
                         net (fo=2, routed)           0.066     0.207    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_325
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.045     0.252 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.252    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_d[3]
    SLICE_X10Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[16]/C
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[16]/Q
                         net (fo=2, routed)           0.122     0.263    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[16]
    SLICE_X6Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.707%)  route 0.127ns (47.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/C
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[20]/Q
                         net (fo=2, routed)           0.127     0.268    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[20]
    SLICE_X2Y13          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[0]/Q
                         net (fo=2, routed)           0.128     0.269    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[0]
    SLICE_X8Y11          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[3]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/dr_q_reg[3]/Q
                         net (fo=2, routed)           0.060     0.224    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_364
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.269 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.269    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[1]
    SLICE_X11Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[31]/Q
                         net (fo=2, routed)           0.128     0.269    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[31]
    SLICE_X6Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[4]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[4]/Q
                         net (fo=2, routed)           0.129     0.270    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[38]
    SLICE_X4Y11          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[5]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/address_q_reg[5]/Q
                         net (fo=2, routed)           0.129     0.270    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[40]_1[39]
    SLICE_X4Y11          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_unbuf
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 4.101ns (36.857%)  route 7.026ns (63.143%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.803    -2.244    u_ibex_demo_system/u_spi/u_spi_host/clk_sys
    SLICE_X48Y12         FDCE                                         r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[1]/Q
                         net (fo=15, routed)          0.902    -0.886    u_ibex_demo_system/u_spi/u_spi_host/Q[0]
    SLICE_X48Y14         LUT5 (Prop_lut5_I4_O)        0.124    -0.762 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.124     5.362    SPI_TX_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.521     8.883 r  SPI_TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.883    SPI_TX
    G17                                                               r  SPI_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.135ns (38.074%)  route 6.726ns (61.926%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.798    -2.249    u_ibex_demo_system/u_uart/clk_sys
    SLICE_X52Y4          FDCE                                         r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.456    -1.793 r  u_ibex_demo_system/u_uart/tx_state_q_reg[0]/Q
                         net (fo=8, routed)           0.694    -1.098    u_ibex_demo_system/u_uart/tx_state_q_reg_n_0_[0]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.124    -0.974 r  u_ibex_demo_system/u_uart/UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.032     5.057    UART_TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.612 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.612    UART_TX
    D4                                                                r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 4.116ns (39.555%)  route 6.290ns (60.445%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.803    -2.244    u_ibex_demo_system/u_spi/u_spi_host/clk_sys
    SLICE_X48Y12         FDCE                                         r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDCE (Prop_fdce_C_Q)         0.456    -1.788 r  u_ibex_demo_system/u_spi/u_spi_host/FSM_onehot_gen_cpha.state_q_reg[2]/Q
                         net (fo=17, routed)          0.684    -1.104    u_ibex_demo_system/u_spi/u_spi_host/Q[1]
    SLICE_X48Y12         LUT2 (Prop_lut2_I0_O)        0.124    -0.980 r  u_ibex_demo_system/u_spi/u_spi_host/SPI_SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.606     4.627    SPI_SCK_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.536     8.163 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     8.163    SPI_SCK
    D17                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_CTRL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 4.004ns (40.514%)  route 5.879ns (59.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.807    -2.240    u_ibex_demo_system/u_gpio/clk_sys
    SLICE_X32Y16         FDCE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.456    -1.784 r  u_ibex_demo_system/u_gpio/gp_o_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.879     4.095    lopt_2
    E18                  OBUF (Prop_obuf_I_O)         3.548     7.643 r  DISP_CTRL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.643    DISP_CTRL[2]
    E18                                                               r  DISP_CTRL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.876ns  (logic 4.009ns (40.588%)  route 5.868ns (59.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.804    -2.243    u_ibex_demo_system/u_gpio/clk_sys
    SLICE_X32Y18         FDCE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  u_ibex_demo_system/u_gpio/gp_o_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           5.868     4.081    lopt_6
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.634 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.634    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.763ns  (logic 3.976ns (40.728%)  route 5.787ns (59.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.806    -2.241    u_ibex_demo_system/u_gpio/clk_sys
    SLICE_X28Y17         FDCE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.785 r  u_ibex_demo_system/u_gpio/gp_o_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           5.787     4.002    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.523 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.523    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_pwm/gen_pwm[3].u_pwm/modulated_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RGB_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.732ns  (logic 4.183ns (42.984%)  route 5.549ns (57.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.789    -2.258    u_ibex_demo_system/u_pwm/gen_pwm[3].u_pwm/clk_sys
    SLICE_X54Y32         FDCE                                         r  u_ibex_demo_system/u_pwm/gen_pwm[3].u_pwm/modulated_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDCE (Prop_fdce_C_Q)         0.478    -1.780 r  u_ibex_demo_system/u_pwm/gen_pwm[3].u_pwm/modulated_o_reg/Q
                         net (fo=1, routed)           5.549     3.769    RGB_LED_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         3.705     7.475 r  RGB_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.475    RGB_LED[3]
    G14                                                               r  RGB_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DISP_CTRL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.613ns  (logic 4.021ns (41.828%)  route 5.592ns (58.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.804    -2.243    u_ibex_demo_system/u_gpio/clk_sys
    SLICE_X32Y18         FDCE                                         r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.787 r  u_ibex_demo_system/u_gpio/gp_o_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.592     3.805    lopt
    C17                  OBUF (Prop_obuf_I_O)         3.565     7.370 r  DISP_CTRL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.370    DISP_CTRL[0]
    C17                                                               r  DISP_CTRL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_pwm/gen_pwm[4].u_pwm/modulated_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RGB_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.133ns (47.278%)  route 4.609ns (52.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.798    -2.249    u_ibex_demo_system/u_pwm/gen_pwm[4].u_pwm/clk_sys
    SLICE_X48Y32         FDCE                                         r  u_ibex_demo_system/u_pwm/gen_pwm[4].u_pwm/modulated_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDCE (Prop_fdce_C_Q)         0.419    -1.830 r  u_ibex_demo_system/u_pwm/gen_pwm[4].u_pwm/modulated_o_reg/Q
                         net (fo=1, routed)           4.609     2.779    RGB_LED_OBUF[4]
    R11                  OBUF (Prop_obuf_I_O)         3.714     6.494 r  RGB_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.494    RGB_LED[4]
    R11                                                               r  RGB_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/u_pwm/gen_pwm[0].u_pwm/modulated_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RGB_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 4.222ns (48.442%)  route 4.494ns (51.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.253     2.735    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.798    -2.249    u_ibex_demo_system/u_pwm/gen_pwm[0].u_pwm/clk_sys
    SLICE_X50Y34         FDCE                                         r  u_ibex_demo_system/u_pwm/gen_pwm[0].u_pwm/modulated_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.478    -1.771 r  u_ibex_demo_system/u_pwm/gen_pwm[0].u_pwm/modulated_o_reg/Q
                         net (fo=1, routed)           4.494     2.723    RGB_LED_OBUF[0]
    R12                  OBUF (Prop_obuf_I_O)         3.744     6.468 r  RGB_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.468    RGB_LED[0]
    R12                                                               r  RGB_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.513ns  (logic 0.337ns (65.656%)  route 0.176ns (34.344%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.768    -1.771    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/clk_sys
    SLICE_X5Y10          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.337    -1.434 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/Q
                         net (fo=2, routed)           0.176    -1.257    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/gen_rz_hs_protocol.src_fsm_q_1
    SLICE_X4Y10          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.708ns  (logic 0.467ns (65.944%)  route 0.241ns (34.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.689    -1.850    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X13Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.483 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[9]/Q
                         net (fo=1, routed)           0.241    -1.241    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_279
    SLICE_X15Y11         LUT6 (Prop_lut6_I2_O)        0.100    -1.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.141    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[7]
    SLICE_X15Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.715ns  (logic 0.467ns (65.299%)  route 0.248ns (34.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.689    -1.850    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X13Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.367    -1.483 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[10]/Q
                         net (fo=1, routed)           0.248    -1.234    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_278
    SLICE_X14Y11         LUT6 (Prop_lut6_I2_O)        0.100    -1.134 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.134    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[8]
    SLICE_X14Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.710ns  (logic 0.467ns (65.759%)  route 0.243ns (34.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.764    -1.775    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X7Y15          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.367    -1.408 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[32]/Q
                         net (fo=1, routed)           0.243    -1.164    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_256
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.100    -1.064 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.064    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[30]
    SLICE_X7Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.712ns  (logic 0.467ns (65.574%)  route 0.245ns (34.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.765    -1.774    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X3Y15          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.367    -1.407 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[30]/Q
                         net (fo=1, routed)           0.245    -1.161    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_258
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.100    -1.061 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.061    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[28]
    SLICE_X3Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.716ns  (logic 0.467ns (65.208%)  route 0.249ns (34.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.766    -1.773    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X5Y12          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.367    -1.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[15]/Q
                         net (fo=1, routed)           0.249    -1.156    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_273
    SLICE_X6Y12          LUT6 (Prop_lut6_I5_O)        0.100    -1.056 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.056    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[13]
    SLICE_X6Y12          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.722ns  (logic 0.467ns (64.661%)  route 0.255ns (35.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.766    -1.773    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X4Y12          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.367    -1.406 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[28]/Q
                         net (fo=1, routed)           0.255    -1.150    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_260
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.100    -1.050 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.050    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[26]
    SLICE_X4Y13          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.735ns  (logic 0.467ns (63.518%)  route 0.268ns (36.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.764    -1.775    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X5Y15          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.367    -1.408 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[29]/Q
                         net (fo=1, routed)           0.268    -1.139    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_259
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.100    -1.039 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.039    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[27]
    SLICE_X3Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.737ns  (logic 0.467ns (63.346%)  route 0.270ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.764    -1.775    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X5Y15          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.367    -1.408 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[24]/Q
                         net (fo=1, routed)           0.270    -1.137    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_264
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.100    -1.037 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.037    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[22]
    SLICE_X2Y14          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.822ns  (logic 0.467ns (56.795%)  route 0.355ns (43.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        1.688    -1.851    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/clk_sys
    SLICE_X9Y12          FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.367    -1.484 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/data_q_reg[3]/Q
                         net (fo=1, routed)           0.355    -1.128    u_ibex_demo_system/gen_dm_top.u_dm_top/dap_n_285
    SLICE_X11Y11         LUT6 (Prop_lut6_I2_O)        0.100    -1.028 r  u_ibex_demo_system/gen_dm_top.u_dm_top/data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -1.028    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_d[1]
    SLICE_X11Y11         FDRE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb_unbuf
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  IO_CLK (IN)
                         net (fo=0)                   0.000     5.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     5.919    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.848 f  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           0.829     4.677    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/pll/CLKFBOUT
                            (clock source 'clk_fb_unbuf'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkgen/pll/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  clkgen/pll/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_fb_unbuf
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_fb_bufg/O
                         net (fo=1, routed)           1.528    -2.011    clkgen/clk_fb_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clkgen/pll/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_unbuf

Max Delay          3523 Endpoints
Min Delay          3523 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.460ns  (logic 1.631ns (9.909%)  route 14.829ns (90.091%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.885    16.460    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X41Y26         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.665     1.000    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X41Y26         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/lsu_err_q_reg/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.325ns  (logic 1.631ns (9.991%)  route 14.694ns (90.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.751    16.325    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X36Y27         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.668     1.003    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X36Y27         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[0]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.325ns  (logic 1.631ns (9.991%)  route 14.694ns (90.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.751    16.325    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[2]_5
    SLICE_X36Y27         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.668     1.003    u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/clk
    SLICE_X36Y27         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/load_store_unit_i/data_type_q_reg[1]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.174ns  (logic 1.631ns (10.084%)  route 14.543ns (89.916%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    16.174    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X47Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511     0.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/clk
    SLICE_X47Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[2]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.174ns  (logic 1.631ns (10.084%)  route 14.543ns (89.916%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    16.174    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X47Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511     0.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/clk
    SLICE_X47Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[6].gen_imp.mcounters_variable_i/counter_q_reg[31]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.174ns  (logic 1.631ns (10.084%)  route 14.543ns (89.916%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    16.174    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[0]_2
    SLICE_X46Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511     0.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X46Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[37]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.174ns  (logic 1.631ns (10.084%)  route 14.543ns (89.916%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.599    16.174    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[0]_2
    SLICE_X46Y51         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.511     0.846    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/clk
    SLICE_X46Y51         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[8].gen_imp.mcounters_variable_i/counter_q_reg[39]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[21]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.172ns  (logic 1.631ns (10.086%)  route 14.541ns (89.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.597    16.172    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X50Y48         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.674     1.009    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/clk
    SLICE_X50Y48         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[21]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[22]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.172ns  (logic 1.631ns (10.086%)  route 14.541ns (89.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.597    16.172    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X50Y48         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.674     1.009    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/clk
    SLICE_X50Y48         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[22]/C

Slack:                    inf
  Source:                 IO_RST_N
                            (input port)
  Destination:            u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[24]/CLR
                            (recovery check against rising-edge clock clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.172ns  (logic 1.631ns (10.086%)  route 14.541ns (89.914%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  IO_RST_N (IN)
                         net (fo=0)                   0.000     0.000    IO_RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  IO_RST_N_IBUF_inst/O
                         net (fo=3, routed)           3.943     5.450    clkgen/IO_RST_N_IBUF
    SLICE_X3Y19          LUT3 (Prop_lut3_I1_O)        0.124     5.574 f  clkgen/valid_q[2]_i_3/O
                         net (fo=1101, routed)       10.597    16.172    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[0]_0
    SLICE_X50Y48         FDCE                                         f  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           1.181     2.592    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        2.044    -1.494    u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/clk_sys
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    -1.394 r  u_ibex_demo_system/u_top/core_clock_gate_i/gen_generic.u_impl_generic/valid_q[2]_i_7/O
                         net (fo=1, routed)           0.638    -0.756    u_ibex_demo_system_n_64
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.665 r  valid_q_reg[2]_i_2/O
                         net (fo=1456, routed)        1.674     1.009    u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/clk
    SLICE_X50Y48         FDCE                                         r  u_ibex_demo_system/u_top/u_ibex_core/cs_registers_i/gen_cntrs[7].gen_imp.mcounters_variable_i/counter_q_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.696%)  route 0.120ns (48.304%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/C
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.src_fsm_q_reg/Q
                         net (fo=2, routed)           0.120     0.248    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/gen_rz_hs_protocol.src_fsm_q
    SLICE_X7Y11          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.944    -0.208    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/clk_sys
    SLICE_X7Y11          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/u_prim_sync_reqack/gen_rz_hs_protocol.req_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.445%)  route 0.199ns (58.555%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.dst_fsm_q_reg/Q
                         net (fo=4, routed)           0.199     0.340    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/gen_rz_hs_protocol.dst_fsm_q
    SLICE_X5Y10          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.944    -0.208    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/clk_sys
    SLICE_X5Y10          FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_resp/u_prim_sync_reqack/gen_rz_hs_protocol.ack_sync/u_sync_1/gen_generic.u_impl_generic/q_o_reg[0]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.774%)  route 0.180ns (46.226%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/Q
                         net (fo=7, routed)           0.180     0.344    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[6]
    SLICE_X14Y15         LUT4 (Prop_lut4_I2_O)        0.045     0.389 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[38]_i_1/O
                         net (fo=1, routed)           0.000     0.389    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[38]
    SLICE_X14Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.910    -0.242    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X14Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[38]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[5]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[5]/Q
                         net (fo=7, routed)           0.216     0.357    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[5]
    SLICE_X16Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.402 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[37]_i_1/O
                         net (fo=1, routed)           0.000     0.402    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[37]
    SLICE_X16Y13         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.911    -0.241    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X16Y13         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[37]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.144%)  route 0.222ns (54.856%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/Q
                         net (fo=7, routed)           0.222     0.363    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[4]
    SLICE_X15Y14         LUT3 (Prop_lut3_I0_O)        0.042     0.405 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[36]_i_1/O
                         net (fo=1, routed)           0.000     0.405    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[63]_1[35]
    SLICE_X15Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.911    -0.241    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X15Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[36]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.187ns (44.819%)  route 0.230ns (55.181%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[4]/Q
                         net (fo=7, routed)           0.230     0.371    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[4]
    SLICE_X17Y14         LUT4 (Prop_lut4_I2_O)        0.046     0.417 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[36]_i_1/O
                         net (fo=1, routed)           0.000     0.417    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[36]
    SLICE_X17Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.911    -0.241    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X17Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[36]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.085%)  route 0.236ns (55.915%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[3]/C
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[3]/Q
                         net (fo=7, routed)           0.236     0.377    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[3]
    SLICE_X15Y14         LUT3 (Prop_lut3_I0_O)        0.045     0.422 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[35]_i_1/O
                         net (fo=1, routed)           0.000     0.422    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[63]_1[34]
    SLICE_X15Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.911    -0.241    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X15Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[35]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.212ns (50.121%)  route 0.211ns (49.879%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/C
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[2]/Q
                         net (fo=7, routed)           0.211     0.375    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[2]
    SLICE_X12Y15         LUT4 (Prop_lut4_I2_O)        0.048     0.423 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[34]_i_1/O
                         net (fo=1, routed)           0.000     0.423    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[34]
    SLICE_X12Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.910    -0.242    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X12Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[34]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.207ns (46.619%)  route 0.237ns (53.381%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[9]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[9]/Q
                         net (fo=8, routed)           0.237     0.401    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[9]
    SLICE_X14Y15         LUT4 (Prop_lut4_I2_O)        0.043     0.444 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbaddr_q[41]_i_1/O
                         net (fo=1, routed)           0.000     0.444    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[63]_0[41]
    SLICE_X14Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.910    -0.242    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X14Y15         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbaddr_q_reg[41]/C

Slack:                    inf
  Source:                 u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_unbuf  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.206ns (44.412%)  route 0.258ns (55.588%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE                         0.000     0.000 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/C
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/data_q_reg[6]/Q
                         net (fo=7, routed)           0.258     0.422    u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/Q[6]
    SLICE_X18Y14         LUT3 (Prop_lut3_I0_O)        0.042     0.464 r  u_ibex_demo_system/gen_dm_top.u_dm_top/dap/i_dmi_cdc/i_cdc_req/sbdata_q[38]_i_1/O
                         net (fo=1, routed)           0.000     0.464    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[63]_1[37]
    SLICE_X18Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_unbuf rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  IO_CLK (IN)
                         net (fo=0)                   0.000     0.000    clkgen/IO_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkgen/io_clk_ibuf/O
                         net (fo=1, routed)           0.481     0.919    clkgen/io_clk_buf
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clkgen/pll/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clkgen/clk_50_unbuf
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clkgen/clk_50_bufg/O
                         net (fo=4624, routed)        0.911    -0.241    u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/clk_sys
    SLICE_X18Y14         FDCE                                         r  u_ibex_demo_system/gen_dm_top.u_dm_top/i_dm_csrs/sbdata_q_reg[38]/C





