Version 4
SHEET 1 1088 700
WIRE 224 112 192 112
WIRE 224 144 192 144
WIRE 656 160 432 160
WIRE 224 176 192 176
WIRE 656 192 512 192
WIRE 224 208 192 208
WIRE 960 208 864 208
WIRE 1008 208 960 208
WIRE 656 224 624 224
WIRE 656 256 624 256
WIRE 512 368 512 192
WIRE 944 368 512 368
WIRE 960 416 960 208
WIRE 960 416 512 416
WIRE 656 496 624 496
WIRE 656 528 624 528
WIRE -128 544 -160 544
WIRE 224 544 192 544
WIRE 944 544 944 368
WIRE 944 544 864 544
WIRE 1008 544 944 544
WIRE 512 560 512 416
WIRE 656 560 512 560
WIRE -128 576 -160 576
WIRE 224 576 32 576
WIRE 656 592 432 592
WIRE -128 608 -160 608
WIRE 224 608 192 608
WIRE 224 640 192 640
FLAG 192 208 VEE
IOPIN 192 208 In
FLAG 192 640 VEE
IOPIN 192 640 In
FLAG 624 256 VEE
IOPIN 624 256 In
FLAG 624 496 VEE
IOPIN 624 496 In
FLAG 624 528 VDD
IOPIN 624 528 In
FLAG 192 608 VDD
IOPIN 192 608 In
FLAG 192 176 VDD
IOPIN 192 176 In
FLAG 624 224 VDD
IOPIN 624 224 In
FLAG -160 608 VEE
IOPIN -160 608 In
FLAG -160 576 VDD
IOPIN -160 576 In
FLAG 1008 208 Q
IOPIN 1008 208 Out
FLAG 1008 544 Q~
IOPIN 1008 544 Out
FLAG -160 544 D
IOPIN -160 544 In
FLAG 192 112 D
IOPIN 192 112 In
FLAG 192 544 CLK
IOPIN 192 544 In
FLAG 192 144 CLK
IOPIN 192 144 In
SYMBOL 2_Input_NAND_Gate_Symbol 320 160 R0
SYMATTR InstName X1
SYMBOL 2_Input_NAND_Gate_Symbol 320 592 R0
SYMATTR InstName X2
SYMBOL 2_Input_NAND_Gate_Symbol 752 208 R0
SYMATTR InstName X3
SYMBOL 2_Input_NAND_Gate_Symbol 752 544 M180
SYMATTR InstName X4
SYMBOL Inverter_Gate_Symbol -48 576 R0
SYMATTR InstName X5
