<root><simulation><result_generated_time />2023-11-08 01:39:16<layer><layer_spec />{'B': 1, 'K': 324, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6718464<total_data_size_element />{'W': 746496, 'I': 20736, 'O': 2916}<total_data_reuse />{'W': 9, 'I': 324.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [32, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 32)], [('K', 32)]], [], []]<I />[[[], [('K', 32)]], [[('C', 32)], []], [], []]<O />[[[('C', 32)], []], [[], [('K', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 4, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 3), ('OX', 3)], [('K', 11), ('FY', 3), ('FX', 3), ('C', 2), ('C', 2)], []]<I />[[('C', 2), ('OY', 3), ('OX', 3), ('K', 11), ('FY', 3)], [('FX', 3), ('C', 2), ('C', 2)], []]<O />[[('C', 2)], [('OY', 3), ('OX', 3), ('K', 11), ('FY', 3), ('FX', 3), ('C', 2), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [29.45, 11.0, 1.0, 1.0], 'O': [32.0, 2, 36, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<actual_mem_utilization_individual />{'W': [0.03, 0.19, 0.0], 'I': [0.84, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.2, 0.0], 'I': [0.84, 0.2, 0.0], 'O': [0.02, 0.2, 0.0]}<effective_mem_size_bit />{'W': [16, 542904, 5971968], 'I': [432, 82944, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [32, 32, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[6718464, 746496], [811008, 746496], [746496, 0]]<I />[[228096, 20736], [20736, 20736], [20736, 0]]<O />[[(207036, 209952), (104976, 102060)], [(110880, 114048), (2916, 0)], [(0, 2916), (0, 0)]]<O_partial />[[(207036, 209952), (104976, 102060)], [(110880, 114048), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2916, 0)], [(0, 2916), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[839808, 93312], [12672, 11664], [2916, 0]]<I />[[28512, 2592], [324, 324], [81, 0]]<O />[[(25880, 26244), (13122, 12758)], [(1732, 1782), (46, 0)], [(0, 11), (0, 0)]]<O_partial />[([25880, 26244], [13122, 12758]), ([1732, 1782], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [46, 0]), ([0, 11], [0, 0])]</mem_access_count_word><mac_count><active />6718464<idle />580608</mac_count></basic_info><energy><total_energy />14722788.2<mem_energy_breakdown><W />[316.2, 2417.8, 3883.7]<I />[10.5, 64.2, 107.9]<O />[27.3, 352.8, 15.2]</mem_energy_breakdown><MAC_energy><active_MAC />14686562.3<idle_MAC />29030.4<total />14715592.700000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2527<utilization_without_data_loading />0.5072<utilization_spatial />0.9205<utilization_temporal_with_data_loading />0.2746<mac_utilize_temporal_without_data_loading />0.551</mac_array_utilization><latency><latency_cycle_with_data_loading />25960<latency_cycle_without_data_loading />12937<ideal_computing_cycle />7128<data_loading><load_cycle_total />13023<load_cycle_individual />{'W': [32, 12672, 0], 'I': [27, 324, 0]}<load_cycle_combined />{'W': 12672, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />5809<mem_stall_cycle_individual />{'W': [[-7127], [-7110, 5530], [-7128, -7128]], 'I': [[-7127], [-121, 99], [-7128, -7128]], 'O': [[-7128], [-7128, -7128], [-7078, -7116]]}<mem_stall_cycle_shared />{'W': [[-7127], [-7110, 5809], [0, 0]], 'I': [[-7127], [-121, 5809], [0, 0]], 'O': [[-7128], [-7128, -7128], [-7078, -7116]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 5971968, 5971968], 'I': [432, 165888, 165888], 'O': [8, 23328, 23328], 'O_partial': [8, 23328, 0], 'O_final': [0, 0, 23328]}<data_size_each_level_total />{'W': [16384, 5971968, 5971968], 'I': [13824, 165888, 165888], 'O': [256, 23328, 23328]}<loop_cycles_each_level />{'W': [18, 7128, 7128], 'I': [594, 7128, 7128], 'O': [2, 7128, 7128]}<top_ir_loop_size />{'W': [9, 1, 1], 'I': [33, 1, 1], 'O': [2, 36, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 910.2]], 'I': [[8.0, 0.7], [23.3, 23.3], [23.3, 23.3]], 'O': [[8.0, 4.0], [128.0, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 910.2], [910.2, 910.2]], 'I': [[8.0, 24.0], [768.0, 23.3], [23.3, 23.3]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [910.2, 910.2], [910.2, 0]], 'I': [[8.0, 24.0], [768.0, 23.3], [23.3, 0]], 'O': [[8.0, 4.0], [128.0, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [1809.8, 1061.5], [933.5, 3.6]], 'I': [[8.0, 24.0], [1809.8, 1061.5], [933.5, 3.6]], 'O': [[8.0, 4.0], [1809.8, 1061.5], [933.5, 3.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 7128], [18, 18, 396], [7128, 7128, 1]], 'I': [[1, 1, 7128], [18, 594, 12], [7128, 7128, 1]], 'O': [[1, 1, 7128], [2, 2, 3564], [7128, 7128, 1]]}<trans_time_real />{'W': [[0, 1, 7128], [[0, 18, 396], [32, 18, 396]], [[12672, 7128, 1], [3168, 7128, 1]]], 'I': [[0, 1, 7128], [[7, 594, 12], [27, 594, 12]], [[324, 7128, 1], [81, 7128, 1]]], 'O': [[0, 1, 7128], [[0, 2, 3564], [0, 2, 3564]], [[50, 7128, 1], [12, 7128, 1]]]}<single_stall_cycle />{'W': [[-1], [-18, 14], [5544, -3960]], 'I': [[-1], [-11, 9], [-6804, -7047]], 'O': [[-1], [-2, -2], [-7078, -7116]]}<single_stall_count />{'W': [7127, 395, 0], 'I': [7127, 11, 0], 'O': [7128, 3564, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [50, 0]}, 1: {'W': [7110, 0], 'I': [198, 0], 'O': [0, 50]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-7128, -7128], [-7078, -7128]], 1: [[180, -7128], [-7128, -7078]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />3</simulation></root>