{"version": 2, "width": 289, "height": 50, "timestamp": 1634954679, "env": {"SHELL": "/bin/bash", "TERM": "xterm"}}
[0.024419, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic\u0007macro@macro-ubuntu:~/github/verilog-basic$ "]
[7.499307, "i", "l"]
[7.500267, "o", "l"]
[7.600538, "i", "s"]
[7.603102, "o", "s"]
[7.716933, "i", "\r"]
[7.717276, "o", "\r\n"]
[7.720294, "o", "\u001b[0m\u001b[01;34m74hc595\u001b[0m  \u001b[01;34m74ls148\u001b[0m  \u001b[01;34m74ls194\u001b[0m  \u001b[01;34m74ls85\u001b[0m  \u001b[01;34mbintobcd4\u001b[0m  \u001b[01;32mcopymktodir.sh\u001b[0m  \u001b[01;34mdev-board\u001b[0m  \u001b[01;34mdivider\u001b[0m   LICENSE  \u001b[01;34mmultiplication\u001b[0m  \u001b[01;34mnumcomp\u001b[0m  README.md  \u001b[01;34mriscv-rv32i-cpu\u001b[0m  \u001b[01;34mstatemachine\u001b[0m  \u001b[01;34msystemc-example\u001b[0m   \u001b[01;34msystemverilog\u001b[0m  \u001b[01;34mtools\u001b[0m      \u001b[01;34mverilator-example\u001b[0m  \u001b[01;34mverilog-operators\u001b[0m\r\n\u001b[01;34m74ls138\u001b[0m  \u001b[01;34m74ls151\u001b[0m  \u001b[01;34m74ls253\u001b[0m  \u001b[01;34madder\u001b[0m   \u001b[01;34mbintobcd8\u001b[0m  \u001b[01;34mcounter\u001b[0m         \u001b[01;34mdfiloflop\u001b[0m  \u001b[01;34mice40xxx\u001b[0m  \u001b[01;34mmemory\u001b[0m   \u001b[01;34mmux\u001b[0m             \u001b[01;34mpwm\u001b[0m      \u001b[01;34mregister\u001b[0m   \u001b[01;34msoc\u001b[0m              \u001b[01;34msubtracter\u001b[0m    \u001b[01;34msystem-func-task\u001b[0m  test_rec       \u001b[01;34mvcs-verdi\u001b[0m  \u001b[01;34mverilog-mode\u001b[0m       \u001b[01;34mvivado-tcl\u001b[0m\r\n"]
[7.721076, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic\u0007macro@macro-ubuntu:~/github/verilog-basic$ "]
[8.252445, "i", "c"]
[8.253042, "o", "c"]
[8.468477, "i", "d"]
[8.469579, "o", "d"]
[8.637987, "i", " "]
[8.638961, "o", " "]
[11.665095, "i", "s"]
[11.666123, "o", "s"]
[11.876203, "i", "y"]
[11.877013, "o", "y"]
[12.012638, "i", "s"]
[12.013195, "o", "s"]
[12.23425, "i", "\t"]
[12.248785, "o", "\u0007tem"]
[13.373672, "i", "v"]
[13.374628, "o", "v"]
[13.515336, "i", "\t"]
[13.533321, "o", "erilog/"]
[14.047652, "i", "\r"]
[14.047702, "o", "\r\n"]
[14.048001, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic/systemverilog\u0007macro@macro-ubuntu:~/github/verilog-basic/systemverilog$ "]
[14.689289, "i", "l"]
[14.689523, "o", "l"]
[14.798006, "i", "s"]
[14.79816, "o", "s"]
[14.85798, "i", "\r"]
[14.85871, "o", "\r\n"]
[14.860417, "o", "fixedsize_array.sv  fork_join_any_disable.sv  fork_join_any.sv  fork_join_none.sv  fork_join.sv  fork_join_wait.sv  fork_test.sv  Makefile\r\n"]
[14.860816, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic/systemverilog\u0007macro@macro-ubuntu:~/github/verilog-basic/systemverilog$ "]
[15.831743, "i", "m"]
[15.833179, "o", "m"]
[15.908264, "i", "a"]
[15.908418, "o", "a"]
[16.068506, "i", "k"]
[16.069511, "o", "k"]
[16.235639, "i", "e"]
[16.236171, "o", "e"]
[16.407652, "i", " "]
[16.408214, "o", " "]
[17.399755, "i", "T"]
[17.399884, "o", "T"]
[17.573957, "i", "E"]
[17.574632, "o", "E"]
[17.777823, "i", "S"]
[17.77855, "o", "S"]
[17.900722, "i", "T"]
[17.901636, "o", "T"]
[18.862635, "i", "_"]
[18.863953, "o", "_"]
[19.144814, "i", "F"]
[19.146657, "o", "F"]
[19.39598, "i", "I"]
[19.398251, "o", "I"]
[19.63155, "i", "L"]
[19.633211, "o", "L"]
[19.846413, "i", "E"]
[19.847299, "o", "E"]
[20.780959, "i", "="]
[20.78202, "o", "="]
[21.766859, "i", "f"]
[21.767844, "o", "f"]
[22.023805, "i", "i"]
[22.025813, "o", "i"]
[22.158611, "i", "r"]
[22.158897, "o", "r"]
[22.704929, "i", "\b"]
[22.705937, "o", "\b\u001b[K"]
[22.8821, "i", "\b"]
[22.883362, "o", "\b\u001b[K"]
[23.533923, "i", "o"]
[23.535495, "o", "o"]
[23.740573, "i", "r"]
[23.742558, "o", "r"]
[23.996714, "i", "\t"]
[24.016009, "o", "\u0007k_"]
[25.481964, "i", "j"]
[25.482934, "o", "j"]
[25.639032, "i", "\t"]
[25.654693, "o", "\u0007oin"]
[26.671356, "i", "_"]
[26.672204, "o", "_"]
[26.814116, "i", "w"]
[26.814834, "o", "w"]
[27.049827, "i", "\t"]
[27.064968, "o", "ait.sv "]
[27.763148, "i", "\r"]
[27.763762, "o", "\r\n"]
[27.765313, "o", "vcs -sverilog fork_join_wait.sv -full64 +v2k -cpp g++-4.8 \\\r\n   \t-cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed\r\n"]
[28.089874, "o", "*** Using c compiler gcc-4.8 instead of cc ...\r\n"]
[28.182847, "o", "                         Chronologic VCS (TM)\r\n       Version O-2018.09-SP2_Full64 -- Sat Oct 23 10:05:07 2021\r\n               Copyright (c) 1991-2018 by Synopsys Inc.\r\n                         ALL RIGHTS RESERVED\r\n\r\nThis program is proprietary and confidential information of Synopsys Inc.\r\nand may be used and disclosed only as authorized in a license agreement\r\ncontrolling such use and disclosure.\r\n"]
[28.182902, "o", "\r\n"]
[28.310827, "o", "Parsing design file 'fork_join_wait.sv'\r\n"]
[28.313291, "o", "Top Level Modules:\r\n       fork_join_wait\r\n"]
[28.314178, "o", "TimeScale is 1 ns / 1 ns\r\n"]
[28.320994, "o", "Starting vcs inline pass...\r\n"]
[28.321283, "o", "\r\n"]
[28.359559, "o", "1 module and 0 UDP read.\r\n"]
[28.378149, "o", "recompiling module fork_join_wait\r\n"]
[28.981886, "o", "make[1]: Entering directory '/home/macro/github/verilog-basic/systemverilog/csrc'\r\nrm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so\r\nif [ -x ../simv ]; then chmod -x ../simv; fi\r\ng++-4.8  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib -L/home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _44304_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lnuma -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive          /home/macro/synopsys/vcs_2018/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl \r\n../simv up to date\r\nmake[1]: Leaving directo"]
[28.981948, "o", "ry '/home/macro/github/verilog-basic/systemverilog/csrc'\r\n"]
[29.003608, "o", "CPU time: .181 seconds to compile + .233 seconds to elab + .186 seconds to link\r\n"]
[29.013257, "o", "./simv\r\n"]
[29.388558, "o", "Chronologic VCS simulator copyright 1991-2018\r\nContains Synopsys proprietary information.\r\nCompiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Oct 23 10:05 2021\r\n"]
[29.428889, "o", "[0 ns]: starte fork..join example\r\n[10 ns]: sequential after #10\r\n[10 ns]: parallel start\r\n[20 ns]: parallel after #10\r\n[40 ns]: sequential after #30\r\n[50 ns]: sequential after #10\r\n[60 ns]: parallel after #50\r\n"]
[29.430895, "o", "[60 ns]: after join\r\n[140 ns]: finish after #80\r\n"]
[29.43113, "o", "           V C S   S i m u l a t i o n   R e p o r t \r\nTime: 140 ns\r\nCPU Time:      0.290 seconds;       Data structure size:   0.0Mb\r\nSat Oct 23 10:05:08 2021\r\n"]
[29.437652, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic/systemverilog\u0007macro@macro-ubuntu:~/github/verilog-basic/systemverilog$ "]
[35.757342, "i", "\r"]
[35.757624, "o", "\r\n"]
[35.757722, "o", "\u001b]0;macro@macro-ubuntu: ~/github/verilog-basic/systemverilog\u0007macro@macro-ubuntu:~/github/verilog-basic/systemverilog$ "]
[40.14408, "i", "e"]
[40.144881, "o", "e"]
[40.40493, "i", "x"]
[40.405579, "o", "x"]
[40.686342, "i", "i"]
[40.688097, "o", "i"]
[41.040564, "i", "t"]
[41.041049, "o", "t"]
[41.449787, "i", "\r"]
[41.450386, "o", "\r\nexit\r\n"]
