
---------- Begin Simulation Statistics ----------
final_tick                               2542208059500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230793                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.18                       # Real time elapsed on the host
host_tick_rate                              670923675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196069                       # Number of instructions simulated
sim_ops                                       4196069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012198                       # Number of seconds simulated
sim_ticks                                 12198214500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.576764                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385608                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               747639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2666                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118088                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            927805                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31406                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          197068                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165662                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1133478                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71647                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196069                       # Number of instructions committed
system.cpu.committedOps                       4196069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.810834                       # CPI: cycles per instruction
system.cpu.discardedOps                        314060                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619861                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481043                       # DTB hits
system.cpu.dtb.data_misses                       8194                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417748                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876524                       # DTB read hits
system.cpu.dtb.read_misses                       7349                       # DTB read misses
system.cpu.dtb.write_accesses                  202113                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604519                       # DTB write hits
system.cpu.dtb.write_misses                       845                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18203                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3674130                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167621                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688000                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17105612                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172092                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1008531                       # ITB accesses
system.cpu.itb.fetch_acv                          590                       # ITB acv
system.cpu.itb.fetch_hits                     1002171                       # ITB hits
system.cpu.itb.fetch_misses                      6360                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.48%      9.48% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4192     69.20%     79.09% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.83%     79.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.98% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.03% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.81%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6058                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2416     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2673     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5107                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2403     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2403     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4824                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11248443000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9255500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19589000      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925271500      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12202559000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898990                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944586                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8217127500     67.34%     67.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3985431500     32.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24382659                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85419      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541496     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839414     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592641     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104760      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196069                       # Class of committed instruction
system.cpu.quiesceCycles                        13770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7277047                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22902457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22902457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22902457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22902457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117448.497436                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117448.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117448.497436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117448.497436                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13143487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13143487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13143487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13143487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67402.497436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67402.497436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67402.497436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67402.497436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22552960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22552960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117463.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117463.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12943990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12943990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67416.614583                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67416.614583                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.291616                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539697492000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.291616                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205726                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205726                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130894                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34880                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88891                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34533                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28956                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28956                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41307                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6717568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718009                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18141177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160160                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052461                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159718     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160160                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836527033                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378053000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474530500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10219392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34880                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469157187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368620506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837777693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469157187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469157187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183003832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183003832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183003832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469157187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368620506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020781525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175267750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114120                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159678                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123546                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159678                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123546                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10403                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2010                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5755                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2046579000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845485250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13710.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32460.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105458                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159678                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123546                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.097235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.001582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.593660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35339     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24732     29.70%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10183     12.23%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4720      5.67%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2482      2.98%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1408      1.69%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          957      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2856      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83262                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.976178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.614459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1297     17.36%     17.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5699     76.27%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.85%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.56%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      0.19%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6619     88.58%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     89.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              493      6.60%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              206      2.76%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7776384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10219392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7906944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12198209500                       # Total gap between requests
system.mem_ctrls.avgGap                      43069.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5089792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4463808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7776384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417257132.181107342243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365939457.778841316700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637501824.549814224243                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123546                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588653500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256831750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299529006500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28949.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32122.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2424433.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318865260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169450545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568129800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314525880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5323141650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201468960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7858108335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.201521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    469982250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11321072250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275725380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146528745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497693700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319735440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     962526240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5246275440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        266198400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7714683345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.443654                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    641574000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11149480500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12191014500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1727377                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1727377                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1727377                       # number of overall hits
system.cpu.icache.overall_hits::total         1727377                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89482                       # number of overall misses
system.cpu.icache.overall_misses::total         89482                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5516097000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5516097000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5516097000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5516097000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1816859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1816859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1816859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1816859                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049251                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61644.766545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61644.766545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61644.766545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61644.766545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88891                       # number of writebacks
system.cpu.icache.writebacks::total             88891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89482                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89482                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89482                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89482                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5426616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5426616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5426616000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5426616000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049251                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049251                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049251                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049251                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60644.777721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60644.777721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60644.777721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60644.777721                       # average overall mshr miss latency
system.cpu.icache.replacements                  88891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1727377                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1727377                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89482                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5516097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5516097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1816859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1816859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61644.766545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61644.766545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89482                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89482                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5426616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5426616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60644.777721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60644.777721                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1777492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88969                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.978779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3723199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3723199                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337283                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337283                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106017                       # number of overall misses
system.cpu.dcache.overall_misses::total        106017                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6789629000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6789629000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6789629000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6789629000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443300                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443300                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443300                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443300                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64042.832753                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64042.832753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64042.832753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64042.832753                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34704                       # number of writebacks
system.cpu.dcache.writebacks::total             34704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36623                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69394                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69394                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417808500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417808500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048080                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048080                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63662.686976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63662.686976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63662.686976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63662.686976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103896.634615                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3324544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3324544500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67031.161159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67031.161159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2703270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2703270500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66872.909658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66872.909658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530985                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3465084500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3465084500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61415.889755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61415.889755                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1714538000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1714538000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59183.224025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59183.224025                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10305                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62870500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62870500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078842                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078842                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71281.746032                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71281.746032                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61988500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70281.746032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70281.746032                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542208059500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.440515                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1404012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.279227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.440515                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001474                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2549001506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1043520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1043499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.96                       # Real time elapsed on the host
host_tick_rate                              752920386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6214776                       # Number of instructions simulated
sim_ops                                       6214776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004484                       # Number of seconds simulated
sim_ticks                                  4484188000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             43.888673                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  102563                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               233689                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                897                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36949                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            311793                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10918                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76886                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            65968                       # Number of indirect misses.
system.cpu.branchPred.lookups                  391032                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30475                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12042                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278386                       # Number of instructions committed
system.cpu.committedOps                       1278386                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.954896                       # CPI: cycles per instruction
system.cpu.discardedOps                        107212                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57693                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423994                       # DTB hits
system.cpu.dtb.data_misses                       1691                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37195                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       257033                       # DTB read hits
system.cpu.dtb.read_misses                       1410                       # DTB read misses
system.cpu.dtb.write_accesses                   20498                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166961                       # DTB write hits
system.cpu.dtb.write_misses                       281                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 764                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1107079                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            328861                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189659                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6670733                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143784                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162097                       # ITB accesses
system.cpu.itb.fetch_acv                          104                       # ITB acv
system.cpu.itb.fetch_hits                      160689                       # ITB hits
system.cpu.itb.fetch_misses                      1408                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.32%      4.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.53% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3004     79.64%     84.17% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.04% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.15%     93.19% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.38% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.49%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3772                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5475                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1329     40.72%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.70%     41.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1907     58.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3264                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1328     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1328     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2684                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2954594000     65.85%     65.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40348500      0.90%     66.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7269500      0.16%     66.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1484856000     33.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4487068000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999248                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696382                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.524051                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.687708                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3953681000     88.11%     88.11% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            533387000     11.89%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8891042                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21464      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804427     62.93%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251524     19.68%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165714     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30664      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278386                       # Class of committed instruction
system.cpu.quiesceCycles                        77334                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2220309                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2208409637                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2208409637                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2208409637                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2208409637                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118318.223252                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118318.223252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118318.223252                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118318.223252                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           149                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1274106353                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1274106353                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1274106353                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1274106353                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68261.792285                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68261.792285                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68261.792285                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68261.792285                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65060.560976                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65060.560976                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2203692154                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2203692154                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118325.394867                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118325.394867                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1271438870                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1271438870                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68268.839669                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68268.839669                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51819                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27403                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42786                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6457                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6457                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8563                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       128360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       128360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5476672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5476672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1520384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1521871                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8190479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77326                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001487                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038536                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77211     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77326                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1517500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           440627479                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82341500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          227318750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2738368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         958528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3696896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2738368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2738368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1753792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1753792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         610671988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213757318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824429306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    610671988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610671988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      391105814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            391105814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      391105814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        610671988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213757318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1215535120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090143750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4255                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4255                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65554                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      70150                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2885                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   729                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3617                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    866165500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  274395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1895146750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15783.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34533.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        95                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49120                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    332                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.960959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.524137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.306851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14728     40.72%     40.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10857     30.02%     70.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4565     12.62%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2007      5.55%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1109      3.07%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          582      1.61%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          377      1.04%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      0.69%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1692      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.895887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.900440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.353003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1166     27.40%     27.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              26      0.61%     28.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            126      2.96%     30.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           413      9.71%     40.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2079     48.86%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           283      6.65%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            80      1.88%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            24      0.56%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            22      0.52%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.35%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             4      0.09%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.14%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             2      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.313514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.291462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.909359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3601     84.63%     84.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              260      6.11%     90.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              242      5.69%     96.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               96      2.26%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      0.66%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.24%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.12%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4255                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3512256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4442496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3696896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4489600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4484188000                       # Total gap between requests
system.mem_ctrls.avgGap                      35056.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2556800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       955456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4442496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570181268.046745538712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213072244.071836411953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990702441.556866049767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70150                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1361828250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    533318500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113760654500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31828.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35609.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1621677.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150489780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79975830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           224010360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          191370420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     354032640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1950798210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         79632480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3030309720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.776689                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    189582250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4146100250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            107799720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57293115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167975640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          171054180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     354032640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1926014610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        100565280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2884735185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.312721                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    244760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4091084000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97329637                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              790500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              547000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6752647000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       486851                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           486851                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       486851                       # number of overall hits
system.cpu.icache.overall_hits::total          486851                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42787                       # number of overall misses
system.cpu.icache.overall_misses::total         42787                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2792946000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2792946000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2792946000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2792946000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       529638                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       529638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       529638                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       529638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080785                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080785                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080785                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080785                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65275.574357                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65275.574357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65275.574357                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65275.574357                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42786                       # number of writebacks
system.cpu.icache.writebacks::total             42786                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42787                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42787                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42787                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42787                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2750159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2750159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2750159000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2750159000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080785                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080785                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080785                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080785                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64275.574357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64275.574357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64275.574357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64275.574357                       # average overall mshr miss latency
system.cpu.icache.replacements                  42786                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       486851                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          486851                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42787                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2792946000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2792946000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       529638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       529638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080785                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65275.574357                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65275.574357                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42787                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42787                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2750159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2750159000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080785                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64275.574357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64275.574357                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              580046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42786                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.556911                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1102063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1102063                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386980                       # number of overall hits
system.cpu.dcache.overall_hits::total          386980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21932                       # number of overall misses
system.cpu.dcache.overall_misses::total         21932                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1456278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1456278000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1456278000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1456278000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053635                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053635                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053635                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053635                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66399.689951                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66399.689951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66399.689951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66399.689951                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8779                       # number of writebacks
system.cpu.dcache.writebacks::total              8779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    986828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    986828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    986828000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    986828000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91376500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91376500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035893                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035893                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035893                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035893                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67236.356204                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67236.356204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67236.356204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67236.356204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102670.224719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102670.224719                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    692889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    692889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       249079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72033.371452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72033.371452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    596284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    596284500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91376500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91376500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72567.177802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72567.177802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194832.622601                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194832.622601                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12313                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    763389000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    763389000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159833                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61998.619345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61998.619345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    390543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    390543500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60455.650155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60455.650155                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5011                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5011                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          307                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24035000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24035000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78289.902280                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78289.902280                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          307                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23728000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77289.902280                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77289.902280                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6793447000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              361677                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14979                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.145604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          644                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            853837                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           853837                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2953702274500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288965                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   288965                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.51                       # Real time elapsed on the host
host_tick_rate                              228578388                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511616536                       # Number of instructions simulated
sim_ops                                     511616536                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404701                       # Number of seconds simulated
sim_ticks                                404700768000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             41.704133                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                49334064                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            118295383                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2356                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9872370                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         154333238                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12110219                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        38869286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         26759067                       # Number of indirect misses.
system.cpu.branchPred.lookups               168883114                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6980019                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       167429                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   505401760                       # Number of instructions committed
system.cpu.committedOps                     505401760                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.601045                       # CPI: cycles per instruction
system.cpu.discardedOps                      34446399                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                181683340                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    184723387                       # DTB hits
system.cpu.dtb.data_misses                       3308                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                122179961                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    123875384                       # DTB read hits
system.cpu.dtb.read_misses                       1762                       # DTB read misses
system.cpu.dtb.write_accesses                59503379                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    60848003                       # DTB write hits
system.cpu.dtb.write_misses                      1546                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1880                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          340197764                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         152696701                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         78934532                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91227827                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624592                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               200409492                       # ITB accesses
system.cpu.itb.fetch_acv                          171                       # ITB acv
system.cpu.itb.fetch_hits                   200407915                       # ITB hits
system.cpu.itb.fetch_misses                      1577                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    49      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15585      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1079      0.02%      0.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2308      0.04%      0.34% # number of callpals executed
system.cpu.kern.callpal::callsys                 1144      0.02%      0.36% # number of callpals executed
system.cpu.kern.callpal::rdunique             5607553     99.64%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5627719                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5630162                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      150                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6464     35.21%     35.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.28%     35.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     414      2.26%     37.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11428     62.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18358                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6463     48.26%     48.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.39%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      414      3.09%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6464     48.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13393                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             395296727500     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               100215500      0.02%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               456002000      0.11%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8759674000      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         404612619000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999845                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.565628                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.729546                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2248                      
system.cpu.kern.mode_good::user                  2247                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2355                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2247                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.954565                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976542                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34133286000      8.44%      8.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         370433910000     91.55%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             45423000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       49                       # number of times the context was actually changed
system.cpu.numCycles                        809171006                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       150                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23215527      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               281641907     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14866      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1417      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              133957910     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              60842098     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1326      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1286      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5725415      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                505401760                       # Class of committed instruction
system.cpu.quiesceCycles                       230530                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       717943179                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       770918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1541530                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9093447921                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9093447921                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9093447921                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9093447921                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118061.461135                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118061.461135                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118061.461135                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118061.461135                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           710                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   16                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    44.375000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5237988768                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5237988768                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5237988768                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5237988768                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68005.514820                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68005.514820                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68005.514820                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68005.514820                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22923950                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22923950                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 144175.786164                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 144175.786164                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14973950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14973950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 94175.786164                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 94175.786164                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9070523971                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9070523971                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118007.441338                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118007.441338                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5223014818                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5223014818                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67951.379293                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67951.379293                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 513                       # Transaction distribution
system.membus.trans_dist::ReadResp             571650                       # Transaction distribution
system.membus.trans_dist::WriteReq               1276                       # Transaction distribution
system.membus.trans_dist::WriteResp              1276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       359859                       # Transaction distribution
system.membus.trans_dist::WritebackClean       269262                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141491                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122611                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         269262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        301875                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       807786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       807786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1272990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1276568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2238436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34465536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34465536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     45268608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     45274656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84661792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            772410                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000161                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012669                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  772286     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     124      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              772410                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3664500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4148587147                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             859700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2287770250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1437221000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17232768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27156928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44392000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17232768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17232768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23030976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23030976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          269262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          424327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              693625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       359859                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             359859                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42581506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67103722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             109690921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42581506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42581506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56908654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56908654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56908654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42581506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67103722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166599575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    627851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    256629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    413378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000681465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37655                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37655                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1951718                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             592537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      693625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     629121                       # Number of write requests accepted
system.mem_ctrls.readBursts                    693625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   629121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23582                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1270                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10402932500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3350215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22966238750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15525.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34275.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       297                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   391097                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  425215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                693625                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               629121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  610501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    933                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       481599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.480757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.367573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.522425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       251601     52.24%     52.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       137177     28.48%     80.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41873      8.69%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18000      3.74%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7911      1.64%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4829      1.00%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2899      0.60%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2113      0.44%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15196      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       481599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.794396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.340964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            4220     11.21%     11.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              83      0.22%     11.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            187      0.50%     11.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          3533      9.38%     21.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         18578     49.34%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          4844     12.86%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          2479      6.58%     90.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1641      4.36%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          1055      2.80%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           526      1.40%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           249      0.66%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           123      0.33%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            64      0.17%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            33      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            13      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::124-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.674120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.536718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.529313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         37032     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           331      0.88%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            61      0.16%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            35      0.09%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            43      0.11%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            17      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      0.03%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            17      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            15      0.04%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            11      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             9      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            13      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             8      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            10      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            13      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37655                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42882752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1509248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40183296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44392000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40263744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       105.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    109.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404696462000                       # Total gap between requests
system.mem_ctrls.avgGap                     305951.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16424256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26456192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40183296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40583703.562430605292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 65372230.773725643754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5693.095200649583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99291375.696129143238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       269262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       424327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       629121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8878549000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14083722500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3967250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9574205888750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32973.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33190.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    110201.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15218385.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2113561380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1123395900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2742688200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1800388440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31946528640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     120709505910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53754984480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       214191052950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.257837                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 138610362000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13513760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 252576646000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1325026920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            704272305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2041418820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1477061640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31946528640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      71691133830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95033613600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       204219055755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.617416                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 246331372000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13513760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 144855636000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  672                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 672                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78140                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78140                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3578                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157624                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1319000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2302000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401303921                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2310500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 300                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283790.261904                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          150    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             150                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    404580768000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    120000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    203798791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        203798791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    203798791                       # number of overall hits
system.cpu.icache.overall_hits::total       203798791                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       269261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         269261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       269261                       # number of overall misses
system.cpu.icache.overall_misses::total        269261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17906550500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17906550500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17906550500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17906550500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    204068052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    204068052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    204068052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    204068052                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001319                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66502.577425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66502.577425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66502.577425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66502.577425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       269262                       # number of writebacks
system.cpu.icache.writebacks::total            269262                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       269261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       269261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       269261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       269261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17637288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17637288500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17637288500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17637288500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001319                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65502.573711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65502.573711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65502.573711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65502.573711                       # average overall mshr miss latency
system.cpu.icache.replacements                 269262                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    203798791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       203798791                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       269261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        269261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17906550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17906550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    204068052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    204068052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66502.577425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66502.577425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       269261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       269261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17637288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17637288500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65502.573711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65502.573711                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           204076363                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            269774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            756.471576                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         408405366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        408405366                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    162388427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162388427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    162388427                       # number of overall hits
system.cpu.dcache.overall_hits::total       162388427                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       524260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         524260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       524260                       # number of overall misses
system.cpu.dcache.overall_misses::total        524260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33924103000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33924103000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33924103000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33924103000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    162912687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    162912687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    162912687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    162912687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003218                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64708.547286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64708.547286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64708.547286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64708.547286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       282995                       # number of writebacks
system.cpu.dcache.writebacks::total            282995                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       103133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       103133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       103133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       103133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       421127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       421127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       421127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       421127                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27189246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27189246000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27189246000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27189246000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     80141500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     80141500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64563.055800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64563.055800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64563.055800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64563.055800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44796.813862                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44796.813862                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 424327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    113016896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       113016896                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       299066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        299066                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20356831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20356831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    113315962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    113315962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68068.021774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68068.021774                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       298519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       298519                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          513                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          513                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20021272500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20021272500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     80141500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     80141500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67068.670671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67068.670671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156221.247563                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156221.247563                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49371531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49371531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       225194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       225194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13567272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13567272000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     49596725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49596725                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60247.040330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60247.040330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       102586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       102586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       122608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       122608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1276                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1276                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7167973500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7167973500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58462.526915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58462.526915                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11235559                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11235559                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3217                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3217                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    251182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    251182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11238776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11238776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78079.577246                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78079.577246                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3209                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3209                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    247473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    247473500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77118.572764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77118.572764                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11238751                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11238751                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11238751                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11238751                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404700768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           185361332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            425351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            435.784404                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         371204755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        371204755                       # Number of data accesses

---------- End Simulation Statistics   ----------
