#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 25 22:40:38 2026
# Process ID: 865788
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :117962 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 865795
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.676 ; gain = 426.582 ; free physical = 96805 ; free virtual = 111260
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject.vhd:2422]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject.vhd:2463]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject.vhd:2538]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:174]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U40' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13504]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U41' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13519]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U42' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13534]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U43' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13549]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U44' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13564]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U45' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13579]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U46' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13594]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U47' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13609]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U48' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13624]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U49' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13639]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U50' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13654]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U51' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13669]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U52' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13684]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U53' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13699]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U54' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13714]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U55' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13729]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U56' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U57' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13759]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U58' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13774]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U59' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13789]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U60' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13804]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U61' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13819]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U62' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13834]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U63' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13849]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U64' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13864]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U65' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U66' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U67' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13909]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U68' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U69' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U70' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13954]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U71' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U72' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U73' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:13999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U74' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U75' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U76' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14044]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U77' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U78' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14074]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U79' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U80' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U81' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U82' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U83' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U84' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14164]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U85' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U86' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U87' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U88' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U89' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U90' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14254]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U91' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14269]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U92' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U93' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U94' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U96' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14344]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U97' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U98' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14374]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U99' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14389]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U100' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U101' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U102' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14434]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U103' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14449]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U104' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U105' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U106' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14494]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U107' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14509]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U108' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14524]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U109' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14539]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U110' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14554]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U111' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14569]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U112' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14584]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U113' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U114' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14614]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U115' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14629]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U116' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14644]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U117' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U118' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14674]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U119' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14689]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U120' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14704]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U121' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U122' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14734]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U123' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14749]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U124' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14764]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U125' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14779]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U126' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14794]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U127' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14809]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U128' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14824]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U129' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14839]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U130' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14854]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U131' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14869]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U132' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14884]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U133' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14899]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U134' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14914]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U135' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14929]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U136' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:14944]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:174]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:263]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:282]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:187]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:187]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:95]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:65]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_155/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2826.895 ; gain = 1146.801 ; free physical = 96025 ; free virtual = 110492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.895 ; gain = 1146.801 ; free physical = 96031 ; free virtual = 110498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2834.898 ; gain = 1154.805 ; free physical = 96031 ; free virtual = 110498
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:50 . Memory (MB): peak = 3064.469 ; gain = 1384.375 ; free physical = 95950 ; free virtual = 110429
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   21 Bit       Adders := 502   
	   2 Input   21 Bit       Adders := 205   
	   3 Input   20 Bit       Adders := 653   
	   2 Input   20 Bit       Adders := 143   
	   3 Input   19 Bit       Adders := 312   
	   3 Input   16 Bit       Adders := 2386  
	   2 Input   16 Bit       Adders := 1666  
	   2 Input   15 Bit       Adders := 682   
	   3 Input   15 Bit       Adders := 25    
	   2 Input   14 Bit       Adders := 489   
	   3 Input   14 Bit       Adders := 12    
	   2 Input   13 Bit       Adders := 431   
	   3 Input   13 Bit       Adders := 42    
	   2 Input   12 Bit       Adders := 320   
	   3 Input   12 Bit       Adders := 56    
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 62    
	   3 Input   11 Bit       Adders := 65    
	   3 Input   10 Bit       Adders := 29    
	   2 Input   10 Bit       Adders := 44    
	   2 Input    9 Bit       Adders := 46    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 190   
	   3 Input    7 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 359   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 179   
	               20 Bit    Registers := 15    
	               19 Bit    Registers := 45    
	               18 Bit    Registers := 42    
	               17 Bit    Registers := 14    
	               16 Bit    Registers := 6530  
	               15 Bit    Registers := 1602  
	               14 Bit    Registers := 695   
	               13 Bit    Registers := 380   
	               12 Bit    Registers := 251   
	               11 Bit    Registers := 91    
	               10 Bit    Registers := 117   
	                9 Bit    Registers := 103   
	                8 Bit    Registers := 451   
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 597   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 169   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 712   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 190   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U161/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U161/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U161/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U161/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U161/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U85/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U304/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U304/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U304/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U304/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U304/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U291/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U291/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U291/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U291/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U291/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U290/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U290/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U290/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U204/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U204/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U204/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U204/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U93/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U71/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U142/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U217/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U217/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U236/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U279/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U279/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U279/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U228/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U210/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U233/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U233/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U233/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U130/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U242/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U242/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U242/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U242/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U242/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U193/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U113/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U137/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U155/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U132/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U158/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U162/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U79/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U283/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U283/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U283/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U283/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U159/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U255/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_6_val_read_reg_4380604_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U119/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U280/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U280/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U280/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U280/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U280/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U163/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U126/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U187/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U281/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U643/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U643/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U643/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U663/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U663/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U663/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U663/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U663/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U696/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U696/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U696/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U673/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U673/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U673/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U673/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U673/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U649/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U649/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U649/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U649/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U649/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U660/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U660/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U660/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U660/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U660/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U687/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U687/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U687/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U687/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U687/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U688/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_4_val_read_reg_1508367_reg is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U688/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U688/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U681/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_7_val_read_reg_1508333_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U681/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U681/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U682/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_11_val_read_reg_1508290_reg is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U682/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U682/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U351/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U351/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U351/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U351/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U351/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U353/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U353/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U353/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U353/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U353/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U268/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U268/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U268/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U268/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U214/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U214/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U214/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U214/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U297/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U297/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U297/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U297/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U297/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U200/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U200/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U200/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U200/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U200/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U109/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U160/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U177/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U184/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U184/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U184/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U184/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U184/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U248/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U248/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U212/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U212/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U212/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U212/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U212/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mult_866_reg_4381818_reg[15]' (FDE) to 'mult_866_reg_4381818_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_866_reg_4381818_pp0_iter1_reg_reg[15]' (FDE) to 'mult_866_reg_4381818_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_866_reg_4381818_pp0_iter2_reg_reg[15]' (FDE) to 'mult_866_reg_4381818_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_918_reg_4381890_reg[15]' (FDE) to 'mult_918_reg_4381890_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_918_reg_4381890_pp0_iter1_reg_reg[15]' (FDE) to 'mult_918_reg_4381890_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_918_reg_4381890_pp0_iter2_reg_reg[15]' (FDE) to 'mult_918_reg_4381890_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[20]' (FDE) to 'sext_ln73_292_reg_4381533_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[3]' (FDE) to 'tmp_1245_reg_4381528_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[4]' (FDE) to 'tmp_1245_reg_4381528_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[5]' (FDE) to 'tmp_1245_reg_4381528_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[6]' (FDE) to 'tmp_1245_reg_4381528_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[7]' (FDE) to 'tmp_1245_reg_4381528_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[8]' (FDE) to 'tmp_1245_reg_4381528_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[9]' (FDE) to 'tmp_1245_reg_4381528_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[10]' (FDE) to 'tmp_1245_reg_4381528_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[11]' (FDE) to 'tmp_1245_reg_4381528_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[12]' (FDE) to 'tmp_1245_reg_4381528_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[13]' (FDE) to 'tmp_1245_reg_4381528_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[14]' (FDE) to 'tmp_1245_reg_4381528_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[15]' (FDE) to 'tmp_1245_reg_4381528_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[16]' (FDE) to 'tmp_1245_reg_4381528_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[17]' (FDE) to 'tmp_1245_reg_4381528_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[18]' (FDE) to 'sext_ln73_292_reg_4381533_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_292_reg_4381533_reg[19]' (FDE) to 'tmp_1245_reg_4381528_reg[18]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[0]' (FDE) to 'tmp_1257_reg_4381693_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[1]' (FDE) to 'tmp_1257_reg_4381693_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[2]' (FDE) to 'tmp_1257_reg_4381693_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[3]' (FDE) to 'tmp_1257_reg_4381693_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[4]' (FDE) to 'tmp_1257_reg_4381693_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[5]' (FDE) to 'tmp_1257_reg_4381693_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[6]' (FDE) to 'tmp_1257_reg_4381693_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[7]' (FDE) to 'tmp_1257_reg_4381693_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[8]' (FDE) to 'tmp_1257_reg_4381693_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[9]' (FDE) to 'tmp_1257_reg_4381693_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[10]' (FDE) to 'tmp_1257_reg_4381693_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[11]' (FDE) to 'tmp_1257_reg_4381693_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[12]' (FDE) to 'tmp_1257_reg_4381693_reg[16]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[13]' (FDE) to 'tmp_1257_reg_4381693_reg[17]'
INFO: [Synth 8-3886] merging instance 'mult_850_reg_4381755_reg[14]' (FDE) to 'tmp_1257_reg_4381693_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_323_reg_4385059_reg[15]' (FDE) to 'sext_ln42_323_reg_4385059_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_323_reg_4385059_pp0_iter2_reg_reg[15]' (FDE) to 'sext_ln42_323_reg_4385059_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[15]' (FDE) to 'sub_ln42_78_reg_4381738_reg[20]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[0]' (FDE) to 'sub_ln42_78_reg_4381738_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[1]' (FDE) to 'sub_ln42_78_reg_4381738_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[2]' (FDE) to 'sub_ln42_78_reg_4381738_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[3]' (FDE) to 'sub_ln42_78_reg_4381738_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[4]' (FDE) to 'sub_ln42_78_reg_4381738_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[5]' (FDE) to 'sub_ln42_78_reg_4381738_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[6]' (FDE) to 'sub_ln42_78_reg_4381738_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[7]' (FDE) to 'sub_ln42_78_reg_4381738_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[8]' (FDE) to 'sub_ln42_78_reg_4381738_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[9]' (FDE) to 'sub_ln42_78_reg_4381738_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[10]' (FDE) to 'sub_ln42_78_reg_4381738_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[11]' (FDE) to 'sub_ln42_78_reg_4381738_reg[16]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[12]' (FDE) to 'sub_ln42_78_reg_4381738_reg[17]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[13]' (FDE) to 'sub_ln42_78_reg_4381738_reg[18]'
INFO: [Synth 8-3886] merging instance 'mult_843_reg_4381744_reg[14]' (FDE) to 'sub_ln42_78_reg_4381738_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_339_reg_4385233_reg[15]' (FDE) to 'sext_ln42_339_reg_4385233_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_339_reg_4385233_pp0_iter2_reg_reg[15]' (FDE) to 'sext_ln42_339_reg_4385233_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_868_reg_4385244_reg[14]' (FDE) to 'mult_868_reg_4385244_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_341_reg_4391355_reg[14]' (FDE) to 'sext_ln42_341_reg_4391355_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_808_reg_4384975_reg[14]' (FDE) to 'mult_808_reg_4384975_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_316_reg_4391246_reg[14]' (FDE) to 'sext_ln42_316_reg_4391246_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[20]' (FDE) to 'tmp_1257_reg_4381693_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[20]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[19]' (FDE) to 'tmp_1257_reg_4381693_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[19]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[4]' (FDE) to 'tmp_1257_reg_4381693_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[5]' (FDE) to 'tmp_1257_reg_4381693_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[5]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[6]' (FDE) to 'tmp_1257_reg_4381693_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[6]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[7]' (FDE) to 'tmp_1257_reg_4381693_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[7]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[8]' (FDE) to 'tmp_1257_reg_4381693_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[8]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[9]' (FDE) to 'tmp_1257_reg_4381693_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[9]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[10]' (FDE) to 'tmp_1257_reg_4381693_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[10]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[11]' (FDE) to 'tmp_1257_reg_4381693_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[11]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[12]' (FDE) to 'tmp_1257_reg_4381693_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[12]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[13]' (FDE) to 'tmp_1257_reg_4381693_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[13]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[14]' (FDE) to 'tmp_1257_reg_4381693_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[14]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[15]' (FDE) to 'tmp_1257_reg_4381693_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[15]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[16]' (FDE) to 'tmp_1257_reg_4381693_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[16]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[17]' (FDE) to 'tmp_1257_reg_4381693_reg[16]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[17]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_reg[18]' (FDE) to 'tmp_1257_reg_4381693_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_322_reg_4381710_pp0_iter1_reg_reg[18]' (FDE) to 'mult_850_reg_4381755_pp0_iter1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_177_reg_4390921_reg[14]' (FDE) to 'sext_ln17_177_reg_4390921_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_377_reg_4391639_reg[14]' (FDE) to 'sext_ln42_377_reg_4391639_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_329_reg_4385128_reg[0]' (FDE) to 'mult_835_reg_4385122_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_329_reg_4385128_reg[1]' (FDE) to 'mult_835_reg_4385122_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U274/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U274/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U274/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U274/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U274/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U195/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U195/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U195/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U195/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U195/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U277/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U185/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_17_val_read_reg_4380483_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U247/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U289/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U289/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U289/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U289/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U289/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U234/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U203/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U46/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U55/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U180/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_25_val_read_reg_4380401_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U260/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U260/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U260/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U276/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U276/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U276/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U176/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U238/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U149/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U303/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U303/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U303/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U303/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U303/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U223/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U223/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U231/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U231/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U231/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U231/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U231/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U179/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_25_val_read_reg_4380401_reg is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U275/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U275/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U237/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U181/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U103/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U173/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U61/buff0_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U295/buff0_reg, operation Mode is: (A2*(B:0x19))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U295/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U295/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U66/buff0_reg, operation Mode is: (A2*(B:0x3ffe6))'.
DSP Report: register data_11_val_read_reg_4380549_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U245/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U245/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U245/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U182/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U222/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U69/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U246/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_11_val_read_reg_4380549_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U156/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U270/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U270/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U270/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U221/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U221/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U221/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U221/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U221/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U171/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U97/buff0_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U68/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U94/buff0_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U198/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U170/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U70/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U70/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U70/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U70/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U70/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U219/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U88/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_15_val_read_reg_4380503_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U59/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U250/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U129/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U129/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U129/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U129/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U129/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U282/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U282/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U282/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_15_val_read_reg_4380503_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U196/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U196/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U230/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U188/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U192/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U98/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U121/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U143/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U191/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U278/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U278/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U278/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U278/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U278/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U235/buff0_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_12_val_read_reg_4380538_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U272/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U104/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U265/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U265/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U265/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U265/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U265/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U112/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U186/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U186/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U186/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U186/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U186/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U145/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U145/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U145/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U145/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U215/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U133/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U133/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U133/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U133/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U133/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U78/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U106/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U114/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U218/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U218/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U218/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_26_val_read_reg_4380390_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U263/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U263/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U263/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U259/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U147/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U147/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U147/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U147/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U147/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U150/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U201/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U201/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U301/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U301/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U301/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U301/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U301/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U178/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U178/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U178/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U178/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U178/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U306/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U306/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U306/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U306/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U306/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U136/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U241/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U213/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U311/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U311/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U311/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U87/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U100/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U169/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U82/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U74/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U229/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U83/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U273/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U287/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U287/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U287/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U287/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U287/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U307/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U307/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U307/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U307/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U307/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U216/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U216/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U216/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U216/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U216/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U294/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U294/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U294/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U294/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U294/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U302/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U302/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U302/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U151/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U47/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U47/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U261/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U261/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U261/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U261/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U261/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U305/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_0_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: register data_0_val_read_reg_4380679_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U305/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U305/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U123/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U51/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U284/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U284/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U284/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U284/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U284/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U209/buff0_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register data_2_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: register data_2_val_read_reg_4380655_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U251/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U197/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U264/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U264/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U224/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U224/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U224/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U224/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U224/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U127/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U189/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U189/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U189/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U189/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U189/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U254/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U254/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U254/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U125/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U125/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U125/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U80/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U252/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U252/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U252/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U252/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U252/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U256/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U256/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U285/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U285/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U285/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U285/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U285/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U632/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U652/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U652/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U689/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U689/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U689/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U689/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U689/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U679/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U679/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U679/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U679/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U679/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U640/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U640/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U640/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U640/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U640/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U621/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U621/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U621/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U621/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U621/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U701/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U701/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U701/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U701/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U701/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U654/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U654/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U654/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U654/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U654/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U667/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U677/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U677/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U677/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U677/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U677/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U633/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U633/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U633/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U633/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U633/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U635/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U635/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U635/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U635/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U635/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U623/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U623/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U634/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U634/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U634/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U634/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U634/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U676/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_88_val_read_reg_1507460_reg is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U676/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U676/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U642/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U651/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U651/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U651/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U651/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U651/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U669/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U669/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U669/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U686/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U638/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U630/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U630/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U630/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U630/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U630/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U697/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U697/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U697/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U697/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U697/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U699/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U699/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U699/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U699/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U699/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U627/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U627/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U627/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U627/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U627/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U693/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U693/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U693/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U636/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U636/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U678/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U678/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U678/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U678/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U678/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U675/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U675/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U675/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U675/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U675/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U646/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U646/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U661/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U661/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U661/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U661/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U653/buff0_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register data_45_val_read_reg_1507925_reg is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U648/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U625/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U625/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U625/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U625/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U625/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U641/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U622/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_27_val_read_reg_1508111_reg is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U626/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U626/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U626/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U700/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U700/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U700/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U700/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U700/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U683/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_22_val_read_reg_1508167_reg is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U683/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U683/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_146_reg_48882_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_71_reg_48792_reg[8] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_656/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 3227.895 ; gain = 1547.801 ; free physical = 90290 ; free virtual = 104976
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 258, Available = 220. Use report_utilization command for details.
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U245/buff0_reg_b : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U255/buff0_reg_25 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U295/buff0_reg_9 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U61/buff0_reg_6 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_6ns_21_2_0_U688/buff0_reg_35 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U246/buff0_reg_10 : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U66/buff0_reg_a : 0 0 : 322 322 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U235/buff0_reg_a : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6s_21_2_0_U209/buff0_reg_0 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U168/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U171/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U188/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U198/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U221/buff0_reg_3 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U270/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U633/buff0_reg_9 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U635/buff0_reg_8 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U637/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U654/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6ns_21_2_0_U667/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U67/buff0_reg_f : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U104/buff0_reg_e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U129/buff0_reg_15 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U143/buff0_reg_9 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U170/buff0_reg_e : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U192/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U196/buff0_reg_18 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U219/buff0_reg_10 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U250/buff0_reg_13 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U265/buff0_reg_f : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U282/buff0_reg_14 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U60/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6s_21_2_0_U621/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U68/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_6s_21_2_0_U701/buff0_reg_3 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U98/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6ns_21_2_0_U653/buff0_reg_0 : 0 0 : 285 285 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U179/buff0_reg_11 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U59/buff0_reg_12 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U94/buff0_reg_7 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U97/buff0_reg_4 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U43/buff0_reg_4 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_6s_21_2_0_U683/buff0_reg_5 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6s_21_2_0_U88/buff0_reg_11 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U136/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U151/buff0_reg_19 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U167/buff0_reg_16 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U169/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U213/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U287/buff0_reg_11 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U294/buff0_reg_15 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U302/buff0_reg_17 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U47/buff0_reg_18 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6ns_21_2_0_U87/buff0_reg_6 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U128/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U216/buff0_reg_14 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U229/buff0_reg_d : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U241/buff0_reg_3 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U273/buff0_reg_10 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U311/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U58/buff0_reg_e : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U74/buff0_reg_c : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U77/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_6s_21_2_0_U82/buff0_reg_b : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U107/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U114/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6ns_21_2_0_U119/buff0_reg_24 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U142/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U150/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U155/buff0_reg_1c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U178/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U185/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB25 mul_16s_6ns_21_2_0_U187/buff0_reg_2c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U189/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U193/buff0_reg_17 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6ns_21_2_0_U197/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6ns_21_2_0_U201/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U203/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U210/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U217/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U228/buff0_reg_11 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U233/buff0_reg_14 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U242/buff0_reg_16 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6ns_21_2_0_U251/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U277/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB25 mul_16s_6ns_21_2_0_U281/buff0_reg_2d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6ns_21_2_0_U285/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U290/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6ns_21_2_0_U304/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U44/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U46/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U49/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6ns_21_2_0_U53/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6ns_21_2_0_U625/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U632/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_6ns_21_2_0_U638/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB31 mul_16s_6ns_21_2_0_U641/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6ns_21_2_0_U643/buff0_reg_2e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB22 mul_16s_6ns_21_2_0_U647/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U652/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB25 mul_16s_6ns_21_2_0_U687/buff0_reg_34 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U689/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_6ns_21_2_0_U693/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6ns_21_2_0_U696/buff0_reg_31 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U71/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U78/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6ns_21_2_0_U84/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U90/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U92/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U93/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6ns_21_2_0_U99/buff0_reg_19 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U106/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U111/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U112/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U113/buff0_reg_18 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_6s_21_2_0_U120/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_6s_21_2_0_U123/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U132/buff0_reg_1d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_6s_21_2_0_U137/buff0_reg_1a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB25 mul_16s_6s_21_2_0_U141/buff0_reg_2b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U147/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U153/buff0_reg_1e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB18 mul_16s_6s_21_2_0_U158/buff0_reg_1f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U159/buff0_reg_23 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U160/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U184/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U207/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U215/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U218/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U224/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_6s_21_2_0_U225/buff0_reg_27 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U236/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U248/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U252/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U256/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U259/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_6s_21_2_0_U263/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_6s_21_2_0_U267/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U274/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U279/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U297/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_6s_21_2_0_U301/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject__GCB1 mul_16s_6s_21_2_0_U351/buff0_reg_39 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_6s_21_2_0_U45/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_6s_21_2_0_U51/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6s_21_2_0_U629/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_6s_21_2_0_U636/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U640/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 mul_16s_6s_21_2_0_U648/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_6s_21_2_0_U649/buff0_reg_32 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U651/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB20 mul_16s_6s_21_2_0_U660/buff0_reg_33 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U679/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_6s_21_2_0_U686/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_6s_21_2_0_U79/buff0_reg_21 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_6s_21_2_0_U80/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_6s_21_2_0_U85/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U117/buff0_reg_0 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U156/buff0_reg_11 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U173/buff0_reg_8 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U222/buff0_reg_d : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U303/buff0_reg_c : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U52/buff0_reg_3 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U62/buff0_reg_e : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U69/buff0_reg_f : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U89/buff0_reg_0 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U103/buff0_reg_3 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U180/buff0_reg_2 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U181/buff0_reg_4 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U182/buff0_reg_c : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U223/buff0_reg_d : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U231/buff0_reg_f : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U237/buff0_reg_2 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U238/buff0_reg_a : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U260/buff0_reg_6 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U275/buff0_reg_10 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U276/buff0_reg_7 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U91/buff0_reg_5 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_5ns_21_2_0_U305/buff0_reg_2 : 0 0 : 204 204 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_5ns_21_2_0_U622/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U676/buff0_reg_4 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U95/buff0_reg_7 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U41/buff0_reg_16 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16 mul_16s_5ns_21_2_0_U50/buff0_reg_0 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_5ns_21_2_0_U681/buff0_reg_36 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB29 mul_16s_5ns_21_2_0_U682/buff0_reg_38 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U121/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U125/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U127/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U135/buff0_reg_e : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_5ns_21_2_0_U146/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U149/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U175/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U176/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U191/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U230/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U234/buff0_reg_3 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U247/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB28 mul_16s_5ns_21_2_0_U254/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27 mul_16s_5ns_21_2_0_U264/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U272/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U278/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U289/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U55/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U623/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_5ns_21_2_0_U626/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U642/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB21 mul_16s_5ns_21_2_0_U646/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB16 mul_16s_5ns_21_2_0_U669/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB7 mul_16s_5ns_21_2_0_U677/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 mul_16s_5ns_21_2_0_U700/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U100/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U101/buff0_reg_c : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U102/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U109/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U116/buff0_reg_13 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_5ns_21_2_0_U124/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB24 mul_16s_5ns_21_2_0_U126/buff0_reg_2a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U130/buff0_reg_15 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB20 mul_16s_5ns_21_2_0_U131/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U133/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U134/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U145/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U161/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB19 mul_16s_5ns_21_2_0_U162/buff0_reg_20 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U163/buff0_reg_29 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB15 mul_16s_5ns_21_2_0_U166/buff0_reg_1b : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U177/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB14 mul_16s_5ns_21_2_0_U186/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U195/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U200/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U204/buff0_reg_a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U212/buff0_reg_f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U214/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_5ns_21_2_0_U261/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U268/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U280/buff0_reg_28 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB23 mul_16s_5ns_21_2_0_U283/buff0_reg_22 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26 mul_16s_5ns_21_2_0_U284/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U291/buff0_reg_8 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB21 mul_16s_5ns_21_2_0_U306/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U307/buff0_reg_13 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject__GCB1 mul_16s_5ns_21_2_0_U353/buff0_reg_3a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U627/buff0_reg_4 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U630/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U634/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB23 mul_16s_5ns_21_2_0_U661/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_5ns_21_2_0_U663/buff0_reg_2f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_5ns_21_2_0_U673/buff0_reg_30 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_5ns_21_2_0_U675/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB19 mul_16s_5ns_21_2_0_U678/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U697/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB17 mul_16s_5ns_21_2_0_U699/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U70/buff0_reg_d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U73/buff0_reg_d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U76/buff0_reg_12 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB22 mul_16s_5ns_21_2_0_U83/buff0_reg_f : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB1 mul_16s_5ns_21_2_0_U86/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 DSP resource Status: mul_16s_6ns_21_2_0_U44/buff0_reg_0 0 266 266: Used 1 time : Accepted (90 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U268/buff0_reg_2 0 157 157: Used 1 time : Rejected (236 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U214/buff0_reg_4 0 157 157: Used 1 time : Rejected (234 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U297/buff0_reg_5 0 266 266: Used 1 time : Accepted (141 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U200/buff0_reg_6 0 157 157: Used 1 time : Rejected (231 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U109/buff0_reg_7 0 157 157: Used 1 time : Accepted (215 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U160/buff0_reg_8 0 266 266: Used 1 time : Accepted (125 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U177/buff0_reg_9 0 157 157: Used 1 time : Rejected (228 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U92/buff0_reg_a 0 266 266: Used 1 time : Accepted (109 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U90/buff0_reg_b 0 266 266: Used 1 time : Accepted (108 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U184/buff0_reg_c 0 266 266: Used 1 time : Accepted (126 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U73/buff0_reg_d 0 157 157: Used 1 time : Rejected (255 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U248/buff0_reg_e 0 266 266: Used 1 time : Accepted (133 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U212/buff0_reg_f 0 157 157: Used 1 time : Rejected (233 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U44/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U297/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U297/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U297/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U297/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U297/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U109/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U160/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U92/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U184/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U184/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U184/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U184/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U184/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U248/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U248/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U248/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U248/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U248/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U161/buff0_reg_0 0 157 157: Used 1 time : Rejected (224 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U207/buff0_reg_2 0 266 266: Used 1 time : Accepted (127 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U85/buff0_reg_4 0 266 266: Used 1 time : Accepted (157 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U107/buff0_reg_7 0 266 266: Used 1 time : Accepted (65 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U304/buff0_reg_6 0 266 266: Used 1 time : Accepted (89 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U86/buff0_reg_5 0 157 157: Used 1 time : Rejected (258 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U291/buff0_reg_8 0 157 157: Used 1 time : Rejected (240 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U290/buff0_reg_9 0 266 266: Used 1 time : Accepted (88 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U204/buff0_reg_a 0 157 157: Used 1 time : Rejected (232 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U207/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U207/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U207/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U207/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U85/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U85/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U85/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U85/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U107/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U304/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U304/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U304/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U304/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U304/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U290/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U290/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U290/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U290/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U93/buff0_reg_b 0 266 266: Used 1 time : Accepted (110 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U71/buff0_reg_c 0 266 266: Used 1 time : Accepted (105 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U142/buff0_reg_d 0 266 266: Used 1 time : Accepted (68 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U217/buff0_reg_e 0 266 266: Used 1 time : Accepted (80 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U93/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U71/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U142/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U142/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U142/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U142/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U217/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U217/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U217/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U217/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U217/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U274/buff0_reg_0 0 266 266: Used 1 time : Accepted (139 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U195/buff0_reg_2 0 157 157: Used 1 time : Rejected (230 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U277/buff0_reg_4 0 266 266: Used 1 time : Accepted (85 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U134/buff0_reg_5 0 157 157: Used 1 time : Rejected (222 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U185/buff0_reg_6 0 266 266: Used 1 time : Accepted (72 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U95/buff0_reg_7 0 188 188: Used 1 time : Accepted (182 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U274/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U274/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U274/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U274/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U274/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U277/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U277/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U277/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U277/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U277/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U185/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_17_val_read_reg_4380483_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U247/buff0_reg_2 0 172 172: Used 1 time : Accepted (198 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U289/buff0_reg_0 0 172 172: Used 1 time : Accepted (203 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U234/buff0_reg_3 0 172 172: Used 1 time : Accepted (197 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U175/buff0_reg_4 0 172 172: Used 1 time : Accepted (193 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U203/buff0_reg_7 0 266 266: Used 1 time : Accepted (78 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U46/buff0_reg_5 0 266 266: Used 1 time : Accepted (91 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U55/buff0_reg_8 0 172 172: Used 1 time : Accepted (204 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U247/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U247/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U247/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U247/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U289/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U289/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U289/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U289/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U289/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U234/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U234/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U234/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U234/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U175/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U203/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U203/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U203/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U203/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U46/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U46/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U46/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U46/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U55/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U55/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U117/buff0_reg_0 0 251 251: Used 1 time : Accepted (158 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U180/buff0_reg_2 0 251 251: Used 1 time : Accepted (168 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U43/buff0_reg_4 0 282 282: Used 1 time : Accepted (42 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U52/buff0_reg_3 0 251 251: Used 1 time : Accepted (163 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U260/buff0_reg_6 0 251 251: Used 1 time : Accepted (175 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U276/buff0_reg_7 0 251 251: Used 1 time : Accepted (177 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U176/buff0_reg_8 0 172 172: Used 1 time : Accepted (194 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U238/buff0_reg_a 0 251 251: Used 1 time : Accepted (174 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U149/buff0_reg_b 0 172 172: Used 1 time : Accepted (192 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U303/buff0_reg_c 0 251 251: Used 1 time : Accepted (162 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U223/buff0_reg_d 0 251 251: Used 1 time : Accepted (171 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U135/buff0_reg_e 0 172 172: Used 1 time : Accepted (190 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U231/buff0_reg_f 0 251 251: Used 1 time : Accepted (172 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U179/buff0_reg_11 0 282 282: Used 1 time : Accepted (38 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U275/buff0_reg_10 0 251 251: Used 1 time : Accepted (176 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U117/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U180/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U180/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U180/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U180/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U43/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffeb))'.
DSP Report: register data_25_val_read_reg_4380401_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U52/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U260/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U260/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U260/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U260/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U276/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U276/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U276/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U276/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U176/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U238/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U238/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U238/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U238/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U149/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U303/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U303/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U303/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U303/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U303/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U223/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U223/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U223/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U223/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U223/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U135/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U231/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U231/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U231/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U231/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U231/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U179/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_25_val_read_reg_4380401_reg is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U275/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U275/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U275/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U275/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U275/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U236/buff0_reg_f 0 266 266: Used 1 time : Accepted (132 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U279/buff0_reg_10 0 266 266: Used 1 time : Accepted (140 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U228/buff0_reg_11 0 266 266: Used 1 time : Accepted (81 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U236/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U236/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U236/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U236/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U279/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U279/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U279/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U279/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U228/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U228/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U228/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U228/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U89/buff0_reg_0 0 251 251: Used 1 time : Accepted (166 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U237/buff0_reg_2 0 251 251: Used 1 time : Accepted (173 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U91/buff0_reg_5 0 251 251: Used 1 time : Accepted (178 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U181/buff0_reg_4 0 251 251: Used 1 time : Accepted (169 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U103/buff0_reg_3 0 251 251: Used 1 time : Accepted (167 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U173/buff0_reg_8 0 251 251: Used 1 time : Accepted (160 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U61/buff0_reg_6 0 322 322: Used 1 time : Accepted (4 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U295/buff0_reg_9 0 322 322: Used 1 time : Accepted (3 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U66/buff0_reg_a 0 322 322: Used 1 time : Accepted (7 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U245/buff0_reg_b 0 322 322: Used 1 time : Accepted (1 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U182/buff0_reg_c 0 251 251: Used 1 time : Accepted (170 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U62/buff0_reg_e 0 251 251: Used 1 time : Accepted (164 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U222/buff0_reg_d 0 251 251: Used 1 time : Accepted (161 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U69/buff0_reg_f 0 251 251: Used 1 time : Accepted (165 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U246/buff0_reg_10 0 322 322: Used 1 time : Accepted (6 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U156/buff0_reg_11 0 251 251: Used 1 time : Accepted (159 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U237/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U237/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U237/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U237/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U237/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U91/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U181/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U103/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U103/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U103/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U103/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U173/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U61/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U295/buff0_reg, operation Mode is (post resource management): (A2*(B:0x19))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U295/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U295/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U295/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U66/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe6))'.
DSP Report: register data_11_val_read_reg_4380549_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U245/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_14_val_read_reg_4380512_reg is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U245/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U245/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U245/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U182/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U182/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U182/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U182/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U182/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U62/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U222/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U222/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U222/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U222/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U222/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U69/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U69/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U69/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U69/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U246/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffea))'.
DSP Report: register data_11_val_read_reg_4380549_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U246/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U246/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U246/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U156/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U156/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U210/buff0_reg_12 0 266 266: Used 1 time : Accepted (79 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U116/buff0_reg_13 0 157 157: Used 1 time : Accepted (216 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U233/buff0_reg_14 0 266 266: Used 1 time : Accepted (82 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U210/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U210/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U210/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U210/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U210/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U233/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U233/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U233/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U233/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U270/buff0_reg_0 0 292 292: Used 1 time : Accepted (15 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U221/buff0_reg_3 0 292 292: Used 1 time : Accepted (14 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U171/buff0_reg_2 0 292 292: Used 1 time : Accepted (11 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U97/buff0_reg_4 0 282 282: Used 1 time : Accepted (41 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U68/buff0_reg_6 0 292 292: Used 1 time : Accepted (34 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U94/buff0_reg_7 0 282 282: Used 1 time : Accepted (40 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U102/buff0_reg_8 0 157 157: Used 1 time : Accepted (214 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U168/buff0_reg_a 0 292 292: Used 1 time : Accepted (10 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U101/buff0_reg_c 0 157 157: Used 1 time : Accepted (213 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U198/buff0_reg_b 0 292 292: Used 1 time : Accepted (13 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U170/buff0_reg_e 0 292 292: Used 1 time : Accepted (25 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U70/buff0_reg_d 0 157 157: Used 1 time : Rejected (254 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U67/buff0_reg_f 0 292 292: Used 1 time : Accepted (21 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U219/buff0_reg_10 0 292 292: Used 1 time : Accepted (28 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U88/buff0_reg_11 0 282 282: Used 1 time : Accepted (44 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U59/buff0_reg_12 0 282 282: Used 1 time : Accepted (39 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U250/buff0_reg_13 0 292 292: Used 1 time : Accepted (29 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U129/buff0_reg_15 0 292 292: Used 1 time : Accepted (23 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U282/buff0_reg_14 0 292 292: Used 1 time : Accepted (31 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U41/buff0_reg_16 0 173 173: Used 1 time : Accepted (183 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U196/buff0_reg_18 0 292 292: Used 1 time : Accepted (27 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U270/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U270/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U270/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U270/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U221/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U221/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U221/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U221/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U221/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U171/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U97/buff0_reg, operation Mode is (post resource management): (A2*(B:0x17))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U68/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U68/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U68/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U68/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U94/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U94/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U94/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U94/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U102/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U168/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U101/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U198/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U198/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U198/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U198/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U170/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U67/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U219/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U219/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U219/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U219/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U219/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U88/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffed))'.
DSP Report: register data_15_val_read_reg_4380503_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U59/buff0_reg, operation Mode is (post resource management): (A2*(B:0x15))'.
DSP Report: register data_13_val_read_reg_4380525_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U59/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U59/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U59/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U250/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U250/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U250/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U250/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U129/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U129/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U129/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U129/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U129/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U282/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U282/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U282/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U282/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U41/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_15_val_read_reg_4380503_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U196/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U196/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U196/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U196/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U196/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U230/buff0_reg_0 0 172 172: Used 1 time : Accepted (196 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U188/buff0_reg_2 0 292 292: Used 1 time : Accepted (12 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U192/buff0_reg_4 0 292 292: Used 1 time : Accepted (26 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U98/buff0_reg_5 0 292 292: Used 1 time : Accepted (36 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U60/buff0_reg_6 0 292 292: Used 1 time : Accepted (32 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U121/buff0_reg_7 0 172 172: Used 1 time : Accepted (187 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U143/buff0_reg_9 0 292 292: Used 1 time : Accepted (24 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U191/buff0_reg_8 0 172 172: Used 1 time : Accepted (195 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U278/buff0_reg_c 0 172 172: Used 1 time : Accepted (202 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U235/buff0_reg_a 0 308 308: Used 1 time : Accepted (8 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U272/buff0_reg_d 0 172 172: Used 1 time : Accepted (201 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U104/buff0_reg_e 0 292 292: Used 1 time : Accepted (22 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U265/buff0_reg_f 0 292 292: Used 1 time : Accepted (30 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U230/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U230/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U230/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U188/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U188/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U188/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U188/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U192/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U192/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U192/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U192/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U98/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U121/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U143/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U191/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U191/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U191/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U191/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U278/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U278/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U278/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U278/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U278/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U235/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1d))'.
DSP Report: register data_12_val_read_reg_4380538_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U235/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U235/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U235/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U272/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U272/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U272/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U272/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U104/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U104/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U104/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U104/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U104/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U265/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U265/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U265/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U265/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U265/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U130/buff0_reg_15 0 157 157: Used 1 time : Accepted (219 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U242/buff0_reg_16 0 266 266: Used 1 time : Accepted (83 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U130/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U130/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U242/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U242/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U242/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U242/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U242/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U112/buff0_reg_0 0 266 266: Used 1 time : Accepted (114 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U186/buff0_reg_2 0 157 157: Used 1 time : Rejected (229 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U145/buff0_reg_4 0 157 157: Used 1 time : Rejected (223 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U215/buff0_reg_5 0 266 266: Used 1 time : Accepted (128 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U84/buff0_reg_6 0 266 266: Used 1 time : Accepted (107 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U133/buff0_reg_7 0 157 157: Used 1 time : Rejected (221 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U49/buff0_reg_8 0 266 266: Used 1 time : Accepted (92 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U78/buff0_reg_9 0 266 266: Used 1 time : Accepted (106 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U111/buff0_reg_a 0 266 266: Used 1 time : Accepted (113 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U106/buff0_reg_b 0 266 266: Used 1 time : Accepted (112 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U114/buff0_reg_c 0 266 266: Used 1 time : Accepted (66 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U218/buff0_reg_d 0 266 266: Used 1 time : Accepted (129 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U267/buff0_reg_e 0 266 266: Used 1 time : Accepted (138 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U112/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U215/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U215/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U215/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U215/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U215/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U49/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U49/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U49/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U49/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U78/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U78/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U78/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U78/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U111/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U106/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U114/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U218/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U218/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U218/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U218/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U267/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U267/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U267/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U267/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U193/buff0_reg_17 0 266 266: Used 1 time : Accepted (75 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U113/buff0_reg_18 0 266 266: Used 1 time : Accepted (115 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U99/buff0_reg_19 0 266 266: Used 1 time : Accepted (111 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U137/buff0_reg_1a 0 266 266: Used 1 time : Accepted (119 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U166/buff0_reg_1b 0 157 157: Used 1 time : Rejected (227 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U155/buff0_reg_1c 0 266 266: Used 1 time : Accepted (70 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U132/buff0_reg_1d 0 266 266: Used 1 time : Accepted (118 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U193/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U193/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U193/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U193/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U193/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U113/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U99/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U137/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U155/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U132/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U50/buff0_reg_0 0 173 173: Used 1 time : Accepted (184 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U263/buff0_reg_2 0 266 266: Used 1 time : Accepted (137 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U50/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_26_val_read_reg_4380390_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U50/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U50/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U50/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U263/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U263/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U263/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U263/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U153/buff0_reg_1e 0 266 266: Used 1 time : Accepted (122 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U158/buff0_reg_1f 0 266 266: Used 1 time : Accepted (123 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U158/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U158/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U158/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U158/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U162/buff0_reg_20 0 157 157: Used 1 time : Rejected (225 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U79/buff0_reg_21 0 266 266: Used 1 time : Accepted (155 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U79/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U79/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U45/buff0_reg_0 0 266 266: Used 1 time : Accepted (144 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U259/buff0_reg_2 0 266 266: Used 1 time : Accepted (136 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U131/buff0_reg_3 0 157 157: Used 1 time : Accepted (220 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U147/buff0_reg_5 0 266 266: Used 1 time : Accepted (121 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U150/buff0_reg_7 0 266 266: Used 1 time : Accepted (69 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U201/buff0_reg_6 0 266 266: Used 1 time : Accepted (77 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U259/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U259/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U259/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U259/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U131/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U131/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U131/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U131/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U147/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U147/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U147/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U147/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U147/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U150/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U150/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U150/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U150/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U201/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U201/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U201/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U201/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U201/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U301/buff0_reg_0 0 266 266: Used 1 time : Accepted (142 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U53/buff0_reg_2 0 266 266: Used 1 time : Accepted (93 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U178/buff0_reg_3 0 266 266: Used 1 time : Accepted (71 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U306/buff0_reg_4 0 157 157: Used 1 time : Rejected (241 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U301/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U301/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U301/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U301/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U301/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U53/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U53/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U53/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U53/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U178/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U178/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U178/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U178/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U178/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U128/buff0_reg_0 0 269 269: Used 1 time : Accepted (55 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U136/buff0_reg_2 0 269 269: Used 1 time : Accepted (45 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U241/buff0_reg_3 0 269 269: Used 1 time : Accepted (58 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U213/buff0_reg_5 0 269 269: Used 1 time : Accepted (49 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U77/buff0_reg_4 0 269 269: Used 1 time : Accepted (63 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U311/buff0_reg_7 0 269 269: Used 1 time : Accepted (60 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U87/buff0_reg_6 0 269 269: Used 1 time : Accepted (54 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U100/buff0_reg_8 0 157 157: Used 1 time : Accepted (212 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U169/buff0_reg_a 0 269 269: Used 1 time : Accepted (48 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U82/buff0_reg_b 0 269 269: Used 1 time : Accepted (64 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U74/buff0_reg_c 0 269 269: Used 1 time : Accepted (62 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U229/buff0_reg_d 0 269 269: Used 1 time : Accepted (57 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U58/buff0_reg_e 0 269 269: Used 1 time : Accepted (61 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U83/buff0_reg_f 0 157 157: Used 1 time : Rejected (257 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U273/buff0_reg_10 0 269 269: Used 1 time : Accepted (59 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U287/buff0_reg_11 0 269 269: Used 1 time : Accepted (50 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U76/buff0_reg_12 0 157 157: Used 1 time : Rejected (256 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U307/buff0_reg_13 0 157 157: Used 1 time : Rejected (242 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U216/buff0_reg_14 0 269 269: Used 1 time : Accepted (56 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U294/buff0_reg_15 0 269 269: Used 1 time : Accepted (51 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U167/buff0_reg_16 0 269 269: Used 1 time : Accepted (47 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U302/buff0_reg_17 0 269 269: Used 1 time : Accepted (52 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U151/buff0_reg_19 0 269 269: Used 1 time : Accepted (46 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U47/buff0_reg_18 0 269 269: Used 1 time : Accepted (53 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U128/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U136/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U241/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U241/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U241/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U241/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U213/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U213/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U213/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U213/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U77/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U311/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U311/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U311/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U311/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U87/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U100/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U100/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U100/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U100/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U169/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U82/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U74/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U229/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U229/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U229/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U229/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U58/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U273/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U273/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U273/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U273/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U287/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U287/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U287/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U287/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U287/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U216/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U216/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U216/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U216/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U216/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U294/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U294/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U294/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U294/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U294/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U167/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U302/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U302/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U302/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U302/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U151/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U47/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U47/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U47/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U47/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U47/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U283/buff0_reg_22 0 157 157: Used 1 time : Rejected (238 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U159/buff0_reg_23 0 266 266: Used 1 time : Accepted (124 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U255/buff0_reg_25 0 322 322: Used 1 time : Accepted (2 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U119/buff0_reg_24 0 266 266: Used 1 time : Accepted (67 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U225/buff0_reg_27 0 266 266: Used 1 time : Accepted (131 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U280/buff0_reg_28 0 157 157: Used 1 time : Rejected (237 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U163/buff0_reg_29 0 157 157: Used 1 time : Rejected (226 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U159/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U255/buff0_reg, operation Mode is (post resource management): (A2*(B:0x1b))'.
DSP Report: register data_6_val_read_reg_4380604_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U255/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U255/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U255/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U119/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U225/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U225/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U225/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U225/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U126/buff0_reg_2a 0 157 157: Used 1 time : Accepted (218 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U126/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U126/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U141/buff0_reg_2b 0 266 266: Used 1 time : Accepted (120 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U187/buff0_reg_2c 0 266 266: Used 1 time : Accepted (73 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U281/buff0_reg_2d 0 266 266: Used 1 time : Accepted (86 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U141/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U187/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U187/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U281/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U281/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U281/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U281/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U261/buff0_reg_0 0 157 157: Used 1 time : Rejected (235 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U305/buff0_reg_2 0 204 204: Used 1 time : Accepted (179 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U123/buff0_reg_4 0 266 266: Used 1 time : Accepted (117 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U51/buff0_reg_6 0 266 266: Used 1 time : Accepted (145 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U124/buff0_reg_7 0 157 157: Used 1 time : Accepted (217 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U284/buff0_reg_8 0 157 157: Used 1 time : Rejected (239 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U305/buff0_reg, operation Mode is (post resource management): (A''*(B:0xb))'.
DSP Report: register data_0_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: register data_0_val_read_reg_4380679_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U305/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U305/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U305/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U123/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U51/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U209/buff0_reg_0 0 298 298: Used 1 time : Accepted (9 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U120/buff0_reg_2 0 266 266: Used 1 time : Accepted (116 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U251/buff0_reg_4 0 266 266: Used 1 time : Accepted (84 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U146/buff0_reg_5 0 172 172: Used 1 time : Accepted (191 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U197/buff0_reg_7 0 266 266: Used 1 time : Accepted (76 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U264/buff0_reg_8 0 172 172: Used 1 time : Accepted (200 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U209/buff0_reg, operation Mode is (post resource management): (A''*(B:0x3ffeb))'.
DSP Report: register data_2_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: register data_2_val_read_reg_4380655_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U209/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U209/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U209/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U120/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U251/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U251/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U251/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U251/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U251/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U146/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U197/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U197/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U197/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U197/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U264/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U264/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U264/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U264/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U264/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U224/buff0_reg_0 0 266 266: Used 1 time : Accepted (130 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U127/buff0_reg_3 0 172 172: Used 1 time : Accepted (189 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U189/buff0_reg_2 0 266 266: Used 1 time : Accepted (74 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U254/buff0_reg_5 0 172 172: Used 1 time : Accepted (199 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U125/buff0_reg_6 0 172 172: Used 1 time : Accepted (188 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U80/buff0_reg_7 0 266 266: Used 1 time : Accepted (156 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U252/buff0_reg_8 0 266 266: Used 1 time : Accepted (134 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U256/buff0_reg_9 0 266 266: Used 1 time : Accepted (135 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U285/buff0_reg_a 0 266 266: Used 1 time : Accepted (87 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U224/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U224/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U224/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U224/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U224/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U127/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U127/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U127/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U127/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U127/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U189/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U189/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U189/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U189/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U189/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U254/buff0_reg, operation Mode is (post resource management): (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U254/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U254/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U254/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U125/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U125/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U125/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U125/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U80/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U252/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U252/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U252/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U252/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U252/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U256/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U256/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U256/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U256/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U256/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U285/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U285/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U285/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U285/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U285/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U632/buff0_reg_3 0 266 266: Used 1 time : Accepted (95 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U652/buff0_reg_2 0 266 266: Used 1 time : Accepted (100 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U689/buff0_reg_0 0 266 266: Used 1 time : Accepted (102 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U632/buff0_reg, operation Mode is (post resource management): (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U632/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U632/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U632/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U652/buff0_reg, operation Mode is (post resource management): (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U652/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U652/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U652/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U652/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U689/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U689/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U689/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U689/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U689/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U679/buff0_reg_0 0 266 266: Used 1 time : Accepted (153 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U640/buff0_reg_2 0 266 266: Used 1 time : Accepted (148 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U679/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U679/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U679/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U679/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U679/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U640/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U640/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U640/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U640/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U640/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U637/buff0_reg_0 0 292 292: Used 1 time : Accepted (18 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U621/buff0_reg_2 0 292 292: Used 1 time : Accepted (33 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U701/buff0_reg_3 0 292 292: Used 1 time : Accepted (35 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U654/buff0_reg_5 0 292 292: Used 1 time : Accepted (19 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U667/buff0_reg_4 0 292 292: Used 1 time : Accepted (20 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U677/buff0_reg_6 0 172 172: Used 1 time : Accepted (210 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U633/buff0_reg_9 0 292 292: Used 1 time : Accepted (16 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U635/buff0_reg_8 0 292 292: Used 1 time : Accepted (17 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U623/buff0_reg_a 0 172 172: Used 1 time : Accepted (205 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U637/buff0_reg, operation Mode is (post resource management): (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U637/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U637/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U637/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U621/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U621/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U621/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U621/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U621/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U701/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U701/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U701/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U701/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U701/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U654/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U654/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U654/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U654/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U654/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U667/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U667/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U667/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U667/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U667/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U677/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U677/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U677/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U677/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U677/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U633/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U633/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U633/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U633/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U633/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U635/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U635/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U635/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U635/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U635/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U623/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U623/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U623/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U623/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U623/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U629/buff0_reg_0 0 266 266: Used 1 time : Accepted (146 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U634/buff0_reg_2 0 157 157: Used 1 time : Rejected (246 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U629/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U629/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U629/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U629/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U643/buff0_reg_2e 0 266 266: Used 1 time : Accepted (98 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U663/buff0_reg_2f 0 157 157: Used 1 time : Rejected (248 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U696/buff0_reg_31 0 266 266: Used 1 time : Accepted (104 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U673/buff0_reg_30 0 157 157: Used 1 time : Rejected (249 > 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U649/buff0_reg_32 0 266 266: Used 1 time : Accepted (150 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U643/buff0_reg, operation Mode is (post resource management): (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U643/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U643/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U643/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U696/buff0_reg, operation Mode is (post resource management): (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U696/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U696/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U696/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U649/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U649/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U649/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U649/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U649/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U676/buff0_reg_4 0 188 188: Used 1 time : Accepted (181 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U642/buff0_reg_2 0 172 172: Used 1 time : Accepted (207 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U651/buff0_reg_0 0 266 266: Used 1 time : Accepted (151 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U676/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_88_val_read_reg_1507460_reg is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U676/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U676/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U676/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U642/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U642/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U642/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U642/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U651/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U651/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U651/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U651/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U651/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U669/buff0_reg_0 0 172 172: Used 1 time : Accepted (209 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U686/buff0_reg_2 0 266 266: Used 1 time : Accepted (154 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U638/buff0_reg_4 0 266 266: Used 1 time : Accepted (96 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U669/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U669/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U669/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U669/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U686/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U686/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U686/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U686/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U638/buff0_reg, operation Mode is (post resource management): (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U638/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U638/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U638/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U630/buff0_reg_0 0 157 157: Used 1 time : Rejected (245 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U697/buff0_reg_2 0 157 157: Used 1 time : Rejected (252 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U699/buff0_reg_3 0 157 157: Used 1 time : Rejected (253 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U627/buff0_reg_4 0 157 157: Used 1 time : Rejected (244 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U693/buff0_reg_0 0 266 266: Used 1 time : Accepted (103 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U636/buff0_reg_2 0 266 266: Used 1 time : Accepted (147 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U678/buff0_reg_3 0 157 157: Used 1 time : Rejected (251 > 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U675/buff0_reg_5 0 157 157: Used 1 time : Rejected (250 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U693/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U693/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U693/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U693/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U636/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U636/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U636/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U636/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U636/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U660/buff0_reg_33 0 266 266: Used 1 time : Accepted (152 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U660/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U660/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U660/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U660/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U660/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U646/buff0_reg_0 0 172 172: Used 1 time : Accepted (208 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U646/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U646/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U646/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U646/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U646/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U647/buff0_reg_0 0 266 266: Used 1 time : Accepted (99 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U647/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U647/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U647/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U647/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U661/buff0_reg_0 0 157 157: Used 1 time : Rejected (247 > 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U653/buff0_reg_0 0 285 285: Used 1 time : Accepted (37 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U648/buff0_reg_4 0 266 266: Used 1 time : Accepted (149 < 220) uniquify 0 
 DSP resource Status: mul_16s_6ns_21_2_0_U625/buff0_reg_2 0 266 266: Used 1 time : Accepted (94 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U653/buff0_reg, operation Mode is (post resource management): (A2*(B:0x16))'.
DSP Report: register data_45_val_read_reg_1507925_reg is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U653/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U653/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U653/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U648/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U648/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U648/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U648/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U625/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U625/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U625/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U625/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U625/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U687/buff0_reg_34 0 266 266: Used 1 time : Accepted (101 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U687/buff0_reg, operation Mode is (post resource management): (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U687/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U687/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U687/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U687/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U688/buff0_reg_35 0 322 322: Used 1 time : Accepted (5 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U681/buff0_reg_36 0 173 173: Used 1 time : Accepted (185 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U682/buff0_reg_38 0 173 173: Used 1 time : Accepted (186 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U688/buff0_reg, operation Mode is (post resource management): (A2*(B:0x13))'.
DSP Report: register data_4_val_read_reg_1508367_reg is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U688/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U688/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U688/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U681/buff0_reg, operation Mode is (post resource management): (A2*(B:0xd))'.
DSP Report: register data_7_val_read_reg_1508333_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U681/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U681/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U681/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U682/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_11_val_read_reg_1508290_reg is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U682/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U682/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U682/buff0_reg.
 DSP resource Status: mul_16s_6ns_21_2_0_U641/buff0_reg_0 0 266 266: Used 1 time : Accepted (97 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U641/buff0_reg, operation Mode is (post resource management): (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U641/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U641/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U641/buff0_reg.
 DSP resource Status: mul_16s_5ns_21_2_0_U622/buff0_reg_0 0 188 188: Used 1 time : Accepted (180 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U626/buff0_reg_2 0 172 172: Used 1 time : Accepted (206 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U700/buff0_reg_4 0 172 172: Used 1 time : Accepted (211 < 220) uniquify 0 
 DSP resource Status: mul_16s_6s_21_2_0_U683/buff0_reg_5 0 282 282: Used 1 time : Accepted (43 < 220) uniquify 0 
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U622/buff0_reg, operation Mode is (post resource management): (A2*(B:0xb))'.
DSP Report: register data_27_val_read_reg_1508111_reg is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U622/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U622/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U622/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U626/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U626/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U626/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U626/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U700/buff0_reg, operation Mode is (post resource management): (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U700/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U700/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U700/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U700/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U683/buff0_reg, operation Mode is (post resource management): (A2*(B:0x3ffe9))'.
DSP Report: register data_22_val_read_reg_1508167_reg is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U683/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U683/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U683/buff0_reg.
 DSP resource Status: mul_16s_6s_21_2_0_U351/buff0_reg_39 0 266 266: Used 1 time : Accepted (143 < 220) uniquify 0 
 DSP resource Status: mul_16s_5ns_21_2_0_U353/buff0_reg_3a 0 157 157: Used 1 time : Rejected (243 > 220) uniquify 0 
DSP Report: Generating DSP mul_16s_6s_21_2_0_U351/buff0_reg, operation Mode is (post resource management): (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U351/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U351/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U351/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U351/buff0_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5   | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5   | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x1b))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x19))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x3ffe6))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7   | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9   | (A2*(B:0x17))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9   | (A2*(B:0x13))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9   | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9   | (A2*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9   | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11  | (A2*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB16  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB26  | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB27  | (A''*(B:0x3ffeb))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB24 | (A2*(B:0x16))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB32 | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:23 . Memory (MB): peak = 3227.895 ; gain = 1547.801 ; free physical = 90177 ; free virtual = 105030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:37 . Memory (MB): peak = 3268.234 ; gain = 1588.141 ; free physical = 89997 ; free virtual = 104879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:40 ; elapsed = 00:03:06 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89731 ; free virtual = 104776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:07 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89732 ; free virtual = 104777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:08 ; elapsed = 00:03:34 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89803 ; free virtual = 104847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:09 ; elapsed = 00:03:34 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89810 ; free virtual = 104854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:37 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89822 ; free virtual = 104867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:12 ; elapsed = 00:03:38 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89824 ; free virtual = 104869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/mult_3278_reg_1509526_pp0_iter3_reg_reg[15]     | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/add_ln58_6011_reg_1516419_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/add_ln58_6026_reg_1516424_pp0_iter4_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/add_ln58_5140_reg_1510143_pp0_iter3_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/add_ln58_7106_reg_1523003_pp0_iter5_reg_reg[15] | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/mult_2137_reg_1512934_pp0_iter3_reg_reg[12]     | 3      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520/mult_2037_reg_1512638_pp0_iter3_reg_reg[15]     | 4      | 16    | NO           | YES                | YES               | 16     | 0       | 
|myproject   | x_local_read_reg_3604_pp0_iter3_reg_reg[15]                                                                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | (A''*B)'    | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0 | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | (A''*B)'    | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0 | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                    | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0  | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+-------+
|      |Cell    |Count  |
+------+--------+-------+
|1     |BUFG    |      1|
|2     |CARRY4  |  38936|
|3     |DSP48E1 |    220|
|4     |LUT1    |  14406|
|5     |LUT2    |  72353|
|6     |LUT3    |  42404|
|7     |LUT4    |  42193|
|8     |LUT5    |   2145|
|9     |LUT6    |   3024|
|10    |SRL16E  |    125|
|11    |FDRE    | 146209|
|12    |IBUF    |    600|
|13    |OBUF    |     12|
+------+--------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 362628|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    874|
|3     |    mul_16s_5ns_21_2_0_U353                                                   |myproject_mul_16s_5ns_21_2_0_375                                           |     63|
|4     |    mul_16s_5s_21_2_0_U352                                                    |myproject_mul_16s_5s_21_2_0_376                                            |     76|
|5     |    mul_16s_6s_21_2_0_U351                                                    |myproject_mul_16s_6s_21_2_0_377                                            |      9|
|6     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_520 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s | 170082|
|7     |    mul_16s_6ns_21_2_0_U632                                                   |myproject_mul_16s_6ns_21_2_0_346                                           |      1|
|8     |    mul_16s_5ns_21_2_0_U642                                                   |myproject_mul_16s_5ns_21_2_0_299                                           |     35|
|9     |    mul_16s_5ns_21_2_0_U681                                                   |myproject_mul_16s_5ns_21_2_0_309                                           |     35|
|10    |    mul_16s_5ns_21_2_0_U682                                                   |myproject_mul_16s_5ns_21_2_0_310                                           |      1|
|11    |    mul_16s_5ns_21_2_0_U622                                                   |myproject_mul_16s_5ns_21_2_0_293                                           |     35|
|12    |    mul_16s_5ns_21_2_0_U623                                                   |myproject_mul_16s_5ns_21_2_0_294                                           |     21|
|13    |    mul_16s_5ns_21_2_0_U626                                                   |myproject_mul_16s_5ns_21_2_0_295                                           |     35|
|14    |    mul_16s_5ns_21_2_0_U627                                                   |myproject_mul_16s_5ns_21_2_0_296                                           |     37|
|15    |    mul_16s_5ns_21_2_0_U630                                                   |myproject_mul_16s_5ns_21_2_0_297                                           |     33|
|16    |    mul_16s_5ns_21_2_0_U634                                                   |myproject_mul_16s_5ns_21_2_0_298                                           |     33|
|17    |    mul_16s_5ns_21_2_0_U646                                                   |myproject_mul_16s_5ns_21_2_0_300                                           |     35|
|18    |    mul_16s_5ns_21_2_0_U661                                                   |myproject_mul_16s_5ns_21_2_0_301                                           |     33|
|19    |    mul_16s_5ns_21_2_0_U663                                                   |myproject_mul_16s_5ns_21_2_0_302                                           |     33|
|20    |    mul_16s_5ns_21_2_0_U669                                                   |myproject_mul_16s_5ns_21_2_0_303                                           |     35|
|21    |    mul_16s_5ns_21_2_0_U673                                                   |myproject_mul_16s_5ns_21_2_0_304                                           |     33|
|22    |    mul_16s_5ns_21_2_0_U675                                                   |myproject_mul_16s_5ns_21_2_0_305                                           |     33|
|23    |    mul_16s_5ns_21_2_0_U676                                                   |myproject_mul_16s_5ns_21_2_0_306                                           |     35|
|24    |    mul_16s_5ns_21_2_0_U677                                                   |myproject_mul_16s_5ns_21_2_0_307                                           |     35|
|25    |    mul_16s_5ns_21_2_0_U678                                                   |myproject_mul_16s_5ns_21_2_0_308                                           |     33|
|26    |    mul_16s_5ns_21_2_0_U697                                                   |myproject_mul_16s_5ns_21_2_0_311                                           |     37|
|27    |    mul_16s_5ns_21_2_0_U699                                                   |myproject_mul_16s_5ns_21_2_0_312                                           |     33|
|28    |    mul_16s_5ns_21_2_0_U700                                                   |myproject_mul_16s_5ns_21_2_0_313                                           |     21|
|29    |    mul_16s_5s_21_2_0_U620                                                    |myproject_mul_16s_5s_21_2_0_314                                            |     30|
|30    |    mul_16s_5s_21_2_0_U624                                                    |myproject_mul_16s_5s_21_2_0_315                                            |     52|
|31    |    mul_16s_5s_21_2_0_U628                                                    |myproject_mul_16s_5s_21_2_0_316                                            |     34|
|32    |    mul_16s_5s_21_2_0_U631                                                    |myproject_mul_16s_5s_21_2_0_317                                            |     52|
|33    |    mul_16s_5s_21_2_0_U639                                                    |myproject_mul_16s_5s_21_2_0_318                                            |     30|
|34    |    mul_16s_5s_21_2_0_U644                                                    |myproject_mul_16s_5s_21_2_0_319                                            |     56|
|35    |    mul_16s_5s_21_2_0_U645                                                    |myproject_mul_16s_5s_21_2_0_320                                            |     56|
|36    |    mul_16s_5s_21_2_0_U650                                                    |myproject_mul_16s_5s_21_2_0_321                                            |     30|
|37    |    mul_16s_5s_21_2_0_U655                                                    |myproject_mul_16s_5s_21_2_0_322                                            |     52|
|38    |    mul_16s_5s_21_2_0_U656                                                    |myproject_mul_16s_5s_21_2_0_323                                            |     30|
|39    |    mul_16s_5s_21_2_0_U657                                                    |myproject_mul_16s_5s_21_2_0_324                                            |     52|
|40    |    mul_16s_5s_21_2_0_U658                                                    |myproject_mul_16s_5s_21_2_0_325                                            |     56|
|41    |    mul_16s_5s_21_2_0_U659                                                    |myproject_mul_16s_5s_21_2_0_326                                            |     34|
|42    |    mul_16s_5s_21_2_0_U662                                                    |myproject_mul_16s_5s_21_2_0_327                                            |     30|
|43    |    mul_16s_5s_21_2_0_U664                                                    |myproject_mul_16s_5s_21_2_0_328                                            |     56|
|44    |    mul_16s_5s_21_2_0_U665                                                    |myproject_mul_16s_5s_21_2_0_329                                            |     56|
|45    |    mul_16s_5s_21_2_0_U666                                                    |myproject_mul_16s_5s_21_2_0_330                                            |     34|
|46    |    mul_16s_5s_21_2_0_U668                                                    |myproject_mul_16s_5s_21_2_0_331                                            |     30|
|47    |    mul_16s_5s_21_2_0_U670                                                    |myproject_mul_16s_5s_21_2_0_332                                            |     52|
|48    |    mul_16s_5s_21_2_0_U671                                                    |myproject_mul_16s_5s_21_2_0_333                                            |     56|
|49    |    mul_16s_5s_21_2_0_U672                                                    |myproject_mul_16s_5s_21_2_0_334                                            |     30|
|50    |    mul_16s_5s_21_2_0_U674                                                    |myproject_mul_16s_5s_21_2_0_335                                            |     52|
|51    |    mul_16s_5s_21_2_0_U680                                                    |myproject_mul_16s_5s_21_2_0_336                                            |     56|
|52    |    mul_16s_5s_21_2_0_U684                                                    |myproject_mul_16s_5s_21_2_0_337                                            |     52|
|53    |    mul_16s_5s_21_2_0_U685                                                    |myproject_mul_16s_5s_21_2_0_338                                            |     30|
|54    |    mul_16s_5s_21_2_0_U690                                                    |myproject_mul_16s_5s_21_2_0_339                                            |     52|
|55    |    mul_16s_5s_21_2_0_U691                                                    |myproject_mul_16s_5s_21_2_0_340                                            |     52|
|56    |    mul_16s_5s_21_2_0_U692                                                    |myproject_mul_16s_5s_21_2_0_341                                            |     30|
|57    |    mul_16s_5s_21_2_0_U694                                                    |myproject_mul_16s_5s_21_2_0_342                                            |     30|
|58    |    mul_16s_5s_21_2_0_U695                                                    |myproject_mul_16s_5s_21_2_0_343                                            |     30|
|59    |    mul_16s_5s_21_2_0_U698                                                    |myproject_mul_16s_5s_21_2_0_344                                            |     30|
|60    |    mul_16s_6ns_21_2_0_U625                                                   |myproject_mul_16s_6ns_21_2_0_345                                           |      2|
|61    |    mul_16s_6ns_21_2_0_U633                                                   |myproject_mul_16s_6ns_21_2_0_347                                           |      1|
|62    |    mul_16s_6ns_21_2_0_U635                                                   |myproject_mul_16s_6ns_21_2_0_348                                           |     21|
|63    |    mul_16s_6ns_21_2_0_U637                                                   |myproject_mul_16s_6ns_21_2_0_349                                           |     34|
|64    |    mul_16s_6ns_21_2_0_U638                                                   |myproject_mul_16s_6ns_21_2_0_350                                           |     21|
|65    |    mul_16s_6ns_21_2_0_U641                                                   |myproject_mul_16s_6ns_21_2_0_351                                           |     21|
|66    |    mul_16s_6ns_21_2_0_U643                                                   |myproject_mul_16s_6ns_21_2_0_352                                           |     41|
|67    |    mul_16s_6ns_21_2_0_U647                                                   |myproject_mul_16s_6ns_21_2_0_353                                           |     35|
|68    |    mul_16s_6ns_21_2_0_U652                                                   |myproject_mul_16s_6ns_21_2_0_354                                           |     21|
|69    |    mul_16s_6ns_21_2_0_U653                                                   |myproject_mul_16s_6ns_21_2_0_355                                           |     35|
|70    |    mul_16s_6ns_21_2_0_U654                                                   |myproject_mul_16s_6ns_21_2_0_356                                           |     21|
|71    |    mul_16s_6ns_21_2_0_U667                                                   |myproject_mul_16s_6ns_21_2_0_357                                           |      1|
|72    |    mul_16s_6ns_21_2_0_U687                                                   |myproject_mul_16s_6ns_21_2_0_358                                           |     35|
|73    |    mul_16s_6ns_21_2_0_U688                                                   |myproject_mul_16s_6ns_21_2_0_359                                           |     35|
|74    |    mul_16s_6ns_21_2_0_U689                                                   |myproject_mul_16s_6ns_21_2_0_360                                           |     35|
|75    |    mul_16s_6ns_21_2_0_U693                                                   |myproject_mul_16s_6ns_21_2_0_361                                           |     35|
|76    |    mul_16s_6ns_21_2_0_U696                                                   |myproject_mul_16s_6ns_21_2_0_362                                           |     21|
|77    |    mul_16s_6s_21_2_0_U621                                                    |myproject_mul_16s_6s_21_2_0_363                                            |     21|
|78    |    mul_16s_6s_21_2_0_U629                                                    |myproject_mul_16s_6s_21_2_0_364                                            |     21|
|79    |    mul_16s_6s_21_2_0_U636                                                    |myproject_mul_16s_6s_21_2_0_365                                            |     21|
|80    |    mul_16s_6s_21_2_0_U640                                                    |myproject_mul_16s_6s_21_2_0_366                                            |     35|
|81    |    mul_16s_6s_21_2_0_U648                                                    |myproject_mul_16s_6s_21_2_0_367                                            |     34|
|82    |    mul_16s_6s_21_2_0_U649                                                    |myproject_mul_16s_6s_21_2_0_368                                            |     21|
|83    |    mul_16s_6s_21_2_0_U651                                                    |myproject_mul_16s_6s_21_2_0_369                                            |     21|
|84    |    mul_16s_6s_21_2_0_U660                                                    |myproject_mul_16s_6s_21_2_0_370                                            |     21|
|85    |    mul_16s_6s_21_2_0_U679                                                    |myproject_mul_16s_6s_21_2_0_371                                            |     13|
|86    |    mul_16s_6s_21_2_0_U683                                                    |myproject_mul_16s_6s_21_2_0_372                                            |     35|
|87    |    mul_16s_6s_21_2_0_U686                                                    |myproject_mul_16s_6s_21_2_0_373                                            |     21|
|88    |    mul_16s_6s_21_2_0_U701                                                    |myproject_mul_16s_6s_21_2_0_374                                            |     35|
|89    |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  | 163308|
|90    |    mul_16s_5ns_21_2_0_U100                                                   |myproject_mul_16s_5ns_21_2_0                                               |     56|
|91    |    mul_16s_5ns_21_2_0_U101                                                   |myproject_mul_16s_5ns_21_2_0_25                                            |     56|
|92    |    mul_16s_5ns_21_2_0_U102                                                   |myproject_mul_16s_5ns_21_2_0_26                                            |     22|
|93    |    mul_16s_5ns_21_2_0_U109                                                   |myproject_mul_16s_5ns_21_2_0_27                                            |     37|
|94    |    mul_16s_5ns_21_2_0_U116                                                   |myproject_mul_16s_5ns_21_2_0_28                                            |     77|
|95    |    mul_16s_5ns_21_2_0_U121                                                   |myproject_mul_16s_5ns_21_2_0_29                                            |     55|
|96    |    mul_16s_5ns_21_2_0_U124                                                   |myproject_mul_16s_5ns_21_2_0_30                                            |     57|
|97    |    mul_16s_5ns_21_2_0_U125                                                   |myproject_mul_16s_5ns_21_2_0_31                                            |     22|
|98    |    mul_16s_5ns_21_2_0_U126                                                   |myproject_mul_16s_5ns_21_2_0_32                                            |     23|
|99    |    mul_16s_5ns_21_2_0_U127                                                   |myproject_mul_16s_5ns_21_2_0_33                                            |     58|
|100   |    mul_16s_5ns_21_2_0_U130                                                   |myproject_mul_16s_5ns_21_2_0_34                                            |     51|
|101   |    mul_16s_5ns_21_2_0_U131                                                   |myproject_mul_16s_5ns_21_2_0_35                                            |    112|
|102   |    mul_16s_5ns_21_2_0_U133                                                   |myproject_mul_16s_5ns_21_2_0_36                                            |     50|
|103   |    mul_16s_5ns_21_2_0_U134                                                   |myproject_mul_16s_5ns_21_2_0_37                                            |     49|
|104   |    mul_16s_5ns_21_2_0_U135                                                   |myproject_mul_16s_5ns_21_2_0_38                                            |     85|
|105   |    mul_16s_5ns_21_2_0_U145                                                   |myproject_mul_16s_5ns_21_2_0_39                                            |     49|
|106   |    mul_16s_5ns_21_2_0_U146                                                   |myproject_mul_16s_5ns_21_2_0_40                                            |    138|
|107   |    mul_16s_5ns_21_2_0_U149                                                   |myproject_mul_16s_5ns_21_2_0_41                                            |     21|
|108   |    mul_16s_5ns_21_2_0_U161                                                   |myproject_mul_16s_5ns_21_2_0_42                                            |     49|
|109   |    mul_16s_5ns_21_2_0_U162                                                   |myproject_mul_16s_5ns_21_2_0_43                                            |     51|
|110   |    mul_16s_5ns_21_2_0_U163                                                   |myproject_mul_16s_5ns_21_2_0_44                                            |     47|
|111   |    mul_16s_5ns_21_2_0_U166                                                   |myproject_mul_16s_5ns_21_2_0_45                                            |     49|
|112   |    mul_16s_5ns_21_2_0_U175                                                   |myproject_mul_16s_5ns_21_2_0_46                                            |     91|
|113   |    mul_16s_5ns_21_2_0_U176                                                   |myproject_mul_16s_5ns_21_2_0_47                                            |     70|
|114   |    mul_16s_5ns_21_2_0_U177                                                   |myproject_mul_16s_5ns_21_2_0_48                                            |     49|
|115   |    mul_16s_5ns_21_2_0_U186                                                   |myproject_mul_16s_5ns_21_2_0_49                                            |     49|
|116   |    mul_16s_5ns_21_2_0_U191                                                   |myproject_mul_16s_5ns_21_2_0_50                                            |     23|
|117   |    mul_16s_5ns_21_2_0_U195                                                   |myproject_mul_16s_5ns_21_2_0_51                                            |     47|
|118   |    mul_16s_5ns_21_2_0_U200                                                   |myproject_mul_16s_5ns_21_2_0_52                                            |     50|
|119   |    mul_16s_5ns_21_2_0_U204                                                   |myproject_mul_16s_5ns_21_2_0_53                                            |     50|
|120   |    mul_16s_5ns_21_2_0_U212                                                   |myproject_mul_16s_5ns_21_2_0_54                                            |     50|
|121   |    mul_16s_5ns_21_2_0_U214                                                   |myproject_mul_16s_5ns_21_2_0_55                                            |     48|
|122   |    mul_16s_5ns_21_2_0_U230                                                   |myproject_mul_16s_5ns_21_2_0_56                                            |     22|
|123   |    mul_16s_5ns_21_2_0_U234                                                   |myproject_mul_16s_5ns_21_2_0_57                                            |    136|
|124   |    mul_16s_5ns_21_2_0_U247                                                   |myproject_mul_16s_5ns_21_2_0_58                                            |      3|
|125   |    mul_16s_5ns_21_2_0_U254                                                   |myproject_mul_16s_5ns_21_2_0_59                                            |      2|
|126   |    mul_16s_5ns_21_2_0_U261                                                   |myproject_mul_16s_5ns_21_2_0_60                                            |     49|
|127   |    mul_16s_5ns_21_2_0_U264                                                   |myproject_mul_16s_5ns_21_2_0_61                                            |     37|
|128   |    mul_16s_5ns_21_2_0_U268                                                   |myproject_mul_16s_5ns_21_2_0_62                                            |     57|
|129   |    mul_16s_5ns_21_2_0_U272                                                   |myproject_mul_16s_5ns_21_2_0_63                                            |     35|
|130   |    mul_16s_5ns_21_2_0_U278                                                   |myproject_mul_16s_5ns_21_2_0_64                                            |      2|
|131   |    mul_16s_5ns_21_2_0_U280                                                   |myproject_mul_16s_5ns_21_2_0_65                                            |     49|
|132   |    mul_16s_5ns_21_2_0_U283                                                   |myproject_mul_16s_5ns_21_2_0_66                                            |     48|
|133   |    mul_16s_5ns_21_2_0_U284                                                   |myproject_mul_16s_5ns_21_2_0_67                                            |     48|
|134   |    mul_16s_5ns_21_2_0_U289                                                   |myproject_mul_16s_5ns_21_2_0_68                                            |     41|
|135   |    mul_16s_5ns_21_2_0_U291                                                   |myproject_mul_16s_5ns_21_2_0_69                                            |     49|
|136   |    mul_16s_5ns_21_2_0_U305                                                   |myproject_mul_16s_5ns_21_2_0_70                                            |    137|
|137   |    mul_16s_5ns_21_2_0_U306                                                   |myproject_mul_16s_5ns_21_2_0_71                                            |     47|
|138   |    mul_16s_5ns_21_2_0_U307                                                   |myproject_mul_16s_5ns_21_2_0_72                                            |     50|
|139   |    mul_16s_5ns_21_2_0_U41                                                    |myproject_mul_16s_5ns_21_2_0_73                                            |     51|
|140   |    mul_16s_5ns_21_2_0_U50                                                    |myproject_mul_16s_5ns_21_2_0_74                                            |    119|
|141   |    mul_16s_5ns_21_2_0_U55                                                    |myproject_mul_16s_5ns_21_2_0_75                                            |     85|
|142   |    mul_16s_5ns_21_2_0_U70                                                    |myproject_mul_16s_5ns_21_2_0_76                                            |     48|
|143   |    mul_16s_5ns_21_2_0_U73                                                    |myproject_mul_16s_5ns_21_2_0_77                                            |     49|
|144   |    mul_16s_5ns_21_2_0_U76                                                    |myproject_mul_16s_5ns_21_2_0_78                                            |     55|
|145   |    mul_16s_5ns_21_2_0_U83                                                    |myproject_mul_16s_5ns_21_2_0_79                                            |     48|
|146   |    mul_16s_5ns_21_2_0_U86                                                    |myproject_mul_16s_5ns_21_2_0_80                                            |     56|
|147   |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_81                                            |     17|
|148   |    mul_16s_5s_21_2_0_U105                                                    |myproject_mul_16s_5s_21_2_0                                                |     72|
|149   |    mul_16s_5s_21_2_0_U108                                                    |myproject_mul_16s_5s_21_2_0_82                                             |     72|
|150   |    mul_16s_5s_21_2_0_U110                                                    |myproject_mul_16s_5s_21_2_0_83                                             |     73|
|151   |    mul_16s_5s_21_2_0_U115                                                    |myproject_mul_16s_5s_21_2_0_84                                             |     49|
|152   |    mul_16s_5s_21_2_0_U118                                                    |myproject_mul_16s_5s_21_2_0_85                                             |     73|
|153   |    mul_16s_5s_21_2_0_U122                                                    |myproject_mul_16s_5s_21_2_0_86                                             |     73|
|154   |    mul_16s_5s_21_2_0_U138                                                    |myproject_mul_16s_5s_21_2_0_87                                             |     72|
|155   |    mul_16s_5s_21_2_0_U139                                                    |myproject_mul_16s_5s_21_2_0_88                                             |     57|
|156   |    mul_16s_5s_21_2_0_U140                                                    |myproject_mul_16s_5s_21_2_0_89                                             |     65|
|157   |    mul_16s_5s_21_2_0_U144                                                    |myproject_mul_16s_5s_21_2_0_90                                             |     72|
|158   |    mul_16s_5s_21_2_0_U148                                                    |myproject_mul_16s_5s_21_2_0_91                                             |     50|
|159   |    mul_16s_5s_21_2_0_U152                                                    |myproject_mul_16s_5s_21_2_0_92                                             |     72|
|160   |    mul_16s_5s_21_2_0_U154                                                    |myproject_mul_16s_5s_21_2_0_93                                             |     61|
|161   |    mul_16s_5s_21_2_0_U157                                                    |myproject_mul_16s_5s_21_2_0_94                                             |     73|
|162   |    mul_16s_5s_21_2_0_U164                                                    |myproject_mul_16s_5s_21_2_0_95                                             |     72|
|163   |    mul_16s_5s_21_2_0_U165                                                    |myproject_mul_16s_5s_21_2_0_96                                             |     57|
|164   |    mul_16s_5s_21_2_0_U172                                                    |myproject_mul_16s_5s_21_2_0_97                                             |     70|
|165   |    mul_16s_5s_21_2_0_U174                                                    |myproject_mul_16s_5s_21_2_0_98                                             |     73|
|166   |    mul_16s_5s_21_2_0_U183                                                    |myproject_mul_16s_5s_21_2_0_99                                             |     52|
|167   |    mul_16s_5s_21_2_0_U190                                                    |myproject_mul_16s_5s_21_2_0_100                                            |     53|
|168   |    mul_16s_5s_21_2_0_U194                                                    |myproject_mul_16s_5s_21_2_0_101                                            |     53|
|169   |    mul_16s_5s_21_2_0_U199                                                    |myproject_mul_16s_5s_21_2_0_102                                            |     73|
|170   |    mul_16s_5s_21_2_0_U202                                                    |myproject_mul_16s_5s_21_2_0_103                                            |     50|
|171   |    mul_16s_5s_21_2_0_U205                                                    |myproject_mul_16s_5s_21_2_0_104                                            |     48|
|172   |    mul_16s_5s_21_2_0_U206                                                    |myproject_mul_16s_5s_21_2_0_105                                            |     72|
|173   |    mul_16s_5s_21_2_0_U208                                                    |myproject_mul_16s_5s_21_2_0_106                                            |     72|
|174   |    mul_16s_5s_21_2_0_U211                                                    |myproject_mul_16s_5s_21_2_0_107                                            |     49|
|175   |    mul_16s_5s_21_2_0_U220                                                    |myproject_mul_16s_5s_21_2_0_108                                            |     72|
|176   |    mul_16s_5s_21_2_0_U226                                                    |myproject_mul_16s_5s_21_2_0_109                                            |     68|
|177   |    mul_16s_5s_21_2_0_U227                                                    |myproject_mul_16s_5s_21_2_0_110                                            |     73|
|178   |    mul_16s_5s_21_2_0_U232                                                    |myproject_mul_16s_5s_21_2_0_111                                            |     73|
|179   |    mul_16s_5s_21_2_0_U239                                                    |myproject_mul_16s_5s_21_2_0_112                                            |     73|
|180   |    mul_16s_5s_21_2_0_U240                                                    |myproject_mul_16s_5s_21_2_0_113                                            |     73|
|181   |    mul_16s_5s_21_2_0_U243                                                    |myproject_mul_16s_5s_21_2_0_114                                            |     73|
|182   |    mul_16s_5s_21_2_0_U244                                                    |myproject_mul_16s_5s_21_2_0_115                                            |     72|
|183   |    mul_16s_5s_21_2_0_U249                                                    |myproject_mul_16s_5s_21_2_0_116                                            |     49|
|184   |    mul_16s_5s_21_2_0_U253                                                    |myproject_mul_16s_5s_21_2_0_117                                            |     70|
|185   |    mul_16s_5s_21_2_0_U257                                                    |myproject_mul_16s_5s_21_2_0_118                                            |     70|
|186   |    mul_16s_5s_21_2_0_U258                                                    |myproject_mul_16s_5s_21_2_0_119                                            |     53|
|187   |    mul_16s_5s_21_2_0_U262                                                    |myproject_mul_16s_5s_21_2_0_120                                            |     72|
|188   |    mul_16s_5s_21_2_0_U266                                                    |myproject_mul_16s_5s_21_2_0_121                                            |     72|
|189   |    mul_16s_5s_21_2_0_U269                                                    |myproject_mul_16s_5s_21_2_0_122                                            |     73|
|190   |    mul_16s_5s_21_2_0_U271                                                    |myproject_mul_16s_5s_21_2_0_123                                            |     49|
|191   |    mul_16s_5s_21_2_0_U286                                                    |myproject_mul_16s_5s_21_2_0_124                                            |     59|
|192   |    mul_16s_5s_21_2_0_U288                                                    |myproject_mul_16s_5s_21_2_0_125                                            |     73|
|193   |    mul_16s_5s_21_2_0_U292                                                    |myproject_mul_16s_5s_21_2_0_126                                            |     53|
|194   |    mul_16s_5s_21_2_0_U293                                                    |myproject_mul_16s_5s_21_2_0_127                                            |     62|
|195   |    mul_16s_5s_21_2_0_U296                                                    |myproject_mul_16s_5s_21_2_0_128                                            |     72|
|196   |    mul_16s_5s_21_2_0_U298                                                    |myproject_mul_16s_5s_21_2_0_129                                            |     56|
|197   |    mul_16s_5s_21_2_0_U299                                                    |myproject_mul_16s_5s_21_2_0_130                                            |     47|
|198   |    mul_16s_5s_21_2_0_U300                                                    |myproject_mul_16s_5s_21_2_0_131                                            |     50|
|199   |    mul_16s_5s_21_2_0_U308                                                    |myproject_mul_16s_5s_21_2_0_132                                            |     73|
|200   |    mul_16s_5s_21_2_0_U309                                                    |myproject_mul_16s_5s_21_2_0_133                                            |     47|
|201   |    mul_16s_5s_21_2_0_U310                                                    |myproject_mul_16s_5s_21_2_0_134                                            |     71|
|202   |    mul_16s_5s_21_2_0_U40                                                     |myproject_mul_16s_5s_21_2_0_135                                            |     51|
|203   |    mul_16s_5s_21_2_0_U42                                                     |myproject_mul_16s_5s_21_2_0_136                                            |     72|
|204   |    mul_16s_5s_21_2_0_U48                                                     |myproject_mul_16s_5s_21_2_0_137                                            |     49|
|205   |    mul_16s_5s_21_2_0_U54                                                     |myproject_mul_16s_5s_21_2_0_138                                            |     73|
|206   |    mul_16s_5s_21_2_0_U56                                                     |myproject_mul_16s_5s_21_2_0_139                                            |     72|
|207   |    mul_16s_5s_21_2_0_U57                                                     |myproject_mul_16s_5s_21_2_0_140                                            |     72|
|208   |    mul_16s_5s_21_2_0_U63                                                     |myproject_mul_16s_5s_21_2_0_141                                            |     72|
|209   |    mul_16s_5s_21_2_0_U64                                                     |myproject_mul_16s_5s_21_2_0_142                                            |     50|
|210   |    mul_16s_5s_21_2_0_U65                                                     |myproject_mul_16s_5s_21_2_0_143                                            |     73|
|211   |    mul_16s_5s_21_2_0_U72                                                     |myproject_mul_16s_5s_21_2_0_144                                            |     72|
|212   |    mul_16s_5s_21_2_0_U75                                                     |myproject_mul_16s_5s_21_2_0_145                                            |     55|
|213   |    mul_16s_5s_21_2_0_U81                                                     |myproject_mul_16s_5s_21_2_0_146                                            |     57|
|214   |    mul_16s_5s_21_2_0_U96                                                     |myproject_mul_16s_5s_21_2_0_147                                            |     72|
|215   |    mul_16s_6ns_21_2_0_U107                                                   |myproject_mul_16s_6ns_21_2_0                                               |     23|
|216   |    mul_16s_6ns_21_2_0_U114                                                   |myproject_mul_16s_6ns_21_2_0_148                                           |     51|
|217   |    mul_16s_6ns_21_2_0_U117                                                   |myproject_mul_16s_6ns_21_2_0_149                                           |     51|
|218   |    mul_16s_6ns_21_2_0_U119                                                   |myproject_mul_16s_6ns_21_2_0_150                                           |     57|
|219   |    mul_16s_6ns_21_2_0_U136                                                   |myproject_mul_16s_6ns_21_2_0_151                                           |     37|
|220   |    mul_16s_6ns_21_2_0_U142                                                   |myproject_mul_16s_6ns_21_2_0_152                                           |     36|
|221   |    mul_16s_6ns_21_2_0_U150                                                   |myproject_mul_16s_6ns_21_2_0_153                                           |     21|
|222   |    mul_16s_6ns_21_2_0_U151                                                   |myproject_mul_16s_6ns_21_2_0_154                                           |     21|
|223   |    mul_16s_6ns_21_2_0_U155                                                   |myproject_mul_16s_6ns_21_2_0_155                                           |     24|
|224   |    mul_16s_6ns_21_2_0_U156                                                   |myproject_mul_16s_6ns_21_2_0_156                                           |     23|
|225   |    mul_16s_6ns_21_2_0_U167                                                   |myproject_mul_16s_6ns_21_2_0_157                                           |     43|
|226   |    mul_16s_6ns_21_2_0_U168                                                   |myproject_mul_16s_6ns_21_2_0_158                                           |     37|
|227   |    mul_16s_6ns_21_2_0_U169                                                   |myproject_mul_16s_6ns_21_2_0_159                                           |     44|
|228   |    mul_16s_6ns_21_2_0_U171                                                   |myproject_mul_16s_6ns_21_2_0_160                                           |     22|
|229   |    mul_16s_6ns_21_2_0_U173                                                   |myproject_mul_16s_6ns_21_2_0_161                                           |     44|
|230   |    mul_16s_6ns_21_2_0_U178                                                   |myproject_mul_16s_6ns_21_2_0_162                                           |     57|
|231   |    mul_16s_6ns_21_2_0_U179                                                   |myproject_mul_16s_6ns_21_2_0_163                                           |     37|
|232   |    mul_16s_6ns_21_2_0_U185                                                   |myproject_mul_16s_6ns_21_2_0_164                                           |     21|
|233   |    mul_16s_6ns_21_2_0_U187                                                   |myproject_mul_16s_6ns_21_2_0_165                                           |     37|
|234   |    mul_16s_6ns_21_2_0_U188                                                   |myproject_mul_16s_6ns_21_2_0_166                                           |     37|
|235   |    mul_16s_6ns_21_2_0_U189                                                   |myproject_mul_16s_6ns_21_2_0_167                                           |     37|
|236   |    mul_16s_6ns_21_2_0_U193                                                   |myproject_mul_16s_6ns_21_2_0_168                                           |     23|
|237   |    mul_16s_6ns_21_2_0_U197                                                   |myproject_mul_16s_6ns_21_2_0_169                                           |     37|
|238   |    mul_16s_6ns_21_2_0_U198                                                   |myproject_mul_16s_6ns_21_2_0_170                                           |     43|
|239   |    mul_16s_6ns_21_2_0_U201                                                   |myproject_mul_16s_6ns_21_2_0_171                                           |     23|
|240   |    mul_16s_6ns_21_2_0_U203                                                   |myproject_mul_16s_6ns_21_2_0_172                                           |      4|
|241   |    mul_16s_6ns_21_2_0_U210                                                   |myproject_mul_16s_6ns_21_2_0_173                                           |     22|
|242   |    mul_16s_6ns_21_2_0_U213                                                   |myproject_mul_16s_6ns_21_2_0_174                                           |     23|
|243   |    mul_16s_6ns_21_2_0_U217                                                   |myproject_mul_16s_6ns_21_2_0_175                                           |     37|
|244   |    mul_16s_6ns_21_2_0_U221                                                   |myproject_mul_16s_6ns_21_2_0_176                                           |     22|
|245   |    mul_16s_6ns_21_2_0_U222                                                   |myproject_mul_16s_6ns_21_2_0_177                                           |     22|
|246   |    mul_16s_6ns_21_2_0_U228                                                   |myproject_mul_16s_6ns_21_2_0_178                                           |     23|
|247   |    mul_16s_6ns_21_2_0_U233                                                   |myproject_mul_16s_6ns_21_2_0_179                                           |     22|
|248   |    mul_16s_6ns_21_2_0_U235                                                   |myproject_mul_16s_6ns_21_2_0_180                                           |     58|
|249   |    mul_16s_6ns_21_2_0_U242                                                   |myproject_mul_16s_6ns_21_2_0_181                                           |     37|
|250   |    mul_16s_6ns_21_2_0_U245                                                   |myproject_mul_16s_6ns_21_2_0_182                                           |     92|
|251   |    mul_16s_6ns_21_2_0_U251                                                   |myproject_mul_16s_6ns_21_2_0_183                                           |     21|
|252   |    mul_16s_6ns_21_2_0_U255                                                   |myproject_mul_16s_6ns_21_2_0_184                                           |     37|
|253   |    mul_16s_6ns_21_2_0_U270                                                   |myproject_mul_16s_6ns_21_2_0_185                                           |     22|
|254   |    mul_16s_6ns_21_2_0_U277                                                   |myproject_mul_16s_6ns_21_2_0_186                                           |     37|
|255   |    mul_16s_6ns_21_2_0_U281                                                   |myproject_mul_16s_6ns_21_2_0_187                                           |     37|
|256   |    mul_16s_6ns_21_2_0_U285                                                   |myproject_mul_16s_6ns_21_2_0_188                                           |     51|
|257   |    mul_16s_6ns_21_2_0_U287                                                   |myproject_mul_16s_6ns_21_2_0_189                                           |     37|
|258   |    mul_16s_6ns_21_2_0_U290                                                   |myproject_mul_16s_6ns_21_2_0_190                                           |     51|
|259   |    mul_16s_6ns_21_2_0_U294                                                   |myproject_mul_16s_6ns_21_2_0_191                                           |     37|
|260   |    mul_16s_6ns_21_2_0_U295                                                   |myproject_mul_16s_6ns_21_2_0_192                                           |     43|
|261   |    mul_16s_6ns_21_2_0_U302                                                   |myproject_mul_16s_6ns_21_2_0_193                                           |     57|
|262   |    mul_16s_6ns_21_2_0_U303                                                   |myproject_mul_16s_6ns_21_2_0_194                                           |     37|
|263   |    mul_16s_6ns_21_2_0_U304                                                   |myproject_mul_16s_6ns_21_2_0_195                                           |     23|
|264   |    mul_16s_6ns_21_2_0_U44                                                    |myproject_mul_16s_6ns_21_2_0_196                                           |     51|
|265   |    mul_16s_6ns_21_2_0_U46                                                    |myproject_mul_16s_6ns_21_2_0_197                                           |     51|
|266   |    mul_16s_6ns_21_2_0_U47                                                    |myproject_mul_16s_6ns_21_2_0_198                                           |      3|
|267   |    mul_16s_6ns_21_2_0_U49                                                    |myproject_mul_16s_6ns_21_2_0_199                                           |     51|
|268   |    mul_16s_6ns_21_2_0_U52                                                    |myproject_mul_16s_6ns_21_2_0_200                                           |     23|
|269   |    mul_16s_6ns_21_2_0_U53                                                    |myproject_mul_16s_6ns_21_2_0_201                                           |     51|
|270   |    mul_16s_6ns_21_2_0_U59                                                    |myproject_mul_16s_6ns_21_2_0_202                                           |     23|
|271   |    mul_16s_6ns_21_2_0_U61                                                    |myproject_mul_16s_6ns_21_2_0_203                                           |     44|
|272   |    mul_16s_6ns_21_2_0_U62                                                    |myproject_mul_16s_6ns_21_2_0_204                                           |      2|
|273   |    mul_16s_6ns_21_2_0_U67                                                    |myproject_mul_16s_6ns_21_2_0_205                                           |     23|
|274   |    mul_16s_6ns_21_2_0_U69                                                    |myproject_mul_16s_6ns_21_2_0_206                                           |     35|
|275   |    mul_16s_6ns_21_2_0_U71                                                    |myproject_mul_16s_6ns_21_2_0_207                                           |     36|
|276   |    mul_16s_6ns_21_2_0_U78                                                    |myproject_mul_16s_6ns_21_2_0_208                                           |     37|
|277   |    mul_16s_6ns_21_2_0_U84                                                    |myproject_mul_16s_6ns_21_2_0_209                                           |     56|
|278   |    mul_16s_6ns_21_2_0_U87                                                    |myproject_mul_16s_6ns_21_2_0_210                                           |     22|
|279   |    mul_16s_6ns_21_2_0_U89                                                    |myproject_mul_16s_6ns_21_2_0_211                                           |     35|
|280   |    mul_16s_6ns_21_2_0_U90                                                    |myproject_mul_16s_6ns_21_2_0_212                                           |     37|
|281   |    mul_16s_6ns_21_2_0_U92                                                    |myproject_mul_16s_6ns_21_2_0_213                                           |     22|
|282   |    mul_16s_6ns_21_2_0_U93                                                    |myproject_mul_16s_6ns_21_2_0_214                                           |     23|
|283   |    mul_16s_6ns_21_2_0_U94                                                    |myproject_mul_16s_6ns_21_2_0_215                                           |     77|
|284   |    mul_16s_6ns_21_2_0_U97                                                    |myproject_mul_16s_6ns_21_2_0_216                                           |     57|
|285   |    mul_16s_6ns_21_2_0_U99                                                    |myproject_mul_16s_6ns_21_2_0_217                                           |     51|
|286   |    mul_16s_6s_21_2_0_U103                                                    |myproject_mul_16s_6s_21_2_0                                                |     37|
|287   |    mul_16s_6s_21_2_0_U104                                                    |myproject_mul_16s_6s_21_2_0_218                                            |     58|
|288   |    mul_16s_6s_21_2_0_U106                                                    |myproject_mul_16s_6s_21_2_0_219                                            |     37|
|289   |    mul_16s_6s_21_2_0_U111                                                    |myproject_mul_16s_6s_21_2_0_220                                            |     22|
|290   |    mul_16s_6s_21_2_0_U112                                                    |myproject_mul_16s_6s_21_2_0_221                                            |     23|
|291   |    mul_16s_6s_21_2_0_U113                                                    |myproject_mul_16s_6s_21_2_0_222                                            |     36|
|292   |    mul_16s_6s_21_2_0_U120                                                    |myproject_mul_16s_6s_21_2_0_223                                            |     37|
|293   |    mul_16s_6s_21_2_0_U123                                                    |myproject_mul_16s_6s_21_2_0_224                                            |     21|
|294   |    mul_16s_6s_21_2_0_U128                                                    |myproject_mul_16s_6s_21_2_0_225                                            |     43|
|295   |    mul_16s_6s_21_2_0_U129                                                    |myproject_mul_16s_6s_21_2_0_226                                            |     23|
|296   |    mul_16s_6s_21_2_0_U132                                                    |myproject_mul_16s_6s_21_2_0_227                                            |     21|
|297   |    mul_16s_6s_21_2_0_U137                                                    |myproject_mul_16s_6s_21_2_0_228                                            |     23|
|298   |    mul_16s_6s_21_2_0_U141                                                    |myproject_mul_16s_6s_21_2_0_229                                            |     23|
|299   |    mul_16s_6s_21_2_0_U143                                                    |myproject_mul_16s_6s_21_2_0_230                                            |     37|
|300   |    mul_16s_6s_21_2_0_U147                                                    |myproject_mul_16s_6s_21_2_0_231                                            |     22|
|301   |    mul_16s_6s_21_2_0_U153                                                    |myproject_mul_16s_6s_21_2_0_232                                            |     23|
|302   |    mul_16s_6s_21_2_0_U158                                                    |myproject_mul_16s_6s_21_2_0_233                                            |     44|
|303   |    mul_16s_6s_21_2_0_U159                                                    |myproject_mul_16s_6s_21_2_0_234                                            |     38|
|304   |    mul_16s_6s_21_2_0_U160                                                    |myproject_mul_16s_6s_21_2_0_235                                            |     23|
|305   |    mul_16s_6s_21_2_0_U170                                                    |myproject_mul_16s_6s_21_2_0_236                                            |     23|
|306   |    mul_16s_6s_21_2_0_U180                                                    |myproject_mul_16s_6s_21_2_0_237                                            |     22|
|307   |    mul_16s_6s_21_2_0_U181                                                    |myproject_mul_16s_6s_21_2_0_238                                            |     36|
|308   |    mul_16s_6s_21_2_0_U182                                                    |myproject_mul_16s_6s_21_2_0_239                                            |     37|
|309   |    mul_16s_6s_21_2_0_U184                                                    |myproject_mul_16s_6s_21_2_0_240                                            |     37|
|310   |    mul_16s_6s_21_2_0_U192                                                    |myproject_mul_16s_6s_21_2_0_241                                            |     57|
|311   |    mul_16s_6s_21_2_0_U196                                                    |myproject_mul_16s_6s_21_2_0_242                                            |     37|
|312   |    mul_16s_6s_21_2_0_U207                                                    |myproject_mul_16s_6s_21_2_0_243                                            |     51|
|313   |    mul_16s_6s_21_2_0_U209                                                    |myproject_mul_16s_6s_21_2_0_244                                            |     21|
|314   |    mul_16s_6s_21_2_0_U215                                                    |myproject_mul_16s_6s_21_2_0_245                                            |     76|
|315   |    mul_16s_6s_21_2_0_U216                                                    |myproject_mul_16s_6s_21_2_0_246                                            |     36|
|316   |    mul_16s_6s_21_2_0_U218                                                    |myproject_mul_16s_6s_21_2_0_247                                            |     37|
|317   |    mul_16s_6s_21_2_0_U219                                                    |myproject_mul_16s_6s_21_2_0_248                                            |     22|
|318   |    mul_16s_6s_21_2_0_U223                                                    |myproject_mul_16s_6s_21_2_0_249                                            |     57|
|319   |    mul_16s_6s_21_2_0_U224                                                    |myproject_mul_16s_6s_21_2_0_250                                            |     70|
|320   |    mul_16s_6s_21_2_0_U225                                                    |myproject_mul_16s_6s_21_2_0_251                                            |     51|
|321   |    mul_16s_6s_21_2_0_U229                                                    |myproject_mul_16s_6s_21_2_0_252                                            |     36|
|322   |    mul_16s_6s_21_2_0_U231                                                    |myproject_mul_16s_6s_21_2_0_253                                            |     24|
|323   |    mul_16s_6s_21_2_0_U236                                                    |myproject_mul_16s_6s_21_2_0_254                                            |     23|
|324   |    mul_16s_6s_21_2_0_U237                                                    |myproject_mul_16s_6s_21_2_0_255                                            |     37|
|325   |    mul_16s_6s_21_2_0_U238                                                    |myproject_mul_16s_6s_21_2_0_256                                            |     37|
|326   |    mul_16s_6s_21_2_0_U241                                                    |myproject_mul_16s_6s_21_2_0_257                                            |     23|
|327   |    mul_16s_6s_21_2_0_U246                                                    |myproject_mul_16s_6s_21_2_0_258                                            |     23|
|328   |    mul_16s_6s_21_2_0_U248                                                    |myproject_mul_16s_6s_21_2_0_259                                            |     23|
|329   |    mul_16s_6s_21_2_0_U250                                                    |myproject_mul_16s_6s_21_2_0_260                                            |      4|
|330   |    mul_16s_6s_21_2_0_U252                                                    |myproject_mul_16s_6s_21_2_0_261                                            |     37|
|331   |    mul_16s_6s_21_2_0_U256                                                    |myproject_mul_16s_6s_21_2_0_262                                            |     51|
|332   |    mul_16s_6s_21_2_0_U259                                                    |myproject_mul_16s_6s_21_2_0_263                                            |     44|
|333   |    mul_16s_6s_21_2_0_U260                                                    |myproject_mul_16s_6s_21_2_0_264                                            |     43|
|334   |    mul_16s_6s_21_2_0_U263                                                    |myproject_mul_16s_6s_21_2_0_265                                            |     51|
|335   |    mul_16s_6s_21_2_0_U265                                                    |myproject_mul_16s_6s_21_2_0_266                                            |     37|
|336   |    mul_16s_6s_21_2_0_U267                                                    |myproject_mul_16s_6s_21_2_0_267                                            |     69|
|337   |    mul_16s_6s_21_2_0_U273                                                    |myproject_mul_16s_6s_21_2_0_268                                            |      4|
|338   |    mul_16s_6s_21_2_0_U274                                                    |myproject_mul_16s_6s_21_2_0_269                                            |     23|
|339   |    mul_16s_6s_21_2_0_U275                                                    |myproject_mul_16s_6s_21_2_0_270                                            |     71|
|340   |    mul_16s_6s_21_2_0_U276                                                    |myproject_mul_16s_6s_21_2_0_271                                            |     51|
|341   |    mul_16s_6s_21_2_0_U279                                                    |myproject_mul_16s_6s_21_2_0_272                                            |     37|
|342   |    mul_16s_6s_21_2_0_U282                                                    |myproject_mul_16s_6s_21_2_0_273                                            |     44|
|343   |    mul_16s_6s_21_2_0_U297                                                    |myproject_mul_16s_6s_21_2_0_274                                            |     36|
|344   |    mul_16s_6s_21_2_0_U301                                                    |myproject_mul_16s_6s_21_2_0_275                                            |     42|
|345   |    mul_16s_6s_21_2_0_U311                                                    |myproject_mul_16s_6s_21_2_0_276                                            |     34|
|346   |    mul_16s_6s_21_2_0_U43                                                     |myproject_mul_16s_6s_21_2_0_277                                            |     36|
|347   |    mul_16s_6s_21_2_0_U45                                                     |myproject_mul_16s_6s_21_2_0_278                                            |     42|
|348   |    mul_16s_6s_21_2_0_U51                                                     |myproject_mul_16s_6s_21_2_0_279                                            |     23|
|349   |    mul_16s_6s_21_2_0_U58                                                     |myproject_mul_16s_6s_21_2_0_280                                            |     36|
|350   |    mul_16s_6s_21_2_0_U60                                                     |myproject_mul_16s_6s_21_2_0_281                                            |     23|
|351   |    mul_16s_6s_21_2_0_U66                                                     |myproject_mul_16s_6s_21_2_0_282                                            |     63|
|352   |    mul_16s_6s_21_2_0_U68                                                     |myproject_mul_16s_6s_21_2_0_283                                            |     63|
|353   |    mul_16s_6s_21_2_0_U74                                                     |myproject_mul_16s_6s_21_2_0_284                                            |     37|
|354   |    mul_16s_6s_21_2_0_U77                                                     |myproject_mul_16s_6s_21_2_0_285                                            |     36|
|355   |    mul_16s_6s_21_2_0_U79                                                     |myproject_mul_16s_6s_21_2_0_286                                            |     58|
|356   |    mul_16s_6s_21_2_0_U80                                                     |myproject_mul_16s_6s_21_2_0_287                                            |     37|
|357   |    mul_16s_6s_21_2_0_U82                                                     |myproject_mul_16s_6s_21_2_0_288                                            |     23|
|358   |    mul_16s_6s_21_2_0_U85                                                     |myproject_mul_16s_6s_21_2_0_289                                            |     23|
|359   |    mul_16s_6s_21_2_0_U88                                                     |myproject_mul_16s_6s_21_2_0_290                                            |     70|
|360   |    mul_16s_6s_21_2_0_U91                                                     |myproject_mul_16s_6s_21_2_0_291                                            |     24|
|361   |    mul_16s_6s_21_2_0_U98                                                     |myproject_mul_16s_6s_21_2_0_292                                            |     22|
|362   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_696 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  12089|
|363   |    mul_8ns_5ns_12_1_0_U871                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     18|
|364   |    mul_8ns_5ns_12_1_0_U875                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     18|
|365   |    mul_8ns_5ns_12_1_0_U878                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     18|
|366   |    mul_8ns_5ns_12_1_0_U882                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     15|
|367   |    mul_8ns_5ns_12_1_0_U884                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     15|
|368   |    mul_8ns_5ns_12_1_0_U885                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     15|
|369   |    mul_8ns_5ns_12_1_0_U887                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     15|
|370   |    mul_8ns_5ns_12_1_0_U894                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     18|
|371   |    mul_8ns_5s_13_1_0_U870                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|372   |    mul_8ns_5s_13_1_0_U873                                                    |myproject_mul_8ns_5s_13_1_0_8                                              |     30|
|373   |    mul_8ns_5s_13_1_0_U876                                                    |myproject_mul_8ns_5s_13_1_0_9                                              |     30|
|374   |    mul_8ns_5s_13_1_0_U879                                                    |myproject_mul_8ns_5s_13_1_0_10                                             |     30|
|375   |    mul_8ns_5s_13_1_0_U880                                                    |myproject_mul_8ns_5s_13_1_0_11                                             |     30|
|376   |    mul_8ns_5s_13_1_0_U881                                                    |myproject_mul_8ns_5s_13_1_0_12                                             |     30|
|377   |    mul_8ns_5s_13_1_0_U883                                                    |myproject_mul_8ns_5s_13_1_0_13                                             |     30|
|378   |    mul_8ns_5s_13_1_0_U890                                                    |myproject_mul_8ns_5s_13_1_0_14                                             |     30|
|379   |    mul_8ns_5s_13_1_0_U895                                                    |myproject_mul_8ns_5s_13_1_0_15                                             |     30|
|380   |    mul_8ns_5s_13_1_0_U896                                                    |myproject_mul_8ns_5s_13_1_0_16                                             |     30|
|381   |    mul_8ns_6ns_13_1_0_U872                                                   |myproject_mul_8ns_6ns_13_1_0_17                                            |     18|
|382   |    mul_8ns_6ns_13_1_0_U874                                                   |myproject_mul_8ns_6ns_13_1_0_18                                            |     13|
|383   |    mul_8ns_6ns_13_1_0_U877                                                   |myproject_mul_8ns_6ns_13_1_0_19                                            |     18|
|384   |    mul_8ns_6ns_13_1_0_U886                                                   |myproject_mul_8ns_6ns_13_1_0_20                                            |     18|
|385   |    mul_8ns_6ns_13_1_0_U889                                                   |myproject_mul_8ns_6ns_13_1_0_21                                            |     33|
|386   |    mul_8ns_6ns_13_1_0_U891                                                   |myproject_mul_8ns_6ns_13_1_0_22                                            |     12|
|387   |    mul_8ns_6ns_13_1_0_U892                                                   |myproject_mul_8ns_6ns_13_1_0_23                                            |     23|
|388   |    mul_8ns_6ns_13_1_0_U893                                                   |myproject_mul_8ns_6ns_13_1_0_24                                            |     23|
|389   |    mul_8ns_6s_14_1_0_U888                                                    |myproject_mul_8ns_6s_14_1_0                                                |     38|
|390   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_750 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    547|
|391   |    mul_8ns_6ns_13_1_0_U947                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     23|
|392   |    mul_8ns_6ns_13_1_0_U948                                                   |myproject_mul_8ns_6ns_13_1_0_0                                             |     19|
|393   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   5762|
|394   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_368     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    549|
|395   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_656     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   1728|
|396   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_736     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    469|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:12 ; elapsed = 00:03:38 . Memory (MB): peak = 3467.820 ; gain = 1787.727 ; free physical = 89824 ; free virtual = 104869
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:15 ; elapsed = 00:03:40 . Memory (MB): peak = 3471.730 ; gain = 1791.637 ; free physical = 95913 ; free virtual = 110958
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:40 . Memory (MB): peak = 3471.730 ; gain = 1791.637 ; free physical = 95952 ; free virtual = 110956
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3471.730 ; gain = 0.000 ; free physical = 95998 ; free virtual = 111002
INFO: [Netlist 29-17] Analyzing 39156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3620.945 ; gain = 0.000 ; free physical = 95941 ; free virtual = 110945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ba342f63
INFO: [Common 17-83] Releasing license: Synthesis
269 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:28 . Memory (MB): peak = 3620.945 ; gain = 1946.859 ; free physical = 95943 ; free virtual = 110947
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8667.644; main = 2859.365; forked = 6309.074
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17209.723; main = 3620.949; forked = 13741.898
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:45:15 2026...
