

================================================================
== Vitis HLS Report for 'hwmm_layer4'
================================================================
* Date:           Mon Nov 18 06:18:33 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.138 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln75 = br void %.split" [nn.cpp:75]   --->   Operation 19 'br' 'br_ln75' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln75, void, i4 0, void" [nn.cpp:75]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:75]   --->   Operation 22 'specloopname' 'specloopname_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:79]   --->   Operation 23 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.57>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln79, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i6 0, void %.split" [nn.cpp:79]   --->   Operation 24 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sum_V_8 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 25 'phi' 'sum_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [nn.cpp:79]   --->   Operation 27 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [nn.cpp:79]   --->   Operation 29 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.88ns)   --->   "%add_ln79 = add i6 %k, i6 2" [nn.cpp:79]   --->   Operation 30 'add' 'add_ln79' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i6 %k"   --->   Operation 31 'trunc' 'trunc_ln1118' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118, i3 0"   --->   Operation 32 'bitconcatenate' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k, i1 0"   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i7 %tmp_1"   --->   Operation 34 'zext' 'zext_ln1118' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118 = add i8 %tmp_cast, i8 %zext_ln1118"   --->   Operation 35 'add' 'add_ln1118' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i4 %j"   --->   Operation 36 'zext' 'zext_ln1118_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_1 = add i8 %add_ln1118, i8 %zext_ln1118_1"   --->   Operation 37 'add' 'add_ln1118_1' <Predicate = (!tmp)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %add_ln1118_1"   --->   Operation 38 'zext' 'zext_ln1118_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_2"   --->   Operation 39 'getelementptr' 'weights_layer4_weights_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr"   --->   Operation 40 'load' 'weights_layer4_weights_V_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 4 <SV = 3> <Delay = 2.57>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%k_cast5 = zext i6 %k" [nn.cpp:79]   --->   Operation 41 'zext' 'k_cast5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_27 = trunc i6 %k" [nn.cpp:79]   --->   Operation 42 'trunc' 'empty_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %k_cast5"   --->   Operation 43 'getelementptr' 'input_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (0.79ns)   --->   "%r_V = load i4 %input_0_addr"   --->   Operation 44 'load' 'r_V' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 45 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load = load i8 %weights_layer4_weights_V_addr"   --->   Operation 45 'load' 'weights_layer4_weights_V_load' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln79 = or i4 %empty_27, i4 1" [nn.cpp:79]   --->   Operation 46 'or' 'or_ln79' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i4 %or_ln79" [nn.cpp:77]   --->   Operation 47 'zext' 'zext_ln77' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79, i3 0"   --->   Operation 48 'bitconcatenate' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i7 %tmp_2"   --->   Operation 49 'zext' 'zext_ln1118_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79, i1 0"   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i5 %tmp_3"   --->   Operation 51 'zext' 'zext_ln1118_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_2 = add i8 %zext_ln1118_3, i8 %zext_ln1118_4"   --->   Operation 52 'add' 'add_ln1118_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 53 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_3 = add i8 %add_ln1118_2, i8 %zext_ln1118_1"   --->   Operation 53 'add' 'add_ln1118_3' <Predicate = (!tmp)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %add_ln1118_3"   --->   Operation 54 'zext' 'zext_ln1118_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_1 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 55 'getelementptr' 'weights_layer4_weights_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77"   --->   Operation 56 'getelementptr' 'input_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (0.79ns)   --->   "%r_V_1 = load i4 %input_0_addr_1"   --->   Operation 57 'load' 'r_V_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1"   --->   Operation 58 'load' 'weights_layer4_weights_V_load_1' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 59 'specloopname' 'specloopname_ln77' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (0.79ns)   --->   "%r_V = load i4 %input_0_addr"   --->   Operation 60 'load' 'r_V' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 61 'sext' 'sext_ln1192' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i12 %weights_layer4_weights_V_load"   --->   Operation 62 'sext' 'sext_ln1192_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_1, i40 %sext_ln1192"   --->   Operation 63 'mul' 'mul_ln1192' <Predicate = (!tmp)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_8, i8 0"   --->   Operation 64 'bitconcatenate' 'lhs_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_1, i40 %mul_ln1192"   --->   Operation 65 'add' 'ret_V' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (0.79ns)   --->   "%r_V_1 = load i4 %input_0_addr_1"   --->   Operation 66 'load' 'r_V_1' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %r_V_1"   --->   Operation 67 'sext' 'sext_ln1192_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_1 = load i8 %weights_layer4_weights_V_addr_1"   --->   Operation 68 'load' 'weights_layer4_weights_V_load_1' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %weights_layer4_weights_V_load_1"   --->   Operation 69 'sext' 'sext_ln1192_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.88ns)   --->   "%mul_ln1192_1 = mul i40 %sext_ln1192_3, i40 %sext_ln1192_2"   --->   Operation 70 'mul' 'mul_ln1192_1' <Predicate = (!tmp)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 71 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0"   --->   Operation 72 'bitconcatenate' 'lhs_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.23ns)   --->   "%ret_V_4 = add i40 %lhs_2, i40 %mul_ln1192_1"   --->   Operation 73 'add' 'ret_V_4' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_4, i32 8, i32 39"   --->   Operation 74 'partselect' 'sum_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.79>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%j_cast18 = zext i4 %j" [nn.cpp:75]   --->   Operation 76 'zext' 'j_cast18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %j_cast18" [nn.cpp:83]   --->   Operation 77 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_8, i4 %output_0_addr" [nn.cpp:83]   --->   Operation 78 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln75 = or i4 %j, i4 1" [nn.cpp:75]   --->   Operation 79 'or' 'or_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %or_ln75" [nn.cpp:79]   --->   Operation 80 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %or_ln75" [nn.cpp:79]   --->   Operation 81 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:79]   --->   Operation 82 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 2.57>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%k_1 = phi i6 %add_ln79_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i6 0, void" [nn.cpp:79]   --->   Operation 83 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%sum_V_9 = phi i32 %sum_V_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 84 'phi' 'sum_V_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_1, i32 5" [nn.cpp:79]   --->   Operation 86 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 87 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, void" [nn.cpp:79]   --->   Operation 88 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln79_1 = add i6 %k_1, i6 2" [nn.cpp:79]   --->   Operation 89 'add' 'add_ln79_1' <Predicate = (!tmp_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i6 %k_1"   --->   Operation 90 'trunc' 'trunc_ln1118_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_1, i3 0"   --->   Operation 91 'bitconcatenate' 'tmp_5_cast' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_1, i1 0"   --->   Operation 92 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i7 %tmp_6"   --->   Operation 93 'zext' 'zext_ln1118_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_4 = add i8 %tmp_5_cast, i8 %zext_ln1118_6"   --->   Operation 94 'add' 'add_ln1118_4' <Predicate = (!tmp_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 95 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_5 = add i8 %add_ln1118_4, i8 %zext_ln79_3"   --->   Operation 95 'add' 'add_ln1118_5' <Predicate = (!tmp_5)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %add_ln1118_5"   --->   Operation 96 'zext' 'zext_ln1118_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_2 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_7"   --->   Operation 97 'getelementptr' 'weights_layer4_weights_V_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2"   --->   Operation 98 'load' 'weights_layer4_weights_V_load_2' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 8 <SV = 5> <Delay = 2.57>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%k_1_cast6 = zext i6 %k_1" [nn.cpp:79]   --->   Operation 99 'zext' 'k_1_cast6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = trunc i6 %k_1" [nn.cpp:79]   --->   Operation 100 'trunc' 'empty_29' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %k_1_cast6"   --->   Operation 101 'getelementptr' 'input_0_addr_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (0.79ns)   --->   "%r_V_2 = load i4 %input_0_addr_2"   --->   Operation 102 'load' 'r_V_2' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 103 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_2 = load i8 %weights_layer4_weights_V_addr_2"   --->   Operation 103 'load' 'weights_layer4_weights_V_load_2' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln79_1 = or i4 %empty_29, i4 1" [nn.cpp:79]   --->   Operation 104 'or' 'or_ln79_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i4 %or_ln79_1" [nn.cpp:77]   --->   Operation 105 'zext' 'zext_ln77_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_1, i3 0"   --->   Operation 106 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i7 %tmp_7"   --->   Operation 107 'zext' 'zext_ln1118_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_1, i1 0"   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i5 %tmp_8"   --->   Operation 109 'zext' 'zext_ln1118_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_6 = add i8 %zext_ln1118_8, i8 %zext_ln1118_9"   --->   Operation 110 'add' 'add_ln1118_6' <Predicate = (!tmp_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 111 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_7 = add i8 %add_ln1118_6, i8 %zext_ln79_3"   --->   Operation 111 'add' 'add_ln1118_7' <Predicate = (!tmp_5)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i8 %add_ln1118_7"   --->   Operation 112 'zext' 'zext_ln1118_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_3 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_10"   --->   Operation 113 'getelementptr' 'weights_layer4_weights_V_addr_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_1"   --->   Operation 114 'getelementptr' 'input_0_addr_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_8 : Operation 115 [2/2] (0.79ns)   --->   "%r_V_3 = load i4 %input_0_addr_3"   --->   Operation 115 'load' 'r_V_3' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 116 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3"   --->   Operation 116 'load' 'weights_layer4_weights_V_load_3' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 9 <SV = 6> <Delay = 7.13>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 117 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 118 [1/2] (0.79ns)   --->   "%r_V_2 = load i4 %input_0_addr_2"   --->   Operation 118 'load' 'r_V_2' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i32 %r_V_2"   --->   Operation 119 'sext' 'sext_ln1192_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i12 %weights_layer4_weights_V_load_2"   --->   Operation 120 'sext' 'sext_ln1192_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (3.88ns)   --->   "%mul_ln1192_2 = mul i40 %sext_ln1192_5, i40 %sext_ln1192_4"   --->   Operation 121 'mul' 'mul_ln1192_2' <Predicate = (!tmp_5)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_9, i8 0"   --->   Operation 122 'bitconcatenate' 'lhs_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (1.23ns)   --->   "%ret_V_5 = add i40 %lhs_4, i40 %mul_ln1192_2"   --->   Operation 123 'add' 'ret_V_5' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/2] (0.79ns)   --->   "%r_V_3 = load i4 %input_0_addr_3"   --->   Operation 124 'load' 'r_V_3' <Predicate = (!tmp_5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i32 %r_V_3"   --->   Operation 125 'sext' 'sext_ln1192_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_3 = load i8 %weights_layer4_weights_V_addr_3"   --->   Operation 126 'load' 'weights_layer4_weights_V_load_3' <Predicate = (!tmp_5)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %weights_layer4_weights_V_load_3"   --->   Operation 127 'sext' 'sext_ln1192_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (3.88ns)   --->   "%mul_ln1192_3 = mul i40 %sext_ln1192_7, i40 %sext_ln1192_6"   --->   Operation 128 'mul' 'mul_ln1192_3' <Predicate = (!tmp_5)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_5, i32 8, i32 39"   --->   Operation 129 'partselect' 'tmp_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0"   --->   Operation 130 'bitconcatenate' 'lhs_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.23ns)   --->   "%ret_V_6 = add i40 %lhs_5, i40 %mul_ln1192_3"   --->   Operation 131 'add' 'ret_V_6' <Predicate = (!tmp_5)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%sum_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_6, i32 8, i32 39"   --->   Operation 132 'partselect' 'sum_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!tmp_5)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.79>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79" [nn.cpp:83]   --->   Operation 134 'getelementptr' 'output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_9, i4 %output_0_addr_1" [nn.cpp:83]   --->   Operation 135 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln75_1 = or i4 %j, i4 2" [nn.cpp:75]   --->   Operation 136 'or' 'or_ln75_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %or_ln75_1" [nn.cpp:79]   --->   Operation 137 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i4 %or_ln75_1" [nn.cpp:79]   --->   Operation 138 'zext' 'zext_ln79_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:79]   --->   Operation 139 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 2.57>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%k_2 = phi i6 %add_ln79_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i6 0, void" [nn.cpp:79]   --->   Operation 140 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sum_V_10 = phi i32 %sum_V_5, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 141 'phi' 'sum_V_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 142 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_2, i32 5" [nn.cpp:79]   --->   Operation 143 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 144 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_10, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, void" [nn.cpp:79]   --->   Operation 145 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.88ns)   --->   "%add_ln79_2 = add i6 %k_2, i6 2" [nn.cpp:79]   --->   Operation 146 'add' 'add_ln79_2' <Predicate = (!tmp_10)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i6 %k_2"   --->   Operation 147 'trunc' 'trunc_ln1118_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_2, i3 0"   --->   Operation 148 'bitconcatenate' 'tmp_10_cast' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_2, i1 0"   --->   Operation 149 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i7 %tmp_s"   --->   Operation 150 'zext' 'zext_ln1118_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_8 = add i8 %tmp_10_cast, i8 %zext_ln1118_11"   --->   Operation 151 'add' 'add_ln1118_8' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 152 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_9 = add i8 %add_ln1118_8, i8 %zext_ln79_4"   --->   Operation 152 'add' 'add_ln1118_9' <Predicate = (!tmp_10)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i8 %add_ln1118_9"   --->   Operation 153 'zext' 'zext_ln1118_12' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_4 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_12"   --->   Operation 154 'getelementptr' 'weights_layer4_weights_V_addr_4' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 155 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4"   --->   Operation 155 'load' 'weights_layer4_weights_V_load_4' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 12 <SV = 7> <Delay = 2.57>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%k_2_cast7 = zext i6 %k_2" [nn.cpp:79]   --->   Operation 156 'zext' 'k_2_cast7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_31 = trunc i6 %k_2" [nn.cpp:79]   --->   Operation 157 'trunc' 'empty_31' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr i32 %input_0, i64 0, i64 %k_2_cast7"   --->   Operation 158 'getelementptr' 'input_0_addr_4' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 159 [2/2] (0.79ns)   --->   "%r_V_4 = load i4 %input_0_addr_4"   --->   Operation 159 'load' 'r_V_4' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 160 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_4 = load i8 %weights_layer4_weights_V_addr_4"   --->   Operation 160 'load' 'weights_layer4_weights_V_load_4' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%or_ln79_2 = or i4 %empty_31, i4 1" [nn.cpp:79]   --->   Operation 161 'or' 'or_ln79_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i4 %or_ln79_2" [nn.cpp:77]   --->   Operation 162 'zext' 'zext_ln77_2' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_2, i3 0"   --->   Operation 163 'bitconcatenate' 'tmp_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i7 %tmp_11"   --->   Operation 164 'zext' 'zext_ln1118_13' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_2, i1 0"   --->   Operation 165 'bitconcatenate' 'tmp_12' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i5 %tmp_12"   --->   Operation 166 'zext' 'zext_ln1118_14' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_10 = add i8 %zext_ln1118_13, i8 %zext_ln1118_14"   --->   Operation 167 'add' 'add_ln1118_10' <Predicate = (!tmp_10)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 168 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_11 = add i8 %add_ln1118_10, i8 %zext_ln79_4"   --->   Operation 168 'add' 'add_ln1118_11' <Predicate = (!tmp_10)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i8 %add_ln1118_11"   --->   Operation 169 'zext' 'zext_ln1118_15' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_5 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_15"   --->   Operation 170 'getelementptr' 'weights_layer4_weights_V_addr_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_2"   --->   Operation 171 'getelementptr' 'input_0_addr_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (0.79ns)   --->   "%r_V_5 = load i4 %input_0_addr_5"   --->   Operation 172 'load' 'r_V_5' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 173 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5"   --->   Operation 173 'load' 'weights_layer4_weights_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 13 <SV = 8> <Delay = 7.13>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 174 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 175 [1/2] (0.79ns)   --->   "%r_V_4 = load i4 %input_0_addr_4"   --->   Operation 175 'load' 'r_V_4' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i32 %r_V_4"   --->   Operation 176 'sext' 'sext_ln1192_8' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i12 %weights_layer4_weights_V_load_4"   --->   Operation 177 'sext' 'sext_ln1192_9' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (3.88ns)   --->   "%mul_ln1192_4 = mul i40 %sext_ln1192_9, i40 %sext_ln1192_8"   --->   Operation 178 'mul' 'mul_ln1192_4' <Predicate = (!tmp_10)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_10, i8 0"   --->   Operation 179 'bitconcatenate' 'lhs_7' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.23ns)   --->   "%ret_V_7 = add i40 %lhs_7, i40 %mul_ln1192_4"   --->   Operation 180 'add' 'ret_V_7' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/2] (0.79ns)   --->   "%r_V_5 = load i4 %input_0_addr_5"   --->   Operation 181 'load' 'r_V_5' <Predicate = (!tmp_10)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i32 %r_V_5"   --->   Operation 182 'sext' 'sext_ln1192_10' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 183 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_5 = load i8 %weights_layer4_weights_V_addr_5"   --->   Operation 183 'load' 'weights_layer4_weights_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i12 %weights_layer4_weights_V_load_5"   --->   Operation 184 'sext' 'sext_ln1192_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (3.88ns)   --->   "%mul_ln1192_5 = mul i40 %sext_ln1192_11, i40 %sext_ln1192_10"   --->   Operation 185 'mul' 'mul_ln1192_5' <Predicate = (!tmp_10)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_7, i32 8, i32 39"   --->   Operation 186 'partselect' 'tmp_13' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0"   --->   Operation 187 'bitconcatenate' 'lhs_8' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.23ns)   --->   "%ret_V_8 = add i40 %lhs_8, i40 %mul_ln1192_5"   --->   Operation 188 'add' 'ret_V_8' <Predicate = (!tmp_10)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%sum_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_8, i32 8, i32 39"   --->   Operation 189 'partselect' 'sum_V_5' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!tmp_10)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.79>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_1" [nn.cpp:83]   --->   Operation 191 'getelementptr' 'output_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 192 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_10, i4 %output_0_addr_2" [nn.cpp:83]   --->   Operation 192 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln75_2 = or i4 %j, i4 3" [nn.cpp:75]   --->   Operation 193 'or' 'or_ln75_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %or_ln75_2" [nn.cpp:79]   --->   Operation 194 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %or_ln75_2" [nn.cpp:79]   --->   Operation 195 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.48ns)   --->   "%br_ln79 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:79]   --->   Operation 196 'br' 'br_ln79' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 2.57>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%k_3 = phi i6 %add_ln79_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i6 0, void" [nn.cpp:79]   --->   Operation 197 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_3, i32 5" [nn.cpp:79]   --->   Operation 198 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_14, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, void" [nn.cpp:79]   --->   Operation 199 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.88ns)   --->   "%add_ln79_3 = add i6 %k_3, i6 2" [nn.cpp:79]   --->   Operation 200 'add' 'add_ln79_3' <Predicate = (!tmp_14)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i6 %k_3"   --->   Operation 201 'trunc' 'trunc_ln1118_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln1118_3, i3 0"   --->   Operation 202 'bitconcatenate' 'tmp_15_cast' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %k_3, i1 0"   --->   Operation 203 'bitconcatenate' 'tmp_15' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i7 %tmp_15"   --->   Operation 204 'zext' 'zext_ln1118_16' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_12 = add i8 %tmp_15_cast, i8 %zext_ln1118_16"   --->   Operation 205 'add' 'add_ln1118_12' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 206 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_13 = add i8 %add_ln1118_12, i8 %zext_ln79_5"   --->   Operation 206 'add' 'add_ln1118_13' <Predicate = (!tmp_14)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i8 %add_ln1118_13"   --->   Operation 207 'zext' 'zext_ln1118_17' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_6 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_17"   --->   Operation 208 'getelementptr' 'weights_layer4_weights_V_addr_6' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_15 : Operation 209 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6"   --->   Operation 209 'load' 'weights_layer4_weights_V_load_6' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 16 <SV = 9> <Delay = 2.57>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%sum_V_11 = phi i32 %sum_V_7, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 210 'phi' 'sum_V_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 211 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 212 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%k_3_cast8 = zext i6 %k_3" [nn.cpp:79]   --->   Operation 213 'zext' 'k_3_cast8' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%empty_33 = trunc i6 %k_3" [nn.cpp:79]   --->   Operation 214 'trunc' 'empty_33' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr i32 %input_0, i64 0, i64 %k_3_cast8"   --->   Operation 215 'getelementptr' 'input_0_addr_6' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 216 [2/2] (0.79ns)   --->   "%r_V_6 = load i4 %input_0_addr_6"   --->   Operation 216 'load' 'r_V_6' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 217 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_6 = load i8 %weights_layer4_weights_V_addr_6"   --->   Operation 217 'load' 'weights_layer4_weights_V_load_6' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%or_ln79_3 = or i4 %empty_33, i4 1" [nn.cpp:79]   --->   Operation 218 'or' 'or_ln79_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i4 %or_ln79_3" [nn.cpp:77]   --->   Operation 219 'zext' 'zext_ln77_3' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %or_ln79_3, i3 0"   --->   Operation 220 'bitconcatenate' 'tmp_16' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i7 %tmp_16"   --->   Operation 221 'zext' 'zext_ln1118_18' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln79_3, i1 0"   --->   Operation 222 'bitconcatenate' 'tmp_17' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i5 %tmp_17"   --->   Operation 223 'zext' 'zext_ln1118_19' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1118_14 = add i8 %zext_ln1118_18, i8 %zext_ln1118_19"   --->   Operation 224 'add' 'add_ln1118_14' <Predicate = (!tmp_14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 225 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1118_15 = add i8 %add_ln1118_14, i8 %zext_ln79_5"   --->   Operation 225 'add' 'add_ln1118_15' <Predicate = (!tmp_14)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i8 %add_ln1118_15"   --->   Operation 226 'zext' 'zext_ln1118_20' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%weights_layer4_weights_V_addr_7 = getelementptr i12 %weights_layer4_weights_V, i64 0, i64 %zext_ln1118_20"   --->   Operation 227 'getelementptr' 'weights_layer4_weights_V_addr_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr i32 %input_0, i64 0, i64 %zext_ln77_3"   --->   Operation 228 'getelementptr' 'input_0_addr_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_16 : Operation 229 [2/2] (0.79ns)   --->   "%r_V_7 = load i4 %input_0_addr_7"   --->   Operation 229 'load' 'r_V_7' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 230 [2/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7"   --->   Operation 230 'load' 'weights_layer4_weights_V_load_7' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>

State 17 <SV = 10> <Delay = 7.13>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:77]   --->   Operation 231 'specloopname' 'specloopname_ln77' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 232 [1/2] (0.79ns)   --->   "%r_V_6 = load i4 %input_0_addr_6"   --->   Operation 232 'load' 'r_V_6' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i32 %r_V_6"   --->   Operation 233 'sext' 'sext_ln1192_12' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %weights_layer4_weights_V_load_6"   --->   Operation 234 'sext' 'sext_ln1192_13' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (3.88ns)   --->   "%mul_ln1192_6 = mul i40 %sext_ln1192_13, i40 %sext_ln1192_12"   --->   Operation 235 'mul' 'mul_ln1192_6' <Predicate = (!tmp_14)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_11, i8 0"   --->   Operation 236 'bitconcatenate' 'lhs_10' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (1.23ns)   --->   "%ret_V_9 = add i40 %lhs_10, i40 %mul_ln1192_6"   --->   Operation 237 'add' 'ret_V_9' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 238 [1/2] (0.79ns)   --->   "%r_V_7 = load i4 %input_0_addr_7"   --->   Operation 238 'load' 'r_V_7' <Predicate = (!tmp_14)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i32 %r_V_7"   --->   Operation 239 'sext' 'sext_ln1192_14' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 240 [1/2] (1.35ns)   --->   "%weights_layer4_weights_V_load_7 = load i8 %weights_layer4_weights_V_addr_7"   --->   Operation 240 'load' 'weights_layer4_weights_V_load_7' <Predicate = (!tmp_14)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 160> <ROM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %weights_layer4_weights_V_load_7"   --->   Operation 241 'sext' 'sext_ln1192_15' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (3.88ns)   --->   "%mul_ln1192_7 = mul i40 %sext_ln1192_15, i40 %sext_ln1192_14"   --->   Operation 242 'mul' 'mul_ln1192_7' <Predicate = (!tmp_14)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_9, i32 8, i32 39"   --->   Operation 243 'partselect' 'tmp_18' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%lhs_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0"   --->   Operation 244 'bitconcatenate' 'lhs_11' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (1.23ns)   --->   "%ret_V_10 = add i40 %lhs_11, i40 %mul_ln1192_7"   --->   Operation 245 'add' 'ret_V_10' <Predicate = (!tmp_14)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%sum_V_7 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_10, i32 8, i32 39"   --->   Operation 246 'partselect' 'sum_V_7' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!tmp_14)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.86>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%output_0_addr_3 = getelementptr i32 %output_0, i64 0, i64 %zext_ln79_2" [nn.cpp:83]   --->   Operation 248 'getelementptr' 'output_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.79ns)   --->   "%store_ln83 = store i32 %sum_V_11, i4 %output_0_addr_3" [nn.cpp:83]   --->   Operation 249 'store' 'store_ln83' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 250 [1/1] (0.86ns)   --->   "%add_ln75 = add i4 %j, i4 4" [nn.cpp:75]   --->   Operation 250 'add' 'add_ln75' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', nn.cpp:75) with incoming values : ('add_ln75', nn.cpp:75) [7]  (0.489 ns)

 <State 2>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', nn.cpp:79) with incoming values : ('add_ln79', nn.cpp:79) [12]  (0.489 ns)

 <State 3>: 2.57ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:79) with incoming values : ('add_ln79', nn.cpp:79) [12]  (0 ns)
	'add' operation ('add_ln1118') [25]  (0 ns)
	'add' operation ('add_ln1118_1') [27]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr') [29]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load') on array 'weights_layer4_weights_V' [35]  (1.35 ns)

 <State 4>: 2.57ns
The critical path consists of the following:
	'or' operation ('or_ln79', nn.cpp:79) [40]  (0 ns)
	'add' operation ('add_ln1118_2') [46]  (0 ns)
	'add' operation ('add_ln1118_3') [47]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_1') [49]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_1') on array 'weights_layer4_weights_V' [53]  (1.35 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [33]  (0.79 ns)
	'mul' operation ('mul_ln1192') [37]  (3.88 ns)
	'add' operation ('ret.V') [39]  (1.23 ns)
	'add' operation ('ret.V') [58]  (1.23 ns)

 <State 6>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', nn.cpp:83) [63]  (0 ns)
	'store' operation ('store_ln83', nn.cpp:83) of variable 'sum.V' on array 'output_0' [64]  (0.79 ns)

 <State 7>: 2.57ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:79) with incoming values : ('add_ln79_1', nn.cpp:79) [70]  (0 ns)
	'add' operation ('add_ln1118_4') [83]  (0 ns)
	'add' operation ('add_ln1118_5') [84]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_2') [86]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_2') on array 'weights_layer4_weights_V' [92]  (1.35 ns)

 <State 8>: 2.57ns
The critical path consists of the following:
	'or' operation ('or_ln79_1', nn.cpp:79) [97]  (0 ns)
	'add' operation ('add_ln1118_6') [103]  (0 ns)
	'add' operation ('add_ln1118_7') [104]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_3') [106]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_3') on array 'weights_layer4_weights_V' [110]  (1.35 ns)

 <State 9>: 7.14ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [90]  (0.79 ns)
	'mul' operation ('mul_ln1192_2') [94]  (3.88 ns)
	'add' operation ('ret.V') [96]  (1.23 ns)
	'add' operation ('ret.V') [115]  (1.23 ns)

 <State 10>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_1', nn.cpp:83) [119]  (0 ns)
	'store' operation ('store_ln83', nn.cpp:83) of variable 'sum.V' on array 'output_0' [120]  (0.79 ns)

 <State 11>: 2.57ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:79) with incoming values : ('add_ln79_2', nn.cpp:79) [126]  (0 ns)
	'add' operation ('add_ln1118_8') [139]  (0 ns)
	'add' operation ('add_ln1118_9') [140]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_4') [142]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_4') on array 'weights_layer4_weights_V' [148]  (1.35 ns)

 <State 12>: 2.57ns
The critical path consists of the following:
	'or' operation ('or_ln79_2', nn.cpp:79) [153]  (0 ns)
	'add' operation ('add_ln1118_10') [159]  (0 ns)
	'add' operation ('add_ln1118_11') [160]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_5') [162]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_5') on array 'weights_layer4_weights_V' [166]  (1.35 ns)

 <State 13>: 7.14ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [146]  (0.79 ns)
	'mul' operation ('mul_ln1192_4') [150]  (3.88 ns)
	'add' operation ('ret.V') [152]  (1.23 ns)
	'add' operation ('ret.V') [171]  (1.23 ns)

 <State 14>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_2', nn.cpp:83) [175]  (0 ns)
	'store' operation ('store_ln83', nn.cpp:83) of variable 'sum.V' on array 'output_0' [176]  (0.79 ns)

 <State 15>: 2.57ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:79) with incoming values : ('add_ln79_3', nn.cpp:79) [182]  (0 ns)
	'add' operation ('add_ln1118_12') [195]  (0 ns)
	'add' operation ('add_ln1118_13') [196]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_6') [198]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_6') on array 'weights_layer4_weights_V' [204]  (1.35 ns)

 <State 16>: 2.57ns
The critical path consists of the following:
	'or' operation ('or_ln79_3', nn.cpp:79) [209]  (0 ns)
	'add' operation ('add_ln1118_14') [215]  (0 ns)
	'add' operation ('add_ln1118_15') [216]  (1.22 ns)
	'getelementptr' operation ('weights_layer4_weights_V_addr_7') [218]  (0 ns)
	'load' operation ('weights_layer4_weights_V_load_7') on array 'weights_layer4_weights_V' [222]  (1.35 ns)

 <State 17>: 7.14ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_0' [202]  (0.79 ns)
	'mul' operation ('mul_ln1192_6') [206]  (3.88 ns)
	'add' operation ('ret.V') [208]  (1.23 ns)
	'add' operation ('ret.V') [227]  (1.23 ns)

 <State 18>: 0.868ns
The critical path consists of the following:
	'add' operation ('add_ln75', nn.cpp:75) [233]  (0.868 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
