

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365.0:1365.0:1365.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap sizf2aa0fb52af02b1c3a0f3083f351babe  /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32
Extracting PTX file and ptxas options    1: gemm_fp32.1.sm_80.ptx -arch=sm_80
e 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32
self exe links to: /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32
Running md5sum using "md5sum /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32 "
self exe links to: /root/Lamp/evaluator/gemm_fp32_SM75_RTX2060/gemm_fp32
Extracting specific PTX file named gemm_fp32.1.sm_80.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_ : hostFun 0x0x56042a0018d0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing gemm_fp32.1.sm_80.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ6MatMulPfS_S_iiiE3Ads" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ6MatMulPfS_S_iiiE3Bds" from 0x1000 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6MatMulPfS_S_iii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_E2As" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_E2Bs" from 0x2000 to 0x4000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file gemm_fp32.1.sm_80.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from gemm_fp32.1.sm_80.ptx
GPGPU-Sim PTX: Kernel '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_' : regs=190, lmem=0, smem=16384, cmem=400
GPGPU-Sim PTX: Kernel '_Z6MatMulPfS_S_iii' : regs=32, lmem=0, smem=8192, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MatMulPfS_S_iii : hostFun 0x0x56042a0011c0, fat_cubin_handle = 1
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff47088a8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff47088a90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff47088a94..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff47088a98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff47088aa0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff47088aa8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff47088a9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff47088ab0..

GPGPU-Sim PTX: cudaLaunch for 0x0x56042a0018d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'...
GPGPU-Sim PTX: reconvergence points for _Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9c8 (gemm_fp32.1.sm_80.ptx:389) @%p1 bra BB1_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1628 (gemm_fp32.1.sm_80.ptx:793) ld.param.f32 %f1340, [_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0__param_3];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x15e0 (gemm_fp32.1.sm_80.ptx:781) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e8 (gemm_fp32.1.sm_80.ptx:783) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1620 (gemm_fp32.1.sm_80.ptx:790) @%p3 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1628 (gemm_fp32.1.sm_80.ptx:793) ld.param.f32 %f1340, [_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0__param_3];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'.
GPGPU-Sim PTX: pushing kernel '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_' to stream 0, gridDim= (32,32,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z4gemmILi128ELi128ELi16ELi64ELi64ELi4ELi8ELi4ELi128EEviiifPfS0_fS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 79297275
gpu_sim_insn = 96342954880
gpu_ipc =    1214.9594
gpu_tot_sim_cycle = 79297275
gpu_tot_sim_insn = 96342954880
gpu_tot_ipc =    1214.9594
gpu_tot_issued_cta = 1024
gpu_occupancy = 24.9041% 
gpu_tot_occupancy = 24.9041% 
max_total_param_size = 0
gpu_stall_dramfull = 9687646
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4959
partiton_level_parallism_total  =       1.4959
partiton_level_parallism_util =       3.7762
partiton_level_parallism_util_total  =       3.7762
L2_BW  =      65.3404 GB/Sec
L2_BW_total  =      65.3404 GB/Sec
gpu_total_sim_rate=947576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4730880, Miss = 4530419, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4595712, Miss = 4402216, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4595712, Miss = 4442154, Miss_rate = 0.967, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4595712, Miss = 4405715, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4595712, Miss = 4401822, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4595712, Miss = 4422400, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4595712, Miss = 4390288, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4595712, Miss = 4395979, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4595712, Miss = 4406415, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4595712, Miss = 4376884, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4595712, Miss = 4420390, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4595712, Miss = 4402985, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4595712, Miss = 4413223, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4595712, Miss = 4289254, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4730880, Miss = 4519324, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4595712, Miss = 4414182, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4595712, Miss = 4407829, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4595712, Miss = 4358458, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4595712, Miss = 4455234, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4730880, Miss = 4579384, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4595712, Miss = 4379341, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4595712, Miss = 4350761, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4730880, Miss = 4580862, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4595712, Miss = 4373341, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4595712, Miss = 4393737, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4595712, Miss = 4346987, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4595712, Miss = 4391034, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4595712, Miss = 4400584, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4595712, Miss = 4333307, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4595712, Miss = 4432533, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 138412032
	L1D_total_cache_misses = 132417042
	L1D_total_cache_miss_rate = 0.9567
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3897838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 92798873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39618169
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2097152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 136314880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2097152

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
12497125, 12497125, 12497125, 12497125, 13232250, 13232250, 13232250, 13232250, 
gpgpu_n_tot_thrd_icount = 96376771456
gpgpu_n_tot_w_icount = 3011774108
gpgpu_n_stall_shd_mem = 326893568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 116522752
gpgpu_n_mem_write_global = 2097152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 272629760
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 671088640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 197132288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 129761280
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13712524	W0_Idle:18179479	W0_Scoreboard:1747460325	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:-1283895296
single_issue_nums: WS0:752768000	WS1:752768000	WS2:752768000	WS3:752768000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 932182016 {8:116522752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 83886080 {40:2097152,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 365942784 {40:116522752,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16777216 {8:2097152,}
maxmflatency = 5659 
max_icnt2mem_latency = 5368 
maxmrqlatency = 3347 
max_icnt2sh_latency = 213 
averagemflatency = 314 
avg_icnt2mem_latency = 80 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 3 
mrq_lat_table:28315813 	1664647 	1180305 	4018533 	3917786 	1240260 	704389 	484964 	275097 	55113 	1279 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41511057 	68338697 	7907170 	845670 	15710 	1600 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	59401081 	26955371 	12823290 	10541339 	6985431 	1760768 	139217 	12369 	1038 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	92804351 	15461712 	7202748 	2619319 	485471 	44643 	1660 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18628 	56371 	4391 	145 	22 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     35820     36371     36995     36731     37682     36389     37186     47870     37556     49468     36914     46691     37684     37622     37746     37200 
dram[1]:     36371     36371     36734     36960     36389     37672     38703     47602     39442     48911     36914     46550     37622     37682     37200     37744 
dram[2]:     36384     36384     36488     36488     36539     37163     36424     48740     36170     50647     36139     46968     37671     37671     37382     37382 
dram[3]:     36386     36376     36488     36388     37159     37155     37841     37845     37986     37986     37706     37706     37671     37671     37939     37939 
dram[4]:     36660     36438     37419     36503     37282     36406     36823     47806     37202     49381     36413     46572     37548     37385     37868     37617 
dram[5]:     36438     36574     36503     37413     36406     37287     38612     47798     39284     49246     36413     46384     37385     37551     37617     37859 
dram[6]:     36376     36376     36523     36532     36549     37133     36224     48122     36218     49615     36808     47791     37595     37598     37360     37360 
dram[7]:     36376     36376     36538     36540     37133     37133     37829     37830     38004     37999     37626     37627     37601     37604     38218     38218 
dram[8]:     36390     36438     37495     36368     37677     36386     36899     47729     37460     49644     36909     46713     37953     37953     37650     36949 
dram[9]:     36438     36438     36367     37467     36382     37663     38508     47620     39087     49409     36909     46711     37953     37953     36949     37640 
dram[10]:     36371     36368     36725     36725     36570     37002     35931     48233     36190     49848     36045     46864     37630     37633     37306     37306 
dram[11]:     36365     36362     36727     36561     37002     37002     37948     37948     37947     37952     37957     37951     37638     37644     38606     38605 
average row accesses per activate:
dram[0]: 10.503366 10.526603 10.110972 10.179240  9.631575  9.682435 10.361884 10.398534 10.136048 10.294456  9.589552  9.650475 10.161882 10.220284 10.182932 10.307430 
dram[1]: 10.475156 10.557176 10.068671 10.189423  9.629704  9.708650 10.364904 10.437392 10.165398 10.273326  9.589047  9.653708 10.136532 10.216633 10.208119 10.335926 
dram[2]: 10.642457 10.576403 10.185431 10.205472  9.883318  9.756685 10.401806 10.391253 10.223093 10.245487  9.840312  9.829383 10.262743 10.264297 10.367378 10.295108 
dram[3]: 10.635855 10.644056 10.117192 10.212578  9.841467  9.789824 10.394262 10.430161 10.170815 10.283180  9.836980  9.793135 10.230363 10.330730 10.324204 10.374393 
dram[4]: 10.526351 10.499373 10.057679 10.204037  9.620898  9.681334 10.351560 10.341797 10.189301 10.272504  9.741919  9.766614 10.148392 10.227384 10.218596 10.324127 
dram[5]: 10.483249 10.538283 10.064367 10.205770  9.660641  9.699340 10.279250 10.330494 10.202156 10.303252  9.714763  9.798289 10.162406 10.180175 10.279121 10.345029 
dram[6]: 10.621937 10.518177 10.140797 10.188945  9.922387  9.858074 10.448662 10.411379 10.238941 10.238932  9.935416  9.851689 10.217773 10.259696 10.362753 10.307056 
dram[7]: 10.643995 10.552046 10.146105 10.166892  9.862033  9.840172 10.443363 10.409452 10.172622 10.258045  9.930474  9.877885 10.212301 10.269185 10.347707 10.365359 
dram[8]: 10.484717 10.548417 10.133921 10.267681  9.669312  9.755124 10.314862 10.396503 10.173511 10.306334  9.851911  9.892687 10.154235 10.228567 10.277433 10.384256 
dram[9]: 10.432166 10.493450 10.142373 10.275797  9.696784  9.766827 10.336246 10.393124 10.174519 10.277906  9.831027  9.862718 10.103765 10.270414 10.233258 10.362625 
dram[10]: 10.594773 10.505514 10.148644 10.225388  9.860055  9.839199 10.353458 10.380623 10.222113 10.279296  9.923959  9.861398 10.190383 10.294859 10.393942 10.380227 
dram[11]: 10.593920 10.552320 10.104842 10.252666  9.782163  9.777369 10.344972 10.372781 10.190877 10.289427  9.910879  9.850883 10.257481 10.318646 10.358700 10.353831 
average row locality = 41858244/4114858 = 10.172463
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    214502    214436    214502    214440    214250    214206    213638    213608    213630    213584    214202    214160    214572    214506    214560    214484 
dram[1]:    214436    214424    214444    214436    214184    214184    213560    213576    213552    213560    214128    214136    214480    214476    214476    214468 
dram[2]:    214376    214356    214380    214356    214116    214116    213528    213532    213528    213528    214064    214064    214388    214376    214392    214376 
dram[3]:    214380    214372    214384    214384    214116    214120    213528    213536    213528    213532    214064    214068    214388    214388    214392    214388 
dram[4]:    214518    214432    214518    214452    214238    214192    213638    213612    213618    213600    214276    214228    214556    214516    214560    214488 
dram[5]:    214440    214420    214452    214436    214168    214172    213556    213572    213552    213564    214200    214200    214480    214464    214476    214448 
dram[6]:    214372    214364    214368    214364    214112    214108    213528    213532    213524    213524    214116    214124    214388    214376    214392    214380 
dram[7]:    214376    214380    214372    214384    214116    214120    213532    213544    213524    213532    214120    214136    214388    214396    214392    214392 
dram[8]:    214502    214432    214518    214448    214186    214140    213634    213610    213634    213604    214276    214244    214560    214512    214560    214498 
dram[9]:    214436    214432    214452    214444    214116    214120    213556    213580    213560    213560    214204    214184    214484    214488    214480    214468 
dram[10]:    214376    214364    214376    214360    214060    214060    213528    213536    213528    213528    214128    214128    214392    214380    214388    214372 
dram[11]:    214376    214376    214376    214376    214060    214064    213528    213536    213528    213532    214128    214136    214392    214396    214388    214380 
total dram reads = 41115160
bank skew: 214572/213524 = 1.00
chip skew: 3427442/3425476 = 1.00
number of total write accesses:
dram[0]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[1]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[2]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[3]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[4]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10896     10896     10896     10896     10896     10896 
dram[5]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10896     10896     10896     10896     10896     10896 
dram[6]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10896     10896     10896     10896     10896     10896 
dram[7]:     10840     10840     10840     10840     10860     10860     10904     10904     10904     10904     10896     10896     10896     10896     10896     10896 
dram[8]:     10840     10840     10840     10840     10864     10864     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[9]:     10840     10840     10840     10840     10864     10864     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[10]:     10840     10840     10840     10840     10864     10864     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
dram[11]:     10840     10840     10840     10840     10864     10864     10904     10904     10904     10904     10900     10900     10896     10896     10896     10896 
total dram writes = 2088960
bank skew: 10904/10840 = 1.01
chip skew: 174088/174072 = 1.00
average mf latency per bank:
dram[0]:        897       867       882       852       880       851       894       863       877       847       887       857       885       855       869       841
dram[1]:        873       855       861       841       858       839       869       851       855       836       864       846       862       843       849       830
dram[2]:        909       882       895       867       892       863       905       876       889       859       898       870       898       869       882       854
dram[3]:        871       862       858       847       856       846       867       857       854       841       861       850       860       850       846       835
dram[4]:        896       869       880       853       878       851       893       864       875       847       889       860       885       857       868       842
dram[5]:        869       853       854       839       852       837       864       849       848       833       860       845       858       842       843       828
dram[6]:        906       879       891       864       887       861       901       873       883       857       896       869       892       866       876       852
dram[7]:        868       859       854       845       851       842       864       854       849       839       859       849       856       846       842       833
dram[8]:        897       868       882       852       884       852       895       864       878       846       891       860       886       856       871       841
dram[9]:        872       855       858       841       858       840       868       850       853       835       865       847       862       845       847       830
dram[10]:        909       878       895       863       893       860       904       872       889       855       899       867       898       866       882       850
dram[11]:        867       861       854       848       852       845       862       856       849       840       858       851       856       850       842       834
maximum mf latency per bank:
dram[0]:       5659      1773      5478      1761      5329      1781      5150      1779      4868      1754      4586      1813      4785      1763      4735      1754
dram[1]:       3448      1978      2690      1974      2495      1943      2476      1944      2458      1946      2673      1981      2560      1974      2534      1972
dram[2]:       2023      2181      2002      2147      1980      2130      2605      2274      2055      2243      2029      2249      2006      2220      2200      2197
dram[3]:       2427      2092      2422      2089      2402      2147      3586      2107      2383      2106      2413      2216      2408      2150      2405      2105
dram[4]:       5390      1901      5218      1908      5044      1797      4867      1849      4585      1841      4667      1889      4613      1840      4561      1807
dram[5]:       2484      2028      2477      2038      2451      2032      2263      2037      2240      2024      2220      2024      2433      2039      2325      2037
dram[6]:       2251      2476      2233      2451      2212      2607      2252      2582      2157      2553      2393      2568      2192      2533      2175      2507
dram[7]:       2079      1939      2078      1940      2069      1940      2056      1998      2051      1958      2156      1957      2065      2066      2059      1958
dram[8]:       5234      1916      5064      1863      4911      1830      4734      1866      4452      1820      4414      1947      4360      1813      4310      1818
dram[9]:       2594      1663      2572      1661      2564      1665      2792      1705      2352      1623      2550      1653      3074      1645      2425      1635
dram[10]:       2196      2105      2181      2027      2140      2006      2121      2153      2100      2120      2211      2100      2157      2097      2130      2077
dram[11]:       2014      1970      2010      1924      2059      1886      2001      1906      1998      1867      2435      1877      2025      1890      1992      1892
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199066536 n_act=344853 n_pre=344837 n_ref_event=0 n_req=3487057 n_rd=3427280 n_rd_L2_A=0 n_write=0 n_wr_bk=174080 bw_util=0.07085
n_activity=24530862 dram_eff=0.5872
bk0: 214502a 201297056i bk1: 214436a 200977666i bk2: 214502a 201191797i bk3: 214440a 200864772i bk4: 214250a 201171213i bk5: 214206a 200803288i bk6: 213638a 201253059i bk7: 213608a 200923460i bk8: 213630a 201260030i bk9: 213584a 200919182i bk10: 214202a 201160272i bk11: 214160a 200835088i bk12: 214572a 201184897i bk13: 214506a 200858254i bk14: 214560a 201247321i bk15: 214484a 200851460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901106
Row_Buffer_Locality_read = 0.913758
Row_Buffer_Locality_write = 0.175753
Bank_Level_Parallism = 2.248564
Bank_Level_Parallism_Col = 1.917356
Bank_Level_Parallism_Ready = 1.612464
write_to_read_ratio_blp_rw_average = 0.071921
GrpLevelPara = 1.649076 

BW Util details:
bwutil = 0.070849 
total_CMD = 203326344 
util_bw = 14405440 
Wasted_Col = 3207601 
Wasted_Row = 1852544 
Idle = 183860759 

BW Util Bottlenecks: 
RCDc_limit = 3535869 
RCDWRc_limit = 180729 
WTRc_limit = 591851 
RTWc_limit = 783279 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 591851 
RTWc_limit_alone = 783279 

Commands details: 
total_CMD = 203326344 
n_nop = 199066536 
Read = 3427280 
Write = 0 
L2_Alloc = 0 
L2_WB = 174080 
n_act = 344853 
n_pre = 344837 
n_ref = 0 
n_req = 3487057 
total_req = 3601360 

Dual Bus Interface Util: 
issued_total_row = 689690 
issued_total_col = 3601360 
Row_Bus_Util =  0.003392 
CoL_Bus_Util = 0.017712 
Either_Row_CoL_Bus_Util = 0.020951 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.007334 
queue_avg = 0.495403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.495403
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199067122 n_act=344632 n_pre=344616 n_ref_event=0 n_req=3486388 n_rd=3426520 n_rd_L2_A=0 n_write=0 n_wr_bk=174080 bw_util=0.07083
n_activity=24563258 dram_eff=0.5863
bk0: 214436a 201305460i bk1: 214424a 200995987i bk2: 214444a 201215247i bk3: 214436a 200880471i bk4: 214184a 201198955i bk5: 214184a 200823594i bk6: 213560a 201260059i bk7: 213576a 200946075i bk8: 213552a 201282443i bk9: 213560a 200936764i bk10: 214128a 201182230i bk11: 214136a 200858700i bk12: 214480a 201227407i bk13: 214476a 200886001i bk14: 214476a 201272758i bk15: 214468a 200879521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901149
Row_Buffer_Locality_read = 0.913842
Row_Buffer_Locality_write = 0.174668
Bank_Level_Parallism = 2.223614
Bank_Level_Parallism_Col = 1.894467
Bank_Level_Parallism_Ready = 1.603256
write_to_read_ratio_blp_rw_average = 0.072123
GrpLevelPara = 1.638726 

BW Util details:
bwutil = 0.070834 
total_CMD = 203326344 
util_bw = 14402400 
Wasted_Col = 3243851 
Wasted_Row = 1862444 
Idle = 183817649 

BW Util Bottlenecks: 
RCDc_limit = 3552075 
RCDWRc_limit = 189652 
WTRc_limit = 582655 
RTWc_limit = 772916 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 582655 
RTWc_limit_alone = 772916 

Commands details: 
total_CMD = 203326344 
n_nop = 199067122 
Read = 3426520 
Write = 0 
L2_Alloc = 0 
L2_WB = 174080 
n_act = 344632 
n_pre = 344616 
n_ref = 0 
n_req = 3486388 
total_req = 3600600 

Dual Bus Interface Util: 
issued_total_row = 689248 
issued_total_col = 3600600 
Row_Bus_Util =  0.003390 
CoL_Bus_Util = 0.017708 
Either_Row_CoL_Bus_Util = 0.020948 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.007191 
queue_avg = 0.491056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.491056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199073484 n_act=341948 n_pre=341932 n_ref_event=0 n_req=3489383 n_rd=3425476 n_rd_L2_A=0 n_write=0 n_wr_bk=174080 bw_util=0.07081
n_activity=24360458 dram_eff=0.591
bk0: 214376a 201332475i bk1: 214356a 200967952i bk2: 214380a 201249263i bk3: 214356a 200837267i bk4: 214116a 201200308i bk5: 214116a 200781009i bk6: 213528a 201286316i bk7: 213532a 200901694i bk8: 213528a 201311079i bk9: 213528a 200891255i bk10: 214064a 201178245i bk11: 214064a 200830305i bk12: 214388a 201247366i bk13: 214376a 200851100i bk14: 214392a 201273465i bk15: 214376a 200822015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902003
Row_Buffer_Locality_read = 0.915271
Row_Buffer_Locality_write = 0.190855
Bank_Level_Parallism = 2.228961
Bank_Level_Parallism_Col = 1.900045
Bank_Level_Parallism_Ready = 1.623479
write_to_read_ratio_blp_rw_average = 0.072388
GrpLevelPara = 1.646890 

BW Util details:
bwutil = 0.070813 
total_CMD = 203326344 
util_bw = 14398224 
Wasted_Col = 3222552 
Wasted_Row = 1833930 
Idle = 183871638 

BW Util Bottlenecks: 
RCDc_limit = 3499464 
RCDWRc_limit = 200106 
WTRc_limit = 590207 
RTWc_limit = 794500 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 590207 
RTWc_limit_alone = 794500 

Commands details: 
total_CMD = 203326344 
n_nop = 199073484 
Read = 3425476 
Write = 0 
L2_Alloc = 0 
L2_WB = 174080 
n_act = 341948 
n_pre = 341932 
n_ref = 0 
n_req = 3489383 
total_req = 3599556 

Dual Bus Interface Util: 
issued_total_row = 683880 
issued_total_col = 3599556 
Row_Bus_Util =  0.003363 
CoL_Bus_Util = 0.017703 
Either_Row_CoL_Bus_Util = 0.020916 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.007190 
queue_avg = 0.519934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.519934
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199072870 n_act=341899 n_pre=341883 n_ref_event=0 n_req=3489446 n_rd=3425568 n_rd_L2_A=0 n_write=0 n_wr_bk=174080 bw_util=0.07082
n_activity=24340634 dram_eff=0.5915
bk0: 214380a 201332015i bk1: 214372a 200976380i bk2: 214384a 201248870i bk3: 214384a 200846502i bk4: 214116a 201182569i bk5: 214120a 200774575i bk6: 213528a 201291526i bk7: 213536a 200910875i bk8: 213528a 201300727i bk9: 213532a 200885833i bk10: 214064a 201182869i bk11: 214068a 200830206i bk12: 214388a 201241081i bk13: 214388a 200847999i bk14: 214392a 201275713i bk15: 214388a 200825484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902019
Row_Buffer_Locality_read = 0.915257
Row_Buffer_Locality_write = 0.192116
Bank_Level_Parallism = 2.227787
Bank_Level_Parallism_Col = 1.905801
Bank_Level_Parallism_Ready = 1.628311
write_to_read_ratio_blp_rw_average = 0.072794
GrpLevelPara = 1.651740 

BW Util details:
bwutil = 0.070815 
total_CMD = 203326344 
util_bw = 14398592 
Wasted_Col = 3230482 
Wasted_Row = 1835340 
Idle = 183861930 

BW Util Bottlenecks: 
RCDc_limit = 3505326 
RCDWRc_limit = 190107 
WTRc_limit = 575817 
RTWc_limit = 775877 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 575817 
RTWc_limit_alone = 775877 

Commands details: 
total_CMD = 203326344 
n_nop = 199072870 
Read = 3425568 
Write = 0 
L2_Alloc = 0 
L2_WB = 174080 
n_act = 341899 
n_pre = 341883 
n_ref = 0 
n_req = 3489446 
total_req = 3599648 

Dual Bus Interface Util: 
issued_total_row = 683782 
issued_total_col = 3599648 
Row_Bus_Util =  0.003363 
CoL_Bus_Util = 0.017704 
Either_Row_CoL_Bus_Util = 0.020919 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.007043 
queue_avg = 0.522602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.522602
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199067719 n_act=344323 n_pre=344307 n_ref_event=0 n_req=3487276 n_rd=3427442 n_rd_L2_A=0 n_write=0 n_wr_bk=174072 bw_util=0.07085
n_activity=24525075 dram_eff=0.5874
bk0: 214518a 201304350i bk1: 214432a 200983998i bk2: 214518a 201208814i bk3: 214452a 200871728i bk4: 214238a 201174738i bk5: 214192a 200788275i bk6: 213638a 201247954i bk7: 213612a 200910889i bk8: 213618a 201277182i bk9: 213600a 200925499i bk10: 214276a 201178503i bk11: 214228a 200847372i bk12: 214556a 201194847i bk13: 214516a 200869001i bk14: 214560a 201254575i bk15: 214488a 200865433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901264
Row_Buffer_Locality_read = 0.913992
Row_Buffer_Locality_write = 0.172226
Bank_Level_Parallism = 2.244434
Bank_Level_Parallism_Col = 1.912563
Bank_Level_Parallism_Ready = 1.608412
write_to_read_ratio_blp_rw_average = 0.072325
GrpLevelPara = 1.646675 

BW Util details:
bwutil = 0.070852 
total_CMD = 203326344 
util_bw = 14406056 
Wasted_Col = 3197970 
Wasted_Row = 1849125 
Idle = 183873193 

BW Util Bottlenecks: 
RCDc_limit = 3524293 
RCDWRc_limit = 181283 
WTRc_limit = 588759 
RTWc_limit = 792120 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 588759 
RTWc_limit_alone = 792120 

Commands details: 
total_CMD = 203326344 
n_nop = 199067719 
Read = 3427442 
Write = 0 
L2_Alloc = 0 
L2_WB = 174072 
n_act = 344323 
n_pre = 344307 
n_ref = 0 
n_req = 3487276 
total_req = 3601514 

Dual Bus Interface Util: 
issued_total_row = 688630 
issued_total_col = 3601514 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.017713 
Either_Row_CoL_Bus_Util = 0.020945 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.007401 
queue_avg = 0.490096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199068309 n_act=344064 n_pre=344048 n_ref_event=0 n_req=3486448 n_rd=3426600 n_rd_L2_A=0 n_write=0 n_wr_bk=174072 bw_util=0.07084
n_activity=24545809 dram_eff=0.5868
bk0: 214440a 201324261i bk1: 214420a 201001629i bk2: 214452a 201234938i bk3: 214436a 200886016i bk4: 214168a 201187448i bk5: 214172a 200818695i bk6: 213556a 201265102i bk7: 213572a 200937310i bk8: 213552a 201304212i bk9: 213564a 200941705i bk10: 214200a 201191456i bk11: 214200a 200863406i bk12: 214480a 201218785i bk13: 214464a 200883359i bk14: 214476a 201278855i bk15: 214448a 200881268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901314
Row_Buffer_Locality_read = 0.914037
Row_Buffer_Locality_write = 0.172838
Bank_Level_Parallism = 2.223383
Bank_Level_Parallism_Col = 1.893389
Bank_Level_Parallism_Ready = 1.602435
write_to_read_ratio_blp_rw_average = 0.072342
GrpLevelPara = 1.638494 

BW Util details:
bwutil = 0.070835 
total_CMD = 203326344 
util_bw = 14402688 
Wasted_Col = 3230919 
Wasted_Row = 1853389 
Idle = 183839348 

BW Util Bottlenecks: 
RCDc_limit = 3544465 
RCDWRc_limit = 189389 
WTRc_limit = 579131 
RTWc_limit = 783278 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579131 
RTWc_limit_alone = 783278 

Commands details: 
total_CMD = 203326344 
n_nop = 199068309 
Read = 3426600 
Write = 0 
L2_Alloc = 0 
L2_WB = 174072 
n_act = 344064 
n_pre = 344048 
n_ref = 0 
n_req = 3486448 
total_req = 3600672 

Dual Bus Interface Util: 
issued_total_row = 688112 
issued_total_col = 3600672 
Row_Bus_Util =  0.003384 
CoL_Bus_Util = 0.017709 
Either_Row_CoL_Bus_Util = 0.020942 
Issued_on_Two_Bus_Simul_Util = 0.000151 
issued_two_Eff = 0.007221 
queue_avg = 0.483237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.483237
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199073981 n_act=341596 n_pre=341580 n_ref_event=0 n_req=3489480 n_rd=3425572 n_rd_L2_A=0 n_write=0 n_wr_bk=174072 bw_util=0.07082
n_activity=24348524 dram_eff=0.5914
bk0: 214372a 201335442i bk1: 214364a 200963780i bk2: 214368a 201257789i bk3: 214364a 200841687i bk4: 214112a 201217437i bk5: 214108a 200794735i bk6: 213528a 201281993i bk7: 213532a 200912125i bk8: 213524a 201316697i bk9: 213524a 200891382i bk10: 214116a 201199815i bk11: 214124a 200840850i bk12: 214388a 201231252i bk13: 214376a 200839458i bk14: 214392a 201275222i bk15: 214380a 200823642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902107
Row_Buffer_Locality_read = 0.915419
Row_Buffer_Locality_write = 0.188552
Bank_Level_Parallism = 2.227690
Bank_Level_Parallism_Col = 1.897681
Bank_Level_Parallism_Ready = 1.620635
write_to_read_ratio_blp_rw_average = 0.072545
GrpLevelPara = 1.643615 

BW Util details:
bwutil = 0.070815 
total_CMD = 203326344 
util_bw = 14398576 
Wasted_Col = 3211996 
Wasted_Row = 1828703 
Idle = 183887069 

BW Util Bottlenecks: 
RCDc_limit = 3489358 
RCDWRc_limit = 200377 
WTRc_limit = 596455 
RTWc_limit = 794154 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 596455 
RTWc_limit_alone = 794154 

Commands details: 
total_CMD = 203326344 
n_nop = 199073981 
Read = 3425572 
Write = 0 
L2_Alloc = 0 
L2_WB = 174072 
n_act = 341596 
n_pre = 341580 
n_ref = 0 
n_req = 3489480 
total_req = 3599644 

Dual Bus Interface Util: 
issued_total_row = 683176 
issued_total_col = 3599644 
Row_Bus_Util =  0.003360 
CoL_Bus_Util = 0.017704 
Either_Row_CoL_Bus_Util = 0.020914 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.007162 
queue_avg = 0.507504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.507504
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199073301 n_act=341671 n_pre=341655 n_ref_event=0 n_req=3489532 n_rd=3425704 n_rd_L2_A=0 n_write=0 n_wr_bk=174072 bw_util=0.07082
n_activity=24339590 dram_eff=0.5916
bk0: 214376a 201351403i bk1: 214380a 200973132i bk2: 214372a 201251266i bk3: 214384a 200837404i bk4: 214116a 201217014i bk5: 214120a 200794849i bk6: 213532a 201285776i bk7: 213544a 200909439i bk8: 213524a 201297547i bk9: 213532a 200874390i bk10: 214120a 201205711i bk11: 214136a 200848961i bk12: 214388a 201228465i bk13: 214396a 200838022i bk14: 214392a 201270824i bk15: 214392a 200820735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902087
Row_Buffer_Locality_read = 0.915271
Row_Buffer_Locality_write = 0.194476
Bank_Level_Parallism = 2.225745
Bank_Level_Parallism_Col = 1.903608
Bank_Level_Parallism_Ready = 1.625260
write_to_read_ratio_blp_rw_average = 0.072915
GrpLevelPara = 1.649366 

BW Util details:
bwutil = 0.070818 
total_CMD = 203326344 
util_bw = 14399104 
Wasted_Col = 3222194 
Wasted_Row = 1837072 
Idle = 183867974 

BW Util Bottlenecks: 
RCDc_limit = 3504585 
RCDWRc_limit = 189399 
WTRc_limit = 579606 
RTWc_limit = 785783 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 579606 
RTWc_limit_alone = 785783 

Commands details: 
total_CMD = 203326344 
n_nop = 199073301 
Read = 3425704 
Write = 0 
L2_Alloc = 0 
L2_WB = 174072 
n_act = 341671 
n_pre = 341655 
n_ref = 0 
n_req = 3489532 
total_req = 3599776 

Dual Bus Interface Util: 
issued_total_row = 683326 
issued_total_col = 3599776 
Row_Bus_Util =  0.003361 
CoL_Bus_Util = 0.017704 
Either_Row_CoL_Bus_Util = 0.020917 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.007068 
queue_avg = 0.511930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.51193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199070346 n_act=342867 n_pre=342851 n_ref_event=0 n_req=3487305 n_rd=3427358 n_rd_L2_A=0 n_write=0 n_wr_bk=174088 bw_util=0.07085
n_activity=24505454 dram_eff=0.5879
bk0: 214502a 201302256i bk1: 214432a 200986841i bk2: 214518a 201227038i bk3: 214448a 200897224i bk4: 214186a 201174060i bk5: 214140a 200809444i bk6: 213634a 201235582i bk7: 213610a 200922986i bk8: 213634a 201280499i bk9: 213604a 200920622i bk10: 214276a 201196752i bk11: 214244a 200866376i bk12: 214560a 201186706i bk13: 214512a 200873939i bk14: 214560a 201239920i bk15: 214498a 200854883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901683
Row_Buffer_Locality_read = 0.914364
Row_Buffer_Locality_write = 0.176673
Bank_Level_Parallism = 2.241353
Bank_Level_Parallism_Col = 1.911732
Bank_Level_Parallism_Ready = 1.609571
write_to_read_ratio_blp_rw_average = 0.072436
GrpLevelPara = 1.647821 

BW Util details:
bwutil = 0.070851 
total_CMD = 203326344 
util_bw = 14405784 
Wasted_Col = 3196590 
Wasted_Row = 1844423 
Idle = 183879547 

BW Util Bottlenecks: 
RCDc_limit = 3515363 
RCDWRc_limit = 182639 
WTRc_limit = 587778 
RTWc_limit = 783244 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 587778 
RTWc_limit_alone = 783244 

Commands details: 
total_CMD = 203326344 
n_nop = 199070346 
Read = 3427358 
Write = 0 
L2_Alloc = 0 
L2_WB = 174088 
n_act = 342867 
n_pre = 342851 
n_ref = 0 
n_req = 3487305 
total_req = 3601446 

Dual Bus Interface Util: 
issued_total_row = 685718 
issued_total_col = 3601446 
Row_Bus_Util =  0.003372 
CoL_Bus_Util = 0.017713 
Either_Row_CoL_Bus_Util = 0.020932 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.007323 
queue_avg = 0.497111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.497111
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199069937 n_act=343169 n_pre=343153 n_ref_event=0 n_req=3486603 n_rd=3426564 n_rd_L2_A=0 n_write=0 n_wr_bk=174088 bw_util=0.07083
n_activity=24550068 dram_eff=0.5867
bk0: 214436a 201312196i bk1: 214432a 200999116i bk2: 214452a 201245562i bk3: 214444a 200900016i bk4: 214116a 201194144i bk5: 214120a 200822946i bk6: 213556a 201240469i bk7: 213580a 200930908i bk8: 213560a 201298647i bk9: 213560a 200934772i bk10: 214204a 201203243i bk11: 214184a 200877088i bk12: 214484a 201199177i bk13: 214488a 200891345i bk14: 214480a 201266684i bk15: 214468a 200875660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901575
Row_Buffer_Locality_read = 0.914318
Row_Buffer_Locality_write = 0.174303
Bank_Level_Parallism = 2.224900
Bank_Level_Parallism_Col = 1.896402
Bank_Level_Parallism_Ready = 1.602565
write_to_read_ratio_blp_rw_average = 0.072876
GrpLevelPara = 1.639245 

BW Util details:
bwutil = 0.070835 
total_CMD = 203326344 
util_bw = 14402608 
Wasted_Col = 3230212 
Wasted_Row = 1853939 
Idle = 183839585 

BW Util Bottlenecks: 
RCDc_limit = 3535626 
RCDWRc_limit = 189545 
WTRc_limit = 580619 
RTWc_limit = 786527 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 580619 
RTWc_limit_alone = 786527 

Commands details: 
total_CMD = 203326344 
n_nop = 199069937 
Read = 3426564 
Write = 0 
L2_Alloc = 0 
L2_WB = 174088 
n_act = 343169 
n_pre = 343153 
n_ref = 0 
n_req = 3486603 
total_req = 3600652 

Dual Bus Interface Util: 
issued_total_row = 686322 
issued_total_col = 3600652 
Row_Bus_Util =  0.003375 
CoL_Bus_Util = 0.017709 
Either_Row_CoL_Bus_Util = 0.020934 
Issued_on_Two_Bus_Simul_Util = 0.000150 
issued_two_Eff = 0.007181 
queue_avg = 0.490868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.490868
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199073614 n_act=341755 n_pre=341739 n_ref_event=0 n_req=3489595 n_rd=3425504 n_rd_L2_A=0 n_write=0 n_wr_bk=174088 bw_util=0.07081
n_activity=24352172 dram_eff=0.5913
bk0: 214376a 201338137i bk1: 214364a 200971222i bk2: 214376a 201245317i bk3: 214360a 200858338i bk4: 214060a 201201787i bk5: 214060a 200809794i bk6: 213528a 201274350i bk7: 213536a 200896290i bk8: 213528a 201294392i bk9: 213528a 200902083i bk10: 214128a 201195838i bk11: 214128a 200843854i bk12: 214392a 201239997i bk13: 214380a 200853559i bk14: 214388a 201274660i bk15: 214372a 200840437i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902065
Row_Buffer_Locality_read = 0.915377
Row_Buffer_Locality_write = 0.190526
Bank_Level_Parallism = 2.227270
Bank_Level_Parallism_Col = 1.897170
Bank_Level_Parallism_Ready = 1.621131
write_to_read_ratio_blp_rw_average = 0.072497
GrpLevelPara = 1.645822 

BW Util details:
bwutil = 0.070814 
total_CMD = 203326344 
util_bw = 14398368 
Wasted_Col = 3211382 
Wasted_Row = 1830039 
Idle = 183886555 

BW Util Bottlenecks: 
RCDc_limit = 3487906 
RCDWRc_limit = 200838 
WTRc_limit = 595233 
RTWc_limit = 789022 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 595233 
RTWc_limit_alone = 789022 

Commands details: 
total_CMD = 203326344 
n_nop = 199073614 
Read = 3425504 
Write = 0 
L2_Alloc = 0 
L2_WB = 174088 
n_act = 341755 
n_pre = 341739 
n_ref = 0 
n_req = 3489595 
total_req = 3599592 

Dual Bus Interface Util: 
issued_total_row = 683494 
issued_total_col = 3599592 
Row_Bus_Util =  0.003362 
CoL_Bus_Util = 0.017704 
Either_Row_CoL_Bus_Util = 0.020916 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.007138 
queue_avg = 0.516331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.516331
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=203326344 n_nop=199072752 n_act=342097 n_pre=342081 n_ref_event=0 n_req=3489731 n_rd=3425572 n_rd_L2_A=0 n_write=0 n_wr_bk=174088 bw_util=0.07082
n_activity=24336867 dram_eff=0.5916
bk0: 214376a 201321596i bk1: 214376a 200971294i bk2: 214376a 201229775i bk3: 214376a 200847988i bk4: 214060a 201200328i bk5: 214064a 200783385i bk6: 213528a 201265953i bk7: 213536a 200892918i bk8: 213528a 201294969i bk9: 213532a 200889437i bk10: 214128a 201201593i bk11: 214136a 200834492i bk12: 214392a 201222263i bk13: 214396a 200848083i bk14: 214388a 201274610i bk15: 214380a 200823911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901970
Row_Buffer_Locality_read = 0.915223
Row_Buffer_Locality_write = 0.194361
Bank_Level_Parallism = 2.232338
Bank_Level_Parallism_Col = 1.909701
Bank_Level_Parallism_Ready = 1.627496
write_to_read_ratio_blp_rw_average = 0.073081
GrpLevelPara = 1.650847 

BW Util details:
bwutil = 0.070815 
total_CMD = 203326344 
util_bw = 14398640 
Wasted_Col = 3222167 
Wasted_Row = 1835740 
Idle = 183869797 

BW Util Bottlenecks: 
RCDc_limit = 3502417 
RCDWRc_limit = 190786 
WTRc_limit = 572719 
RTWc_limit = 793092 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 572719 
RTWc_limit_alone = 793092 

Commands details: 
total_CMD = 203326344 
n_nop = 199072752 
Read = 3425572 
Write = 0 
L2_Alloc = 0 
L2_WB = 174088 
n_act = 342097 
n_pre = 342081 
n_ref = 0 
n_req = 3489731 
total_req = 3599660 

Dual Bus Interface Util: 
issued_total_row = 684178 
issued_total_col = 3599660 
Row_Bus_Util =  0.003365 
CoL_Bus_Util = 0.017704 
Either_Row_CoL_Bus_Util = 0.020920 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.007111 
queue_avg = 0.516587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.516587

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4942548, Miss = 1713856, Miss_rate = 0.347, Pending_hits = 539805, Reservation_fails = 425477
L2_cache_bank[1]: Access = 4942548, Miss = 1713424, Miss_rate = 0.347, Pending_hits = 536228, Reservation_fails = 386793
L2_cache_bank[2]: Access = 4942548, Miss = 1713260, Miss_rate = 0.347, Pending_hits = 541973, Reservation_fails = 401322
L2_cache_bank[3]: Access = 4942548, Miss = 1713260, Miss_rate = 0.347, Pending_hits = 545015, Reservation_fails = 399318
L2_cache_bank[4]: Access = 4942520, Miss = 1712772, Miss_rate = 0.347, Pending_hits = 503537, Reservation_fails = 453107
L2_cache_bank[5]: Access = 4942520, Miss = 1712704, Miss_rate = 0.347, Pending_hits = 491364, Reservation_fails = 369251
L2_cache_bank[6]: Access = 4942520, Miss = 1712780, Miss_rate = 0.347, Pending_hits = 496062, Reservation_fails = 375335
L2_cache_bank[7]: Access = 4942520, Miss = 1712788, Miss_rate = 0.347, Pending_hits = 502084, Reservation_fails = 391956
L2_cache_bank[8]: Access = 4942544, Miss = 1713922, Miss_rate = 0.347, Pending_hits = 539281, Reservation_fails = 425764
L2_cache_bank[9]: Access = 4942544, Miss = 1713520, Miss_rate = 0.347, Pending_hits = 535192, Reservation_fails = 389523
L2_cache_bank[10]: Access = 4942544, Miss = 1713324, Miss_rate = 0.347, Pending_hits = 540588, Reservation_fails = 398045
L2_cache_bank[11]: Access = 4942544, Miss = 1713276, Miss_rate = 0.347, Pending_hits = 544326, Reservation_fails = 398662
L2_cache_bank[12]: Access = 4942524, Miss = 1712800, Miss_rate = 0.347, Pending_hits = 502806, Reservation_fails = 453855
L2_cache_bank[13]: Access = 4942524, Miss = 1712772, Miss_rate = 0.347, Pending_hits = 490516, Reservation_fails = 370265
L2_cache_bank[14]: Access = 4942524, Miss = 1712820, Miss_rate = 0.347, Pending_hits = 495291, Reservation_fails = 375516
L2_cache_bank[15]: Access = 4942524, Miss = 1712884, Miss_rate = 0.347, Pending_hits = 501030, Reservation_fails = 392894
L2_cache_bank[16]: Access = 4942428, Miss = 1713870, Miss_rate = 0.347, Pending_hits = 538814, Reservation_fails = 430840
L2_cache_bank[17]: Access = 4942428, Miss = 1713488, Miss_rate = 0.347, Pending_hits = 534975, Reservation_fails = 389025
L2_cache_bank[18]: Access = 4942428, Miss = 1713288, Miss_rate = 0.347, Pending_hits = 540530, Reservation_fails = 402663
L2_cache_bank[19]: Access = 4942428, Miss = 1713276, Miss_rate = 0.347, Pending_hits = 544008, Reservation_fails = 397739
L2_cache_bank[20]: Access = 4942412, Miss = 1712776, Miss_rate = 0.347, Pending_hits = 502884, Reservation_fails = 458741
L2_cache_bank[21]: Access = 4942412, Miss = 1712728, Miss_rate = 0.347, Pending_hits = 490792, Reservation_fails = 369570
L2_cache_bank[22]: Access = 4942412, Miss = 1712776, Miss_rate = 0.347, Pending_hits = 495919, Reservation_fails = 373528
L2_cache_bank[23]: Access = 4942412, Miss = 1712796, Miss_rate = 0.347, Pending_hits = 501102, Reservation_fails = 393065
L2_total_cache_accesses = 118619904
L2_total_cache_misses = 41115160
L2_total_cache_miss_rate = 0.3466
L2_total_cache_pending_hits = 12454122
L2_total_cache_reservation_fails = 9622254
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62953470
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12454122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10499830
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9622254
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30615330
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2097152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 116522752
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2097152
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 785
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9621469
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=118619904
icnt_total_pkts_simt_to_mem=118619904
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 118619904
Req_Network_cycles = 79297275
Req_Network_injected_packets_per_cycle =       1.4959 
Req_Network_conflicts_per_cycle =       1.6118
Req_Network_conflicts_per_cycle_util =       4.0116
Req_Bank_Level_Parallism =       3.7230
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8010
Req_Network_out_buffer_full_per_cycle =       0.0006
Req_Network_out_buffer_avg_util =       1.3856

Reply_Network_injected_packets_num = 118619904
Reply_Network_cycles = 79297275
Reply_Network_injected_packets_per_cycle =        1.4959
Reply_Network_conflicts_per_cycle =        0.5666
Reply_Network_conflicts_per_cycle_util =       1.4312
Reply_Bank_Level_Parallism =       3.7785
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0499
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 4 hrs, 14 min, 33 sec (101673 sec)
gpgpu_simulation_rate = 947576 (inst/sec)
gpgpu_simulation_rate = 779 (cycle/sec)
gpgpu_silicon_slowdown = 1752246x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
