# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:49 on Apr 19,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1
# 	task1_tb
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./lights.sv 
# -- Compiling module lights_5bits
# -- Compiling module lights_3bits
# -- Compiling module lights_5bits_tb
# -- Compiling module lights_3bits_tb
# 
# Top level modules:
# 	lights_5bits_tb
# 	lights_3bits_tb
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:41:50 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 20:41:50 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -L altera_mf_ver 
# Start time: 20:41:52 on Apr 19,2025
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.lights_3bits
# Loading work.lights_5bits
# Loading work.task2
# Loading work.ram32x3port2
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3017) ./DE1_SoC_tb.sv(35): [TFMPC] - Too few port connections. Expected 12, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
# ** Warning: (vsim-3722) ./DE1_SoC_tb.sv(35): [TFMPC] - Missing connection for port 'DataIn_debug'.
# ** Warning: (vsim-3722) ./DE1_SoC_tb.sv(35): [TFMPC] - Missing connection for port 'DataOut_debug'.
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
# ** Error: positioncursor: invalid time value: {Cursor 1} 500ps
# Executing ONERROR command at macro ./wave.do line 26
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Writing to Task 2 RAM...
# Writing to Task 3 RAM...
# Simulation finished.
# ** Note: $stop    : ./DE1_SoC_tb.sv(105)
#    Time: 3210 ps  Iteration: 0  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC_tb.sv line 105
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Apr 19,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 20:46:20 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Apr 19,2025
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1
# 	task1_tb
# End time: 20:46:20 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Apr 19,2025
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 20:46:20 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:20 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 20:46:21 on Apr 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:21 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 20:46:21 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:21 on Apr 19,2025
# vlog -reportprogress 300 ./lights.sv 
# -- Compiling module lights_5bits
# -- Compiling module lights_3bits
# -- Compiling module lights_5bits_tb
# -- Compiling module lights_3bits_tb
# 
# Top level modules:
# 	lights_5bits_tb
# 	lights_3bits_tb
# End time: 20:46:21 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:21 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:46:21 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:21 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 20:46:21 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:46:24 on Apr 19,2025, Elapsed time: 0:04:32
# Errors: 17, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -L altera_mf_ver 
# Start time: 20:46:24 on Apr 19,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX0'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX1'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX2'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX3'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX4'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX5'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataIn_debug'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataOut_debug'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: positioncursor: invalid time value: {Cursor 1} 500ps
# Executing ONERROR command at macro ./wave.do line 26
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting write phase...
# Starting read phase...
# Simulation complete.
# ** Note: $stop    : ./task1.sv(131)
#    Time: 786 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:52 on Apr 19,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 20:50:52 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:52 on Apr 19,2025
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1
# 	task1_tb
# End time: 20:50:52 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:52 on Apr 19,2025
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 20:50:52 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 20:50:53 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 20:50:53 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Apr 19,2025
# vlog -reportprogress 300 ./lights.sv 
# -- Compiling module lights_5bits
# -- Compiling module lights_3bits
# -- Compiling module lights_5bits_tb
# -- Compiling module lights_3bits_tb
# 
# Top level modules:
# 	lights_5bits_tb
# 	lights_3bits_tb
# End time: 20:50:53 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:50:53 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:53 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 20:50:53 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:50:57 on Apr 19,2025, Elapsed time: 0:04:33
# Errors: 39, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -L altera_mf_ver 
# Start time: 20:50:57 on Apr 19,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX0'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX1'.
# Executing ONERROR command at macro ./wave.do line 9
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX2'.
# Executing ONERROR command at macro ./wave.do line 10
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX3'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX4'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX5'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataIn_debug'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataOut_debug'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: positioncursor: invalid time value: {Cursor 1} 500ps
# Executing ONERROR command at macro ./wave.do line 26
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting write phase...
# Starting read phase...
# Simulation complete.
# ** Note: $stop    : ./task1.sv(131)
#    Time: 786 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1.sv line 131
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./task1.sv 
# -- Compiling module task1
# -- Compiling module task1_tb
# 
# Top level modules:
# 	task1
# 	task1_tb
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3.v -Lf altera_mf_ver 
# -- Compiling module ram32x3
# 
# Top level modules:
# 	ram32x3
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./ram32x3port2.v -Lf altera_mf_ver 
# -- Compiling module ram32x3port2
# 
# Top level modules:
# 	ram32x3port2
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:01 on Apr 19,2025
# vlog -reportprogress 300 ./lights.sv 
# -- Compiling module lights_5bits
# -- Compiling module lights_3bits
# -- Compiling module lights_5bits_tb
# -- Compiling module lights_3bits_tb
# 
# Top level modules:
# 	lights_5bits_tb
# 	lights_3bits_tb
# End time: 20:54:01 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 20:54:02 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:02 on Apr 19,2025
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 20:54:02 on Apr 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:54:06 on Apr 19,2025, Elapsed time: 0:03:09
# Errors: 39, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work task1_tb -L altera_mf_ver 
# Start time: 20:54:06 on Apr 19,2025
# Loading sv_std.std
# Loading work.task1_tb
# Loading work.task2
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/CLOCK_50'.
# Executing ONERROR command at macro ./wave.do line 11
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/SW'.
# Executing ONERROR command at macro ./wave.do line 12
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/KEY'.
# Executing ONERROR command at macro ./wave.do line 13
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX0'.
# Executing ONERROR command at macro ./wave.do line 14
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX1'.
# Executing ONERROR command at macro ./wave.do line 15
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX2'.
# Executing ONERROR command at macro ./wave.do line 16
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX3'.
# Executing ONERROR command at macro ./wave.do line 17
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX4'.
# Executing ONERROR command at macro ./wave.do line 18
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/HEX5'.
# Executing ONERROR command at macro ./wave.do line 19
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/LEDR'.
# Executing ONERROR command at macro ./wave.do line 20
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataIn_debug'.
# Executing ONERROR command at macro ./wave.do line 21
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/DataOut_debug'.
# Executing ONERROR command at macro ./wave.do line 22
# ** Error: positioncursor: invalid time value: {Cursor 1} 500ps
# Executing ONERROR command at macro ./wave.do line 32
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting write phase...
# Starting read phase...
# Simulation complete.
# ** Note: $stop    : ./task1.sv(131)
#    Time: 786 ps  Iteration: 1  Instance: /task1_tb
# Break in Module task1_tb at ./task1.sv line 131
# End time: 21:09:31 on Apr 19,2025, Elapsed time: 0:15:25
# Errors: 39, Warnings: 0
