(PCB APU
 (parser
  (host_cad ARES)
  (host_version 8.11 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -156.01660 -47.64660 15.73660 125.73660))
  (boundary (path signal 0.20320 -155.88960 -47.51960 15.60960 -47.51960 15.60960 125.60960
   -155.88960 125.60960 -155.88960 -47.51960))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction horizontal))
  (layer I2 (type signal) (direction vertical))
  (layer I3 (type signal) (direction horizontal))
  (layer I4 (type signal) (direction orthogonal))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "CONN-DIL34_EXPANSIONBUSA1" (place EXPANSIONBUSA1 -143.74000 1.43000 front 90
  ))
  (component "CONN-SIL2_EXPANSIONBUSC1" (place EXPANSIONBUSC1 -146.24000 -8.33000 front 90
  ))
  (component "CONN-DIL8_EXPANSIONBUSB1" (place EXPANSIONBUSB1 -143.74000 49.69000 front 90
  ))
  (component "CONN-DIL20_ROWCOL1" (place ROWCOL1 -143.89000 65.21000 front 90))
  (component "CONN-DIL20_VIDEO1" (place VIDEO1 -143.51000 -38.10000 front 90))
  (component "CONN-DIL34_EXPANSIONBUSA2" (place EXPANSIONBUSA2 -128.46000 1.43000 front 90
  ))
  (component "CONN-SIL2_EXPANSIONBUSC2" (place EXPANSIONBUSC2 -130.96000 -8.33000 front 90
  ))
  (component "CONN-DIL8_EXPANSIONBUSB2" (place EXPANSIONBUSB2 -128.46000 49.69000 front 90
  ))
  (component DIL16_3M (place 3M -100.33000 109.22000 front 270))
  (component DIL20_U1 (place U1 -110.49000 114.30000 front 270))
  (component DIL20_U2 (place U2 -110.49000 86.36000 front 270))
  (component DIL16_U3 (place U3 -110.49000 26.67000 front 270))
  (component DIL16_U4 (place U4 -110.49000 52.07000 front 270))
  (component DIL16_U5 (place U5 -113.03000 67.31000 front 90))
  (component DIL16_U6 (place U6 -113.03000 41.91000 front 90))
  (component DIL16_U7 (place U7 -113.03000 17.78000 front 90))
  (component DIL16_U8 (place U8 -120.65000 3.81000 front 270))
  (component DIL16_U9 (place U9 -92.71000 31.75000 front 90))
  (component DIL16_U10 (place U10 -92.71000 67.31000 front 90))
  (component DIL16_U11 (place U11 -100.33000 55.88000 front 0))
  (component DIL14_U12 (place U12 -80.01000 67.31000 front 270))
  (component DIL14_U13 (place U13 -82.55000 91.44000 front 90))
  (component DIL14_U14 (place U14 -80.01000 106.68000 front 270))
  (component DIL20_U15 (place U15 -96.52000 26.67000 front 270))
  (component DIL14_U16 (place U16 -69.85000 106.68000 front 270))
  (component DIL28_U17 (place U17 -86.36000 36.83000 front 270))
  (component DIL16_U18 (place U18 -68.58000 26.67000 front 270))
  (component DIL16_U19 (place U19 -109.22000 -6.35000 front 0))
  (component DIL16_U20 (place U20 -68.58000 52.07000 front 270))
  (component DIL16_U21 (place U21 -58.42000 46.99000 front 270))
  (component DIL20_U22 (place U22 -68.58000 3.81000 front 270))
  (component DIL16_U23 (place U23 -48.26000 46.99000 front 270))
  (component DIL20_U24 (place U24 -58.42000 24.13000 front 270))
  (component DIL16_U25 (place U25 -38.10000 46.99000 front 270))
  (component DIL16_U26 (place U26 -27.94000 46.99000 front 270))
  (component DIL16_U27 (place U27 -17.78000 46.99000 front 270))
  (component DIL16_U28 (place U28 -90.17000 83.82000 front 270))
  (component DIL20_U29 (place U29 -69.85000 86.36000 front 270))
  (component DIL24NAR_U30 (place U30 -58.42000 83.82000 front 270))
  (component DIL24NAR_U31 (place U31 -48.26000 83.82000 front 270))
  (component DIL16_U32 (place U32 -72.39000 49.53000 front 180))
  (component DIL16_U33 (place U33 -38.10000 69.85000 front 270))
  (component DIL16_U34 (place U34 -27.94000 69.85000 front 270))
  (component DIL14_U35 (place U35 -52.07000 91.44000 front 90))
  (component DIL20_U36 (place U36 -38.10000 97.79000 front 270))
  (component DIL14_U37 (place U37 -78.74000 -3.81000 front 270))
  (component DIL20_U38 (place U38 -27.94000 97.79000 front 270))
  (component DIL14_U39 (place U39 -48.26000 24.13000 front 270))
  (component DIL14_U40 (place U40 -49.53000 106.68000 front 270))
  (component DIL16_U41 (place U41 -81.28000 -17.78000 front 90))
  (component DIL16_U42 (place U42 -50.80000 -20.32000 front 90))
  (component DIL16_U43 (place U43 -48.26000 -1.27000 front 270))
  (component DIL16_U44 (place U44 -38.10000 -1.27000 front 270))
  (component DIL20_U45 (place U45 -27.94000 24.13000 front 270))
  (component DIL16_U46 (place U46 -38.10000 24.13000 front 270))
  (component DIL16_U47 (place U47 -17.78000 69.85000 front 270))
  (component DIL16_U48 (place U48 -17.78000 92.71000 front 270))
  (component DIL14_U49 (place U49 -27.94000 -3.81000 front 270))
  (component DIL20_U50 (place U50 -38.10000 -24.13000 front 180))
  (component DIL14_U51 (place U51 -17.78000 16.51000 front 270))
  (component DIL20_U52 (place U52 -38.10000 -34.29000 front 180))
  (component DIL20_U53 (place U53 -87.63000 -31.75000 front 0))
  (component DIL20_U54 (place U54 -99.06000 -11.43000 front 270))
  (component DIL16_U55 (place U55 -109.22000 -16.51000 front 270))
  (component DIL16_U56 (place U56 -66.04000 -34.29000 front 180))
  (component DIL16_U57 (place U57 -34.29000 -24.13000 front 270))
  (component DIL16_U58 (place U58 -24.13000 -24.13000 front 270))
  (component DIL16_U59 (place U59 -13.97000 -24.13000 front 270))
  (component DIL16_U60 (place U60 -3.81000 -24.13000 front 270))
  (component DIL16_U61 (place U61 -119.38000 -19.05000 front 270))
  (component DIL16_U62 (place U62 -120.65000 109.22000 front 270))
  (component DIL14_U65 (place U65 -7.62000 64.77000 front 270))
  (component DIL14_U66 (place U66 -17.78000 -3.81000 front 270))
  (component DIL14_U68 (place U68 -7.62000 -1.27000 front 270))
  (component DIL20_U69 (place U69 -74.93000 110.49000 front 0))
  (component DIL16_U70 (place U70 2.54000 67.31000 front 270))
  (component DIL16_U71 (place U71 -7.62000 92.71000 front 270))
  (component DIL14_U95 (place U95 -7.62000 39.37000 front 270))
  (component DIL20_U260 (place U260 -130.81000 93.98000 front 270))
 )
 (library
  (image "CONN-DIL34_EXPANSIONBUSA1" (side front)
   (outline (rect TOP -1.37160 -1.37160 42.01160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 25.40000 0.00000)
   (pin PS0 (rotate 0) 11 27.94000 0.00000)
   (pin PS0 (rotate 0) 12 30.48000 0.00000)
   (pin PS0 (rotate 0) 13 33.02000 0.00000)
   (pin PS0 (rotate 0) 14 35.56000 0.00000)
   (pin PS0 (rotate 0) 15 38.10000 0.00000)
   (pin PS0 (rotate 0) 16 40.64000 0.00000)
   (pin PS0 (rotate 0) 17 40.64000 2.54000)
   (pin PS0 (rotate 0) 18 38.10000 2.54000)
   (pin PS0 (rotate 0) 19 35.56000 2.54000)
   (pin PS0 (rotate 0) 20 33.02000 2.54000)
   (pin PS0 (rotate 0) 21 30.48000 2.54000)
   (pin PS0 (rotate 0) 22 27.94000 2.54000)
   (pin PS0 (rotate 0) 23 25.40000 2.54000)
   (pin PS0 (rotate 0) 24 22.86000 2.54000)
   (pin PS0 (rotate 0) 25 20.32000 2.54000)
   (pin PS0 (rotate 0) 26 17.78000 2.54000)
   (pin PS0 (rotate 0) 27 15.24000 2.54000)
   (pin PS0 (rotate 0) 28 12.70000 2.54000)
   (pin PS0 (rotate 0) 29 10.16000 2.54000)
   (pin PS0 (rotate 0) 30 7.62000 2.54000)
   (pin PS0 (rotate 0) 31 5.08000 2.54000)
   (pin PS0 (rotate 0) 32 2.54000 2.54000)
   (pin PS0 (rotate 0) 33 0.00000 2.54000)
  )
  (image "CONN-SIL2_EXPANSIONBUSC1" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-DIL8_EXPANSIONBUSB1" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 7.62000 2.54000)
   (pin PS0 (rotate 0) 5 5.08000 2.54000)
   (pin PS0 (rotate 0) 6 2.54000 2.54000)
   (pin PS0 (rotate 0) 7 0.00000 2.54000)
  )
  (image "CONN-DIL20_ROWCOL1" (side front)
   (outline (rect TOP -1.37160 -1.37160 24.23160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 22.86000 2.54000)
   (pin PS0 (rotate 0) 11 20.32000 2.54000)
   (pin PS0 (rotate 0) 12 17.78000 2.54000)
   (pin PS0 (rotate 0) 13 15.24000 2.54000)
   (pin PS0 (rotate 0) 14 12.70000 2.54000)
   (pin PS0 (rotate 0) 15 10.16000 2.54000)
   (pin PS0 (rotate 0) 16 7.62000 2.54000)
   (pin PS0 (rotate 0) 17 5.08000 2.54000)
   (pin PS0 (rotate 0) 18 2.54000 2.54000)
   (pin PS0 (rotate 0) 19 0.00000 2.54000)
  )
  (image "CONN-DIL20_VIDEO1" (side front)
   (outline (rect TOP -1.37160 -1.37160 24.23160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 22.86000 2.54000)
   (pin PS0 (rotate 0) 11 20.32000 2.54000)
   (pin PS0 (rotate 0) 12 17.78000 2.54000)
   (pin PS0 (rotate 0) 13 15.24000 2.54000)
   (pin PS0 (rotate 0) 14 12.70000 2.54000)
   (pin PS0 (rotate 0) 15 10.16000 2.54000)
   (pin PS0 (rotate 0) 16 7.62000 2.54000)
   (pin PS0 (rotate 0) 17 5.08000 2.54000)
   (pin PS0 (rotate 0) 18 2.54000 2.54000)
   (pin PS0 (rotate 0) 19 0.00000 2.54000)
  )
  (image "CONN-DIL34_EXPANSIONBUSA2" (side front)
   (outline (rect TOP -1.37160 -1.37160 42.01160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
   (pin PS0 (rotate 0) 8 20.32000 0.00000)
   (pin PS0 (rotate 0) 9 22.86000 0.00000)
   (pin PS0 (rotate 0) 10 25.40000 0.00000)
   (pin PS0 (rotate 0) 11 27.94000 0.00000)
   (pin PS0 (rotate 0) 12 30.48000 0.00000)
   (pin PS0 (rotate 0) 13 33.02000 0.00000)
   (pin PS0 (rotate 0) 14 35.56000 0.00000)
   (pin PS0 (rotate 0) 15 38.10000 0.00000)
   (pin PS0 (rotate 0) 16 40.64000 0.00000)
   (pin PS0 (rotate 0) 17 40.64000 2.54000)
   (pin PS0 (rotate 0) 18 38.10000 2.54000)
   (pin PS0 (rotate 0) 19 35.56000 2.54000)
   (pin PS0 (rotate 0) 20 33.02000 2.54000)
   (pin PS0 (rotate 0) 21 30.48000 2.54000)
   (pin PS0 (rotate 0) 22 27.94000 2.54000)
   (pin PS0 (rotate 0) 23 25.40000 2.54000)
   (pin PS0 (rotate 0) 24 22.86000 2.54000)
   (pin PS0 (rotate 0) 25 20.32000 2.54000)
   (pin PS0 (rotate 0) 26 17.78000 2.54000)
   (pin PS0 (rotate 0) 27 15.24000 2.54000)
   (pin PS0 (rotate 0) 28 12.70000 2.54000)
   (pin PS0 (rotate 0) 29 10.16000 2.54000)
   (pin PS0 (rotate 0) 30 7.62000 2.54000)
   (pin PS0 (rotate 0) 31 5.08000 2.54000)
   (pin PS0 (rotate 0) 32 2.54000 2.54000)
   (pin PS0 (rotate 0) 33 0.00000 2.54000)
  )
  (image "CONN-SIL2_EXPANSIONBUSC2" (side front)
   (outline (rect TOP -1.37160 -1.37160 3.91160 1.37160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
  )
  (image "CONN-DIL8_EXPANSIONBUSB2" (side front)
   (outline (rect TOP -1.37160 -1.37160 8.99160 3.91160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 7.62000 2.54000)
   (pin PS0 (rotate 0) 5 5.08000 2.54000)
   (pin PS0 (rotate 0) 6 2.54000 2.54000)
   (pin PS0 (rotate 0) 7 0.00000 2.54000)
  )
  (image DIL16_3M (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U1 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U2 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U5 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U6 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U7 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U8 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U9 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U10 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U11 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U12 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U13 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U14 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U15 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL14_U16 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL28_U17 (side front)
   (outline (rect TOP -1.37160 -0.63500 34.39160 15.87500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 30.48000 0.00000)
   (pin PS2 (rotate 0) 13 33.02000 0.00000)
   (pin PS2 (rotate -180) 14 33.02000 15.24000)
   (pin PS2 (rotate -180) 15 30.48000 15.24000)
   (pin PS2 (rotate -180) 16 27.94000 15.24000)
   (pin PS2 (rotate -180) 17 25.40000 15.24000)
   (pin PS2 (rotate -180) 18 22.86000 15.24000)
   (pin PS2 (rotate -180) 19 20.32000 15.24000)
   (pin PS2 (rotate -180) 20 17.78000 15.24000)
   (pin PS2 (rotate -180) 21 15.24000 15.24000)
   (pin PS2 (rotate -180) 22 12.70000 15.24000)
   (pin PS2 (rotate -180) 23 10.16000 15.24000)
   (pin PS2 (rotate -180) 24 7.62000 15.24000)
   (pin PS2 (rotate -180) 25 5.08000 15.24000)
   (pin PS2 (rotate 0) 26 2.54000 15.24000)
   (pin PS2 (rotate 0) 27 0.00000 15.24000)
  )
  (image DIL16_U18 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U19 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U20 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U21 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U22 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U23 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U24 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U25 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U26 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U27 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U28 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U29 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL24NAR_U30 (side front)
   (outline (rect TOP -1.37160 -0.63500 29.31160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 27.94000 7.62000)
   (pin PS2 (rotate 0) 13 25.40000 7.62000)
   (pin PS2 (rotate 0) 14 22.86000 7.62000)
   (pin PS2 (rotate 0) 15 20.32000 7.62000)
   (pin PS2 (rotate 0) 16 17.78000 7.62000)
   (pin PS2 (rotate 0) 17 15.24000 7.62000)
   (pin PS2 (rotate 0) 18 12.70000 7.62000)
   (pin PS2 (rotate 0) 19 10.16000 7.62000)
   (pin PS2 (rotate 0) 20 7.62000 7.62000)
   (pin PS2 (rotate 0) 21 5.08000 7.62000)
   (pin PS2 (rotate 0) 22 2.54000 7.62000)
   (pin PS2 (rotate 0) 23 0.00000 7.62000)
  )
  (image DIL24NAR_U31 (side front)
   (outline (rect TOP -1.37160 -0.63500 29.31160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 25.40000 0.00000)
   (pin PS2 (rotate 0) 11 27.94000 0.00000)
   (pin PS2 (rotate 0) 12 27.94000 7.62000)
   (pin PS2 (rotate 0) 13 25.40000 7.62000)
   (pin PS2 (rotate 0) 14 22.86000 7.62000)
   (pin PS2 (rotate 0) 15 20.32000 7.62000)
   (pin PS2 (rotate 0) 16 17.78000 7.62000)
   (pin PS2 (rotate 0) 17 15.24000 7.62000)
   (pin PS2 (rotate 0) 18 12.70000 7.62000)
   (pin PS2 (rotate 0) 19 10.16000 7.62000)
   (pin PS2 (rotate 0) 20 7.62000 7.62000)
   (pin PS2 (rotate 0) 21 5.08000 7.62000)
   (pin PS2 (rotate 0) 22 2.54000 7.62000)
   (pin PS2 (rotate 0) 23 0.00000 7.62000)
  )
  (image DIL16_U32 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U33 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U34 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U35 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U36 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL14_U37 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U38 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL14_U39 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U40 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL16_U41 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U42 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U43 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U44 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL20_U45 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U46 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U47 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U48 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U49 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U50 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL14_U51 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U52 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U53 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL20_U54 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U55 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U56 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U57 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U58 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U59 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U60 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U61 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U62 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U65 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U66 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL14_U68 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U69 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (image DIL16_U70 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL16_U71 (side front)
   (outline (rect TOP -1.37160 -0.63500 19.15160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 17.78000 7.62000)
   (pin PS2 (rotate 0) 9 15.24000 7.62000)
   (pin PS2 (rotate 0) 10 12.70000 7.62000)
   (pin PS2 (rotate 0) 11 10.16000 7.62000)
   (pin PS2 (rotate 0) 12 7.62000 7.62000)
   (pin PS2 (rotate 0) 13 5.08000 7.62000)
   (pin PS2 (rotate 0) 14 2.54000 7.62000)
   (pin PS2 (rotate 0) 15 0.00000 7.62000)
  )
  (image DIL14_U95 (side front)
   (outline (rect TOP -1.37160 -0.63500 16.61160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 7.62000)
   (pin PS2 (rotate 0) 8 12.70000 7.62000)
   (pin PS2 (rotate 0) 9 10.16000 7.62000)
   (pin PS2 (rotate 0) 10 7.62000 7.62000)
   (pin PS2 (rotate 0) 11 5.08000 7.62000)
   (pin PS2 (rotate 0) 12 2.54000 7.62000)
   (pin PS2 (rotate 0) 13 0.00000 7.62000)
  )
  (image DIL20_U260 (side front)
   (outline (rect TOP -1.37160 -0.63500 24.23160 8.25500))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 17.78000 0.00000)
   (pin PS2 (rotate 0) 8 20.32000 0.00000)
   (pin PS2 (rotate 0) 9 22.86000 0.00000)
   (pin PS2 (rotate 0) 10 22.86000 7.62000)
   (pin PS2 (rotate 0) 11 20.32000 7.62000)
   (pin PS2 (rotate 0) 12 17.78000 7.62000)
   (pin PS2 (rotate 0) 13 15.24000 7.62000)
   (pin PS2 (rotate 0) 14 12.70000 7.62000)
   (pin PS2 (rotate 0) 15 10.16000 7.62000)
   (pin PS2 (rotate 0) 16 7.62000 7.62000)
   (pin PS2 (rotate 0) 17 5.08000 7.62000)
   (pin PS2 (rotate 0) 18 2.54000 7.62000)
   (pin PS2 (rotate 0) 19 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS1 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00315"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00316"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "#00523"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-20 U45-0 U51-10)
  )
  (net "#00705"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-2 U17-26 U22-0)
  )
  (net "#00708"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-1 U17-21)
  )
  (net "#00730"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-9 U18-3)
  )
  (net "#00731"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-8 U18-6)
  )
  (net "#00732"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-7 U18-8)
  )
  (net "#00733"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-6 U18-11)
  )
  (net "#00734"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-5 U19-3)
  )
  (net "#00735"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-4 U19-6)
  )
  (net "#00736"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-3 U19-8)
  )
  (net "#00737"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-2 U19-11)
  )
  (net "#00738"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-24 U20-3)
  )
  (net "#00739"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-23 U20-6)
  )
  (net "#00740"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-20 U20-8)
  )
  (net "#00741"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-22 U20-11)
  )
  (net "#00742"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U17-1 U21-3)
  )
  (net "#00781"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-5 U23-3)
  )
  (net "#00789"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U23-14 U24-10)
  )
  (net "#00845"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-14 U26-6 U26-9)
  )
  (net "#00846"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-0 U26-0 U27-0 U35-5)
  )
  (net "#00857"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U26-14 U27-6 U27-9)
  )
  (net "#00885"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-1 U30-19)
  )
  (net "#00929"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-5 U15-0 U31-20)
  )
  (net "#00961"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-3 U31-19)
  )
  (net "#00998"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U28-14 U32-6 U32-9)
  )
  (net "#00999"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U28-0 U32-0 U33-0 U34-0 U35-2)
  )
  (net "#01010"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U32-14 U33-6 U33-9)
  )
  (net "#01021"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U33-14 U34-6 U34-9)
  )
  (net "#01050"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U35-7 U39-12)
  )
  (net "#01051"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U37-1 U39-11)
  )
  (net "#01058"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-4 U29-1)
  )
  (net "#01061"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-12 U29-4)
  )
  (net "#01065"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-2 U69-1)
  )
  (net "#01066"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-3 U69-4)
  )
  (net "#01067"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-6 U69-5)
  )
  (net "#01068"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-7 U69-8)
  )
  (net "#01069"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-12 U69-11)
  )
  (net "#01070"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-13 U69-14)
  )
  (net "#01071"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-16 U69-15)
  )
  (net "#01072"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-17 U69-18)
  )
  (net "#01074"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-8 U29-11)
  )
  (net "#01075"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-4 U29-14)
  )
  (net "#01076"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-12 U29-15)
  )
  (net "#01077"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-10 U29-18)
  )
  (net "#01084"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U35-11 U40-4)
  )
  (net "#01085"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U35-10 U71-1)
  )
  (net "#01162"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U41-0 U42-0 U43-0 U44-0 U49-2)
  )
  (net "#01224"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U59-6 U60-1)
  )
  (net "#01226"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U59-5 U60-2)
  )
  (net "#01227"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U60-5 U68-1)
  )
  (net "#01228"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U59-4 U60-3)
  )
  (net "#01240"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U57-6 U58-1)
  )
  (net "#01241"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U57-5 U58-2)
  )
  (net "#01242"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U57-4 U58-3)
  )
  (net "#01254"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U58-5 U68-0)
  )
  (net "#01266"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U55-6 U56-1)
  )
  (net "#01268"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U55-5 U56-2)
  )
  (net "#01270"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U55-4 U56-3)
  )
  (net "#01292"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U61-6 U62-1)
  )
  (net "#01293"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U61-5 U62-2)
  )
  (net "#01294"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U61-4 U62-3)
  )
  (net "#01306"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U62-5 U68-3)
  )
  (net "#01314"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U40-3 U40-9 U49-5)
  )
  (net "#01319"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U40-0 U40-8)
  )
  (net "#01339"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-8 U38-1)
  )
  (net "#01343"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-4 U65-2)
  )
  (net "#01347"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-5 U65-4)
  )
  (net "#01364"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U41-14 U42-6 U42-9)
  )
  (net "#01365"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U41-1 U42-1 U49-7)
  )
  (net "#01372"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U43-14 U44-6 U44-9)
  )
  (net "#01373"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U42-14 U43-6 U43-9)
  )
  (net "#01374"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U43-1 U44-1 U49-10)
  )
  (net "#01508"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-8 U65-12)
  )
  (net "#01512"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-11 U65-10)
  )
  (net "#01516"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-14 U65-8)
  )
  (net "#01664"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U37-2 U71-0)
  )
  (net "#01669"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U70-0 U71-13)
  )
  (net "#01671"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U70-1 U71-12)
  )
  (net "#01673"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U70-2 U71-11)
  )
  (net "#01700"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-1 U38-2)
  )
  (net "#01701"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-4 U38-3)
  )
  (net "#01702"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-5 U38-6)
  )
  (net "#01703"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-8 U38-7)
  )
  (net "#01704"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-11 U38-12)
  )
  (net "#01705"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-14 U38-13)
  )
  (net "#01706"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-15 U38-16)
  )
  (net "#01707"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-18 U38-17)
  )
  (net ".6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-16)
  )
  (net "128H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-7 U1-17)
  )
  (net "128V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-12 U2-17)
  )
  (net "16H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-4 U1-12)
  )
  (net "16V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-15 U2-12)
  )
  (net "1H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-0 U1-2)
  )
  (net "1V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-19 U2-2)
  )
  (net "256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-8 U95-11)
  )
  (net "2H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-1 U1-3)
  )
  (net "2V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-18 U2-3)
  )
  (net "32H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-5 U1-13)
  )
  (net "32V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-14 U2-13)
  )
  (net "4H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-2 U1-6)
  )
  (net "4V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-17 U2-6)
  )
  (net "64H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-6 U1-16)
  )
  (net "64V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-13 U2-16)
  )
  (net "6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-19 U1-10 U2-10 U95-10)
  )
  (net "8H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-3 U1-7)
  )
  (net "8V"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-16 U2-7)
  )
  (net "APUDA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U18-2 U28-13)
  )
  (net "APUDA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U18-5 U28-12)
  )
  (net "APUDA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U20-9 U33-11)
  )
  (net "APUDA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U20-12 U33-10)
  )
  (net "APUDA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U21-2 U34-13)
  )
  (net "APUDA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U34-12)
  )
  (net "APUDA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U34-11)
  )
  (net "APUDA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U34-10)
  )
  (net "APUDA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U18-9 U28-11)
  )
  (net "APUDA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U18-12 U28-10)
  )
  (net "APUDA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U19-2 U32-13)
  )
  (net "APUDA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U19-5 U32-12)
  )
  (net "APUDA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U19-9 U32-11)
  )
  (net "APUDA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U19-12 U32-10)
  )
  (net "APUDA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U20-2 U33-13)
  )
  (net "APUDA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U20-5 U33-12)
  )
  (net "APUPC0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-13 U46-2)
  )
  (net "APUPC1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-12 U46-5)
  )
  (net "APUPC10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U27-11 U48-9)
  )
  (net "APUPC11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U27-10 U48-12)
  )
  (net "APUPC2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-11 U46-9)
  )
  (net "APUPC3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-10 U46-12)
  )
  (net "APUPC4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U26-13 U47-2)
  )
  (net "APUPC5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U26-12 U47-5)
  )
  (net "APUPC6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U26-11 U47-9)
  )
  (net "APUPC7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U26-10 U47-12)
  )
  (net "APUPC8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U27-13 U48-2)
  )
  (net "APUPC9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U27-12 U48-5)
  )
  (net "BGBORDERX"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-15)
  )
  (net "BGBORDERY"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-14)
  )
  (net "BUSDDR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-25 EXPANSIONBUSA2-25)
  )
  (net "CLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-18 EXPANSIONBUSA2-18)
  )
  (net "CMPBLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-2)
  )
  (net "CPUWANTBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-23 EXPANSIONBUSA2-23)
  )
  (net "DISPLAYENABLE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-13)
  )
  (net "EA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-0 U7-3)
  )
  (net "EA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-1 U7-6)
  )
  (net "EA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-10 U9-8)
  )
  (net "EA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-11 U9-11)
  )
  (net "EA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-12 U10-3)
  )
  (net "EA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-13 U10-6)
  )
  (net "EA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-14 U10-8)
  )
  (net "EA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-15 U10-11)
  )
  (net "EA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-2 U7-8)
  )
  (net "EA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-3 U7-11)
  )
  (net "EA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-4 U8-3)
  )
  (net "EA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-5 U8-6)
  )
  (net "EA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-6 U8-8)
  )
  (net "EA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-7 U8-11)
  )
  (net "EA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-8 U9-3)
  )
  (net "EA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-9 U9-6)
  )
  (net "EBS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-0 U5-3)
  )
  (net "EBS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-1 U5-6)
  )
  (net "EBS2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-2 U5-8)
  )
  (net "EBS3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-3 U5-11)
  )
  (net "EBS4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-4 U6-3)
  )
  (net "EBS5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-5 U6-6)
  )
  (net "EBS6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-6 U6-8)
  )
  (net "EBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB1-7 U6-11)
  )
  (net "ECPUHASBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-24 EXPANSIONBUSA2-24)
  )
  (net "ED0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-33 U3-3)
  )
  (net "ED1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-32 U3-6)
  )
  (net "ED2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-31 U3-8)
  )
  (net "ED3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-30 U3-11)
  )
  (net "ED4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-29 U4-3)
  )
  (net "ED5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-28 U4-6)
  )
  (net "ED6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-27 U4-8)
  )
  (net "ED7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-26 U4-11)
  )
  (net "ENABLEAPU"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U24-4 U39-1)
  )
  (net "EXTWANTBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-22 EXPANSIONBUSA2-22)
  )
  (net "EXTWANTIRQ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSC1-0 EXPANSIONBUSC2-0)
  )
  (net "GND"
   (circuit
    (use_layer I1 I2 I4)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins EXPANSIONBUSA1-17 EXPANSIONBUSA2-17 3M-7 3M-12 U1-0 U1-9 U2-0 U2-9 U3-7 U3-14
     U4-7 U4-14 U5-7 U5-14 U6-7 U6-14 U7-7 U7-14 U8-7 U8-14 U9-7 U9-14 U10-7 U10-14 U11-7
     U11-14 U12-6 U13-6 U14-6 U15-9 U16-6 U17-13 U17-19 U18-7 U18-14 U19-7 U19-14 U20-7
     U20-14 U21-7 U21-14 U22-9 U23-7 U24-0 U24-9 U25-7 U26-7 U27-7 U28-7 U29-9 U30-11
     U30-17 U31-11 U31-17 U32-7 U33-7 U34-7 U35-6 U36-9 U37-6 U38-9 U39-6 U40-6 U40-11
     U41-7 U42-7 U43-7 U44-7 U45-9 U46-7 U46-14 U47-7 U47-14 U48-7 U48-14 U49-6 U50-9
     U51-6 U52-9 U53-9 U54-9 U55-1 U55-3 U55-7 U56-7 U57-1 U57-3 U57-7 U58-7 U59-0 U59-1
     U59-3 U59-7 U59-10 U59-13 U60-0 U60-7 U60-8 U60-10 U60-13 U61-1 U61-3 U61-7 U62-7
    U65-6 U66-6 U68-6 U69-9 U70-3 U70-4 U70-7 U71-7 U95-6 U260-9)
  )
  (net "IDATA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-2 U17-10 U22-1 U41-2 U43-2 U50-2 U52-2 U53-2 U54-2 U260-2)
  )
  (net "IDATA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-5 U17-11 U22-4 U41-3 U43-3 U50-3 U52-3 U53-3 U54-3 U260-3)
  )
  (net "IDATA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-9 U17-12 U22-5 U41-4 U43-4 U50-6 U52-6 U53-6 U54-6 U260-6)
  )
  (net "IDATA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-12 U17-14 U22-8 U41-5 U43-5 U50-7 U52-7 U53-7 U54-7 U260-7)
  )
  (net "IDATA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-2 U17-15 U22-11 U42-2 U44-2 U50-12 U52-12 U53-12 U54-12 U260-12)
  )
  (net "IDATA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-5 U17-16 U22-14 U42-3 U44-3 U50-13 U52-13 U53-13 U54-13 U260-13)
  )
  (net "IDATA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-9 U17-17 U22-15 U42-4 U44-4 U50-16 U52-16 U53-16 U54-16 U260-16)
  )
  (net "IDATA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U4-12 U17-18 U22-18 U42-5 U44-5 U50-17 U52-17 U53-17 U54-17 U260-17)
  )
  (net "IEA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-0 3M-13 U7-1 U18-1 U23-0)
  )
  (net "IEA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-1 U7-4 U18-4 U23-1 U46-1)
  )
  (net "IEA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-10 U9-10 U20-10 U48-4)
  )
  (net "IEA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-11 U9-13 U20-13 U48-10)
  )
  (net "IEA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-12 U10-1 U21-1 U48-13)
  )
  (net "IEA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-13 U10-4 U13-3)
  )
  (net "IEA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-14 U10-10 U13-0)
  )
  (net "IEA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-15 U10-13 U13-12)
  )
  (net "IEA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-2 U7-10 U18-10 U23-2 U46-4)
  )
  (net "IEA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-3 U7-13 U18-13 U46-10)
  )
  (net "IEA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-4 U8-1 U19-1 U46-13)
  )
  (net "IEA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-5 U8-4 U19-4 U47-1)
  )
  (net "IEA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-6 U8-10 U19-10 U47-4)
  )
  (net "IEA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-7 U8-13 U19-13 U47-10)
  )
  (net "IEA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-8 U9-1 U20-1 U47-13)
  )
  (net "IEA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-9 U9-4 U20-4 U48-1)
  )
  (net "IEBS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-0 U5-1)
  )
  (net "IEBS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-1 U5-4)
  )
  (net "IEBS2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-2 U5-10 U13-1 U13-4 U13-11)
  )
  (net "IEBS3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-3 U5-13)
  )
  (net "IEBS4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-4 U6-1)
  )
  (net "IEBS5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-5 U6-4)
  )
  (net "IEBS6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-6 U6-10)
  )
  (net "IEBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSB2-7 U6-13)
  )
  (net "IED0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-33 U3-1 U15-2 U22-2 U24-2 U45-2)
  )
  (net "IED1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-32 U3-4 U15-3 U22-3 U24-3 U45-3)
  )
  (net "IED2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-31 U3-10 U15-6 U22-6 U24-6 U45-6)
  )
  (net "IED3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-30 U3-13 U15-7 U22-7 U24-7 U45-7)
  )
  (net "IED4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-29 U4-1 U15-12 U22-12 U24-12 U45-12)
  )
  (net "IED5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-28 U4-4 U15-13 U22-13 U24-13 U45-13)
  )
  (net "IED6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-27 U4-10 U15-16 U22-16 U24-16 U45-16)
  )
  (net "IED7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-26 U4-13 U15-17 U22-17 U24-17 U45-17)
  )
  (net "IEMEMREAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-20 U11-4)
  )
  (net "IEMEMWRITE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA2-19 U11-1 U14-0 U14-3 U23-4 U51-11)
  )
  (net "INSTR0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-8 U45-1 U69-2)
  )
  (net "INSTR1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-9 U45-4 U69-3)
  )
  (net "INSTR10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-5 U31-10 U36-6)
  )
  (net "INSTR11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-8 U31-12 U36-7)
  )
  (net "INSTR12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-11 U31-13 U36-12)
  )
  (net "INSTR13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-14 U31-14 U36-13)
  )
  (net "INSTR14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-15 U31-15 U36-16)
  )
  (net "INSTR15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-18 U31-16 U36-17)
  )
  (net "INSTR2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-10 U45-5 U69-6)
  )
  (net "INSTR3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-12 U45-8 U69-7)
  )
  (net "INSTR4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-13 U45-11 U69-12)
  )
  (net "INSTR5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-14 U45-14 U69-13)
  )
  (net "INSTR6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-15 U45-15 U69-16)
  )
  (net "INSTR7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-16 U45-18 U69-17)
  )
  (net "INSTR8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-1 U31-8 U36-2)
  )
  (net "INSTR9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U15-4 U31-9 U36-3)
  )
  (net "INSTRSEL0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins 3M-11 U51-12)
  )
  (net "INSTRSEL1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins 3M-10 U14-4)
  )
  (net "INSTRSELADDR0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-7 U31-7 U46-3)
  )
  (net "INSTRSELADDR1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-6 U31-6 U46-6)
  )
  (net "INSTRSELADDR10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-18 U31-18 U48-8)
  )
  (net "INSTRSELADDR11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U48-11)
  )
  (net "INSTRSELADDR12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "INSTRSELADDR13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "INSTRSELADDR14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "INSTRSELADDR15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "INSTRSELADDR2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-5 U31-5 U46-8)
  )
  (net "INSTRSELADDR3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-4 U31-4 U46-11)
  )
  (net "INSTRSELADDR4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-3 U31-3 U47-3)
  )
  (net "INSTRSELADDR5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-2 U31-2 U47-6)
  )
  (net "INSTRSELADDR6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-1 U31-1 U47-8)
  )
  (net "INSTRSELADDR7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-0 U31-0 U47-11)
  )
  (net "INSTRSELADDR8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-22 U31-22 U48-3)
  )
  (net "INSTRSELADDR9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U30-21 U31-21 U48-6)
  )
  (net "INTERCEPTBUS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U3-0 U4-0 U5-0 U6-0 U7-0 U8-0 U9-0 U10-0 U11-0 U29-5)
  )
  (net "INT_ADDRA0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-2 U41-13)
  )
  (net "INT_ADDRA1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-5 U41-12)
  )
  (net "INT_ADDRA10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U9-9 U43-11)
  )
  (net "INT_ADDRA11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U9-12 U43-10)
  )
  (net "INT_ADDRA12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U10-2 U44-13)
  )
  (net "INT_ADDRA13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U10-5 U44-12)
  )
  (net "INT_ADDRA14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U10-9 U44-11)
  )
  (net "INT_ADDRA15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U10-12 U44-10)
  )
  (net "INT_ADDRA2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-9 U41-11)
  )
  (net "INT_ADDRA3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U7-12 U41-10)
  )
  (net "INT_ADDRA4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-2 U42-13)
  )
  (net "INT_ADDRA5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-5 U42-12)
  )
  (net "INT_ADDRA6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-9 U42-11)
  )
  (net "INT_ADDRA7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U8-12 U42-10)
  )
  (net "INT_ADDRA8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U9-2 U43-13)
  )
  (net "INT_ADDRA9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U9-5 U43-12)
  )
  (net "INT_EBS0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-2 U260-1)
  )
  (net "INT_EBS1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-5 U260-4)
  )
  (net "INT_EBS2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-9 U260-5)
  )
  (net "INT_EBS3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U5-12 U260-8)
  )
  (net "INT_EBS4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-2 U260-11)
  )
  (net "INT_EBS5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-5 U260-14)
  )
  (net "INT_EBS6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-9 U260-15)
  )
  (net "INT_EBS7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U6-12 U260-18)
  )
  (net "LATCHINSTR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U36-10 U69-10 U70-13)
  )
  (net "LATCHINSTR2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U29-10 U38-10 U70-11)
  )
  (net "LINSTR14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-15)
  )
  (net "LINSTR15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U38-18)
  )
  (net "NEXTINSTR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U37-0 U70-8)
  )
  (net "OPX0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "OPX6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "PCINCR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-9 U14-12 U25-1 U26-1 U27-1 U51-1 U51-4 U51-9 U66-1 U66-4 U70-9)
  )
  (net "READBCOL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "RH0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-1 U57-8)
  )
  (net "RH1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-4 U57-10)
  )
  (net "RH2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-5 U57-13)
  )
  (net "RH3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-8 U57-0)
  )
  (net "RH4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-11 U58-8)
  )
  (net "RH5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-14 U58-10)
  )
  (net "RH6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-15 U58-13)
  )
  (net "RH7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U1-18 U58-0)
  )
  (net "RH8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U59-8 U95-8)
  )
  (net "RST"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-21 EXPANSIONBUSA2-21)
  )
  (net "RV0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-1 U61-8)
  )
  (net "RV1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-4 U61-10)
  )
  (net "RV2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-5 U61-13)
  )
  (net "RV3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-8 U61-0)
  )
  (net "RV4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-11 U62-8)
  )
  (net "RV5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-14 U62-10)
  )
  (net "RV6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-15 U62-13)
  )
  (net "RV7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U2-18 U62-0)
  )
  (net "SLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-0)
  )
  (net "VBLANK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer I1 I2 I4)
    (use_via
     $VIA#0_POWER
    )
   )
    (pins EXPANSIONBUSA1-16 EXPANSIONBUSA2-16 3M-15 U1-19 U2-19 U3-15 U4-15 U5-15 U6-15
     U7-15 U8-15 U9-15 U10-15 U11-5 U11-15 U12-13 U13-13 U14-13 U15-10 U15-19 U16-13 U17-25
     U17-27 U18-15 U19-15 U20-15 U21-15 U22-10 U22-19 U23-5 U23-15 U24-19 U25-6 U25-9
     U25-15 U26-15 U27-15 U28-6 U28-9 U28-15 U29-19 U30-23 U31-23 U32-15 U33-15 U34-15
     U35-13 U36-19 U37-13 U38-19 U39-13 U40-1 U40-2 U40-12 U40-13 U41-6 U41-9 U41-15 U42-15
     U43-15 U44-15 U45-10 U45-19 U46-15 U47-15 U48-15 U49-13 U50-19 U51-13 U52-19 U53-19
     U54-19 U55-2 U55-15 U56-15 U57-2 U57-15 U58-15 U59-2 U59-15 U60-15 U61-2 U61-15 U62-15
     U65-13 U66-13 U68-13 U69-19 U70-5 U70-15 U71-6 U71-8 U71-9 U71-15 U95-9 U95-12 U95-13
    U260-19)
  )
  (net "VIDCLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-18 U35-12)
  )
  (net "WAITFOREQUALSHV"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-10 U29-8 U40-10 U68-4)
  )
  (net "WAIT_VAL0"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-1)
  )
  (net "WAIT_VAL1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-4)
  )
  (net "WAIT_VAL10"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-5 U57-12)
  )
  (net "WAIT_VAL11"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-8 U57-14)
  )
  (net "WAIT_VAL12"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-11 U58-9)
  )
  (net "WAIT_VAL13"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-14 U58-11)
  )
  (net "WAIT_VAL14"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-15 U58-12)
  )
  (net "WAIT_VAL15"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-18 U58-14)
  )
  (net "WAIT_VAL16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-1 U59-9)
  )
  (net "WAIT_VAL17"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-4 U59-11)
  )
  (net "WAIT_VAL18"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-5 U59-12)
  )
  (net "WAIT_VAL19"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-8 U59-14)
  )
  (net "WAIT_VAL2"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-5)
  )
  (net "WAIT_VAL20"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-11 U60-9)
  )
  (net "WAIT_VAL21"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-14 U60-11)
  )
  (net "WAIT_VAL22"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-15 U60-12)
  )
  (net "WAIT_VAL23"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-18 U60-14)
  )
  (net "WAIT_VAL24"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-1 U61-9)
  )
  (net "WAIT_VAL25"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-4 U61-11)
  )
  (net "WAIT_VAL26"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-5 U61-12)
  )
  (net "WAIT_VAL27"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-8 U61-14)
  )
  (net "WAIT_VAL28"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-11 U62-9)
  )
  (net "WAIT_VAL29"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-14 U62-11)
  )
  (net "WAIT_VAL3"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-8)
  )
  (net "WAIT_VAL30"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-15 U62-12)
  )
  (net "WAIT_VAL31"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U54-18 U62-14)
  )
  (net "WAIT_VAL4"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-11)
  )
  (net "WAIT_VAL5"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-14)
  )
  (net "WAIT_VAL6"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-15)
  )
  (net "WAIT_VAL7"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U50-18)
  )
  (net "WAIT_VAL8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-1 U57-9)
  )
  (net "WAIT_VAL9"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-4 U57-11)
  )
  (net "_256H"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins ROWCOL1-9)
  )
  (net "_6MHZ"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-17)
  )
  (net "_CDL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-5)
  )
  (net "_CMPBLK"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-3)
  )
  (net "_DALOADHI"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U33-8 U34-8)
  )
  (net "_DALOADLO"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U28-8 U32-8)
  )
  (net "_DBG9800WE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_DISPLAYENABLE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-12)
  )
  (net "_EXTCS8000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS8800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS9000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCS9800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSA000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSA800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSB000"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTCSB800"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins)
  )
  (net "_EXTERNALMEWR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-8 U16-9)
  )
  (net "_EXTERNALMEWRPULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U11-2 U14-7)
  )
  (net "_GOTEQUALSHV"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U49-4 U68-5)
  )
  (net "_HSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-11)
  )
  (net "_INCR_ADDRB1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-5 U28-1 U32-1 U33-1 U34-1)
  )
  (net "_INCR_EADDR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-11 U49-9 U49-12)
  )
  (net "_INSTRSEL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins 3M-14 U12-0 U13-10 U16-2 U35-8 U46-0 U47-0 U48-0)
  )
  (net "_LOAD_EADDRHI"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U43-8 U44-8 U51-0 U65-5)
  )
  (net "_LOAD_EADDRHIPULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U49-11 U51-2)
  )
  (net "_LOAD_EADDRLO"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-11 U41-8 U42-8 U65-3)
  )
  (net "_LOAD_EADDRLOPULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U14-10 U49-8)
  )
  (net "_LOAD_EBS"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U16-7 U51-3)
  )
  (net "_LOAD_EBSPULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U51-5 U260-10)
  )
  (net "_LOAD_WAIT16"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U65-9 U66-0)
  )
  (net "_LOAD_WAIT16PULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U53-10 U66-2)
  )
  (net "_LOAD_WAIT24"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U51-8 U65-11)
  )
  (net "_LOAD_WAIT24PULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U51-7 U54-10)
  )
  (net "_LOAD_WAIT8"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U65-7 U66-3)
  )
  (net "_LOAD_WAIT8PULSE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U52-10 U66-5)
  )
  (net "_MDL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-4)
  )
  (net "_MEMBSEL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U13-2 U14-1 U16-0 U18-0 U19-0 U20-0 U21-0 U35-9)
  )
  (net "_MERE"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-20 U11-6)
  )
  (net "_MEWR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins EXPANSIONBUSA1-19 U11-3)
  )
  (net "_PCLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U25-8 U26-8 U27-8)
  )
  (net "_RESET"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
    (pins U24-1 U29-0 U35-0 U35-3 U36-0 U38-0 U39-0 U49-0 U49-3 U50-0 U52-0 U53-0 U54-0
    U69-0 U260-0)
  )
  (net "_RESET_ADDRB1"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-5 U35-1)
  )
  (net "_RESET_EBSEADDR"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-7 U49-1)
  )
  (net "_RESET_PC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-11 U35-4)
  )
  (net "_SLOAD"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-1)
  )
  (net "_VPL"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-6)
  )
  (net "_VSYNC"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins VIDEO1-10)
  )
  (net "_WAITFOREQUALSHV"
   (circuit
    (use_layer TOP I1 I2 I3 I4 BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins U12-9)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00315"
   "#00316"
   "#00523"
   "#00705"
   "#00708"
   "#00730"
   "#00731"
   "#00732"
   "#00733"
   "#00734"
   "#00735"
   "#00736"
   "#00737"
   "#00738"
   "#00739"
   "#00740"
   "#00741"
   "#00742"
   "#00781"
   "#00789"
   "#00845"
   "#00846"
   "#00857"
   "#00885"
   "#00929"
   "#00961"
   "#00998"
   "#00999"
   "#01010"
   "#01021"
   "#01050"
   "#01051"
   "#01058"
   "#01061"
   "#01065"
   "#01066"
   "#01067"
   "#01068"
   "#01069"
   "#01070"
   "#01071"
   "#01072"
   "#01074"
   "#01075"
   "#01076"
   "#01077"
   "#01084"
   "#01085"
   "#01162"
   "#01224"
   "#01226"
   "#01227"
   "#01228"
   "#01240"
   "#01241"
   "#01242"
   "#01254"
   "#01266"
   "#01268"
   "#01270"
   "#01292"
   "#01293"
   "#01294"
   "#01306"
   "#01314"
   "#01319"
   "#01339"
   "#01343"
   "#01347"
   "#01364"
   "#01365"
   "#01372"
   "#01373"
   "#01374"
   "#01508"
   "#01512"
   "#01516"
   "#01664"
   "#01669"
   "#01671"
   "#01673"
   "#01700"
   "#01701"
   "#01702"
   "#01703"
   "#01704"
   "#01705"
   "#01706"
   "#01707"
   ".6MHZ"
   "128H"
   "128V"
   "16H"
   "16V"
   "1H"
   "1V"
   "256H"
   "2H"
   "2V"
   "32H"
   "32V"
   "4H"
   "4V"
   "64H"
   "64V"
   "6MHZ"
   "8H"
   "8V"
   "APUDA0"
   "APUDA1"
   "APUDA10"
   "APUDA11"
   "APUDA12"
   "APUDA13"
   "APUDA14"
   "APUDA15"
   "APUDA2"
   "APUDA3"
   "APUDA4"
   "APUDA5"
   "APUDA6"
   "APUDA7"
   "APUDA8"
   "APUDA9"
   "APUPC0"
   "APUPC1"
   "APUPC10"
   "APUPC11"
   "APUPC2"
   "APUPC3"
   "APUPC4"
   "APUPC5"
   "APUPC6"
   "APUPC7"
   "APUPC8"
   "APUPC9"
   "BGBORDERX"
   "BGBORDERY"
   "BUSDDR"
   "CLK"
   "CMPBLK"
   "CPUWANTBUS"
   "DISPLAYENABLE"
   "EA0"
   "EA1"
   "EA10"
   "EA11"
   "EA12"
   "EA13"
   "EA14"
   "EA15"
   "EA2"
   "EA3"
   "EA4"
   "EA5"
   "EA6"
   "EA7"
   "EA8"
   "EA9"
   "EBS0"
   "EBS1"
   "EBS2"
   "EBS3"
   "EBS4"
   "EBS5"
   "EBS6"
   "EBS7"
   "ECPUHASBUS"
   "ED0"
   "ED1"
   "ED2"
   "ED3"
   "ED4"
   "ED5"
   "ED6"
   "ED7"
   "ENABLEAPU"
   "EXTWANTBUS"
   "EXTWANTIRQ"
   "IDATA0"
   "IDATA1"
   "IDATA2"
   "IDATA3"
   "IDATA4"
   "IDATA5"
   "IDATA6"
   "IDATA7"
   "IEA0"
   "IEA1"
   "IEA10"
   "IEA11"
   "IEA12"
   "IEA13"
   "IEA14"
   "IEA15"
   "IEA2"
   "IEA3"
   "IEA4"
   "IEA5"
   "IEA6"
   "IEA7"
   "IEA8"
   "IEA9"
   "IEBS0"
   "IEBS1"
   "IEBS2"
   "IEBS3"
   "IEBS4"
   "IEBS5"
   "IEBS6"
   "IEBS7"
   "IED0"
   "IED1"
   "IED2"
   "IED3"
   "IED4"
   "IED5"
   "IED6"
   "IED7"
   "IEMEMREAD"
   "IEMEMWRITE"
   "INSTR0"
   "INSTR1"
   "INSTR10"
   "INSTR11"
   "INSTR12"
   "INSTR13"
   "INSTR14"
   "INSTR15"
   "INSTR2"
   "INSTR3"
   "INSTR4"
   "INSTR5"
   "INSTR6"
   "INSTR7"
   "INSTR8"
   "INSTR9"
   "INSTRSEL0"
   "INSTRSEL1"
   "INSTRSELADDR0"
   "INSTRSELADDR1"
   "INSTRSELADDR10"
   "INSTRSELADDR11"
   "INSTRSELADDR12"
   "INSTRSELADDR13"
   "INSTRSELADDR14"
   "INSTRSELADDR15"
   "INSTRSELADDR2"
   "INSTRSELADDR3"
   "INSTRSELADDR4"
   "INSTRSELADDR5"
   "INSTRSELADDR6"
   "INSTRSELADDR7"
   "INSTRSELADDR8"
   "INSTRSELADDR9"
   "INTERCEPTBUS"
   "INT_ADDRA0"
   "INT_ADDRA1"
   "INT_ADDRA10"
   "INT_ADDRA11"
   "INT_ADDRA12"
   "INT_ADDRA13"
   "INT_ADDRA14"
   "INT_ADDRA15"
   "INT_ADDRA2"
   "INT_ADDRA3"
   "INT_ADDRA4"
   "INT_ADDRA5"
   "INT_ADDRA6"
   "INT_ADDRA7"
   "INT_ADDRA8"
   "INT_ADDRA9"
   "INT_EBS0"
   "INT_EBS1"
   "INT_EBS2"
   "INT_EBS3"
   "INT_EBS4"
   "INT_EBS5"
   "INT_EBS6"
   "INT_EBS7"
   "LATCHINSTR"
   "LATCHINSTR2"
   "LINSTR14"
   "LINSTR15"
   "NEXTINSTR"
   "OPX0"
   "OPX1"
   "OPX2"
   "OPX3"
   "OPX4"
   "OPX5"
   "OPX6"
   "PCINCR"
   "READBCOL"
   "RH0"
   "RH1"
   "RH2"
   "RH3"
   "RH4"
   "RH5"
   "RH6"
   "RH7"
   "RH8"
   "RST"
   "RV0"
   "RV1"
   "RV2"
   "RV3"
   "RV4"
   "RV5"
   "RV6"
   "RV7"
   "SLOAD"
   "VBLANK"
   "VIDCLK"
   "WAITFOREQUALSHV"
   "WAIT_VAL0"
   "WAIT_VAL1"
   "WAIT_VAL10"
   "WAIT_VAL11"
   "WAIT_VAL12"
   "WAIT_VAL13"
   "WAIT_VAL14"
   "WAIT_VAL15"
   "WAIT_VAL16"
   "WAIT_VAL17"
   "WAIT_VAL18"
   "WAIT_VAL19"
   "WAIT_VAL2"
   "WAIT_VAL20"
   "WAIT_VAL21"
   "WAIT_VAL22"
   "WAIT_VAL23"
   "WAIT_VAL24"
   "WAIT_VAL25"
   "WAIT_VAL26"
   "WAIT_VAL27"
   "WAIT_VAL28"
   "WAIT_VAL29"
   "WAIT_VAL3"
   "WAIT_VAL30"
   "WAIT_VAL31"
   "WAIT_VAL4"
   "WAIT_VAL5"
   "WAIT_VAL6"
   "WAIT_VAL7"
   "WAIT_VAL8"
   "WAIT_VAL9"
   "_256H"
   "_6MHZ"
   "_CDL"
   "_CMPBLK"
   "_DALOADHI"
   "_DALOADLO"
   "_DBG9800WE"
   "_DISPLAYENABLE"
   "_EXTCS8000"
   "_EXTCS8800"
   "_EXTCS9000"
   "_EXTCS9800"
   "_EXTCSA000"
   "_EXTCSA800"
   "_EXTCSB000"
   "_EXTCSB800"
   "_EXTERNALMEWR"
   "_EXTERNALMEWRPULSE"
   "_GOTEQUALSHV"
   "_HSYNC"
   "_INCR_ADDRB1"
   "_INCR_EADDR"
   "_INSTRSEL"
   "_LOAD_EADDRHI"
   "_LOAD_EADDRHIPULSE"
   "_LOAD_EADDRLO"
   "_LOAD_EADDRLOPULSE"
   "_LOAD_EBS"
   "_LOAD_EBSPULSE"
   "_LOAD_WAIT16"
   "_LOAD_WAIT16PULSE"
   "_LOAD_WAIT24"
   "_LOAD_WAIT24PULSE"
   "_LOAD_WAIT8"
   "_LOAD_WAIT8PULSE"
   "_MDL"
   "_MEMBSEL"
   "_MERE"
   "_MEWR"
   "_PCLOAD"
   "_RESET"
   "_RESET_ADDRB1"
   "_RESET_EBSEADDR"
   "_RESET_PC"
   "_SLOAD"
   "_VPL"
   "_VSYNC"
   "_WAITFOREQUALSHV"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
