norm1_mac_muladd_5ns_5ns_5ns_10_4_1
norm1_flow_control_loop_pipe_sequential_init
norm1_mul_9s_45ns_52_1_0
norm1_mul_10s_36s_36_1_0
norm1_mul_23ns_23ns_45_1_0
norm1_mul_41ns_6ns_47_1_0
norm1_mul_43s_25s_67_1_0
norm1_mul_44ns_6ns_50_1_0
norm1_mul_25ns_6ns_31_1_0
norm1_mul_39ns_4ns_43_1_0
norm1_sparsemux_7_2_1_1_0
norm1_bitselect_1ns_23ns_32s_1_1_0
norm1_mul_18ns_18ns_36_1_0
norm1_sparsemux_19_8_32_1_0
norm1_mac_muladd_13s_12ns_16s_25_4_0
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_bkb
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log0_lut_table_array_ROM_Acud
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4dEe
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6eOg
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_fYi
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrg8j
norm1_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrayhbi
norm1_flow_control_loop_pipe_sequential_init
norm1_flow_control_loop_pipe_sequential_init
norm1_sparsemux_185_7_32_1_1
norm1_flow_control_loop_pipe_sequential_init
norm1_flow_control_loop_pipe_sequential_init
norm1_flow_control_loop_pipe_sequential_init
norm1_fadd_32ns_32ns_32_4_full_dsp_1
norm1_fadd_32ns_32ns_32_4_full_dsp_1
norm1_fadd_32ns_32ns_32_4_full_dsp_1
norm1_fdiv_32ns_32ns_32_9_no_dsp_1
norm1_fptrunc_64ns_32_2_no_dsp_1
norm1_fpext_32ns_64_2_no_dsp_1
norm1_dadd_64ns_64ns_64_5_full_dsp_1
norm1_dmul_64ns_64ns_64_5_max_dsp_1
norm1_inp_image_RAM_AUTO_1R1W
norm1_gmem0_m_axi
norm1_control_s_axi
norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
pow_generic_float_s
norm1_Pipeline_L2_L3
norm1_Pipeline_L5_L6
norm1_Pipeline_L8_L9_L10
norm1_Pipeline_L12_L13
norm1_Pipeline_L15_L16
norm1
