# RV64IMF  CPU 
## An Implementation and Optimization Case Study
RISC-V CPU implemented in Verilog RTL with full simulation and verification. After the baseline is complete, key modules will be replaced with custom blocks to compare area, power, timing, and development time tradeoffs.
