INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_world/Hello_world.srcs/sources_1/new/Hello_world.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hello_world
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_world/Hello_world.srcs/sim_1/new/Hello_world_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hello_world_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_world/Hello_world.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
