LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE IEEE.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY Tarea7a IS
 PORT( CLOCK_50 : IN std_logic;
 HEX0 : OUT std_logic_vector(6 downto 0));
END Tarea7a;

ARCHITECTURE Structure OF Tarea7a IS
cnt : STD_LOGIC_VECTOR(23 DOWNTO 0);
BEGIN

	COMPONENT Display7 IS 
	PORT (VALOR : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
   HEX0 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
	
	PROCESS (CLOCK_50) IS 
		
	
END Structure;