/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/procedures/hwp/corecache/p10_hcd_core_vmin_enable.C $ */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2018,2021                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */



///
/// @file  p10_hcd_core_vmin_enable.C
/// @brief
///


// *HWP HWP Owner          : David Du         <daviddu@us.ibm.com>
// *HWP Backup HWP Owner   : Greg Still       <stillgs@us.ibm.com>
// *HWP FW Owner           : Prem Shanker Jha <premjha2@in.ibm.com>
// *HWP Team               : PM
// *HWP Consumed by        : SBE:QME
// *HWP Level              : 2


//------------------------------------------------------------------------------
// Includes
//------------------------------------------------------------------------------

#include "p10_hcd_core_vmin_enable.H"
#include "p10_hcd_common.H"
#include "p10_hcd_mma_poweroff.H"
#include "p10_pm_hcd_flags.h"

#ifdef __PPE_QME
    #include "p10_ppe_c.H"
    #include "p10_ppe_eq.H"
    using namespace scomt::ppe_c;
    using namespace scomt::ppe_eq;
    #define QME_FLAGS_RVRM_ENABLE QME_FLAGS_RVRM_ENABLE
#else
    #include "p10_scom_c.H"
    #include "p10_scom_eq.H"
    using namespace scomt::c;
    using namespace scomt::eq;
    #define QME_FLAGS_RVRM_ENABLE p10hcd::QME_FLAGS_RVRM_ENABLE
#endif

//------------------------------------------------------------------------------
// Constant Definitions
//------------------------------------------------------------------------------

enum P10_HCD_CORE_VMIN_ENABLE_CONSTANTS
{
    HCD_VMIN_ENA_RVID_ACTIVE_POLL_TIMEOUT_HW_NS    = 100000000, // 10^5ns = 100us timeout
    HCD_VMIN_ENA_RVID_ACTIVE_POLL_DELAY_HW_NS      = 1000,   // 1us poll loop delay
    HCD_VMIN_ENA_RVID_ACTIVE_POLL_DELAY_SIM_CYCLE  = 32000,  // 32k sim cycle delay
    HCD_VMIN_ENA_VDD_PG_STATE_POLL_TIMEOUT_HW_NS   = 100000000, // 10^5ns = 100us timeout
    HCD_VMIN_ENA_VDD_PG_STATE_POLL_DELAY_HW_NS     = 1000,   // 1us poll loop delay
    HCD_VMIN_ENA_VDD_PG_STATE_POLL_DELAY_SIM_CYCLE = 32000,  // 32k sim cycle delay
    HCD_VMIN_ENA_PFET_ENABLE_DELAY_HW_NS           = 50,     // 50ns quiesce delay
    HCD_VMIN_ENA_PFET_ENABLE_DELAY_SIM_CYCLE       = 250     // 250 sim cycle delay
};

//------------------------------------------------------------------------------
// Procedure: p10_hcd_core_vmin_enable
//------------------------------------------------------------------------------

fapi2::ReturnCode
p10_hcd_core_vmin_enable(
    const fapi2::Target < fapi2::TARGET_TYPE_CORE | fapi2::TARGET_TYPE_MULTICAST, fapi2::MULTICAST_AND > & i_target)
{
    fapi2::Target < fapi2::TARGET_TYPE_EQ | fapi2::TARGET_TYPE_MULTICAST, fapi2::MULTICAST_AND > l_eq_target =
        i_target.getParent < fapi2::TARGET_TYPE_EQ | fapi2::TARGET_TYPE_MULTICAST > ();
    fapi2::buffer<buffer_t> l_mmioData = 0;
    fapi2::buffer<uint64_t> l_scomData = 0;
    uint32_t                l_timeout  = 0;
    uint32_t                l_vdd_pfet_enable_actual = 0;
    uint8_t                 l_attr_mma_poweron_disable = 0;
    uint8_t                 l_attr_mma_poweroff_disable = 0;
    fapi2::Target < fapi2::TARGET_TYPE_SYSTEM > l_sys;
    FAPI_TRY( FAPI_ATTR_GET( fapi2::ATTR_SYSTEM_MMA_POWEROFF_DISABLE, l_sys, l_attr_mma_poweroff_disable ) );
    FAPI_TRY( FAPI_ATTR_GET( fapi2::ATTR_SYSTEM_MMA_POWERON_DISABLE,  l_sys, l_attr_mma_poweron_disable ) );
#ifdef USE_RUNN
    fapi2::ATTR_RUNN_MODE_Type                  l_attr_runn_mode;
    FAPI_TRY( FAPI_ATTR_GET( fapi2::ATTR_RUNN_MODE, l_sys, l_attr_runn_mode ) );
#endif

    FAPI_INF(">>p10_hcd_core_vmin_enable");

    //If dynamic mode, stop2,3,11 all turn off mma completely(done by stop2)
    //otherwise, stop2 only turn off mma clock, stop3 turn off mma power
    //therefore the condition here is reverse of what in core_stopgrid.C

    // PowerON_Dis = 0 and PowerOFF_Dis = 0 do not power off mma as in dynamic
    // PowerON_Dis = 0 and PowerOFF_Dis = 1 do power off mma     as in static
    // PowerON_Dis = 1 and PowerOFF_Dis = 0 do not power off mma as in dynamic
    // PowerON_Dis = 1 and PowerOFF_Dis = 1 do not power off mma as already power off

    // note here the poweroff disable attribute is for disabling dynamic poweroff
    // thus instead of poweroff by qme decrementor mma is powered off here
    if( !l_attr_mma_poweron_disable && l_attr_mma_poweroff_disable )
    {
        FAPI_TRY( p10_hcd_mma_poweroff( i_target ) );
    }

    FAPI_TRY(HCD_GETMMIO_Q( l_eq_target, QME_FLAGS_RW, l_mmioData ) );

    if( MMIO_GET( QME_FLAGS_RVRM_ENABLE ) == 1 )
    {
        FAPI_DBG("Set VDD_PFET_SEQ_STATE to Voff(0b01) via CPMS_CL2_PFETCNTL[0-1]");
        FAPI_TRY( HCD_PUTMMIO_S( i_target, CPMS_CL2_PFETCNTL_WO_OR, BIT64(1) ) );

        FAPI_DBG("Wait for VDD_PG_STATE == 0x8 via CPMS_CL2_PFETCNTL[42-45]");
        l_timeout = HCD_VMIN_ENA_VDD_PG_STATE_POLL_TIMEOUT_HW_NS /
                    HCD_VMIN_ENA_VDD_PG_STATE_POLL_DELAY_HW_NS;

        do
        {
            FAPI_TRY( HCD_GETMMIO_S( i_target, CPMS_CL2_PFETCNTL, l_scomData ) );

            // use multicastAND to check 1
            if(
#ifdef USE_RUNN
                ( !l_attr_runn_mode ) &&
#endif
                ( SCOM_GET(42) == 1 ) )
            {
                break;
            }

            fapi2::delay(HCD_VMIN_ENA_VDD_PG_STATE_POLL_DELAY_HW_NS,
                         HCD_VMIN_ENA_VDD_PG_STATE_POLL_DELAY_SIM_CYCLE);
        }
        while( (--l_timeout) != 0 );

        HCD_ASSERT4( (
#ifdef USE_RUNN
                         l_attr_runn_mode ? ( SCOM_GET(42) == 1 ) :
#endif
                         (l_timeout != 0) ),
                     VMIN_ENA_VDD_PG_STATE_TIMEOUT,
                     set_VMIN_ENA_VDD_PG_STATE_POLL_TIMEOUT_HW_NS, HCD_VMIN_ENA_VDD_PG_STATE_POLL_TIMEOUT_HW_NS,
                     set_CPMS_CL2_PFETCNTL, l_scomData,
                     set_MC_CORE_TARGET, i_target,
                     set_CORE_SELECT, i_target.getCoreSelect(),
                     "ERROR: Vmin Enable VDD_PG_STATE Timeout");

        FAPI_DBG("Check VDD_PFET_ENABLE_ACTUAL == 0x80 via CPMS_CL2_PFETSTAT[16-23]");
        FAPI_TRY( HCD_GETMMIO_S( i_target, CPMS_CL2_PFETSTAT, l_scomData ) );

        SCOM_EXTRACT(16, 8, l_vdd_pfet_enable_actual);
        HCD_ASSERT4((l_vdd_pfet_enable_actual == 0x80),
                    VMIN_ENA_VDD_PFET_ENABLE_ACTUAL_FAILED,
                    set_VDD_PFET_ENABLE_ACTUAL, l_vdd_pfet_enable_actual,
                    set_CPMS_CL2_PFETSTAT, l_scomData,
                    set_MC_CORE_TARGET, i_target,
                    set_CORE_SELECT, i_target.getCoreSelect(),
                    "ERROR: Vmin Enable VDD_PFET_ENABLE_ACTUAL Failed");

        FAPI_DBG("Delay 50ns");
        fapi2::delay(HCD_VMIN_ENA_PFET_ENABLE_DELAY_HW_NS,
                     HCD_VMIN_ENA_PFET_ENABLE_DELAY_SIM_CYCLE);

#ifdef __PPE_PLAT
        asm("sync");
#endif

        FAPI_DBG("Reset VDD_PFET_SEQ_STATE to No-Op(0b00) via CPMS_CL2_PFETCNTL[0-1]");
        FAPI_TRY( HCD_PUTMMIO_S( i_target, CPMS_CL2_PFETCNTL_WO_CLEAR, BIT64(1) ) );

        FAPI_DBG("Assert RVID_ENABLE via CPMS_RVCSR[0]");
        FAPI_TRY( HCD_PUTMMIO_S( i_target, CPMS_RVCSR_WO_OR, BIT64(0) ) );

        FAPI_DBG("Wait for RVID_ACTIVE and RVID_ENABLED via CPMS_RVCSR[32/34]");
        l_timeout = HCD_VMIN_ENA_RVID_ACTIVE_POLL_TIMEOUT_HW_NS /
                    HCD_VMIN_ENA_RVID_ACTIVE_POLL_DELAY_HW_NS;

        do
        {
            FAPI_TRY( HCD_GETMMIO_S( i_target, CPMS_RVCSR, l_scomData ) );

            // use multicastAND to check 1
            if(
#ifdef USE_RUNN
                ( !l_attr_runn_mode ) &&
#endif
                ( SCOM_GET(32) == 1 ) &&
                ( SCOM_GET(34) == 1 ) )
            {
                break;
            }

            fapi2::delay(HCD_VMIN_ENA_RVID_ACTIVE_POLL_DELAY_HW_NS,
                         HCD_VMIN_ENA_RVID_ACTIVE_POLL_DELAY_SIM_CYCLE);
        }
        while( (--l_timeout) != 0 );

        HCD_ASSERT4( (
#ifdef USE_RUNN
                         l_attr_runn_mode ? ( ( SCOM_GET(32) == 1 ) && ( SCOM_GET(34) == 1 ) ) :
#endif
                         (l_timeout != 0) ),
                     VMIN_ENA_RVID_ACTIVE_TIMEOUT,
                     set_VMIN_ENA_RVID_ACTIVE_POLL_TIMEOUT_HW_NS, HCD_VMIN_ENA_RVID_ACTIVE_POLL_TIMEOUT_HW_NS,
                     set_CPMS_RVCSR, l_scomData,
                     set_MC_CORE_TARGET, i_target,
                     set_CORE_SELECT, i_target.getCoreSelect(),
                     "ERROR: Vmin Enable Rvid Active/Enabled Timeout");
    }

fapi_try_exit:

    FAPI_INF("<<p10_hcd_core_vmin_enable");

    return fapi2::current_err;

}
