$date
	Mon Jul  8 14:37:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % cin $end
$scope module adder0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
1!
$end
#5000
1"
0!
1%
1$
0#
#10000
