0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/FSM_s3/FSM_s3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/FSM_s3/FSM_s3.srcs/sim_1/new/fsm_s3_tb.v,1618808526,verilog,,,,fsm_s3_tb,,,,,,,,
C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/FSM_s3/FSM_s3.srcs/sources_1/new/fsm_s3.v,1618810091,verilog,,C:/Users/Rongye/OneDrive/FPGA/VerilogHDL/Project/FSM_s3/FSM_s3.srcs/sim_1/new/fsm_s3_tb.v,,FSM_S3,,,,,,,,
