{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434691800460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434691800461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 22:29:59 2015 " "Processing started: Thu Jun 18 22:29:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434691800461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434691800461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_5M57_AP_U2_Top -c EPT_5M57_AP_U2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434691800461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1434691800807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer_library.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer_library.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer_library.vqm" 21 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/spi_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/spi_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_interface " "Found entity 1: spi_interface" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_trigger.vqm" 21 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer.vqm" 21 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_control_register.vqm" 21 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_block.vqm" 21 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/write_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/write_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_SPI " "Found entity 1: write_SPI" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/read_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/read_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_SPI " "Found entity 1: read_SPI" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/read_SPI.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(406) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(406): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 406 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1434691800959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_5M57_AP_U2_Top.v(617) " "Verilog HDL information at EPT_5M57_AP_U2_Top.v(617): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 617 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1434691800960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/ept_5m57_ap_u2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_5m57_ap_u2_unoprolyzer/ept_5m57_ap_u2_unoprolyzer/src/ept_5m57_ap_u2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_5M57_AP_U2_Top " "Found entity 1: EPT_5M57_AP_U2_Top" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434691800961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434691800961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_5M57_AP_U2_Top " "Elaborating entity \"EPT_5M57_AP_U2_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434691801052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "master_spi_transmit_byte EPT_5M57_AP_U2_Top.v(173) " "Verilog HDL or VHDL warning at EPT_5M57_AP_U2_Top.v(173): object \"master_spi_transmit_byte\" assigned a value but never read" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434691801054 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 EPT_5M57_AP_U2_Top.v(396) " "Verilog HDL assignment warning at EPT_5M57_AP_U2_Top.v(396): truncated value with size 8 to match size of target (6)" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801056 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_eoc_reg EPT_5M57_AP_U2_Top.v(775) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(775): variable \"adc_eoc_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 775 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1434691801060 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adc_channel_select EPT_5M57_AP_U2_Top.v(817) " "Verilog HDL Always Construct warning at EPT_5M57_AP_U2_Top.v(817): variable \"adc_channel_select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 817 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1434691801060 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LB_SER EPT_5M57_AP_U2_Top.v(47) " "Output port \"LB_SER\" at EPT_5M57_AP_U2_Top.v(47) has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434691801066 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LB_IOH EPT_5M57_AP_U2_Top.v(49) " "Output port \"LB_IOH\" at EPT_5M57_AP_U2_Top.v(49) has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434691801066 "|EPT_5M57_AP_U2_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LB_IOL EPT_5M57_AP_U2_Top.v(50) " "Output port \"LB_IOL\" at EPT_5M57_AP_U2_Top.v(50) has no driver" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434691801066 "|EPT_5M57_AP_U2_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_interface spi_interface:SPI_IFACE_INST " "Elaborating entity \"spi_interface\" for hierarchy \"spi_interface:SPI_IFACE_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "SPI_IFACE_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_interface.v(201) " "Verilog HDL assignment warning at spi_interface.v(201): truncated value with size 32 to match size of target (3)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 spi_interface.v(206) " "Verilog HDL assignment warning at spi_interface.v(206): truncated value with size 8 to match size of target (3)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_interface.v(311) " "Verilog HDL assignment warning at spi_interface.v(311): truncated value with size 32 to match size of target (5)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 spi_interface.v(419) " "Verilog HDL assignment warning at spi_interface.v(419): truncated value with size 12 to match size of target (11)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 spi_interface.v(433) " "Verilog HDL assignment warning at spi_interface.v(433): truncated value with size 12 to match size of target (11)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "end_read_data_flag spi_interface.v(482) " "Verilog HDL Always Construct warning at spi_interface.v(482): variable \"end_read_data_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1434691801109 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[0\] spi_interface.v(145) " "Inferred latch for \"DOUT\[0\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[1\] spi_interface.v(145) " "Inferred latch for \"DOUT\[1\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[2\] spi_interface.v(145) " "Inferred latch for \"DOUT\[2\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[3\] spi_interface.v(145) " "Inferred latch for \"DOUT\[3\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[4\] spi_interface.v(145) " "Inferred latch for \"DOUT\[4\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[5\] spi_interface.v(145) " "Inferred latch for \"DOUT\[5\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[6\] spi_interface.v(145) " "Inferred latch for \"DOUT\[6\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[7\] spi_interface.v(145) " "Inferred latch for \"DOUT\[7\]\" at spi_interface.v(145)" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1434691801110 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_SPI spi_interface:SPI_IFACE_INST\|write_SPI:write_spi_inst " "Elaborating entity \"write_SPI\" for hierarchy \"spi_interface:SPI_IFACE_INST\|write_SPI:write_spi_inst\"" {  } { { "../src/spi_interface.v" "write_spi_inst" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 write_SPI.v(102) " "Verilog HDL assignment warning at write_SPI.v(102): truncated value with size 32 to match size of target (5)" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801112 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST|write_SPI:write_spi_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "write_SPI.v(158) " "Verilog HDL or VHDL warning at the write_SPI.v(158): index expression is not wide enough to address all of the elements in the array" {  } { { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 158 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1434691801112 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST|write_SPI:write_spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_SPI spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst " "Elaborating entity \"read_SPI\" for hierarchy \"spi_interface:SPI_IFACE_INST\|read_SPI:read_spi_inst\"" {  } { { "../src/spi_interface.v" "read_spi_inst" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 read_SPI.v(120) " "Verilog HDL assignment warning at read_SPI.v(120): truncated value with size 32 to match size of target (3)" {  } { { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/read_SPI.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434691801115 "|EPT_5M57_AP_U2_Top|spi_interface:SPI_IFACE_INST|read_SPI:read_spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST_1 " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST_1\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "ACTIVE_TRANSFER_INST_1" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434691801272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_SER\[0\] GND " "Pin \"LB_SER\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_SER[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_SER\[1\] GND " "Pin \"LB_SER\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_SER[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[0\] GND " "Pin \"LB_IOH\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[1\] GND " "Pin \"LB_IOH\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[2\] GND " "Pin \"LB_IOH\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[3\] GND " "Pin \"LB_IOH\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[4\] GND " "Pin \"LB_IOH\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[5\] GND " "Pin \"LB_IOH\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[6\] GND " "Pin \"LB_IOH\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOH\[7\] GND " "Pin \"LB_IOH\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOH[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[0\] GND " "Pin \"LB_IOL\[0\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[1\] GND " "Pin \"LB_IOL\[1\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[2\] GND " "Pin \"LB_IOL\[2\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[3\] GND " "Pin \"LB_IOL\[3\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[4\] GND " "Pin \"LB_IOL\[4\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[5\] GND " "Pin \"LB_IOL\[5\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[6\] GND " "Pin \"LB_IOL\[6\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_IOL\[7\] GND " "Pin \"LB_IOL\[7\]\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|LB_IOL[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_1 GND " "Pin \"TR_DIR_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_DIR_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_1 GND " "Pin \"TR_OE_1\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_OE_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_2 GND " "Pin \"TR_DIR_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_DIR_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_2 GND " "Pin \"TR_OE_2\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_OE_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_DIR_3 GND " "Pin \"TR_DIR_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_DIR_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "TR_OE_3 GND " "Pin \"TR_OE_3\" is stuck at GND" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1434691802190 "|EPT_5M57_AP_U2_Top|TR_OE_3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1434691802190 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 70 -1 0 } } { "../src/write_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/write_SPI.v" 179 -1 0 } } { "../src/spi_interface.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/spi_interface.v" 423 -1 0 } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 747 -1 0 } } { "../src/read_SPI.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/read_SPI.v" 179 -1 0 } } { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 384 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1434691802197 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1434691802368 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8\"" {  } { { "../src/active_transfer.vqm" "uc_out~8_I" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer.vqm" 421 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434691802395 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer.vqm" 432 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434691802395 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_4\|uc_out~10 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_4\|uc_out~10\"" {  } { { "../src/active_transfer.vqm" "uc_out~10_I" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/active_transfer.vqm" 443 25 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434691802395 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1434691802395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_1 " "No output dependent on input pin \"SW_USER_1\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434691802401 "|EPT_5M57_AP_U2_Top|SW_USER_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER_2 " "No output dependent on input pin \"SW_USER_2\"" {  } { { "../src/EPT_5M57_AP_U2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/src/EPT_5M57_AP_U2_Top.v" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434691802401 "|EPT_5M57_AP_U2_Top|SW_USER_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1434691802401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "672 " "Implemented 672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1434691802401 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1434691802401 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1434691802401 ""} { "Info" "ICUT_CUT_TM_LCELLS" "615 " "Implemented 615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1434691802401 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1434691802401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_UnoProLyzer/EPT_5M57_AP_U2_Top/output_files/EPT_5M57_AP_U2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1434691802506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434691802597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 22:30:02 2015 " "Processing ended: Thu Jun 18 22:30:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434691802597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434691802597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434691802597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434691802597 ""}
