COMPILER=iverilog
INTERPRETER=vvp
SIMULATOR=gtkwave
FLAGS=-Wall -Winfloop
SOLUTION_FLAGS=-DDIGIT1=1 -DDIGIT2=2 -DDIGIT3=3 -DDIGIT4=4
TOP_MODULE=led7
TOP_SIM_MODULE=test_${TOP_MODULE}
TOP_EVALUATE_MODULE=evaluate_${TOP_MODULE}
SOLUTION_MODULE=sol
SOLUTION_SIM_MODULE=test_${SOLUTION_MODULE}
OTHER_SOURCES=led7conv.v
DUMP_VCD_FILE=test.vcd
EVALUATE_FILE=evaluate.out
GRADE_SCRIPT=grade.sh

all: build

build:
	$(COMPILER) $(FLAGS) $(TOP_MODULE).v $(TOP_SIM_MODULE).v $(OTHER_SOURCES) -o $(TOP_MODULE).vvp

build_solution:
	$(COMPILER) $(FLAGS) ${SOLUTION_FLAGS} ${SOLUTION_SIM_MODULE}.v ${SOLUTION_MODULE}.v $(OTHER_SOURCES) -o $(SOLUTION_MODULE).vvp

build_evaluate:
	$(COMPILER) $(FLAGS) ${SOLUTION_FLAGS} ${TOP_MODULE}.v ${SOLUTION_MODULE}.v ${TOP_EVALUATE_MODULE}.v $(OTHER_SOURCES) -o $(TOP_EVALUATE_MODULE).vvp

run: build
	$(INTERPRETER) $(TOP_MODULE).vvp

run_solution: build_solution
	$(INTERPRETER) $(SOLUTION_MODULE).vvp

run_evaluate: build_evaluate
	$(INTERPRETER) $(TOP_EVALUATE_MODULE).vvp > $(EVALUATE_FILE) 2>&1

simulate: run
	$(SIMULATOR) $(DUMP_VCD_FILE)

simulate_solution: run_solution
	$(SIMULATOR) $(DUMP_VCD_FILE)

evaluate: run_evaluate
	./${GRADE_SCRIPT} $(EVALUATE_FILE)

clean:
	rm *.vvp $(DUMP_VCD_FILE) $(EVALUATE_FILE)
