-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
-- Date        : Sun Nov 23 16:24:34 2025
-- Host        : DESKTOP-92OKADH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/HLS-multirate-DSP/HLS_Multirate/FIR_Cascade_HLS/FIR_Cascade_HLS/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001000100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001100011110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111001000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111010101000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000010001100000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110001001010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100010110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111010010111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111011001110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \FIR_delays_read_9_int_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^cea1\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_CS_fsm[47]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_9_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[11]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[12]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[13]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[14]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[15]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \FIR_delays_read_11_int_reg[9]_i_1\ : label is "soft_lutpair113";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM of \p_reg_reg_i_10__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p_reg_reg_i_11__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \p_reg_reg_i_12__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_reg_reg_i_13__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \p_reg_reg_i_14__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \p_reg_reg_i_15__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \p_reg_reg_i_16__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_reg_reg_i_1__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \p_reg_reg_i_5__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \p_reg_reg_i_9__3\ : label is "soft_lutpair127";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  CEA1 <= \^cea1\;
  D(15 downto 0) <= \^d\(15 downto 0);
  \ap_CS_fsm_reg[11]\ <= \^ap_cs_fsm_reg[11]\;
\FIR_delays_read_11_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(0),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(0),
      O => \^a\(0)
    );
\FIR_delays_read_11_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(10),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(10),
      O => \^a\(10)
    );
\FIR_delays_read_11_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(11),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(11),
      O => \^a\(11)
    );
\FIR_delays_read_11_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(12),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(12),
      O => \^a\(12)
    );
\FIR_delays_read_11_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(13),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(13),
      O => \^a\(13)
    );
\FIR_delays_read_11_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(14),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(14),
      O => \^a\(14)
    );
\FIR_delays_read_11_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(15),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(15),
      O => \^a\(15)
    );
\FIR_delays_read_11_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(1),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(1),
      O => \^a\(1)
    );
\FIR_delays_read_11_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(2),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(2),
      O => \^a\(2)
    );
\FIR_delays_read_11_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(3),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(3),
      O => \^a\(3)
    );
\FIR_delays_read_11_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(4),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(4),
      O => \^a\(4)
    );
\FIR_delays_read_11_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(5),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(5),
      O => \^a\(5)
    );
\FIR_delays_read_11_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(6),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(6),
      O => \^a\(6)
    );
\FIR_delays_read_11_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(7),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(7),
      O => \^a\(7)
    );
\FIR_delays_read_11_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(8),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(8),
      O => \^a\(8)
    );
\FIR_delays_read_11_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_11_int_reg_reg[15]\(9),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_11_int_reg_reg[15]_0\(9),
      O => \^a\(9)
    );
\ap_CS_fsm[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[0]\(2),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(1),
      I2 => \FIR_delays_read_9_int_reg_reg[0]\(4),
      I3 => \FIR_delays_read_9_int_reg_reg[0]\(3),
      O => \ap_CS_fsm[47]_i_10_n_0\
    );
\ap_CS_fsm[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[47]_i_9_n_0\,
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(6),
      I2 => \FIR_delays_read_9_int_reg_reg[0]\(5),
      I3 => \FIR_delays_read_9_int_reg_reg[0]\(8),
      I4 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I5 => \ap_CS_fsm[47]_i_10_n_0\,
      O => \^ap_cs_fsm_reg[11]\
    );
\ap_CS_fsm[47]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[0]\(10),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(9),
      I2 => \FIR_delays_read_9_int_reg_reg[0]\(12),
      I3 => \FIR_delays_read_9_int_reg_reg[0]\(11),
      O => \ap_CS_fsm[47]_i_9_n_0\
    );
\ap_ce_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[0]\(13),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(0),
      I2 => \^ap_cs_fsm_reg[11]\,
      O => \^cea1\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000100110100000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea1\,
      CEAD => DSP_ALU_INST,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => \^cea1\,
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26) => \^d\(15),
      D(25) => \^d\(15),
      D(24) => \^d\(15),
      D(23) => \^d\(15),
      D(22) => \^d\(15),
      D(21) => \^d\(15),
      D(20) => \^d\(15),
      D(19) => \^d\(15),
      D(18) => \^d\(15),
      D(17) => \^d\(15),
      D(16) => \^d\(15),
      D(15 downto 0) => \^d\(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(6),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(6),
      O => \^d\(6)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(5),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(5),
      O => \^d\(5)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(4),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(4),
      O => \^d\(4)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(3),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(3),
      O => \^d\(3)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(2),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(2),
      O => \^d\(2)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(1),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(1),
      O => \^d\(1)
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(0),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(0),
      O => \^d\(0)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(15),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(15),
      O => \^d\(15)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(14),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(14),
      O => \^d\(14)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(13),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(13),
      O => \^d\(13)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(12),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(12),
      O => \^d\(12)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(11),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(11),
      O => \^d\(11)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(10),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(10),
      O => \^d\(10)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(9),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(9),
      O => \^d\(9)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(8),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(8),
      O => \^d\(8)
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_10_int_reg_reg[15]\(7),
      I1 => \FIR_delays_read_9_int_reg_reg[0]\(7),
      I2 => \FIR_delays_read_10_int_reg_reg[15]_0\(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101001010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111101001100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => D(16),
      A(28) => D(16),
      A(27) => D(16),
      A(26) => D(16),
      A(25) => D(16),
      A(24) => D(16),
      A(23) => D(16),
      A(22) => D(16),
      A(21) => D(16),
      A(20) => D(16),
      A(19) => D(16),
      A(18) => D(16),
      A(17) => D(16),
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000101110110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => A(16),
      D(25) => A(16),
      D(24) => A(16),
      D(23) => A(16),
      D(22) => A(16),
      D(21) => A(16),
      D(20) => A(16),
      D(19) => A(16),
      D(18) => A(16),
      D(17) => A(16),
      D(16 downto 0) => A(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 is
  signal grp_FIR_filter_3_fu_430_FIR_delays_read : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_10__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \p_reg_reg_i_11__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_reg_reg_i_12__2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_reg_reg_i_13__2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_reg_reg_i_14__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_reg_reg_i_15__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_reg_reg_i_16__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_reg_reg_i_1__7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_reg_reg_i_5__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_reg_reg_i_6__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \p_reg_reg_i_7__3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_reg_reg_i_8__3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_reg_reg_i_9__4\ : label is "soft_lutpair135";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(28) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(27) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(26) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(25) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(24) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(23) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(22) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(21) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(20) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(19) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(18) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(17) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(16) => grp_FIR_filter_3_fu_430_FIR_delays_read(15),
      A(15 downto 0) => grp_FIR_filter_3_fu_430_FIR_delays_read(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001011001010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => DSP_ALU_INST,
      CEAD => DSP_ALU_INST,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => DSP_ALU_INST,
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(6),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(6)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(5),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(5)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(4),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(4)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(3),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(3)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(2),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(2)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(1),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(1)
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(0),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(0)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(15),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(15)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(14),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(14)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(13),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(13)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(12),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(12)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(11),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(11)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(10),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(10)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(9),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(9)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(8),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(8)
    );
\p_reg_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => DSP_A_B_DATA_INST_0(0),
      I2 => DSP_A_B_DATA_INST_1(7),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp81_reg_3584_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 is
  signal \p_reg_reg_i_10__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_20__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_26__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_31__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_33__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_34__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_35__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_36__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__9_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__2_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_reg_reg_i_1__3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_reg_reg_i_3__3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111010011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_1__3__0_n_9\,
      C(46) => \p_reg_reg_i_1__3__0_n_9\,
      C(45) => \p_reg_reg_i_1__3__0_n_9\,
      C(44) => \p_reg_reg_i_1__3__0_n_9\,
      C(43) => \p_reg_reg_i_1__3__0_n_9\,
      C(42) => \p_reg_reg_i_1__3__0_n_9\,
      C(41) => \p_reg_reg_i_1__3__0_n_9\,
      C(40) => \p_reg_reg_i_1__3__0_n_9\,
      C(39) => \p_reg_reg_i_1__3__0_n_9\,
      C(38) => \p_reg_reg_i_1__3__0_n_9\,
      C(37) => \p_reg_reg_i_1__3__0_n_9\,
      C(36) => \p_reg_reg_i_1__3__0_n_9\,
      C(35) => \p_reg_reg_i_1__3__0_n_9\,
      C(34) => \p_reg_reg_i_1__3__0_n_9\,
      C(33) => \p_reg_reg_i_1__3__0_n_9\,
      C(32) => \p_reg_reg_i_1__3__0_n_9\,
      C(31) => \p_reg_reg_i_1__3__0_n_9\,
      C(30) => \p_reg_reg_i_1__3__0_n_9\,
      C(29) => \p_reg_reg_i_1__3__0_n_9\,
      C(28) => \p_reg_reg_i_1__3__0_n_9\,
      C(27) => \p_reg_reg_i_1__3__0_n_9\,
      C(26) => \p_reg_reg_i_1__3__0_n_9\,
      C(25) => \p_reg_reg_i_1__3__0_n_9\,
      C(24) => \p_reg_reg_i_1__3__0_n_9\,
      C(23) => \p_reg_reg_i_1__3__0_n_10\,
      C(22) => \p_reg_reg_i_1__3__0_n_11\,
      C(21) => \p_reg_reg_i_1__3__0_n_12\,
      C(20) => \p_reg_reg_i_1__3__0_n_13\,
      C(19) => \p_reg_reg_i_1__3__0_n_14\,
      C(18) => \p_reg_reg_i_1__3__0_n_15\,
      C(17) => \p_reg_reg_i_2__3__0_n_8\,
      C(16) => \p_reg_reg_i_2__3__0_n_9\,
      C(15) => \p_reg_reg_i_2__3__0_n_10\,
      C(14) => \p_reg_reg_i_2__3__0_n_11\,
      C(13) => \p_reg_reg_i_2__3__0_n_12\,
      C(12) => \p_reg_reg_i_2__3__0_n_13\,
      C(11) => \p_reg_reg_i_2__3__0_n_14\,
      C(10) => \p_reg_reg_i_2__3__0_n_15\,
      C(9) => \p_reg_reg_i_3__3__0_n_8\,
      C(8) => \p_reg_reg_i_3__3__0_n_9\,
      C(7) => \p_reg_reg_i_3__3__0_n_10\,
      C(6) => \p_reg_reg_i_3__3__0_n_11\,
      C(5) => \p_reg_reg_i_3__3__0_n_12\,
      C(4) => \p_reg_reg_i_3__3__0_n_13\,
      C(3) => \p_reg_reg_i_3__3__0_n_14\,
      C(2 downto 0) => B"000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => D(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(16),
      I1 => tmp81_reg_3584_pp0_iter1_reg(12),
      I2 => tmp81_reg_3584_pp0_iter1_reg(11),
      I3 => tmp81_reg_3584_pp0_iter1_reg(15),
      O => \p_reg_reg_i_10__0__0_n_0\
    );
\p_reg_reg_i_11__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(10),
      I1 => tmp81_reg_3584_pp0_iter1_reg(14),
      I2 => tmp81_reg_3584_pp0_iter1_reg(15),
      I3 => tmp81_reg_3584_pp0_iter1_reg(11),
      O => \p_reg_reg_i_11__0__0_n_0\
    );
\p_reg_reg_i_12__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(13),
      I1 => tmp81_reg_3584_pp0_iter1_reg(9),
      O => \p_reg_reg_i_12__6_n_0\
    );
\p_reg_reg_i_13__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(12),
      I1 => tmp81_reg_3584_pp0_iter1_reg(8),
      O => \p_reg_reg_i_13__5_n_0\
    );
\p_reg_reg_i_14__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(11),
      I1 => tmp81_reg_3584_pp0_iter1_reg(7),
      O => \p_reg_reg_i_14__5_n_0\
    );
\p_reg_reg_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(10),
      I1 => tmp81_reg_3584_pp0_iter1_reg(6),
      O => \p_reg_reg_i_15__5_n_0\
    );
\p_reg_reg_i_16__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(9),
      I1 => tmp81_reg_3584_pp0_iter1_reg(5),
      O => \p_reg_reg_i_16__6_n_0\
    );
\p_reg_reg_i_17__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(8),
      I1 => tmp81_reg_3584_pp0_iter1_reg(4),
      O => \p_reg_reg_i_17__3_n_0\
    );
\p_reg_reg_i_18__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(7),
      I1 => tmp81_reg_3584_pp0_iter1_reg(3),
      O => \p_reg_reg_i_18__3_n_0\
    );
\p_reg_reg_i_19__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(6),
      I1 => tmp81_reg_3584_pp0_iter1_reg(2),
      O => \p_reg_reg_i_19__4_n_0\
    );
\p_reg_reg_i_1__3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__3__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_reg_reg_i_1__3__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \p_reg_reg_i_1__3__0_n_2\,
      CO(4) => \p_reg_reg_i_1__3__0_n_3\,
      CO(3) => \p_reg_reg_i_1__3__0_n_4\,
      CO(2) => \p_reg_reg_i_1__3__0_n_5\,
      CO(1) => \p_reg_reg_i_1__3__0_n_6\,
      CO(0) => \p_reg_reg_i_1__3__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => tmp81_reg_3584_pp0_iter1_reg(16 downto 13),
      DI(1) => \p_reg_reg_i_4__7_n_0\,
      DI(0) => \p_reg_reg_i_5__7_n_0\,
      O(7) => \NLW_p_reg_reg_i_1__3__0_O_UNCONNECTED\(7),
      O(6) => \p_reg_reg_i_1__3__0_n_9\,
      O(5) => \p_reg_reg_i_1__3__0_n_10\,
      O(4) => \p_reg_reg_i_1__3__0_n_11\,
      O(3) => \p_reg_reg_i_1__3__0_n_12\,
      O(2) => \p_reg_reg_i_1__3__0_n_13\,
      O(1) => \p_reg_reg_i_1__3__0_n_14\,
      O(0) => \p_reg_reg_i_1__3__0_n_15\,
      S(7 downto 6) => B"01",
      S(5) => \p_reg_reg_i_6__5_n_0\,
      S(4) => \p_reg_reg_i_7__8_n_0\,
      S(3) => \p_reg_reg_i_8__9_n_0\,
      S(2) => \p_reg_reg_i_9__2_n_0\,
      S(1) => \p_reg_reg_i_10__0__0_n_0\,
      S(0) => \p_reg_reg_i_11__0__0_n_0\
    );
\p_reg_reg_i_20__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(9),
      I1 => tmp81_reg_3584_pp0_iter1_reg(13),
      I2 => tmp81_reg_3584_pp0_iter1_reg(14),
      I3 => tmp81_reg_3584_pp0_iter1_reg(10),
      O => \p_reg_reg_i_20__1__0_n_0\
    );
\p_reg_reg_i_21__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(8),
      I1 => tmp81_reg_3584_pp0_iter1_reg(12),
      I2 => tmp81_reg_3584_pp0_iter1_reg(13),
      I3 => tmp81_reg_3584_pp0_iter1_reg(9),
      O => \p_reg_reg_i_21__1__0_n_0\
    );
\p_reg_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(7),
      I1 => tmp81_reg_3584_pp0_iter1_reg(11),
      I2 => tmp81_reg_3584_pp0_iter1_reg(12),
      I3 => tmp81_reg_3584_pp0_iter1_reg(8),
      O => \p_reg_reg_i_22__2_n_0\
    );
\p_reg_reg_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(6),
      I1 => tmp81_reg_3584_pp0_iter1_reg(10),
      I2 => tmp81_reg_3584_pp0_iter1_reg(11),
      I3 => tmp81_reg_3584_pp0_iter1_reg(7),
      O => \p_reg_reg_i_23__2_n_0\
    );
\p_reg_reg_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(5),
      I1 => tmp81_reg_3584_pp0_iter1_reg(9),
      I2 => tmp81_reg_3584_pp0_iter1_reg(10),
      I3 => tmp81_reg_3584_pp0_iter1_reg(6),
      O => \p_reg_reg_i_24__2_n_0\
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(4),
      I1 => tmp81_reg_3584_pp0_iter1_reg(8),
      I2 => tmp81_reg_3584_pp0_iter1_reg(9),
      I3 => tmp81_reg_3584_pp0_iter1_reg(5),
      O => \p_reg_reg_i_25__1_n_0\
    );
\p_reg_reg_i_26__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(3),
      I1 => tmp81_reg_3584_pp0_iter1_reg(7),
      I2 => tmp81_reg_3584_pp0_iter1_reg(8),
      I3 => tmp81_reg_3584_pp0_iter1_reg(4),
      O => \p_reg_reg_i_26__0__0_n_0\
    );
\p_reg_reg_i_27__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(2),
      I1 => tmp81_reg_3584_pp0_iter1_reg(6),
      I2 => tmp81_reg_3584_pp0_iter1_reg(7),
      I3 => tmp81_reg_3584_pp0_iter1_reg(3),
      O => \p_reg_reg_i_27__1__0_n_0\
    );
\p_reg_reg_i_28__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(5),
      I1 => tmp81_reg_3584_pp0_iter1_reg(1),
      O => \p_reg_reg_i_28__2_n_0\
    );
\p_reg_reg_i_29__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(4),
      O => \p_reg_reg_i_29__2_n_0\
    );
\p_reg_reg_i_2__3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__3__0_n_0\,
      CO(6) => \p_reg_reg_i_2__3__0_n_1\,
      CO(5) => \p_reg_reg_i_2__3__0_n_2\,
      CO(4) => \p_reg_reg_i_2__3__0_n_3\,
      CO(3) => \p_reg_reg_i_2__3__0_n_4\,
      CO(2) => \p_reg_reg_i_2__3__0_n_5\,
      CO(1) => \p_reg_reg_i_2__3__0_n_6\,
      CO(0) => \p_reg_reg_i_2__3__0_n_7\,
      DI(7) => \p_reg_reg_i_12__6_n_0\,
      DI(6) => \p_reg_reg_i_13__5_n_0\,
      DI(5) => \p_reg_reg_i_14__5_n_0\,
      DI(4) => \p_reg_reg_i_15__5_n_0\,
      DI(3) => \p_reg_reg_i_16__6_n_0\,
      DI(2) => \p_reg_reg_i_17__3_n_0\,
      DI(1) => \p_reg_reg_i_18__3_n_0\,
      DI(0) => \p_reg_reg_i_19__4_n_0\,
      O(7) => \p_reg_reg_i_2__3__0_n_8\,
      O(6) => \p_reg_reg_i_2__3__0_n_9\,
      O(5) => \p_reg_reg_i_2__3__0_n_10\,
      O(4) => \p_reg_reg_i_2__3__0_n_11\,
      O(3) => \p_reg_reg_i_2__3__0_n_12\,
      O(2) => \p_reg_reg_i_2__3__0_n_13\,
      O(1) => \p_reg_reg_i_2__3__0_n_14\,
      O(0) => \p_reg_reg_i_2__3__0_n_15\,
      S(7) => \p_reg_reg_i_20__1__0_n_0\,
      S(6) => \p_reg_reg_i_21__1__0_n_0\,
      S(5) => \p_reg_reg_i_22__2_n_0\,
      S(4) => \p_reg_reg_i_23__2_n_0\,
      S(3) => \p_reg_reg_i_24__2_n_0\,
      S(2) => \p_reg_reg_i_25__1_n_0\,
      S(1) => \p_reg_reg_i_26__0__0_n_0\,
      S(0) => \p_reg_reg_i_27__1__0_n_0\
    );
\p_reg_reg_i_30__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(0),
      O => \p_reg_reg_i_30__2_n_0\
    );
\p_reg_reg_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(1),
      I1 => tmp81_reg_3584_pp0_iter1_reg(5),
      I2 => tmp81_reg_3584_pp0_iter1_reg(6),
      I3 => tmp81_reg_3584_pp0_iter1_reg(2),
      O => \p_reg_reg_i_31__2_n_0\
    );
\p_reg_reg_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(4),
      I1 => tmp81_reg_3584_pp0_iter1_reg(5),
      I2 => tmp81_reg_3584_pp0_iter1_reg(1),
      O => \p_reg_reg_i_32__2_n_0\
    );
\p_reg_reg_i_33__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(4),
      I1 => tmp81_reg_3584_pp0_iter1_reg(0),
      O => \p_reg_reg_i_33__2_n_0\
    );
\p_reg_reg_i_34__0__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(3),
      O => \p_reg_reg_i_34__0__0_n_0\
    );
\p_reg_reg_i_35__0__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(2),
      O => \p_reg_reg_i_35__0__0_n_0\
    );
\p_reg_reg_i_36__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(1),
      O => \p_reg_reg_i_36__1__0_n_0\
    );
\p_reg_reg_i_3__3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__3__0_n_0\,
      CO(6) => \p_reg_reg_i_3__3__0_n_1\,
      CO(5) => \p_reg_reg_i_3__3__0_n_2\,
      CO(4) => \p_reg_reg_i_3__3__0_n_3\,
      CO(3) => \p_reg_reg_i_3__3__0_n_4\,
      CO(2) => \p_reg_reg_i_3__3__0_n_5\,
      CO(1) => \p_reg_reg_i_3__3__0_n_6\,
      CO(0) => \p_reg_reg_i_3__3__0_n_7\,
      DI(7) => \p_reg_reg_i_28__2_n_0\,
      DI(6) => \p_reg_reg_i_29__2_n_0\,
      DI(5) => tmp81_reg_3584_pp0_iter1_reg(4),
      DI(4 downto 2) => B"000",
      DI(1) => \p_reg_reg_i_30__2_n_0\,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__3__0_n_8\,
      O(6) => \p_reg_reg_i_3__3__0_n_9\,
      O(5) => \p_reg_reg_i_3__3__0_n_10\,
      O(4) => \p_reg_reg_i_3__3__0_n_11\,
      O(3) => \p_reg_reg_i_3__3__0_n_12\,
      O(2) => \p_reg_reg_i_3__3__0_n_13\,
      O(1) => \p_reg_reg_i_3__3__0_n_14\,
      O(0) => \NLW_p_reg_reg_i_3__3__0_O_UNCONNECTED\(0),
      S(7) => \p_reg_reg_i_31__2_n_0\,
      S(6) => \p_reg_reg_i_32__2_n_0\,
      S(5) => \p_reg_reg_i_33__2_n_0\,
      S(4) => \p_reg_reg_i_34__0__0_n_0\,
      S(3) => \p_reg_reg_i_35__0__0_n_0\,
      S(2) => \p_reg_reg_i_36__1__0_n_0\,
      S(1) => tmp81_reg_3584_pp0_iter1_reg(0),
      S(0) => '0'
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(12),
      I1 => tmp81_reg_3584_pp0_iter1_reg(16),
      O => \p_reg_reg_i_4__7_n_0\
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(14),
      I1 => tmp81_reg_3584_pp0_iter1_reg(10),
      O => \p_reg_reg_i_5__7_n_0\
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(15),
      I1 => tmp81_reg_3584_pp0_iter1_reg(16),
      O => \p_reg_reg_i_6__5_n_0\
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(14),
      I1 => tmp81_reg_3584_pp0_iter1_reg(15),
      O => \p_reg_reg_i_7__8_n_0\
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(13),
      I1 => tmp81_reg_3584_pp0_iter1_reg(14),
      O => \p_reg_reg_i_8__9_n_0\
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => tmp81_reg_3584_pp0_iter1_reg(12),
      I1 => tmp81_reg_3584_pp0_iter1_reg(16),
      I2 => tmp81_reg_3584_pp0_iter1_reg(13),
      O => \p_reg_reg_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(25 downto 0) <= \^p\(25 downto 0);
\add_ln66_41_reg_3835[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => p_reg_reg_n_79,
      O => S(1)
    );
\add_ln66_41_reg_3835[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(25),
      I1 => CO(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111011010000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(25),
      C(46) => DSP_ALU_INST_0(25),
      C(45) => DSP_ALU_INST_0(25),
      C(44) => DSP_ALU_INST_0(25),
      C(43) => DSP_ALU_INST_0(25),
      C(42) => DSP_ALU_INST_0(25),
      C(41) => DSP_ALU_INST_0(25),
      C(40) => DSP_ALU_INST_0(25),
      C(39) => DSP_ALU_INST_0(25),
      C(38) => DSP_ALU_INST_0(25),
      C(37) => DSP_ALU_INST_0(25),
      C(36) => DSP_ALU_INST_0(25),
      C(35) => DSP_ALU_INST_0(25),
      C(34) => DSP_ALU_INST_0(25),
      C(33) => DSP_ALU_INST_0(25),
      C(32) => DSP_ALU_INST_0(25),
      C(31) => DSP_ALU_INST_0(25),
      C(30) => DSP_ALU_INST_0(25),
      C(29) => DSP_ALU_INST_0(25),
      C(28) => DSP_ALU_INST_0(25),
      C(27) => DSP_ALU_INST_0(25),
      C(26) => DSP_ALU_INST_0(25),
      C(25 downto 0) => DSP_ALU_INST_0(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => p_reg_reg_n_79,
      P(25 downto 0) => \^p\(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111001111010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk_1 : out STD_LOGIC;
    ap_clk_2 : out STD_LOGIC;
    ap_clk_3 : out STD_LOGIC;
    ap_clk_4 : out STD_LOGIC;
    ap_clk_5 : out STD_LOGIC;
    ap_clk_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk_7 : out STD_LOGIC;
    ap_clk_8 : out STD_LOGIC;
    ap_clk_9 : out STD_LOGIC;
    ap_clk_10 : out STD_LOGIC;
    ap_clk_11 : out STD_LOGIC;
    ap_clk_12 : out STD_LOGIC;
    ap_clk_13 : out STD_LOGIC;
    ap_clk_14 : out STD_LOGIC;
    ap_clk_15 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk_16 : out STD_LOGIC;
    ap_clk_17 : out STD_LOGIC;
    ap_clk_18 : out STD_LOGIC;
    ap_clk_19 : out STD_LOGIC;
    ap_clk_20 : out STD_LOGIC;
    ap_clk_21 : out STD_LOGIC;
    ap_clk_22 : out STD_LOGIC;
    ap_clk_23 : out STD_LOGIC;
    ap_clk_24 : out STD_LOGIC;
    ap_clk_25 : out STD_LOGIC;
    ap_clk_26 : out STD_LOGIC;
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_27_reg_3820_reg[28]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_ln66_27_reg_3820[28]_i_7_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \add_ln66_27_reg_3820[28]_i_7_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \add_ln66_27_reg_3820[28]_i_10_n_0\ : STD_LOGIC;
  signal \^ap_clk_1\ : STD_LOGIC;
  signal \^ap_clk_10\ : STD_LOGIC;
  signal \^ap_clk_11\ : STD_LOGIC;
  signal \^ap_clk_12\ : STD_LOGIC;
  signal \^ap_clk_13\ : STD_LOGIC;
  signal \^ap_clk_14\ : STD_LOGIC;
  signal \^ap_clk_16\ : STD_LOGIC;
  signal \^ap_clk_17\ : STD_LOGIC;
  signal \^ap_clk_18\ : STD_LOGIC;
  signal \^ap_clk_19\ : STD_LOGIC;
  signal \^ap_clk_2\ : STD_LOGIC;
  signal \^ap_clk_20\ : STD_LOGIC;
  signal \^ap_clk_21\ : STD_LOGIC;
  signal \^ap_clk_22\ : STD_LOGIC;
  signal \^ap_clk_23\ : STD_LOGIC;
  signal \^ap_clk_24\ : STD_LOGIC;
  signal \^ap_clk_25\ : STD_LOGIC;
  signal \^ap_clk_26\ : STD_LOGIC;
  signal \^ap_clk_3\ : STD_LOGIC;
  signal \^ap_clk_4\ : STD_LOGIC;
  signal \^ap_clk_5\ : STD_LOGIC;
  signal \^ap_clk_7\ : STD_LOGIC;
  signal \^ap_clk_8\ : STD_LOGIC;
  signal \^ap_clk_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  P(26 downto 0) <= \^p\(26 downto 0);
  ap_clk_1 <= \^ap_clk_1\;
  ap_clk_10 <= \^ap_clk_10\;
  ap_clk_11 <= \^ap_clk_11\;
  ap_clk_12 <= \^ap_clk_12\;
  ap_clk_13 <= \^ap_clk_13\;
  ap_clk_14 <= \^ap_clk_14\;
  ap_clk_16 <= \^ap_clk_16\;
  ap_clk_17 <= \^ap_clk_17\;
  ap_clk_18 <= \^ap_clk_18\;
  ap_clk_19 <= \^ap_clk_19\;
  ap_clk_2 <= \^ap_clk_2\;
  ap_clk_20 <= \^ap_clk_20\;
  ap_clk_21 <= \^ap_clk_21\;
  ap_clk_22 <= \^ap_clk_22\;
  ap_clk_23 <= \^ap_clk_23\;
  ap_clk_24 <= \^ap_clk_24\;
  ap_clk_25 <= \^ap_clk_25\;
  ap_clk_26 <= \^ap_clk_26\;
  ap_clk_3 <= \^ap_clk_3\;
  ap_clk_4 <= \^ap_clk_4\;
  ap_clk_5 <= \^ap_clk_5\;
  ap_clk_7 <= \^ap_clk_7\;
  ap_clk_8 <= \^ap_clk_8\;
  ap_clk_9 <= \^ap_clk_9\;
\add_ln66_27_reg_3820[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(13),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(13),
      O => \^ap_clk_14\
    );
\add_ln66_27_reg_3820[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(12),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(12),
      O => \^ap_clk_13\
    );
\add_ln66_27_reg_3820[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(12),
      I1 => \^ap_clk_14\,
      I2 => \^p\(13),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(12),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(12),
      O => ap_clk_6(7)
    );
\add_ln66_27_reg_3820[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(11),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(11),
      O => \^ap_clk_12\
    );
\add_ln66_27_reg_3820[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(10),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(10),
      O => \^ap_clk_11\
    );
\add_ln66_27_reg_3820[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(9),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(9),
      O => \^ap_clk_10\
    );
\add_ln66_27_reg_3820[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(8),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(8),
      O => \^ap_clk_9\
    );
\add_ln66_27_reg_3820[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(7),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(7),
      O => \^ap_clk_8\
    );
\add_ln66_27_reg_3820[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(6),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(6),
      O => \^ap_clk_7\
    );
\add_ln66_27_reg_3820[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(11),
      I1 => \^ap_clk_13\,
      I2 => \^p\(12),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(11),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(11),
      O => ap_clk_6(6)
    );
\add_ln66_27_reg_3820[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(10),
      I1 => \^ap_clk_12\,
      I2 => \^p\(11),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(10),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(10),
      O => ap_clk_6(5)
    );
\add_ln66_27_reg_3820[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(9),
      I1 => \^ap_clk_11\,
      I2 => \^p\(10),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(9),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(9),
      O => ap_clk_6(4)
    );
\add_ln66_27_reg_3820[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(8),
      I1 => \^ap_clk_10\,
      I2 => \^p\(9),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(8),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(8),
      O => ap_clk_6(3)
    );
\add_ln66_27_reg_3820[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(7),
      I1 => \^ap_clk_9\,
      I2 => \^p\(8),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(7),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(7),
      O => ap_clk_6(2)
    );
\add_ln66_27_reg_3820[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(6),
      I1 => \^ap_clk_8\,
      I2 => \^p\(7),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(6),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(6),
      O => ap_clk_6(1)
    );
\add_ln66_27_reg_3820[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(5),
      I1 => \^ap_clk_7\,
      I2 => \^p\(6),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(5),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(5),
      O => ap_clk_6(0)
    );
\add_ln66_27_reg_3820[23]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(21),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(21),
      O => \^ap_clk_23\
    );
\add_ln66_27_reg_3820[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(21),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(20),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(20),
      O => \^ap_clk_22\
    );
\add_ln66_27_reg_3820[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(20),
      I1 => \^ap_clk_23\,
      I2 => \^p\(21),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(20),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(20),
      O => ap_clk_15(7)
    );
\add_ln66_27_reg_3820[23]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(20),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(19),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(19),
      O => \^ap_clk_21\
    );
\add_ln66_27_reg_3820[23]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(19),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(18),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(18),
      O => \^ap_clk_20\
    );
\add_ln66_27_reg_3820[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(18),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(17),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(17),
      O => \^ap_clk_19\
    );
\add_ln66_27_reg_3820[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(17),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(16),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(16),
      O => \^ap_clk_18\
    );
\add_ln66_27_reg_3820[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(16),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(15),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(15),
      O => \^ap_clk_17\
    );
\add_ln66_27_reg_3820[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(15),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(14),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(14),
      O => \^ap_clk_16\
    );
\add_ln66_27_reg_3820[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(19),
      I1 => \^ap_clk_22\,
      I2 => \^p\(20),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(19),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(19),
      O => ap_clk_15(6)
    );
\add_ln66_27_reg_3820[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(18),
      I1 => \^ap_clk_21\,
      I2 => \^p\(19),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(18),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(18),
      O => ap_clk_15(5)
    );
\add_ln66_27_reg_3820[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(17),
      I1 => \^ap_clk_20\,
      I2 => \^p\(18),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(17),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(17),
      O => ap_clk_15(4)
    );
\add_ln66_27_reg_3820[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(16),
      I1 => \^ap_clk_19\,
      I2 => \^p\(17),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(16),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(16),
      O => ap_clk_15(3)
    );
\add_ln66_27_reg_3820[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(15),
      I1 => \^ap_clk_18\,
      I2 => \^p\(16),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(15),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(15),
      O => ap_clk_15(2)
    );
\add_ln66_27_reg_3820[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(14),
      I1 => \^ap_clk_17\,
      I2 => \^p\(15),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(14),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(14),
      O => ap_clk_15(1)
    );
\add_ln66_27_reg_3820[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(13),
      I1 => \^ap_clk_16\,
      I2 => \^p\(14),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(13),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(13),
      O => ap_clk_15(0)
    );
\add_ln66_27_reg_3820[28]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(26),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(25),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(25),
      O => \add_ln66_27_reg_3820[28]_i_10_n_0\
    );
\add_ln66_27_reg_3820[28]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(24),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(24),
      O => \^ap_clk_26\
    );
\add_ln66_27_reg_3820[28]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(23),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(23),
      O => \^ap_clk_25\
    );
\add_ln66_27_reg_3820[28]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(22),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(22),
      O => \^ap_clk_24\
    );
\add_ln66_27_reg_3820[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77717111"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(24),
      I1 => \add_ln66_27_reg_3820[28]_i_10_n_0\,
      I2 => \^p\(25),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(24),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(24),
      O => \^di\(3)
    );
\add_ln66_27_reg_3820[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(23),
      I1 => \^ap_clk_26\,
      I2 => \^p\(24),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(23),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(23),
      O => \^di\(2)
    );
\add_ln66_27_reg_3820[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(22),
      I1 => \^ap_clk_25\,
      I2 => \^p\(23),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(22),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(22),
      O => \^di\(1)
    );
\add_ln66_27_reg_3820[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(21),
      I1 => \^ap_clk_24\,
      I2 => \^p\(22),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(21),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(21),
      O => \^di\(0)
    );
\add_ln66_27_reg_3820[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^di\(2),
      I1 => \add_ln66_27_reg_3820[28]_i_10_n_0\,
      I2 => \add_ln66_27_reg_3820_reg[28]\(24),
      I3 => \add_ln66_27_reg_3820[28]_i_7_0\(24),
      I4 => \add_ln66_27_reg_3820[28]_i_7_1\(24),
      I5 => \^p\(25),
      O => S(0)
    );
\add_ln66_27_reg_3820[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(5),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(5),
      O => \^ap_clk_5\
    );
\add_ln66_27_reg_3820[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(4),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(4),
      O => \^ap_clk_4\
    );
\add_ln66_27_reg_3820[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(3),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(3),
      O => \^ap_clk_3\
    );
\add_ln66_27_reg_3820[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(4),
      I1 => \^ap_clk_5\,
      I2 => \^p\(5),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(4),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(4),
      O => ap_clk_0(4)
    );
\add_ln66_27_reg_3820[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(2),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(2),
      O => \^ap_clk_2\
    );
\add_ln66_27_reg_3820[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln66_27_reg_3820[28]_i_7_0\(1),
      I2 => \add_ln66_27_reg_3820[28]_i_7_1\(1),
      O => \^ap_clk_1\
    );
\add_ln66_27_reg_3820[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(3),
      I1 => \^ap_clk_4\,
      I2 => \^p\(4),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(3),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(3),
      O => ap_clk_0(3)
    );
\add_ln66_27_reg_3820[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(2),
      I1 => \^ap_clk_3\,
      I2 => \^p\(3),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(2),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(2),
      O => ap_clk_0(2)
    );
\add_ln66_27_reg_3820[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(1),
      I1 => \^ap_clk_2\,
      I2 => \^p\(2),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(1),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(1),
      O => ap_clk_0(1)
    );
\add_ln66_27_reg_3820[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \add_ln66_27_reg_3820_reg[28]\(0),
      I1 => \^ap_clk_1\,
      I2 => \^p\(1),
      I3 => \add_ln66_27_reg_3820[28]_i_7_1\(0),
      I4 => \add_ln66_27_reg_3820[28]_i_7_0\(0),
      O => ap_clk_0(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111001111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => \^p\(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln66_41_reg_3835_reg[26]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 26 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[15]_i_77_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_77_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 is
  signal \^add_ln66_41_reg_3835_reg[26]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_103_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_104_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_105_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_106_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_107_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_108_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_109_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_110_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_111_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_133_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_134_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_135_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_136_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_137_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_138_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_139_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_140_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_141_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_142_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_143_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_144_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_145_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_146_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_147_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_148_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_154_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_155_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_156_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_157_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_158_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_159_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_160_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_161_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_162_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_163_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_164_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_165_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_166_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_167_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_168_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_169_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_143_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_144_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_145_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_146_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_147_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_148_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_149_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_150_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_151_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_152_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_153_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_154_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_155_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_156_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_157_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_102_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_132_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_77_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_77_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_77_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_77_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_141_n_7\ : STD_LOGIC;
  signal sext_ln66_171_fu_2856_p1 : STD_LOGIC_VECTOR ( 28 to 28 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute HLUTNM : string;
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_105\ : label is "lutpair63";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_106\ : label is "lutpair62";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_111\ : label is "lutpair63";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_133\ : label is "lutpair61";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_134\ : label is "lutpair60";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_135\ : label is "lutpair59";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_136\ : label is "lutpair58";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_137\ : label is "lutpair57";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_138\ : label is "lutpair56";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_139\ : label is "lutpair55";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_140\ : label is "lutpair54";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_141\ : label is "lutpair62";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_142\ : label is "lutpair61";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_143\ : label is "lutpair60";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_144\ : label is "lutpair59";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_145\ : label is "lutpair58";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_146\ : label is "lutpair57";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_147\ : label is "lutpair56";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_148\ : label is "lutpair55";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_154\ : label is "lutpair53";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_155\ : label is "lutpair52";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_156\ : label is "lutpair51";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_157\ : label is "lutpair50";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_158\ : label is "lutpair49";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_159\ : label is "lutpair48";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_160\ : label is "lutpair47";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_161\ : label is "lutpair46";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_162\ : label is "lutpair54";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_163\ : label is "lutpair53";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_164\ : label is "lutpair52";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_165\ : label is "lutpair51";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_166\ : label is "lutpair50";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_167\ : label is "lutpair49";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_168\ : label is "lutpair48";
  attribute HLUTNM of \ref_tmp_reg_1230[15]_i_169\ : label is "lutpair47";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_143\ : label is "lutpair45";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_144\ : label is "lutpair44";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_145\ : label is "lutpair43";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_146\ : label is "lutpair42";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_147\ : label is "lutpair41";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_148\ : label is "lutpair40";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_149\ : label is "lutpair39";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_150\ : label is "lutpair46";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_151\ : label is "lutpair45";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_152\ : label is "lutpair44";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_153\ : label is "lutpair43";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_154\ : label is "lutpair42";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_155\ : label is "lutpair41";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_156\ : label is "lutpair40";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_157\ : label is "lutpair39";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[15]_i_102\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[15]_i_132\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[15]_i_77\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[7]_i_141\ : label is 35;
begin
  \add_ln66_41_reg_3835_reg[26]\(27 downto 0) <= \^add_ln66_41_reg_3835_reg[26]\(27 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111011110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(26),
      C(46) => P(26),
      C(45) => P(26),
      C(44) => P(26),
      C(43) => P(26),
      C(42) => P(26),
      C(41) => P(26),
      C(40) => P(26),
      C(39) => P(26),
      C(38) => P(26),
      C(37) => P(26),
      C(36) => P(26),
      C(35) => P(26),
      C(34) => P(26),
      C(33) => P(26),
      C(32) => P(26),
      C(31) => P(26),
      C(30) => P(26),
      C(29) => P(26),
      C(28) => P(26),
      C(27) => P(26),
      C(26 downto 0) => P(26 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => D(15),
      D(25) => D(15),
      D(24) => D(15),
      D(23) => D(15),
      D(22) => D(15),
      D(21) => D(15),
      D(20) => D(15),
      D(19) => D(15),
      D(18) => D(15),
      D(17) => D(15),
      D(16) => D(15),
      D(15 downto 0) => D(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27) => p_reg_reg_n_78,
      P(26) => p_reg_reg_n_79,
      P(25) => p_reg_reg_n_80,
      P(24) => p_reg_reg_n_81,
      P(23) => p_reg_reg_n_82,
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ref_tmp_reg_1230[15]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_77_0\(26),
      I1 => p_reg_reg_n_79,
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_1\(26),
      O => \ref_tmp_reg_1230[15]_i_103_n_0\
    );
\ref_tmp_reg_1230[15]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_reg_reg_n_79,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(26),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(26),
      O => \ref_tmp_reg_1230[15]_i_104_n_0\
    );
\ref_tmp_reg_1230[15]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_81,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(24),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(24),
      O => \ref_tmp_reg_1230[15]_i_105_n_0\
    );
\ref_tmp_reg_1230[15]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(23),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(23),
      O => \ref_tmp_reg_1230[15]_i_106_n_0\
    );
\ref_tmp_reg_1230[15]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFF4"
    )
        port map (
      I0 => p_reg_reg_n_79,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(26),
      I2 => p_reg_reg_n_78,
      I3 => \ref_tmp_reg_1230_reg[15]_i_77_0\(27),
      O => \ref_tmp_reg_1230[15]_i_107_n_0\
    );
\ref_tmp_reg_1230[15]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_77_0\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_0\(27),
      I2 => p_reg_reg_n_78,
      I3 => p_reg_reg_n_79,
      I4 => \ref_tmp_reg_1230_reg[15]_i_77_1\(26),
      O => \ref_tmp_reg_1230[15]_i_108_n_0\
    );
\ref_tmp_reg_1230[15]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_77_0\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(26),
      I2 => p_reg_reg_n_79,
      I3 => \ref_tmp_reg_1230_reg[15]_i_77_0\(25),
      I4 => \ref_tmp_reg_1230_reg[15]_i_77_1\(25),
      I5 => p_reg_reg_n_80,
      O => \ref_tmp_reg_1230[15]_i_109_n_0\
    );
\ref_tmp_reg_1230[15]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_105_n_0\,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(25),
      I2 => p_reg_reg_n_80,
      I3 => \ref_tmp_reg_1230_reg[15]_i_77_0\(25),
      O => \ref_tmp_reg_1230[15]_i_110_n_0\
    );
\ref_tmp_reg_1230[15]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_81,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(24),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(24),
      I3 => \ref_tmp_reg_1230[15]_i_106_n_0\,
      O => \ref_tmp_reg_1230[15]_i_111_n_0\
    );
\ref_tmp_reg_1230[15]_i_133\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(22),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(22),
      O => \ref_tmp_reg_1230[15]_i_133_n_0\
    );
\ref_tmp_reg_1230[15]_i_134\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(21),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(21),
      O => \ref_tmp_reg_1230[15]_i_134_n_0\
    );
\ref_tmp_reg_1230[15]_i_135\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(20),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(20),
      O => \ref_tmp_reg_1230[15]_i_135_n_0\
    );
\ref_tmp_reg_1230[15]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(19),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(19),
      O => \ref_tmp_reg_1230[15]_i_136_n_0\
    );
\ref_tmp_reg_1230[15]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(18),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(18),
      O => \ref_tmp_reg_1230[15]_i_137_n_0\
    );
\ref_tmp_reg_1230[15]_i_138\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(17),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(17),
      O => \ref_tmp_reg_1230[15]_i_138_n_0\
    );
\ref_tmp_reg_1230[15]_i_139\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(16),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(16),
      O => \ref_tmp_reg_1230[15]_i_139_n_0\
    );
\ref_tmp_reg_1230[15]_i_140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(15),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(15),
      O => \ref_tmp_reg_1230[15]_i_140_n_0\
    );
\ref_tmp_reg_1230[15]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(23),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(23),
      I3 => \ref_tmp_reg_1230[15]_i_133_n_0\,
      O => \ref_tmp_reg_1230[15]_i_141_n_0\
    );
\ref_tmp_reg_1230[15]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(22),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(22),
      I3 => \ref_tmp_reg_1230[15]_i_134_n_0\,
      O => \ref_tmp_reg_1230[15]_i_142_n_0\
    );
\ref_tmp_reg_1230[15]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(21),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(21),
      I3 => \ref_tmp_reg_1230[15]_i_135_n_0\,
      O => \ref_tmp_reg_1230[15]_i_143_n_0\
    );
\ref_tmp_reg_1230[15]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(20),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(20),
      I3 => \ref_tmp_reg_1230[15]_i_136_n_0\,
      O => \ref_tmp_reg_1230[15]_i_144_n_0\
    );
\ref_tmp_reg_1230[15]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(19),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(19),
      I3 => \ref_tmp_reg_1230[15]_i_137_n_0\,
      O => \ref_tmp_reg_1230[15]_i_145_n_0\
    );
\ref_tmp_reg_1230[15]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(18),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(18),
      I3 => \ref_tmp_reg_1230[15]_i_138_n_0\,
      O => \ref_tmp_reg_1230[15]_i_146_n_0\
    );
\ref_tmp_reg_1230[15]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(17),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(17),
      I3 => \ref_tmp_reg_1230[15]_i_139_n_0\,
      O => \ref_tmp_reg_1230[15]_i_147_n_0\
    );
\ref_tmp_reg_1230[15]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(16),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(16),
      I3 => \ref_tmp_reg_1230[15]_i_140_n_0\,
      O => \ref_tmp_reg_1230[15]_i_148_n_0\
    );
\ref_tmp_reg_1230[15]_i_154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(14),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(14),
      O => \ref_tmp_reg_1230[15]_i_154_n_0\
    );
\ref_tmp_reg_1230[15]_i_155\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(13),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(13),
      O => \ref_tmp_reg_1230[15]_i_155_n_0\
    );
\ref_tmp_reg_1230[15]_i_156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(12),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(12),
      O => \ref_tmp_reg_1230[15]_i_156_n_0\
    );
\ref_tmp_reg_1230[15]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(11),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(11),
      O => \ref_tmp_reg_1230[15]_i_157_n_0\
    );
\ref_tmp_reg_1230[15]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(10),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(10),
      O => \ref_tmp_reg_1230[15]_i_158_n_0\
    );
\ref_tmp_reg_1230[15]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(9),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(9),
      O => \ref_tmp_reg_1230[15]_i_159_n_0\
    );
\ref_tmp_reg_1230[15]_i_160\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(8),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(8),
      O => \ref_tmp_reg_1230[15]_i_160_n_0\
    );
\ref_tmp_reg_1230[15]_i_161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(7),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(7),
      O => \ref_tmp_reg_1230[15]_i_161_n_0\
    );
\ref_tmp_reg_1230[15]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(15),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(15),
      I3 => \ref_tmp_reg_1230[15]_i_154_n_0\,
      O => \ref_tmp_reg_1230[15]_i_162_n_0\
    );
\ref_tmp_reg_1230[15]_i_163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(14),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(14),
      I3 => \ref_tmp_reg_1230[15]_i_155_n_0\,
      O => \ref_tmp_reg_1230[15]_i_163_n_0\
    );
\ref_tmp_reg_1230[15]_i_164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(13),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(13),
      I3 => \ref_tmp_reg_1230[15]_i_156_n_0\,
      O => \ref_tmp_reg_1230[15]_i_164_n_0\
    );
\ref_tmp_reg_1230[15]_i_165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(12),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(12),
      I3 => \ref_tmp_reg_1230[15]_i_157_n_0\,
      O => \ref_tmp_reg_1230[15]_i_165_n_0\
    );
\ref_tmp_reg_1230[15]_i_166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(11),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(11),
      I3 => \ref_tmp_reg_1230[15]_i_158_n_0\,
      O => \ref_tmp_reg_1230[15]_i_166_n_0\
    );
\ref_tmp_reg_1230[15]_i_167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(10),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(10),
      I3 => \ref_tmp_reg_1230[15]_i_159_n_0\,
      O => \ref_tmp_reg_1230[15]_i_167_n_0\
    );
\ref_tmp_reg_1230[15]_i_168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(9),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(9),
      I3 => \ref_tmp_reg_1230[15]_i_160_n_0\,
      O => \ref_tmp_reg_1230[15]_i_168_n_0\
    );
\ref_tmp_reg_1230[15]_i_169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(8),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(8),
      I3 => \ref_tmp_reg_1230[15]_i_161_n_0\,
      O => \ref_tmp_reg_1230[15]_i_169_n_0\
    );
\ref_tmp_reg_1230[15]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_ln66_41_reg_3835_reg[26]\(27),
      I1 => sext_ln66_171_fu_2856_p1(28),
      O => S(1)
    );
\ref_tmp_reg_1230[15]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_ln66_41_reg_3835_reg[26]\(27),
      I1 => CO(0),
      O => S(0)
    );
\ref_tmp_reg_1230[7]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(6),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(6),
      O => \ref_tmp_reg_1230[7]_i_143_n_0\
    );
\ref_tmp_reg_1230[7]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(5),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(5),
      O => \ref_tmp_reg_1230[7]_i_144_n_0\
    );
\ref_tmp_reg_1230[7]_i_145\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(4),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(4),
      O => \ref_tmp_reg_1230[7]_i_145_n_0\
    );
\ref_tmp_reg_1230[7]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(3),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(3),
      O => \ref_tmp_reg_1230[7]_i_146_n_0\
    );
\ref_tmp_reg_1230[7]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(2),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(2),
      O => \ref_tmp_reg_1230[7]_i_147_n_0\
    );
\ref_tmp_reg_1230[7]_i_148\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(1),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(1),
      O => \ref_tmp_reg_1230[7]_i_148_n_0\
    );
\ref_tmp_reg_1230[7]_i_149\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(0),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(0),
      O => \ref_tmp_reg_1230[7]_i_149_n_0\
    );
\ref_tmp_reg_1230[7]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(7),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(7),
      I3 => \ref_tmp_reg_1230[7]_i_143_n_0\,
      O => \ref_tmp_reg_1230[7]_i_150_n_0\
    );
\ref_tmp_reg_1230[7]_i_151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(6),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(6),
      I3 => \ref_tmp_reg_1230[7]_i_144_n_0\,
      O => \ref_tmp_reg_1230[7]_i_151_n_0\
    );
\ref_tmp_reg_1230[7]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(5),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(5),
      I3 => \ref_tmp_reg_1230[7]_i_145_n_0\,
      O => \ref_tmp_reg_1230[7]_i_152_n_0\
    );
\ref_tmp_reg_1230[7]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(4),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(4),
      I3 => \ref_tmp_reg_1230[7]_i_146_n_0\,
      O => \ref_tmp_reg_1230[7]_i_153_n_0\
    );
\ref_tmp_reg_1230[7]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(3),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(3),
      I3 => \ref_tmp_reg_1230[7]_i_147_n_0\,
      O => \ref_tmp_reg_1230[7]_i_154_n_0\
    );
\ref_tmp_reg_1230[7]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(2),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(2),
      I3 => \ref_tmp_reg_1230[7]_i_148_n_0\,
      O => \ref_tmp_reg_1230[7]_i_155_n_0\
    );
\ref_tmp_reg_1230[7]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(1),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(1),
      I3 => \ref_tmp_reg_1230[7]_i_149_n_0\,
      O => \ref_tmp_reg_1230[7]_i_156_n_0\
    );
\ref_tmp_reg_1230[7]_i_157\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \ref_tmp_reg_1230_reg[15]_i_77_1\(0),
      I2 => \ref_tmp_reg_1230_reg[15]_i_77_0\(0),
      O => \ref_tmp_reg_1230[7]_i_157_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_102\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_132_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_102_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_102_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_102_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_102_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_102_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_102_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_102_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_102_n_7\,
      DI(7) => \ref_tmp_reg_1230[15]_i_133_n_0\,
      DI(6) => \ref_tmp_reg_1230[15]_i_134_n_0\,
      DI(5) => \ref_tmp_reg_1230[15]_i_135_n_0\,
      DI(4) => \ref_tmp_reg_1230[15]_i_136_n_0\,
      DI(3) => \ref_tmp_reg_1230[15]_i_137_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_138_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_139_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_140_n_0\,
      O(7 downto 0) => \^add_ln66_41_reg_3835_reg[26]\(23 downto 16),
      S(7) => \ref_tmp_reg_1230[15]_i_141_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_142_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_143_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_144_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_145_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_146_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_147_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_148_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_132\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_141_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_132_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_132_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_132_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_132_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_132_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_132_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_132_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_132_n_7\,
      DI(7) => \ref_tmp_reg_1230[15]_i_154_n_0\,
      DI(6) => \ref_tmp_reg_1230[15]_i_155_n_0\,
      DI(5) => \ref_tmp_reg_1230[15]_i_156_n_0\,
      DI(4) => \ref_tmp_reg_1230[15]_i_157_n_0\,
      DI(3) => \ref_tmp_reg_1230[15]_i_158_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_159_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_160_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_161_n_0\,
      O(7 downto 0) => \^add_ln66_41_reg_3835_reg[26]\(15 downto 8),
      S(7) => \ref_tmp_reg_1230[15]_i_162_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_163_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_164_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_165_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_166_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_167_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_168_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_169_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_77\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_102_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ref_tmp_reg_1230_reg[15]_i_77_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_77_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_77_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_77_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_77_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \ref_tmp_reg_1230[15]_i_103_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_104_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_105_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_106_n_0\,
      O(7 downto 5) => \NLW_ref_tmp_reg_1230_reg[15]_i_77_O_UNCONNECTED\(7 downto 5),
      O(4) => sext_ln66_171_fu_2856_p1(28),
      O(3 downto 0) => \^add_ln66_41_reg_3835_reg[26]\(27 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \ref_tmp_reg_1230[15]_i_107_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_108_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_109_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_110_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_111_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_141\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_141_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_141_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_141_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_141_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_141_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_141_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_141_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_141_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_143_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_144_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_145_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_146_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_147_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_148_n_0\,
      DI(1) => \ref_tmp_reg_1230[7]_i_149_n_0\,
      DI(0) => '0',
      O(7 downto 0) => \^add_ln66_41_reg_3835_reg[26]\(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_150_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_151_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_152_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_153_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_154_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_155_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_156_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_157_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y2_phase1_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \storemerge2_in_in_in_reg_371_reg[0]\ : in STD_LOGIC;
    \y2_phase1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[1]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[2]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[3]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[4]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[5]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[6]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[7]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[8]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[9]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[10]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[11]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[12]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[13]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[14]\ : in STD_LOGIC;
    \FIR_delays_read_22_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_22_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_ce_reg_i_2__1_n_0\ : STD_LOGIC;
  signal ap_ce_reg_i_3_n_0 : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[10]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[15]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[5]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FIR_delays_read_22_int_reg[9]_i_1\ : label is "soft_lutpair41";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM of \y2_phase1[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \y2_phase1[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \y2_phase1[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \y2_phase1[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \y2_phase1[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \y2_phase1[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \y2_phase1[15]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \y2_phase1[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \y2_phase1[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \y2_phase1[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \y2_phase1[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \y2_phase1[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \y2_phase1[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \y2_phase1[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \y2_phase1[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \y2_phase1[9]_i_1\ : label is "soft_lutpair53";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  D(15 downto 0) <= \^d\(15 downto 0);
  E(0) <= \^e\(0);
\FIR_delays_read_22_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(0),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(0),
      O => \^a\(0)
    );
\FIR_delays_read_22_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(10),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(10),
      O => \^a\(10)
    );
\FIR_delays_read_22_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(11),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(11),
      O => \^a\(11)
    );
\FIR_delays_read_22_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(12),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(12),
      O => \^a\(12)
    );
\FIR_delays_read_22_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(13),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(13),
      O => \^a\(13)
    );
\FIR_delays_read_22_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(14),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(14),
      O => \^a\(14)
    );
\FIR_delays_read_22_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(15),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(15),
      O => \^a\(15)
    );
\FIR_delays_read_22_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(1),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(1),
      O => \^a\(1)
    );
\FIR_delays_read_22_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(2),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(2),
      O => \^a\(2)
    );
\FIR_delays_read_22_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(3),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(3),
      O => \^a\(3)
    );
\FIR_delays_read_22_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(4),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(4),
      O => \^a\(4)
    );
\FIR_delays_read_22_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(5),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(5),
      O => \^a\(5)
    );
\FIR_delays_read_22_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(6),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(6),
      O => \^a\(6)
    );
\FIR_delays_read_22_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(7),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(7),
      O => \^a\(7)
    );
\FIR_delays_read_22_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(8),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(8),
      O => \^a\(8)
    );
\FIR_delays_read_22_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_22_int_reg_reg[15]\(9),
      I1 => ap_ce_reg_reg_0(7),
      I2 => \FIR_delays_read_22_int_reg_reg[15]_0\(9),
      O => \^a\(9)
    );
\ap_ce_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_ce_reg_i_2__1_n_0\,
      I1 => ap_ce_reg_reg_0(6),
      I2 => ap_ce_reg_reg_0(5),
      I3 => ap_ce_reg_reg_0(8),
      I4 => ap_ce_reg_reg_0(7),
      I5 => ap_ce_reg_i_3_n_0,
      O => \^e\(0)
    );
\ap_ce_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_ce_reg_reg_0(10),
      I1 => ap_ce_reg_reg_0(9),
      I2 => ap_ce_reg_reg_0(12),
      I3 => ap_ce_reg_reg_0(11),
      O => \ap_ce_reg_i_2__1_n_0\
    );
ap_ce_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_ce_reg_reg_0(2),
      I1 => ap_ce_reg_reg_0(0),
      I2 => ap_ce_reg_reg_0(4),
      I3 => ap_ce_reg_reg_0(3),
      O => ap_ce_reg_i_3_n_0
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111010110000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^e\(0),
      CEA2 => \y2_phase1_reg[0]\,
      CEAD => \y2_phase1_reg[0]\,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \y2_phase1_reg[0]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => \y2_phase1_reg[0]\,
      CEINMODE => '0',
      CEM => \y2_phase1_reg[0]\,
      CEP => \y2_phase1_reg[0]\,
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 16) => \^d\(15 downto 0),
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\storemerge2_in_in_in_reg_371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[0]\,
      I1 => \y2_phase1_reg[15]\(0),
      I2 => \^d\(0),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(0)
    );
\storemerge2_in_in_in_reg_371[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[10]\,
      I1 => \y2_phase1_reg[15]\(10),
      I2 => \^d\(10),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(10)
    );
\storemerge2_in_in_in_reg_371[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[11]\,
      I1 => \y2_phase1_reg[15]\(11),
      I2 => \^d\(11),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(11)
    );
\storemerge2_in_in_in_reg_371[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[12]\,
      I1 => \y2_phase1_reg[15]\(12),
      I2 => \^d\(12),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(12)
    );
\storemerge2_in_in_in_reg_371[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[13]\,
      I1 => \y2_phase1_reg[15]\(13),
      I2 => \^d\(13),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(13)
    );
\storemerge2_in_in_in_reg_371[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[14]\,
      I1 => \y2_phase1_reg[15]\(14),
      I2 => \^d\(14),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(14)
    );
\storemerge2_in_in_in_reg_371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[1]\,
      I1 => \y2_phase1_reg[15]\(1),
      I2 => \^d\(1),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(1)
    );
\storemerge2_in_in_in_reg_371[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[2]\,
      I1 => \y2_phase1_reg[15]\(2),
      I2 => \^d\(2),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(2)
    );
\storemerge2_in_in_in_reg_371[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[3]\,
      I1 => \y2_phase1_reg[15]\(3),
      I2 => \^d\(3),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(3)
    );
\storemerge2_in_in_in_reg_371[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[4]\,
      I1 => \y2_phase1_reg[15]\(4),
      I2 => \^d\(4),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(4)
    );
\storemerge2_in_in_in_reg_371[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[5]\,
      I1 => \y2_phase1_reg[15]\(5),
      I2 => \^d\(5),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(5)
    );
\storemerge2_in_in_in_reg_371[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[6]\,
      I1 => \y2_phase1_reg[15]\(6),
      I2 => \^d\(6),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(6)
    );
\storemerge2_in_in_in_reg_371[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[7]\,
      I1 => \y2_phase1_reg[15]\(7),
      I2 => \^d\(7),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(7)
    );
\storemerge2_in_in_in_reg_371[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[8]\,
      I1 => \y2_phase1_reg[15]\(8),
      I2 => \^d\(8),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(8)
    );
\storemerge2_in_in_in_reg_371[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAAAFAEEEEAAEE"
    )
        port map (
      I0 => \storemerge2_in_in_in_reg_371_reg[9]\,
      I1 => \y2_phase1_reg[15]\(9),
      I2 => \^d\(9),
      I3 => ap_ce_reg_reg_0(1),
      I4 => mod_value2_load_reg_1199,
      I5 => \y2_phase1_reg[0]\,
      O => \ap_return_0_int_reg_reg[14]\(9)
    );
\y2_phase1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(0),
      O => ap_ce_reg_reg(0)
    );
\y2_phase1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(10),
      O => ap_ce_reg_reg(10)
    );
\y2_phase1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(11),
      O => ap_ce_reg_reg(11)
    );
\y2_phase1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(12),
      O => ap_ce_reg_reg(12)
    );
\y2_phase1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(13),
      O => ap_ce_reg_reg(13)
    );
\y2_phase1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(14),
      O => ap_ce_reg_reg(14)
    );
\y2_phase1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(15),
      O => ap_ce_reg_reg(15)
    );
\y2_phase1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(1),
      O => ap_ce_reg_reg(1)
    );
\y2_phase1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(2),
      O => ap_ce_reg_reg(2)
    );
\y2_phase1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(3),
      O => ap_ce_reg_reg(3)
    );
\y2_phase1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(4),
      O => ap_ce_reg_reg(4)
    );
\y2_phase1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(5),
      O => ap_ce_reg_reg(5)
    );
\y2_phase1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(6),
      O => ap_ce_reg_reg(6)
    );
\y2_phase1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(7),
      O => ap_ce_reg_reg(7)
    );
\y2_phase1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(8),
      O => ap_ce_reg_reg(8)
    );
\y2_phase1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \y2_phase1_reg[0]\,
      I2 => \y2_phase1_reg[15]\(9),
      O => ap_ce_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl197_fu_2388_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 is
  signal \p_reg_reg_i_10__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__9_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__5_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__5_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__5_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__9_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__9_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__10_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__11_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__9_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_reg_reg_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_p_reg_reg_i_3__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011000011100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_1__5_n_11\,
      C(46) => \p_reg_reg_i_1__5_n_11\,
      C(45) => \p_reg_reg_i_1__5_n_11\,
      C(44) => \p_reg_reg_i_1__5_n_11\,
      C(43) => \p_reg_reg_i_1__5_n_11\,
      C(42) => \p_reg_reg_i_1__5_n_11\,
      C(41) => \p_reg_reg_i_1__5_n_11\,
      C(40) => \p_reg_reg_i_1__5_n_11\,
      C(39) => \p_reg_reg_i_1__5_n_11\,
      C(38) => \p_reg_reg_i_1__5_n_11\,
      C(37) => \p_reg_reg_i_1__5_n_11\,
      C(36) => \p_reg_reg_i_1__5_n_11\,
      C(35) => \p_reg_reg_i_1__5_n_11\,
      C(34) => \p_reg_reg_i_1__5_n_11\,
      C(33) => \p_reg_reg_i_1__5_n_11\,
      C(32) => \p_reg_reg_i_1__5_n_11\,
      C(31) => \p_reg_reg_i_1__5_n_11\,
      C(30) => \p_reg_reg_i_1__5_n_11\,
      C(29) => \p_reg_reg_i_1__5_n_11\,
      C(28) => \p_reg_reg_i_1__5_n_11\,
      C(27) => \p_reg_reg_i_1__5_n_11\,
      C(26) => \p_reg_reg_i_1__5_n_11\,
      C(25) => \p_reg_reg_i_1__5_n_11\,
      C(24) => \p_reg_reg_i_1__5_n_11\,
      C(23) => \p_reg_reg_i_1__5_n_11\,
      C(22) => \p_reg_reg_i_1__5_n_11\,
      C(21) => \p_reg_reg_i_1__5_n_12\,
      C(20) => \p_reg_reg_i_1__5_n_13\,
      C(19) => \p_reg_reg_i_1__5_n_14\,
      C(18) => \p_reg_reg_i_1__5_n_15\,
      C(17) => \p_reg_reg_i_2__5_n_8\,
      C(16) => \p_reg_reg_i_2__5_n_9\,
      C(15) => \p_reg_reg_i_2__5_n_10\,
      C(14) => \p_reg_reg_i_2__5_n_11\,
      C(13) => \p_reg_reg_i_2__5_n_12\,
      C(12) => \p_reg_reg_i_2__5_n_13\,
      C(11) => \p_reg_reg_i_2__5_n_14\,
      C(10) => \p_reg_reg_i_2__5_n_15\,
      C(9) => \p_reg_reg_i_3__5_n_8\,
      C(8) => \p_reg_reg_i_3__5_n_9\,
      C(7) => \p_reg_reg_i_3__5_n_10\,
      C(6) => \p_reg_reg_i_3__5_n_11\,
      C(5) => \p_reg_reg_i_3__5_n_12\,
      C(4) => \p_reg_reg_i_3__5_n_13\,
      C(3) => \p_reg_reg_i_3__5_n_14\,
      C(2 downto 0) => B"000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => D(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(10),
      I1 => p_shl197_fu_2388_p1(12),
      O => \p_reg_reg_i_10__8_n_0\
    );
\p_reg_reg_i_11__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(9),
      I1 => p_shl197_fu_2388_p1(11),
      O => \p_reg_reg_i_11__9_n_0\
    );
\p_reg_reg_i_12__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(8),
      I1 => p_shl197_fu_2388_p1(10),
      O => \p_reg_reg_i_12__8_n_0\
    );
\p_reg_reg_i_13__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(7),
      I1 => p_shl197_fu_2388_p1(9),
      O => \p_reg_reg_i_13__7_n_0\
    );
\p_reg_reg_i_14__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(6),
      I1 => p_shl197_fu_2388_p1(8),
      O => \p_reg_reg_i_14__7_n_0\
    );
\p_reg_reg_i_15__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(5),
      I1 => p_shl197_fu_2388_p1(7),
      O => \p_reg_reg_i_15__7_n_0\
    );
\p_reg_reg_i_16__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(0),
      O => \p_reg_reg_i_16__1__0_n_0\
    );
\p_reg_reg_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(4),
      I1 => p_shl197_fu_2388_p1(6),
      O => \p_reg_reg_i_17__5_n_0\
    );
\p_reg_reg_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(3),
      I1 => p_shl197_fu_2388_p1(5),
      O => \p_reg_reg_i_18__5_n_0\
    );
\p_reg_reg_i_19__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(2),
      I1 => p_shl197_fu_2388_p1(4),
      O => \p_reg_reg_i_19__5_n_0\
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__5_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_p_reg_reg_i_1__5_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \p_reg_reg_i_1__5_n_4\,
      CO(2) => \p_reg_reg_i_1__5_n_5\,
      CO(1) => \p_reg_reg_i_1__5_n_6\,
      CO(0) => \p_reg_reg_i_1__5_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => p_shl197_fu_2388_p1(15),
      DI(2) => p_shl197_fu_2388_p1(16),
      DI(1 downto 0) => p_shl197_fu_2388_p1(14 downto 13),
      O(7 downto 5) => \NLW_p_reg_reg_i_1__5_O_UNCONNECTED\(7 downto 5),
      O(4) => \p_reg_reg_i_1__5_n_11\,
      O(3) => \p_reg_reg_i_1__5_n_12\,
      O(2) => \p_reg_reg_i_1__5_n_13\,
      O(1) => \p_reg_reg_i_1__5_n_14\,
      O(0) => \p_reg_reg_i_1__5_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \p_reg_reg_i_4__9_n_0\,
      S(2) => \p_reg_reg_i_5__9_n_0\,
      S(1) => \p_reg_reg_i_6__7_n_0\,
      S(0) => \p_reg_reg_i_7__10_n_0\
    );
\p_reg_reg_i_20__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(1),
      I1 => p_shl197_fu_2388_p1(3),
      O => \p_reg_reg_i_20__5_n_0\
    );
\p_reg_reg_i_21__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(0),
      I1 => p_shl197_fu_2388_p1(2),
      O => \p_reg_reg_i_21__5_n_0\
    );
\p_reg_reg_i_22__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(1),
      O => \p_reg_reg_i_22__4_n_0\
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__5_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__5_n_0\,
      CO(6) => \p_reg_reg_i_2__5_n_1\,
      CO(5) => \p_reg_reg_i_2__5_n_2\,
      CO(4) => \p_reg_reg_i_2__5_n_3\,
      CO(3) => \p_reg_reg_i_2__5_n_4\,
      CO(2) => \p_reg_reg_i_2__5_n_5\,
      CO(1) => \p_reg_reg_i_2__5_n_6\,
      CO(0) => \p_reg_reg_i_2__5_n_7\,
      DI(7 downto 0) => p_shl197_fu_2388_p1(12 downto 5),
      O(7) => \p_reg_reg_i_2__5_n_8\,
      O(6) => \p_reg_reg_i_2__5_n_9\,
      O(5) => \p_reg_reg_i_2__5_n_10\,
      O(4) => \p_reg_reg_i_2__5_n_11\,
      O(3) => \p_reg_reg_i_2__5_n_12\,
      O(2) => \p_reg_reg_i_2__5_n_13\,
      O(1) => \p_reg_reg_i_2__5_n_14\,
      O(0) => \p_reg_reg_i_2__5_n_15\,
      S(7) => \p_reg_reg_i_8__11_n_0\,
      S(6) => \p_reg_reg_i_9__9_n_0\,
      S(5) => \p_reg_reg_i_10__8_n_0\,
      S(4) => \p_reg_reg_i_11__9_n_0\,
      S(3) => \p_reg_reg_i_12__8_n_0\,
      S(2) => \p_reg_reg_i_13__7_n_0\,
      S(1) => \p_reg_reg_i_14__7_n_0\,
      S(0) => \p_reg_reg_i_15__7_n_0\
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__5_n_0\,
      CO(6) => \p_reg_reg_i_3__5_n_1\,
      CO(5) => \p_reg_reg_i_3__5_n_2\,
      CO(4) => \p_reg_reg_i_3__5_n_3\,
      CO(3) => \p_reg_reg_i_3__5_n_4\,
      CO(2) => \p_reg_reg_i_3__5_n_5\,
      CO(1) => \p_reg_reg_i_3__5_n_6\,
      CO(0) => \p_reg_reg_i_3__5_n_7\,
      DI(7 downto 3) => p_shl197_fu_2388_p1(4 downto 0),
      DI(2) => '0',
      DI(1) => \p_reg_reg_i_16__1__0_n_0\,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__5_n_8\,
      O(6) => \p_reg_reg_i_3__5_n_9\,
      O(5) => \p_reg_reg_i_3__5_n_10\,
      O(4) => \p_reg_reg_i_3__5_n_11\,
      O(3) => \p_reg_reg_i_3__5_n_12\,
      O(2) => \p_reg_reg_i_3__5_n_13\,
      O(1) => \p_reg_reg_i_3__5_n_14\,
      O(0) => \NLW_p_reg_reg_i_3__5_O_UNCONNECTED\(0),
      S(7) => \p_reg_reg_i_17__5_n_0\,
      S(6) => \p_reg_reg_i_18__5_n_0\,
      S(5) => \p_reg_reg_i_19__5_n_0\,
      S(4) => \p_reg_reg_i_20__5_n_0\,
      S(3) => \p_reg_reg_i_21__5_n_0\,
      S(2) => \p_reg_reg_i_22__4_n_0\,
      S(1) => p_shl197_fu_2388_p1(0),
      S(0) => '0'
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(15),
      I1 => p_shl197_fu_2388_p1(16),
      O => \p_reg_reg_i_4__9_n_0\
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(16),
      I1 => p_shl197_fu_2388_p1(15),
      O => \p_reg_reg_i_5__9_n_0\
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(16),
      I1 => p_shl197_fu_2388_p1(14),
      O => \p_reg_reg_i_6__7_n_0\
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(13),
      I1 => p_shl197_fu_2388_p1(15),
      O => \p_reg_reg_i_7__10_n_0\
    );
\p_reg_reg_i_8__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(12),
      I1 => p_shl197_fu_2388_p1(14),
      O => \p_reg_reg_i_8__11_n_0\
    );
\p_reg_reg_i_9__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl197_fu_2388_p1(11),
      I1 => p_shl197_fu_2388_p1(13),
      O => \p_reg_reg_i_9__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_6_reg_3800_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(29 downto 0) <= \^p\(29 downto 0);
\add_ln66_6_reg_3800[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(29),
      I1 => \add_ln66_6_reg_3800_reg[30]\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000011010101010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 30),
      P(29 downto 0) => \^p\(29 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk_0 : out STD_LOGIC;
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_27_reg_3820[28]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_27_reg_3820[28]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(26 downto 0) <= \^p\(26 downto 0);
\add_ln66_27_reg_3820[28]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln66_27_reg_3820[28]_i_6\(0),
      I2 => \add_ln66_27_reg_3820[28]_i_6_0\(0),
      O => ap_clk_0
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110101100110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => \^p\(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111110001000010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_shl199_fu_2356_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000100011100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(25),
      C(46) => C(25),
      C(45) => C(25),
      C(44) => C(25),
      C(43) => C(25),
      C(42) => C(25),
      C(41) => C(25),
      C(40) => C(25),
      C(39) => C(25),
      C(38) => C(25),
      C(37) => C(25),
      C(36) => C(25),
      C(35) => C(25),
      C(34) => C(25),
      C(33) => C(25),
      C(32) => C(25),
      C(31) => C(25),
      C(30) => C(25),
      C(29) => C(25),
      C(28) => C(25),
      C(27) => C(25),
      C(26 downto 1) => C(25 downto 0),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(1),
      I1 => p_shl199_fu_2356_p1(2),
      O => S(1)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(0),
      I1 => p_shl199_fu_2356_p1(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 is
  port (
    sext_ln66_140_fu_2812_p1 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_17_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_31_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_32_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_33_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_34_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_35_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_66_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_67_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_68_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_69_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_70_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_71_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_72_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_73_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_100_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_101_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_102_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_103_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_104_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_105_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_106_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_107_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_87_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_88_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_89_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_90_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_91_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_92_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_93_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_94_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_17_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_17_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_17_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_17_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_26_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_44_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_53_n_7\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111101011010100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(27),
      C(46) => P(27),
      C(45) => P(27),
      C(44) => P(27),
      C(43) => P(27),
      C(42) => P(27),
      C(41) => P(27),
      C(40) => P(27),
      C(39) => P(27),
      C(38) => P(27),
      C(37) => P(27),
      C(36) => P(27),
      C(35) => P(27),
      C(34) => P(27),
      C(33) => P(27),
      C(32) => P(27),
      C(31) => P(27),
      C(30) => P(27),
      C(29) => P(27),
      C(28) => P(27),
      C(27 downto 0) => P(27 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => D(15),
      D(25) => D(15),
      D(24) => D(15),
      D(23) => D(15),
      D(22) => D(15),
      D(21) => D(15),
      D(20) => D(15),
      D(19) => D(15),
      D(18) => D(15),
      D(17) => D(15),
      D(16) => D(15),
      D(15 downto 0) => D(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_reg_reg_n_77,
      P(27) => p_reg_reg_n_78,
      P(26) => p_reg_reg_n_79,
      P(25) => p_reg_reg_n_80,
      P(24) => p_reg_reg_n_81,
      P(23) => p_reg_reg_n_82,
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ref_tmp_reg_1230[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(28),
      I1 => p_reg_reg_n_77,
      O => \ref_tmp_reg_1230[15]_i_31_n_0\
    );
\ref_tmp_reg_1230[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(27),
      I1 => p_reg_reg_n_78,
      O => \ref_tmp_reg_1230[15]_i_32_n_0\
    );
\ref_tmp_reg_1230[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(26),
      I1 => p_reg_reg_n_79,
      O => \ref_tmp_reg_1230[15]_i_33_n_0\
    );
\ref_tmp_reg_1230[15]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(25),
      I1 => p_reg_reg_n_80,
      O => \ref_tmp_reg_1230[15]_i_34_n_0\
    );
\ref_tmp_reg_1230[15]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(24),
      I1 => p_reg_reg_n_81,
      O => \ref_tmp_reg_1230[15]_i_35_n_0\
    );
\ref_tmp_reg_1230[15]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(23),
      I1 => p_reg_reg_n_82,
      O => \ref_tmp_reg_1230[15]_i_66_n_0\
    );
\ref_tmp_reg_1230[15]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(22),
      I1 => p_reg_reg_n_83,
      O => \ref_tmp_reg_1230[15]_i_67_n_0\
    );
\ref_tmp_reg_1230[15]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(21),
      I1 => p_reg_reg_n_84,
      O => \ref_tmp_reg_1230[15]_i_68_n_0\
    );
\ref_tmp_reg_1230[15]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(20),
      I1 => p_reg_reg_n_85,
      O => \ref_tmp_reg_1230[15]_i_69_n_0\
    );
\ref_tmp_reg_1230[15]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(19),
      I1 => p_reg_reg_n_86,
      O => \ref_tmp_reg_1230[15]_i_70_n_0\
    );
\ref_tmp_reg_1230[15]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(18),
      I1 => p_reg_reg_n_87,
      O => \ref_tmp_reg_1230[15]_i_71_n_0\
    );
\ref_tmp_reg_1230[15]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(17),
      I1 => p_reg_reg_n_88,
      O => \ref_tmp_reg_1230[15]_i_72_n_0\
    );
\ref_tmp_reg_1230[15]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(16),
      I1 => p_reg_reg_n_89,
      O => \ref_tmp_reg_1230[15]_i_73_n_0\
    );
\ref_tmp_reg_1230[7]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(7),
      I1 => p_reg_reg_n_98,
      O => \ref_tmp_reg_1230[7]_i_100_n_0\
    );
\ref_tmp_reg_1230[7]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(6),
      I1 => p_reg_reg_n_99,
      O => \ref_tmp_reg_1230[7]_i_101_n_0\
    );
\ref_tmp_reg_1230[7]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(5),
      I1 => p_reg_reg_n_100,
      O => \ref_tmp_reg_1230[7]_i_102_n_0\
    );
\ref_tmp_reg_1230[7]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(4),
      I1 => p_reg_reg_n_101,
      O => \ref_tmp_reg_1230[7]_i_103_n_0\
    );
\ref_tmp_reg_1230[7]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(3),
      I1 => p_reg_reg_n_102,
      O => \ref_tmp_reg_1230[7]_i_104_n_0\
    );
\ref_tmp_reg_1230[7]_i_105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(2),
      I1 => p_reg_reg_n_103,
      O => \ref_tmp_reg_1230[7]_i_105_n_0\
    );
\ref_tmp_reg_1230[7]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(1),
      I1 => p_reg_reg_n_104,
      O => \ref_tmp_reg_1230[7]_i_106_n_0\
    );
\ref_tmp_reg_1230[7]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(0),
      I1 => p_reg_reg_n_105,
      O => \ref_tmp_reg_1230[7]_i_107_n_0\
    );
\ref_tmp_reg_1230[7]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(15),
      I1 => p_reg_reg_n_90,
      O => \ref_tmp_reg_1230[7]_i_87_n_0\
    );
\ref_tmp_reg_1230[7]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(14),
      I1 => p_reg_reg_n_91,
      O => \ref_tmp_reg_1230[7]_i_88_n_0\
    );
\ref_tmp_reg_1230[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(13),
      I1 => p_reg_reg_n_92,
      O => \ref_tmp_reg_1230[7]_i_89_n_0\
    );
\ref_tmp_reg_1230[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(12),
      I1 => p_reg_reg_n_93,
      O => \ref_tmp_reg_1230[7]_i_90_n_0\
    );
\ref_tmp_reg_1230[7]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(11),
      I1 => p_reg_reg_n_94,
      O => \ref_tmp_reg_1230[7]_i_91_n_0\
    );
\ref_tmp_reg_1230[7]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(10),
      I1 => p_reg_reg_n_95,
      O => \ref_tmp_reg_1230[7]_i_92_n_0\
    );
\ref_tmp_reg_1230[7]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(9),
      I1 => p_reg_reg_n_96,
      O => \ref_tmp_reg_1230[7]_i_93_n_0\
    );
\ref_tmp_reg_1230[7]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_17_0\(8),
      I1 => p_reg_reg_n_97,
      O => \ref_tmp_reg_1230[7]_i_94_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_26_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ref_tmp_reg_1230_reg[15]_i_17_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \NLW_ref_tmp_reg_1230_reg[15]_i_17_CO_UNCONNECTED\(4),
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_17_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_17_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_17_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_17_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => DI(0),
      DI(3 downto 0) => \ref_tmp_reg_1230_reg[15]_i_17_0\(27 downto 24),
      O(7 downto 5) => \NLW_ref_tmp_reg_1230_reg[15]_i_17_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln66_140_fu_2812_p1(28 downto 24),
      S(7 downto 5) => B"001",
      S(4) => \ref_tmp_reg_1230[15]_i_31_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_32_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_33_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_34_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_35_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_26\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_44_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_26_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_26_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_26_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_26_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_26_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_26_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_26_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_26_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_17_0\(23 downto 16),
      O(7 downto 0) => sext_ln66_140_fu_2812_p1(23 downto 16),
      S(7) => \ref_tmp_reg_1230[15]_i_66_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_67_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_68_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_69_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_70_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_71_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_72_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_73_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_44\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_53_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_44_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_44_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_44_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_44_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_44_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_44_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_44_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_44_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_17_0\(15 downto 8),
      O(7 downto 0) => sext_ln66_140_fu_2812_p1(15 downto 8),
      S(7) => \ref_tmp_reg_1230[7]_i_87_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_88_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_89_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_90_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_91_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_92_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_93_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_94_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_53\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_53_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_53_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_53_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_53_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_53_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_53_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_53_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_53_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_17_0\(7 downto 0),
      O(7 downto 0) => sext_ln66_140_fu_2812_p1(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_100_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_101_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_102_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_103_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_104_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_105_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_106_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_107_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl201_fu_2328_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 is
  signal C : STD_LOGIC_VECTOR ( 29 downto 7 );
  signal \p_reg_reg_i_10__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_4__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__9_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__10_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__8_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_reg_reg_i_3__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111001100101100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(29),
      C(46) => C(29),
      C(45) => C(29),
      C(44) => C(29),
      C(43) => C(29),
      C(42) => C(29),
      C(41) => C(29),
      C(40) => C(29),
      C(39) => C(29),
      C(38) => C(29),
      C(37) => C(29),
      C(36) => C(29),
      C(35) => C(29),
      C(34) => C(29),
      C(33) => C(29),
      C(32) => C(29),
      C(31) => C(29),
      C(30) => C(29),
      C(29 downto 7) => C(29 downto 7),
      C(6 downto 0) => B"0000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 30),
      P(29 downto 0) => D(29 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(10),
      I1 => p_shl201_fu_2328_p1(15),
      O => \p_reg_reg_i_10__7_n_0\
    );
\p_reg_reg_i_11__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(9),
      I1 => p_shl201_fu_2328_p1(14),
      O => \p_reg_reg_i_11__8_n_0\
    );
\p_reg_reg_i_12__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(8),
      I1 => p_shl201_fu_2328_p1(13),
      O => \p_reg_reg_i_12__7_n_0\
    );
\p_reg_reg_i_13__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(7),
      I1 => p_shl201_fu_2328_p1(12),
      O => \p_reg_reg_i_13__6_n_0\
    );
\p_reg_reg_i_14__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(6),
      I1 => p_shl201_fu_2328_p1(11),
      O => \p_reg_reg_i_14__6_n_0\
    );
\p_reg_reg_i_15__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(5),
      I1 => p_shl201_fu_2328_p1(10),
      O => \p_reg_reg_i_15__6_n_0\
    );
\p_reg_reg_i_16__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(4),
      I1 => p_shl201_fu_2328_p1(9),
      O => \p_reg_reg_i_16__7_n_0\
    );
\p_reg_reg_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(3),
      I1 => p_shl201_fu_2328_p1(8),
      O => \p_reg_reg_i_17__4_n_0\
    );
\p_reg_reg_i_18__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(2),
      I1 => p_shl201_fu_2328_p1(7),
      O => \p_reg_reg_i_18__4_n_0\
    );
\p_reg_reg_i_19__2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(0),
      O => \p_reg_reg_i_19__2__0_n_0\
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__4_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_p_reg_reg_i_1__4_CO_UNCONNECTED\(7),
      CO(6) => \p_reg_reg_i_1__4_n_1\,
      CO(5) => \p_reg_reg_i_1__4_n_2\,
      CO(4) => \p_reg_reg_i_1__4_n_3\,
      CO(3) => \p_reg_reg_i_1__4_n_4\,
      CO(2) => \p_reg_reg_i_1__4_n_5\,
      CO(1) => \p_reg_reg_i_1__4_n_6\,
      CO(0) => \p_reg_reg_i_1__4_n_7\,
      DI(7) => '0',
      DI(6 downto 3) => p_shl201_fu_2328_p1(15 downto 12),
      DI(2) => p_shl201_fu_2328_p1(16),
      DI(1 downto 0) => p_shl201_fu_2328_p1(11 downto 10),
      O(7 downto 0) => C(29 downto 22),
      S(7) => '1',
      S(6) => \p_reg_reg_i_4__8_n_0\,
      S(5) => \p_reg_reg_i_5__8_n_0\,
      S(4) => \p_reg_reg_i_6__6_n_0\,
      S(3) => \p_reg_reg_i_7__9_n_0\,
      S(2) => \p_reg_reg_i_8__10_n_0\,
      S(1) => \p_reg_reg_i_9__8_n_0\,
      S(0) => \p_reg_reg_i_10__7_n_0\
    );
\p_reg_reg_i_20__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(1),
      I1 => p_shl201_fu_2328_p1(6),
      O => \p_reg_reg_i_20__4_n_0\
    );
\p_reg_reg_i_21__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(0),
      I1 => p_shl201_fu_2328_p1(5),
      O => \p_reg_reg_i_21__4_n_0\
    );
\p_reg_reg_i_22__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(4),
      O => \p_reg_reg_i_22__3_n_0\
    );
\p_reg_reg_i_23__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(3),
      O => \p_reg_reg_i_23__3_n_0\
    );
\p_reg_reg_i_24__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(2),
      O => \p_reg_reg_i_24__3_n_0\
    );
\p_reg_reg_i_25__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(1),
      O => \p_reg_reg_i_25__2_n_0\
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__4_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__4_n_0\,
      CO(6) => \p_reg_reg_i_2__4_n_1\,
      CO(5) => \p_reg_reg_i_2__4_n_2\,
      CO(4) => \p_reg_reg_i_2__4_n_3\,
      CO(3) => \p_reg_reg_i_2__4_n_4\,
      CO(2) => \p_reg_reg_i_2__4_n_5\,
      CO(1) => \p_reg_reg_i_2__4_n_6\,
      CO(0) => \p_reg_reg_i_2__4_n_7\,
      DI(7 downto 0) => p_shl201_fu_2328_p1(9 downto 2),
      O(7 downto 0) => C(21 downto 14),
      S(7) => \p_reg_reg_i_11__8_n_0\,
      S(6) => \p_reg_reg_i_12__7_n_0\,
      S(5) => \p_reg_reg_i_13__6_n_0\,
      S(4) => \p_reg_reg_i_14__6_n_0\,
      S(3) => \p_reg_reg_i_15__6_n_0\,
      S(2) => \p_reg_reg_i_16__7_n_0\,
      S(1) => \p_reg_reg_i_17__4_n_0\,
      S(0) => \p_reg_reg_i_18__4_n_0\
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__4_n_0\,
      CO(6) => \p_reg_reg_i_3__4_n_1\,
      CO(5) => \p_reg_reg_i_3__4_n_2\,
      CO(4) => \p_reg_reg_i_3__4_n_3\,
      CO(3) => \p_reg_reg_i_3__4_n_4\,
      CO(2) => \p_reg_reg_i_3__4_n_5\,
      CO(1) => \p_reg_reg_i_3__4_n_6\,
      CO(0) => \p_reg_reg_i_3__4_n_7\,
      DI(7 downto 6) => p_shl201_fu_2328_p1(1 downto 0),
      DI(5 downto 2) => B"0000",
      DI(1) => \p_reg_reg_i_19__2__0_n_0\,
      DI(0) => '0',
      O(7 downto 1) => C(13 downto 7),
      O(0) => \NLW_p_reg_reg_i_3__4_O_UNCONNECTED\(0),
      S(7) => \p_reg_reg_i_20__4_n_0\,
      S(6) => \p_reg_reg_i_21__4_n_0\,
      S(5) => \p_reg_reg_i_22__3_n_0\,
      S(4) => \p_reg_reg_i_23__3_n_0\,
      S(3) => \p_reg_reg_i_24__3_n_0\,
      S(2) => \p_reg_reg_i_25__2_n_0\,
      S(1) => p_shl201_fu_2328_p1(0),
      S(0) => '0'
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(15),
      I1 => p_shl201_fu_2328_p1(16),
      O => \p_reg_reg_i_4__8_n_0\
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(14),
      I1 => p_shl201_fu_2328_p1(15),
      O => \p_reg_reg_i_5__8_n_0\
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(13),
      I1 => p_shl201_fu_2328_p1(14),
      O => \p_reg_reg_i_6__6_n_0\
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(12),
      I1 => p_shl201_fu_2328_p1(13),
      O => \p_reg_reg_i_7__9_n_0\
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(16),
      I1 => p_shl201_fu_2328_p1(12),
      O => \p_reg_reg_i_8__10_n_0\
    );
\p_reg_reg_i_9__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl201_fu_2328_p1(16),
      I1 => p_shl201_fu_2328_p1(11),
      O => \p_reg_reg_i_9__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_6_reg_3800_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[7]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln66_140_fu_2812_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_29_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  DI(0) <= \^di\(0);
  P(29 downto 0) <= \^p\(29 downto 0);
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010001011111000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => D(15),
      D(25) => D(15),
      D(24) => D(15),
      D(23) => D(15),
      D(22) => D(15),
      D(21) => D(15),
      D(20) => D(15),
      D(19) => D(15),
      D(18) => D(15),
      D(17) => D(15),
      D(16) => D(15),
      D(15 downto 0) => D(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => p_reg_reg_n_74,
      P(30 downto 1) => \^p\(29 downto 0),
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ref_tmp_reg_1230[15]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => Q(3),
      I1 => \^p\(29),
      I2 => O(1),
      I3 => CO(0),
      I4 => p_reg_reg_n_74,
      O => \ref_tmp_reg_1230[15]_i_29_n_0\
    );
\ref_tmp_reg_1230[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFF0111E000FEEE"
    )
        port map (
      I0 => \^p\(28),
      I1 => O(0),
      I2 => Q(2),
      I3 => \ref_tmp_reg_1230_reg[15]\(0),
      I4 => \ref_tmp_reg_1230_reg[15]_0\,
      I5 => \ref_tmp_reg_1230[15]_i_29_n_0\,
      O => \add_ln66_6_reg_3800_reg[29]\(0)
    );
\ref_tmp_reg_1230[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ref_tmp_reg_1230_reg[7]_i_19\(1),
      I2 => Q(1),
      I3 => sext_ln66_140_fu_2812_p1(1),
      O => \^di\(0)
    );
\ref_tmp_reg_1230[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \^di\(0),
      I1 => Q(0),
      I2 => p_reg_reg_n_105,
      I3 => \ref_tmp_reg_1230_reg[7]_i_19\(0),
      O => S(1)
    );
\ref_tmp_reg_1230[7]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \ref_tmp_reg_1230_reg[7]_i_19\(0),
      I2 => Q(0),
      I3 => sext_ln66_140_fu_2812_p1(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111110010111111100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_0_int_reg_reg[0]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[1]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[2]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[3]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[4]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[5]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[6]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[7]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[8]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[9]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[10]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[11]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[12]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[13]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    x_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y4_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \FIR_delays_write_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_ZL19H_filter_FIR_kernel_122_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_return_0_int_reg_reg[0]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[10]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[11]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[12]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[13]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[14]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[1]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[2]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[3]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[4]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[5]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[6]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[7]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[8]\ : STD_LOGIC;
  signal \^ap_return_0_int_reg_reg[9]\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_3_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_4_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_5_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_6_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_7_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_8_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[15]_i_9_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_3_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_4_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_5_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_6_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_7_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_8_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122[7]_i_9_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  \ap_return_0_int_reg_reg[0]\ <= \^ap_return_0_int_reg_reg[0]\;
  \ap_return_0_int_reg_reg[10]\ <= \^ap_return_0_int_reg_reg[10]\;
  \ap_return_0_int_reg_reg[11]\ <= \^ap_return_0_int_reg_reg[11]\;
  \ap_return_0_int_reg_reg[12]\ <= \^ap_return_0_int_reg_reg[12]\;
  \ap_return_0_int_reg_reg[13]\ <= \^ap_return_0_int_reg_reg[13]\;
  \ap_return_0_int_reg_reg[14]\ <= \^ap_return_0_int_reg_reg[14]\;
  \ap_return_0_int_reg_reg[1]\ <= \^ap_return_0_int_reg_reg[1]\;
  \ap_return_0_int_reg_reg[2]\ <= \^ap_return_0_int_reg_reg[2]\;
  \ap_return_0_int_reg_reg[3]\ <= \^ap_return_0_int_reg_reg[3]\;
  \ap_return_0_int_reg_reg[4]\ <= \^ap_return_0_int_reg_reg[4]\;
  \ap_return_0_int_reg_reg[5]\ <= \^ap_return_0_int_reg_reg[5]\;
  \ap_return_0_int_reg_reg[6]\ <= \^ap_return_0_int_reg_reg[6]\;
  \ap_return_0_int_reg_reg[7]\ <= \^ap_return_0_int_reg_reg[7]\;
  \ap_return_0_int_reg_reg[8]\ <= \^ap_return_0_int_reg_reg[8]\;
  \ap_return_0_int_reg_reg[9]\ <= \^ap_return_0_int_reg_reg[9]\;
m_reg_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[7]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(7),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(7),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(7)
    );
m_reg_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[6]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(6),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(6),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(6)
    );
m_reg_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[5]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(5),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(5),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(5)
    );
m_reg_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[4]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(4),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(4),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(4)
    );
m_reg_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[3]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(3),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(3),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(3)
    );
m_reg_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[2]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(2),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(2),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(2)
    );
m_reg_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[1]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(1),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(1),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(1)
    );
m_reg_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[0]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(0),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(0)
    );
m_reg_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[14]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(14),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(14),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(14)
    );
m_reg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[13]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(13),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(13),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(13)
    );
m_reg_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[12]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(12),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(12),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(12)
    );
m_reg_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[11]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(11),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(11),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(11)
    );
m_reg_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[10]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(10),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(10),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(10)
    );
m_reg_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[9]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(9),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(9),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(9)
    );
m_reg_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAAAEEEE"
    )
        port map (
      I0 => \^ap_return_0_int_reg_reg[8]\,
      I1 => \FIR_delays_write_int_reg_reg[15]\(8),
      I2 => \FIR_delays_write_int_reg_reg[15]_0\(8),
      I3 => mod_value2_load_reg_1199,
      I4 => \FIR_delays_write_int_reg_reg[1]\(0),
      O => A(8)
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15),
      I1 => \y4_reg[1]\,
      I2 => \^d\(15),
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(15),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(14),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(14),
      I2 => \y4_reg[1]\,
      I3 => \^d\(14),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_3_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(13),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(13),
      I2 => \y4_reg[1]\,
      I3 => \^d\(13),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_4_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(12),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(12),
      I2 => \y4_reg[1]\,
      I3 => \^d\(12),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_5_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(11),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(11),
      I2 => \y4_reg[1]\,
      I3 => \^d\(11),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_6_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(10),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(10),
      I2 => \y4_reg[1]\,
      I3 => \^d\(10),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_7_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(9),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(9),
      I2 => \y4_reg[1]\,
      I3 => \^d\(9),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_8_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(8),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(8),
      I2 => \y4_reg[1]\,
      I3 => \^d\(8),
      O => \p_ZL19H_filter_FIR_kernel_122[15]_i_9_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(7),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(7),
      I2 => \y4_reg[1]\,
      I3 => \^d\(7),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(6),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(6),
      I2 => \y4_reg[1]\,
      I3 => \^d\(6),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_3_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(5),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(5),
      I2 => \y4_reg[1]\,
      I3 => \^d\(5),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_4_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(4),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(4),
      I2 => \y4_reg[1]\,
      I3 => \^d\(4),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_5_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(3),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(3),
      I2 => \y4_reg[1]\,
      I3 => \^d\(3),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_6_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(2),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(2),
      I2 => \y4_reg[1]\,
      I3 => \^d\(2),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_7_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(1),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(1),
      I2 => \y4_reg[1]\,
      I3 => \^d\(1),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_8_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(0),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(0),
      I2 => \y4_reg[1]\,
      I3 => \^d\(0),
      O => \p_ZL19H_filter_FIR_kernel_122[7]_i_9_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_1\,
      CO(5) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_2\,
      CO(4) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_3\,
      CO(3) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_4\,
      CO(2) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_5\,
      CO(1) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_6\,
      CO(0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(14 downto 8),
      O(7 downto 0) => x_n(15 downto 8),
      S(7) => \p_ZL19H_filter_FIR_kernel_122[15]_i_2_n_0\,
      S(6) => \p_ZL19H_filter_FIR_kernel_122[15]_i_3_n_0\,
      S(5) => \p_ZL19H_filter_FIR_kernel_122[15]_i_4_n_0\,
      S(4) => \p_ZL19H_filter_FIR_kernel_122[15]_i_5_n_0\,
      S(3) => \p_ZL19H_filter_FIR_kernel_122[15]_i_6_n_0\,
      S(2) => \p_ZL19H_filter_FIR_kernel_122[15]_i_7_n_0\,
      S(1) => \p_ZL19H_filter_FIR_kernel_122[15]_i_8_n_0\,
      S(0) => \p_ZL19H_filter_FIR_kernel_122[15]_i_9_n_0\
    );
\p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_0\,
      CO(6) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_1\,
      CO(5) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_2\,
      CO(4) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_3\,
      CO(3) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_4\,
      CO(2) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_5\,
      CO(1) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_6\,
      CO(0) => \p_ZL19H_filter_FIR_kernel_122_reg[7]_i_1_n_7\,
      DI(7 downto 0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(7 downto 0),
      O(7 downto 0) => x_n(7 downto 0),
      S(7) => \p_ZL19H_filter_FIR_kernel_122[7]_i_2_n_0\,
      S(6) => \p_ZL19H_filter_FIR_kernel_122[7]_i_3_n_0\,
      S(5) => \p_ZL19H_filter_FIR_kernel_122[7]_i_4_n_0\,
      S(4) => \p_ZL19H_filter_FIR_kernel_122[7]_i_5_n_0\,
      S(3) => \p_ZL19H_filter_FIR_kernel_122[7]_i_6_n_0\,
      S(2) => \p_ZL19H_filter_FIR_kernel_122[7]_i_7_n_0\,
      S(1) => \p_ZL19H_filter_FIR_kernel_122[7]_i_8_n_0\,
      S(0) => \p_ZL19H_filter_FIR_kernel_122[7]_i_9_n_0\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111110111111010100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \y4_reg[1]\,
      CEA2 => \y4_reg[1]\,
      CEAD => \y4_reg[1]\,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \y4_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => \y4_reg[1]\,
      CEINMODE => '0',
      CEM => \y4_reg[1]\,
      CEP => \y4_reg[1]\,
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 16) => \^d\(15 downto 0),
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\storemerge2_in_in_in_reg_371[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(0),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(0),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[0]\
    );
\storemerge2_in_in_in_reg_371[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(10),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(10),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[10]\
    );
\storemerge2_in_in_in_reg_371[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(11),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(11),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[11]\
    );
\storemerge2_in_in_in_reg_371[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(12),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(12),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[12]\
    );
\storemerge2_in_in_in_reg_371[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(13),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(13),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[13]\
    );
\storemerge2_in_in_in_reg_371[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(14),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(14),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[14]\
    );
\storemerge2_in_in_in_reg_371[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(1),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(1),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[1]\
    );
\storemerge2_in_in_in_reg_371[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(2),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[2]\
    );
\storemerge2_in_in_in_reg_371[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(3),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(3),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[3]\
    );
\storemerge2_in_in_in_reg_371[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(4),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(4),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[4]\
    );
\storemerge2_in_in_in_reg_371[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(5),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(5),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[5]\
    );
\storemerge2_in_in_in_reg_371[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(6),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(6),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[6]\
    );
\storemerge2_in_in_in_reg_371[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(7),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(7),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[7]\
    );
\storemerge2_in_in_in_reg_371[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(8),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(8),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[8]\
    );
\storemerge2_in_in_in_reg_371[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A000C0"
    )
        port map (
      I0 => \^d\(9),
      I1 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(9),
      I2 => \FIR_delays_write_int_reg_reg[1]\(0),
      I3 => mod_value2_load_reg_1199,
      I4 => \y4_reg[1]\,
      O => \^ap_return_0_int_reg_reg[9]\
    );
\y4[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(9),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(9),
      I4 => \^d\(9),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(9)
    );
\y4[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(10),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(10),
      I4 => \^d\(10),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(10)
    );
\y4[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(11),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(11),
      I4 => \^d\(11),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(11)
    );
\y4[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(12),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(12),
      I4 => \^d\(12),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(12)
    );
\y4[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(13),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(13),
      I4 => \^d\(13),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(13)
    );
\y4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(14),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(14),
      I4 => \^d\(14),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(14)
    );
\y4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(0),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(0),
      I4 => \^d\(0),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(0)
    );
\y4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(1),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(1),
      I4 => \^d\(1),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(1)
    );
\y4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(2),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(2),
      I4 => \^d\(2),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(2)
    );
\y4[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(3),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(3),
      I4 => \^d\(3),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(3)
    );
\y4[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(4),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(4),
      I4 => \^d\(4),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(4)
    );
\y4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(5),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(5),
      I4 => \^d\(5),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(5)
    );
\y4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(6),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(6),
      I4 => \^d\(6),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(6)
    );
\y4[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(7),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(7),
      I4 => \^d\(7),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(7)
    );
\y4[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \FIR_delays_write_int_reg_reg[15]_0\(8),
      I1 => \y4_reg[1]\,
      I2 => mod_value2_load_reg_1199,
      I3 => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(8),
      I4 => \^d\(8),
      O => \storemerge2_in_in_in_reg_371_reg[14]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_41_reg_3835_reg[27]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(24 downto 0) <= \^p\(24 downto 0);
\add_ln66_41_reg_3835[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln66_41_reg_3835_reg[27]_i_2\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl179_fu_2559_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \add_ln66_55_reg_3790_reg[26]_i_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \p_reg_reg_i_10__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_20__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__6_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_reg_reg_i_1__1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_p_reg_reg_i_3__1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln66_55_reg_3790[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln66_55_reg_3790_reg[26]_i_6\(1),
      O => S(0)
    );
\add_ln66_55_reg_3790[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln66_55_reg_3790_reg[26]_i_6\(0),
      O => ap_clk_0(0)
    );
\add_ln66_55_reg_3790[26]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(23),
      O => DI(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_1__1__0_n_9\,
      C(46) => \p_reg_reg_i_1__1__0_n_9\,
      C(45) => \p_reg_reg_i_1__1__0_n_9\,
      C(44) => \p_reg_reg_i_1__1__0_n_9\,
      C(43) => \p_reg_reg_i_1__1__0_n_9\,
      C(42) => \p_reg_reg_i_1__1__0_n_9\,
      C(41) => \p_reg_reg_i_1__1__0_n_9\,
      C(40) => \p_reg_reg_i_1__1__0_n_9\,
      C(39) => \p_reg_reg_i_1__1__0_n_9\,
      C(38) => \p_reg_reg_i_1__1__0_n_9\,
      C(37) => \p_reg_reg_i_1__1__0_n_9\,
      C(36) => \p_reg_reg_i_1__1__0_n_9\,
      C(35) => \p_reg_reg_i_1__1__0_n_9\,
      C(34) => \p_reg_reg_i_1__1__0_n_9\,
      C(33) => \p_reg_reg_i_1__1__0_n_9\,
      C(32) => \p_reg_reg_i_1__1__0_n_9\,
      C(31) => \p_reg_reg_i_1__1__0_n_9\,
      C(30) => \p_reg_reg_i_1__1__0_n_9\,
      C(29) => \p_reg_reg_i_1__1__0_n_9\,
      C(28) => \p_reg_reg_i_1__1__0_n_9\,
      C(27) => \p_reg_reg_i_1__1__0_n_9\,
      C(26) => \p_reg_reg_i_1__1__0_n_9\,
      C(25) => \p_reg_reg_i_1__1__0_n_9\,
      C(24) => \p_reg_reg_i_1__1__0_n_9\,
      C(23) => \p_reg_reg_i_1__1__0_n_9\,
      C(22) => \p_reg_reg_i_1__1__0_n_10\,
      C(21) => \p_reg_reg_i_1__1__0_n_11\,
      C(20) => \p_reg_reg_i_1__1__0_n_12\,
      C(19) => \p_reg_reg_i_1__1__0_n_13\,
      C(18) => \p_reg_reg_i_1__1__0_n_14\,
      C(17) => \p_reg_reg_i_1__1__0_n_15\,
      C(16) => \p_reg_reg_i_2__1__0_n_8\,
      C(15) => \p_reg_reg_i_2__1__0_n_9\,
      C(14) => \p_reg_reg_i_2__1__0_n_10\,
      C(13) => \p_reg_reg_i_2__1__0_n_11\,
      C(12) => \p_reg_reg_i_2__1__0_n_12\,
      C(11) => \p_reg_reg_i_2__1__0_n_13\,
      C(10) => \p_reg_reg_i_2__1__0_n_14\,
      C(9) => \p_reg_reg_i_2__1__0_n_15\,
      C(8) => \p_reg_reg_i_3__1__0_n_8\,
      C(7) => \p_reg_reg_i_3__1__0_n_9\,
      C(6) => \p_reg_reg_i_3__1__0_n_10\,
      C(5) => \p_reg_reg_i_3__1__0_n_11\,
      C(4) => \p_reg_reg_i_3__1__0_n_12\,
      C(3) => \p_reg_reg_i_3__1__0_n_13\,
      C(2) => \p_reg_reg_i_3__1__0_n_14\,
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(10),
      I1 => p_shl179_fu_2559_p1(14),
      O => \p_reg_reg_i_10__5_n_0\
    );
\p_reg_reg_i_11__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(9),
      I1 => p_shl179_fu_2559_p1(13),
      O => \p_reg_reg_i_11__6_n_0\
    );
\p_reg_reg_i_12__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(8),
      I1 => p_shl179_fu_2559_p1(12),
      O => \p_reg_reg_i_12__5_n_0\
    );
\p_reg_reg_i_13__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(7),
      I1 => p_shl179_fu_2559_p1(11),
      O => \p_reg_reg_i_13__4_n_0\
    );
\p_reg_reg_i_14__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(6),
      I1 => p_shl179_fu_2559_p1(10),
      O => \p_reg_reg_i_14__4_n_0\
    );
\p_reg_reg_i_15__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(5),
      I1 => p_shl179_fu_2559_p1(9),
      O => \p_reg_reg_i_15__4_n_0\
    );
\p_reg_reg_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(4),
      I1 => p_shl179_fu_2559_p1(8),
      O => \p_reg_reg_i_16__5_n_0\
    );
\p_reg_reg_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(3),
      I1 => p_shl179_fu_2559_p1(7),
      O => \p_reg_reg_i_17__2_n_0\
    );
\p_reg_reg_i_18__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(0),
      O => \p_reg_reg_i_18__1__0_n_0\
    );
\p_reg_reg_i_19__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(2),
      I1 => p_shl179_fu_2559_p1(6),
      O => \p_reg_reg_i_19__3_n_0\
    );
\p_reg_reg_i_1__1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_reg_reg_i_1__1__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \p_reg_reg_i_1__1__0_n_2\,
      CO(4) => \p_reg_reg_i_1__1__0_n_3\,
      CO(3) => \p_reg_reg_i_1__1__0_n_4\,
      CO(2) => \p_reg_reg_i_1__1__0_n_5\,
      CO(1) => \p_reg_reg_i_1__1__0_n_6\,
      CO(0) => \p_reg_reg_i_1__1__0_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 3) => p_shl179_fu_2559_p1(15 downto 13),
      DI(2) => p_shl179_fu_2559_p1(16),
      DI(1 downto 0) => p_shl179_fu_2559_p1(12 downto 11),
      O(7) => \NLW_p_reg_reg_i_1__1__0_O_UNCONNECTED\(7),
      O(6) => \p_reg_reg_i_1__1__0_n_9\,
      O(5) => \p_reg_reg_i_1__1__0_n_10\,
      O(4) => \p_reg_reg_i_1__1__0_n_11\,
      O(3) => \p_reg_reg_i_1__1__0_n_12\,
      O(2) => \p_reg_reg_i_1__1__0_n_13\,
      O(1) => \p_reg_reg_i_1__1__0_n_14\,
      O(0) => \p_reg_reg_i_1__1__0_n_15\,
      S(7 downto 6) => B"01",
      S(5) => \p_reg_reg_i_4__5_n_0\,
      S(4) => \p_reg_reg_i_5__5_n_0\,
      S(3) => \p_reg_reg_i_6__3_n_0\,
      S(2) => \p_reg_reg_i_7__6_n_0\,
      S(1) => \p_reg_reg_i_8__7_n_0\,
      S(0) => \p_reg_reg_i_9__6_n_0\
    );
\p_reg_reg_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(1),
      I1 => p_shl179_fu_2559_p1(5),
      O => \p_reg_reg_i_20__2_n_0\
    );
\p_reg_reg_i_21__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(0),
      I1 => p_shl179_fu_2559_p1(4),
      O => \p_reg_reg_i_21__2_n_0\
    );
\p_reg_reg_i_22__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(3),
      O => \p_reg_reg_i_22__1__0_n_0\
    );
\p_reg_reg_i_23__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(2),
      O => \p_reg_reg_i_23__1__0_n_0\
    );
\p_reg_reg_i_24__1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(1),
      O => \p_reg_reg_i_24__1__0_n_0\
    );
\p_reg_reg_i_2__1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__1__0_n_0\,
      CO(6) => \p_reg_reg_i_2__1__0_n_1\,
      CO(5) => \p_reg_reg_i_2__1__0_n_2\,
      CO(4) => \p_reg_reg_i_2__1__0_n_3\,
      CO(3) => \p_reg_reg_i_2__1__0_n_4\,
      CO(2) => \p_reg_reg_i_2__1__0_n_5\,
      CO(1) => \p_reg_reg_i_2__1__0_n_6\,
      CO(0) => \p_reg_reg_i_2__1__0_n_7\,
      DI(7 downto 0) => p_shl179_fu_2559_p1(10 downto 3),
      O(7) => \p_reg_reg_i_2__1__0_n_8\,
      O(6) => \p_reg_reg_i_2__1__0_n_9\,
      O(5) => \p_reg_reg_i_2__1__0_n_10\,
      O(4) => \p_reg_reg_i_2__1__0_n_11\,
      O(3) => \p_reg_reg_i_2__1__0_n_12\,
      O(2) => \p_reg_reg_i_2__1__0_n_13\,
      O(1) => \p_reg_reg_i_2__1__0_n_14\,
      O(0) => \p_reg_reg_i_2__1__0_n_15\,
      S(7) => \p_reg_reg_i_10__5_n_0\,
      S(6) => \p_reg_reg_i_11__6_n_0\,
      S(5) => \p_reg_reg_i_12__5_n_0\,
      S(4) => \p_reg_reg_i_13__4_n_0\,
      S(3) => \p_reg_reg_i_14__4_n_0\,
      S(2) => \p_reg_reg_i_15__4_n_0\,
      S(1) => \p_reg_reg_i_16__5_n_0\,
      S(0) => \p_reg_reg_i_17__2_n_0\
    );
\p_reg_reg_i_3__1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__1__0_n_0\,
      CO(6) => \p_reg_reg_i_3__1__0_n_1\,
      CO(5) => \p_reg_reg_i_3__1__0_n_2\,
      CO(4) => \p_reg_reg_i_3__1__0_n_3\,
      CO(3) => \p_reg_reg_i_3__1__0_n_4\,
      CO(2) => \p_reg_reg_i_3__1__0_n_5\,
      CO(1) => \p_reg_reg_i_3__1__0_n_6\,
      CO(0) => \p_reg_reg_i_3__1__0_n_7\,
      DI(7 downto 5) => p_shl179_fu_2559_p1(2 downto 0),
      DI(4 downto 2) => B"000",
      DI(1) => \p_reg_reg_i_18__1__0_n_0\,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__1__0_n_8\,
      O(6) => \p_reg_reg_i_3__1__0_n_9\,
      O(5) => \p_reg_reg_i_3__1__0_n_10\,
      O(4) => \p_reg_reg_i_3__1__0_n_11\,
      O(3) => \p_reg_reg_i_3__1__0_n_12\,
      O(2) => \p_reg_reg_i_3__1__0_n_13\,
      O(1) => \p_reg_reg_i_3__1__0_n_14\,
      O(0) => \NLW_p_reg_reg_i_3__1__0_O_UNCONNECTED\(0),
      S(7) => \p_reg_reg_i_19__3_n_0\,
      S(6) => \p_reg_reg_i_20__2_n_0\,
      S(5) => \p_reg_reg_i_21__2_n_0\,
      S(4) => \p_reg_reg_i_22__1__0_n_0\,
      S(3) => \p_reg_reg_i_23__1__0_n_0\,
      S(2) => \p_reg_reg_i_24__1__0_n_0\,
      S(1) => p_shl179_fu_2559_p1(0),
      S(0) => '0'
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(15),
      I1 => p_shl179_fu_2559_p1(16),
      O => \p_reg_reg_i_4__5_n_0\
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(14),
      I1 => p_shl179_fu_2559_p1(15),
      O => \p_reg_reg_i_5__5_n_0\
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(13),
      I1 => p_shl179_fu_2559_p1(14),
      O => \p_reg_reg_i_6__3_n_0\
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(16),
      I1 => p_shl179_fu_2559_p1(13),
      O => \p_reg_reg_i_7__6_n_0\
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(16),
      I1 => p_shl179_fu_2559_p1(12),
      O => \p_reg_reg_i_8__7_n_0\
    );
\p_reg_reg_i_9__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl179_fu_2559_p1(11),
      I1 => p_shl179_fu_2559_p1(15),
      O => \p_reg_reg_i_9__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln66_47_reg_3785_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp113_reg_3601_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p_reg_reg_i_10__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_26__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_31__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_34__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_35__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_36__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__3_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_8_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_9__1_n_0\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_p_reg_reg_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_p_reg_reg_i_3__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(24 downto 0) <= \^p\(24 downto 0);
\add_ln66_47_reg_3785[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(24),
      I1 => \add_ln66_47_reg_3785_reg[25]\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_1__3_n_11\,
      C(46) => \p_reg_reg_i_1__3_n_11\,
      C(45) => \p_reg_reg_i_1__3_n_11\,
      C(44) => \p_reg_reg_i_1__3_n_11\,
      C(43) => \p_reg_reg_i_1__3_n_11\,
      C(42) => \p_reg_reg_i_1__3_n_11\,
      C(41) => \p_reg_reg_i_1__3_n_11\,
      C(40) => \p_reg_reg_i_1__3_n_11\,
      C(39) => \p_reg_reg_i_1__3_n_11\,
      C(38) => \p_reg_reg_i_1__3_n_11\,
      C(37) => \p_reg_reg_i_1__3_n_11\,
      C(36) => \p_reg_reg_i_1__3_n_11\,
      C(35) => \p_reg_reg_i_1__3_n_11\,
      C(34) => \p_reg_reg_i_1__3_n_11\,
      C(33) => \p_reg_reg_i_1__3_n_11\,
      C(32) => \p_reg_reg_i_1__3_n_11\,
      C(31) => \p_reg_reg_i_1__3_n_11\,
      C(30) => \p_reg_reg_i_1__3_n_11\,
      C(29) => \p_reg_reg_i_1__3_n_11\,
      C(28) => \p_reg_reg_i_1__3_n_11\,
      C(27) => \p_reg_reg_i_1__3_n_11\,
      C(26) => \p_reg_reg_i_1__3_n_11\,
      C(25) => \p_reg_reg_i_1__3_n_11\,
      C(24) => \p_reg_reg_i_1__3_n_11\,
      C(23) => \p_reg_reg_i_1__3_n_11\,
      C(22) => \p_reg_reg_i_1__3_n_12\,
      C(21) => \p_reg_reg_i_1__3_n_13\,
      C(20) => \p_reg_reg_i_1__3_n_14\,
      C(19) => \p_reg_reg_i_1__3_n_15\,
      C(18) => \p_reg_reg_i_2__3_n_8\,
      C(17) => \p_reg_reg_i_2__3_n_9\,
      C(16) => \p_reg_reg_i_2__3_n_10\,
      C(15) => \p_reg_reg_i_2__3_n_11\,
      C(14) => \p_reg_reg_i_2__3_n_12\,
      C(13) => \p_reg_reg_i_2__3_n_13\,
      C(12) => \p_reg_reg_i_2__3_n_14\,
      C(11) => \p_reg_reg_i_2__3_n_15\,
      C(10) => \p_reg_reg_i_3__3_n_8\,
      C(9) => \p_reg_reg_i_3__3_n_9\,
      C(8) => \p_reg_reg_i_3__3_n_10\,
      C(7) => \p_reg_reg_i_3__3_n_11\,
      C(6) => \p_reg_reg_i_3__3_n_12\,
      C(5) => \p_reg_reg_i_3__3_n_13\,
      C(4) => \p_reg_reg_i_3__3_n_14\,
      C(3 downto 0) => B"0000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => \^p\(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(13),
      I1 => tmp113_reg_3601_pp0_iter1_reg(11),
      O => \p_reg_reg_i_10__4_n_0\
    );
\p_reg_reg_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(12),
      I1 => tmp113_reg_3601_pp0_iter1_reg(10),
      O => \p_reg_reg_i_11__5_n_0\
    );
\p_reg_reg_i_12__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(11),
      I1 => tmp113_reg_3601_pp0_iter1_reg(9),
      O => \p_reg_reg_i_12__4_n_0\
    );
\p_reg_reg_i_13__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(10),
      I1 => tmp113_reg_3601_pp0_iter1_reg(8),
      O => \p_reg_reg_i_13__3_n_0\
    );
\p_reg_reg_i_14__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(9),
      I1 => tmp113_reg_3601_pp0_iter1_reg(7),
      O => \p_reg_reg_i_14__3_n_0\
    );
\p_reg_reg_i_15__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(8),
      I1 => tmp113_reg_3601_pp0_iter1_reg(6),
      O => \p_reg_reg_i_15__3_n_0\
    );
\p_reg_reg_i_16__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(7),
      I1 => tmp113_reg_3601_pp0_iter1_reg(5),
      O => \p_reg_reg_i_16__4_n_0\
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(6),
      I1 => tmp113_reg_3601_pp0_iter1_reg(4),
      O => \p_reg_reg_i_17__1_n_0\
    );
\p_reg_reg_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(11),
      I1 => tmp113_reg_3601_pp0_iter1_reg(13),
      I2 => tmp113_reg_3601_pp0_iter1_reg(14),
      I3 => tmp113_reg_3601_pp0_iter1_reg(12),
      O => \p_reg_reg_i_18__6_n_0\
    );
\p_reg_reg_i_19__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(10),
      I1 => tmp113_reg_3601_pp0_iter1_reg(12),
      I2 => tmp113_reg_3601_pp0_iter1_reg(13),
      I3 => tmp113_reg_3601_pp0_iter1_reg(11),
      O => \p_reg_reg_i_19__6_n_0\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__3_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_p_reg_reg_i_1__3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \p_reg_reg_i_1__3_n_4\,
      CO(2) => \p_reg_reg_i_1__3_n_5\,
      CO(1) => \p_reg_reg_i_1__3_n_6\,
      CO(0) => \p_reg_reg_i_1__3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 2) => tmp113_reg_3601_pp0_iter1_reg(16 downto 15),
      DI(1) => \p_reg_reg_i_4__4_n_0\,
      DI(0) => \p_reg_reg_i_5__4_n_0\,
      O(7 downto 5) => \NLW_p_reg_reg_i_1__3_O_UNCONNECTED\(7 downto 5),
      O(4) => \p_reg_reg_i_1__3_n_11\,
      O(3) => \p_reg_reg_i_1__3_n_12\,
      O(2) => \p_reg_reg_i_1__3_n_13\,
      O(1) => \p_reg_reg_i_1__3_n_14\,
      O(0) => \p_reg_reg_i_1__3_n_15\,
      S(7 downto 4) => B"0001",
      S(3) => \p_reg_reg_i_6__2_n_0\,
      S(2) => \p_reg_reg_i_7__0_n_0\,
      S(1) => p_reg_reg_i_8_n_0,
      S(0) => \p_reg_reg_i_9__1_n_0\
    );
\p_reg_reg_i_20__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(9),
      I1 => tmp113_reg_3601_pp0_iter1_reg(11),
      I2 => tmp113_reg_3601_pp0_iter1_reg(12),
      I3 => tmp113_reg_3601_pp0_iter1_reg(10),
      O => \p_reg_reg_i_20__6_n_0\
    );
\p_reg_reg_i_21__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(8),
      I1 => tmp113_reg_3601_pp0_iter1_reg(10),
      I2 => tmp113_reg_3601_pp0_iter1_reg(11),
      I3 => tmp113_reg_3601_pp0_iter1_reg(9),
      O => \p_reg_reg_i_21__6_n_0\
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(7),
      I1 => tmp113_reg_3601_pp0_iter1_reg(9),
      I2 => tmp113_reg_3601_pp0_iter1_reg(10),
      I3 => tmp113_reg_3601_pp0_iter1_reg(8),
      O => \p_reg_reg_i_22__1_n_0\
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(6),
      I1 => tmp113_reg_3601_pp0_iter1_reg(8),
      I2 => tmp113_reg_3601_pp0_iter1_reg(9),
      I3 => tmp113_reg_3601_pp0_iter1_reg(7),
      O => \p_reg_reg_i_23__1_n_0\
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(5),
      I1 => tmp113_reg_3601_pp0_iter1_reg(7),
      I2 => tmp113_reg_3601_pp0_iter1_reg(8),
      I3 => tmp113_reg_3601_pp0_iter1_reg(6),
      O => \p_reg_reg_i_24__1_n_0\
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(4),
      I1 => tmp113_reg_3601_pp0_iter1_reg(6),
      I2 => tmp113_reg_3601_pp0_iter1_reg(7),
      I3 => tmp113_reg_3601_pp0_iter1_reg(5),
      O => \p_reg_reg_i_25__0_n_0\
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(5),
      I1 => tmp113_reg_3601_pp0_iter1_reg(3),
      O => \p_reg_reg_i_26__1_n_0\
    );
\p_reg_reg_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(4),
      I1 => tmp113_reg_3601_pp0_iter1_reg(2),
      O => \p_reg_reg_i_27__2_n_0\
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(3),
      I1 => tmp113_reg_3601_pp0_iter1_reg(1),
      O => \p_reg_reg_i_28__1_n_0\
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(2),
      O => \p_reg_reg_i_29__1_n_0\
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__3_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__3_n_0\,
      CO(6) => \p_reg_reg_i_2__3_n_1\,
      CO(5) => \p_reg_reg_i_2__3_n_2\,
      CO(4) => \p_reg_reg_i_2__3_n_3\,
      CO(3) => \p_reg_reg_i_2__3_n_4\,
      CO(2) => \p_reg_reg_i_2__3_n_5\,
      CO(1) => \p_reg_reg_i_2__3_n_6\,
      CO(0) => \p_reg_reg_i_2__3_n_7\,
      DI(7) => \p_reg_reg_i_10__4_n_0\,
      DI(6) => \p_reg_reg_i_11__5_n_0\,
      DI(5) => \p_reg_reg_i_12__4_n_0\,
      DI(4) => \p_reg_reg_i_13__3_n_0\,
      DI(3) => \p_reg_reg_i_14__3_n_0\,
      DI(2) => \p_reg_reg_i_15__3_n_0\,
      DI(1) => \p_reg_reg_i_16__4_n_0\,
      DI(0) => \p_reg_reg_i_17__1_n_0\,
      O(7) => \p_reg_reg_i_2__3_n_8\,
      O(6) => \p_reg_reg_i_2__3_n_9\,
      O(5) => \p_reg_reg_i_2__3_n_10\,
      O(4) => \p_reg_reg_i_2__3_n_11\,
      O(3) => \p_reg_reg_i_2__3_n_12\,
      O(2) => \p_reg_reg_i_2__3_n_13\,
      O(1) => \p_reg_reg_i_2__3_n_14\,
      O(0) => \p_reg_reg_i_2__3_n_15\,
      S(7) => \p_reg_reg_i_18__6_n_0\,
      S(6) => \p_reg_reg_i_19__6_n_0\,
      S(5) => \p_reg_reg_i_20__6_n_0\,
      S(4) => \p_reg_reg_i_21__6_n_0\,
      S(3) => \p_reg_reg_i_22__1_n_0\,
      S(2) => \p_reg_reg_i_23__1_n_0\,
      S(1) => \p_reg_reg_i_24__1_n_0\,
      S(0) => \p_reg_reg_i_25__0_n_0\
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(0),
      O => \p_reg_reg_i_30__1_n_0\
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(3),
      I1 => tmp113_reg_3601_pp0_iter1_reg(5),
      I2 => tmp113_reg_3601_pp0_iter1_reg(6),
      I3 => tmp113_reg_3601_pp0_iter1_reg(4),
      O => \p_reg_reg_i_31__1_n_0\
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(2),
      I1 => tmp113_reg_3601_pp0_iter1_reg(4),
      I2 => tmp113_reg_3601_pp0_iter1_reg(5),
      I3 => tmp113_reg_3601_pp0_iter1_reg(3),
      O => \p_reg_reg_i_32__1_n_0\
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(1),
      I1 => tmp113_reg_3601_pp0_iter1_reg(3),
      I2 => tmp113_reg_3601_pp0_iter1_reg(4),
      I3 => tmp113_reg_3601_pp0_iter1_reg(2),
      O => \p_reg_reg_i_33__1_n_0\
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(2),
      I1 => tmp113_reg_3601_pp0_iter1_reg(3),
      I2 => tmp113_reg_3601_pp0_iter1_reg(1),
      O => \p_reg_reg_i_34__1_n_0\
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(2),
      I1 => tmp113_reg_3601_pp0_iter1_reg(0),
      O => \p_reg_reg_i_35__1_n_0\
    );
\p_reg_reg_i_36__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(1),
      O => \p_reg_reg_i_36__1_n_0\
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__3_n_0\,
      CO(6) => \p_reg_reg_i_3__3_n_1\,
      CO(5) => \p_reg_reg_i_3__3_n_2\,
      CO(4) => \p_reg_reg_i_3__3_n_3\,
      CO(3) => \p_reg_reg_i_3__3_n_4\,
      CO(2) => \p_reg_reg_i_3__3_n_5\,
      CO(1) => \p_reg_reg_i_3__3_n_6\,
      CO(0) => \p_reg_reg_i_3__3_n_7\,
      DI(7) => \p_reg_reg_i_26__1_n_0\,
      DI(6) => \p_reg_reg_i_27__2_n_0\,
      DI(5) => \p_reg_reg_i_28__1_n_0\,
      DI(4) => \p_reg_reg_i_29__1_n_0\,
      DI(3) => tmp113_reg_3601_pp0_iter1_reg(2),
      DI(2) => '0',
      DI(1) => \p_reg_reg_i_30__1_n_0\,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__3_n_8\,
      O(6) => \p_reg_reg_i_3__3_n_9\,
      O(5) => \p_reg_reg_i_3__3_n_10\,
      O(4) => \p_reg_reg_i_3__3_n_11\,
      O(3) => \p_reg_reg_i_3__3_n_12\,
      O(2) => \p_reg_reg_i_3__3_n_13\,
      O(1) => \p_reg_reg_i_3__3_n_14\,
      O(0) => \NLW_p_reg_reg_i_3__3_O_UNCONNECTED\(0),
      S(7) => \p_reg_reg_i_31__1_n_0\,
      S(6) => \p_reg_reg_i_32__1_n_0\,
      S(5) => \p_reg_reg_i_33__1_n_0\,
      S(4) => \p_reg_reg_i_34__1_n_0\,
      S(3) => \p_reg_reg_i_35__1_n_0\,
      S(2) => \p_reg_reg_i_36__1_n_0\,
      S(1) => tmp113_reg_3601_pp0_iter1_reg(0),
      S(0) => '0'
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(14),
      I1 => tmp113_reg_3601_pp0_iter1_reg(16),
      O => \p_reg_reg_i_4__4_n_0\
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(14),
      I1 => tmp113_reg_3601_pp0_iter1_reg(12),
      O => \p_reg_reg_i_5__4_n_0\
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(15),
      I1 => tmp113_reg_3601_pp0_iter1_reg(16),
      O => \p_reg_reg_i_6__2_n_0\
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(14),
      I1 => tmp113_reg_3601_pp0_iter1_reg(16),
      I2 => tmp113_reg_3601_pp0_iter1_reg(15),
      O => \p_reg_reg_i_7__0_n_0\
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(16),
      I1 => tmp113_reg_3601_pp0_iter1_reg(14),
      I2 => tmp113_reg_3601_pp0_iter1_reg(13),
      I3 => tmp113_reg_3601_pp0_iter1_reg(15),
      O => p_reg_reg_i_8_n_0
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EE1"
    )
        port map (
      I0 => tmp113_reg_3601_pp0_iter1_reg(12),
      I1 => tmp113_reg_3601_pp0_iter1_reg(14),
      I2 => tmp113_reg_3601_pp0_iter1_reg(15),
      I3 => tmp113_reg_3601_pp0_iter1_reg(13),
      O => \p_reg_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_34_reg_3830_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(25 downto 0) <= \^p\(25 downto 0);
\add_ln66_34_reg_3830[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(25),
      I1 => \add_ln66_34_reg_3830_reg[26]\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => \^p\(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_10\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    x_n : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_shl178_fu_2598_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \add_ln66_55_reg_3790_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[23]_i_8\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \add_ln66_55_reg_3790[23]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7 is
  signal \^p\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln66_55_reg_3790[15]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_21_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_22_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_23_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_24_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_25_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_26_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_21_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_22_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_23_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_24_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_25_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_26_n_0\ : STD_LOGIC;
  signal \^add_ln66_55_reg_3790[26]_i_10\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln66_55_reg_3790[26]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_18_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_18_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_6_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_7_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_10__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_28__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_30__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_31__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_33__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_34__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2__0_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_4__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__7_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__7_n_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal sext_ln66_167_fu_2647_p1 : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_add_ln66_55_reg_3790_reg[26]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln66_55_reg_3790_reg[26]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_1__2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln66_55_reg_3790_reg[15]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_55_reg_3790_reg[23]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_55_reg_3790_reg[26]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_55_reg_3790_reg[26]_i_7\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(1 downto 0) <= \^p\(1 downto 0);
  \add_ln66_55_reg_3790[26]_i_10\(24 downto 0) <= \^add_ln66_55_reg_3790[26]_i_10\(24 downto 0);
\add_ln66_55_reg_3790[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(7),
      O => \add_ln66_55_reg_3790[15]_i_19_n_0\
    );
\add_ln66_55_reg_3790[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(6),
      O => \add_ln66_55_reg_3790[15]_i_20_n_0\
    );
\add_ln66_55_reg_3790[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(5),
      O => \add_ln66_55_reg_3790[15]_i_21_n_0\
    );
\add_ln66_55_reg_3790[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(4),
      O => \add_ln66_55_reg_3790[15]_i_22_n_0\
    );
\add_ln66_55_reg_3790[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(3),
      O => \add_ln66_55_reg_3790[15]_i_23_n_0\
    );
\add_ln66_55_reg_3790[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(2),
      O => \add_ln66_55_reg_3790[15]_i_24_n_0\
    );
\add_ln66_55_reg_3790[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(1),
      O => \add_ln66_55_reg_3790[15]_i_25_n_0\
    );
\add_ln66_55_reg_3790[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(0),
      O => \add_ln66_55_reg_3790[15]_i_26_n_0\
    );
\add_ln66_55_reg_3790[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(15),
      O => \add_ln66_55_reg_3790[23]_i_19_n_0\
    );
\add_ln66_55_reg_3790[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(14),
      O => \add_ln66_55_reg_3790[23]_i_20_n_0\
    );
\add_ln66_55_reg_3790[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(13),
      O => \add_ln66_55_reg_3790[23]_i_21_n_0\
    );
\add_ln66_55_reg_3790[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(12),
      O => \add_ln66_55_reg_3790[23]_i_22_n_0\
    );
\add_ln66_55_reg_3790[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(11),
      O => \add_ln66_55_reg_3790[23]_i_23_n_0\
    );
\add_ln66_55_reg_3790[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(10),
      O => \add_ln66_55_reg_3790[23]_i_24_n_0\
    );
\add_ln66_55_reg_3790[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(9),
      O => \add_ln66_55_reg_3790[23]_i_25_n_0\
    );
\add_ln66_55_reg_3790[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(8),
      O => \add_ln66_55_reg_3790[23]_i_26_n_0\
    );
\add_ln66_55_reg_3790[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(22),
      O => \add_ln66_55_reg_3790[26]_i_12_n_0\
    );
\add_ln66_55_reg_3790[26]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(21),
      O => \add_ln66_55_reg_3790[26]_i_13_n_0\
    );
\add_ln66_55_reg_3790[26]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(20),
      O => \add_ln66_55_reg_3790[26]_i_14_n_0\
    );
\add_ln66_55_reg_3790[26]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(19),
      O => \add_ln66_55_reg_3790[26]_i_15_n_0\
    );
\add_ln66_55_reg_3790[26]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(18),
      O => \add_ln66_55_reg_3790[26]_i_16_n_0\
    );
\add_ln66_55_reg_3790[26]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(17),
      O => \add_ln66_55_reg_3790[26]_i_17_n_0\
    );
\add_ln66_55_reg_3790[26]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \add_ln66_55_reg_3790[23]_i_8\(16),
      O => \add_ln66_55_reg_3790[26]_i_18_n_0\
    );
\add_ln66_55_reg_3790[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \^add_ln66_55_reg_3790[26]_i_10\(24),
      I1 => \add_ln66_55_reg_3790_reg[26]\(0),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(0),
      I3 => sext_ln66_167_fu_2647_p1(25),
      O => S(0)
    );
\add_ln66_55_reg_3790[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(1),
      I1 => p_reg_reg_n_80,
      O => \add_ln66_55_reg_3790[26]_i_9_n_0\
    );
\add_ln66_55_reg_3790_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[15]_i_18_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[15]_i_18_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[15]_i_18_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[15]_i_18_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[15]_i_18_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[15]_i_18_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[15]_i_18_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[15]_i_18_n_7\,
      DI(7) => p_reg_reg_n_98,
      DI(6) => p_reg_reg_n_99,
      DI(5) => p_reg_reg_n_100,
      DI(4) => p_reg_reg_n_101,
      DI(3) => p_reg_reg_n_102,
      DI(2) => p_reg_reg_n_103,
      DI(1) => p_reg_reg_n_104,
      DI(0) => p_reg_reg_n_105,
      O(7 downto 0) => \^add_ln66_55_reg_3790[26]_i_10\(7 downto 0),
      S(7) => \add_ln66_55_reg_3790[15]_i_19_n_0\,
      S(6) => \add_ln66_55_reg_3790[15]_i_20_n_0\,
      S(5) => \add_ln66_55_reg_3790[15]_i_21_n_0\,
      S(4) => \add_ln66_55_reg_3790[15]_i_22_n_0\,
      S(3) => \add_ln66_55_reg_3790[15]_i_23_n_0\,
      S(2) => \add_ln66_55_reg_3790[15]_i_24_n_0\,
      S(1) => \add_ln66_55_reg_3790[15]_i_25_n_0\,
      S(0) => \add_ln66_55_reg_3790[15]_i_26_n_0\
    );
\add_ln66_55_reg_3790_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[15]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[23]_i_18_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[23]_i_18_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[23]_i_18_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[23]_i_18_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[23]_i_18_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[23]_i_18_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[23]_i_18_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[23]_i_18_n_7\,
      DI(7) => p_reg_reg_n_90,
      DI(6) => p_reg_reg_n_91,
      DI(5) => p_reg_reg_n_92,
      DI(4) => p_reg_reg_n_93,
      DI(3) => p_reg_reg_n_94,
      DI(2) => p_reg_reg_n_95,
      DI(1) => p_reg_reg_n_96,
      DI(0) => p_reg_reg_n_97,
      O(7 downto 0) => \^add_ln66_55_reg_3790[26]_i_10\(15 downto 8),
      S(7) => \add_ln66_55_reg_3790[23]_i_19_n_0\,
      S(6) => \add_ln66_55_reg_3790[23]_i_20_n_0\,
      S(5) => \add_ln66_55_reg_3790[23]_i_21_n_0\,
      S(4) => \add_ln66_55_reg_3790[23]_i_22_n_0\,
      S(3) => \add_ln66_55_reg_3790[23]_i_23_n_0\,
      S(2) => \add_ln66_55_reg_3790[23]_i_24_n_0\,
      S(1) => \add_ln66_55_reg_3790[23]_i_25_n_0\,
      S(0) => \add_ln66_55_reg_3790[23]_i_26_n_0\
    );
\add_ln66_55_reg_3790_reg[26]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[26]_i_7_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln66_55_reg_3790_reg[26]_i_6_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln66_55_reg_3790_reg[26]_i_6_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => DI(0),
      O(7 downto 2) => \NLW_add_ln66_55_reg_3790_reg[26]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1) => sext_ln66_167_fu_2647_p1(25),
      O(0) => \^add_ln66_55_reg_3790[26]_i_10\(24),
      S(7 downto 2) => B"000000",
      S(1) => \add_ln66_55_reg_3790[26]_i_9_n_0\,
      S(0) => \add_ln66_55_reg_3790[26]_i_5\(0)
    );
\add_ln66_55_reg_3790_reg[26]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[23]_i_18_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[26]_i_7_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[26]_i_7_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[26]_i_7_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[26]_i_7_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[26]_i_7_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[26]_i_7_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[26]_i_7_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[26]_i_7_n_7\,
      DI(7) => \add_ln66_55_reg_3790[23]_i_8\(23),
      DI(6) => p_reg_reg_n_83,
      DI(5) => p_reg_reg_n_84,
      DI(4) => p_reg_reg_n_85,
      DI(3) => p_reg_reg_n_86,
      DI(2) => p_reg_reg_n_87,
      DI(1) => p_reg_reg_n_88,
      DI(0) => p_reg_reg_n_89,
      O(7 downto 0) => \^add_ln66_55_reg_3790[26]_i_10\(23 downto 16),
      S(7) => \add_ln66_55_reg_3790[23]_i_8_0\(0),
      S(6) => \add_ln66_55_reg_3790[26]_i_12_n_0\,
      S(5) => \add_ln66_55_reg_3790[26]_i_13_n_0\,
      S(4) => \add_ln66_55_reg_3790[26]_i_14_n_0\,
      S(3) => \add_ln66_55_reg_3790[26]_i_15_n_0\,
      S(2) => \add_ln66_55_reg_3790[26]_i_16_n_0\,
      S(1) => \add_ln66_55_reg_3790[26]_i_17_n_0\,
      S(0) => \add_ln66_55_reg_3790[26]_i_18_n_0\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001100100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_1__2__0_n_14\,
      C(46) => \p_reg_reg_i_1__2__0_n_14\,
      C(45) => \p_reg_reg_i_1__2__0_n_14\,
      C(44) => \p_reg_reg_i_1__2__0_n_14\,
      C(43) => \p_reg_reg_i_1__2__0_n_14\,
      C(42) => \p_reg_reg_i_1__2__0_n_14\,
      C(41) => \p_reg_reg_i_1__2__0_n_14\,
      C(40) => \p_reg_reg_i_1__2__0_n_14\,
      C(39) => \p_reg_reg_i_1__2__0_n_14\,
      C(38) => \p_reg_reg_i_1__2__0_n_14\,
      C(37) => \p_reg_reg_i_1__2__0_n_14\,
      C(36) => \p_reg_reg_i_1__2__0_n_14\,
      C(35) => \p_reg_reg_i_1__2__0_n_14\,
      C(34) => \p_reg_reg_i_1__2__0_n_14\,
      C(33) => \p_reg_reg_i_1__2__0_n_14\,
      C(32) => \p_reg_reg_i_1__2__0_n_14\,
      C(31) => \p_reg_reg_i_1__2__0_n_14\,
      C(30) => \p_reg_reg_i_1__2__0_n_14\,
      C(29) => \p_reg_reg_i_1__2__0_n_14\,
      C(28) => \p_reg_reg_i_1__2__0_n_14\,
      C(27) => \p_reg_reg_i_1__2__0_n_14\,
      C(26) => \p_reg_reg_i_1__2__0_n_14\,
      C(25) => \p_reg_reg_i_1__2__0_n_14\,
      C(24) => \p_reg_reg_i_1__2__0_n_15\,
      C(23) => \p_reg_reg_i_2__2__0_n_8\,
      C(22) => \p_reg_reg_i_2__2__0_n_9\,
      C(21) => \p_reg_reg_i_2__2__0_n_10\,
      C(20) => \p_reg_reg_i_2__2__0_n_11\,
      C(19) => \p_reg_reg_i_2__2__0_n_12\,
      C(18) => \p_reg_reg_i_2__2__0_n_13\,
      C(17) => \p_reg_reg_i_2__2__0_n_14\,
      C(16) => \p_reg_reg_i_2__2__0_n_15\,
      C(15) => \p_reg_reg_i_3__2__0_n_8\,
      C(14) => \p_reg_reg_i_3__2__0_n_9\,
      C(13) => \p_reg_reg_i_3__2__0_n_10\,
      C(12) => \p_reg_reg_i_3__2__0_n_11\,
      C(11) => \p_reg_reg_i_3__2__0_n_12\,
      C(10) => \p_reg_reg_i_3__2__0_n_13\,
      C(9) => \p_reg_reg_i_3__2__0_n_14\,
      C(8) => \p_reg_reg_i_3__2__0_n_15\,
      C(7 downto 6) => p_shl178_fu_2598_p1(1 downto 0),
      C(5 downto 0) => B"000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => x_n(15),
      D(25) => x_n(15),
      D(24) => x_n(15),
      D(23) => x_n(15),
      D(22) => x_n(15),
      D(21) => x_n(15),
      D(20) => x_n(15),
      D(19) => x_n(15),
      D(18) => x_n(15),
      D(17) => x_n(15),
      D(16) => x_n(15),
      D(15 downto 0) => x_n(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25) => p_reg_reg_n_80,
      P(24 downto 23) => \^p\(1 downto 0),
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(10),
      I1 => p_shl178_fu_2598_p1(8),
      O => \p_reg_reg_i_10__6_n_0\
    );
\p_reg_reg_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(9),
      I1 => p_shl178_fu_2598_p1(7),
      O => \p_reg_reg_i_11__7_n_0\
    );
\p_reg_reg_i_12__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(16),
      I1 => p_shl178_fu_2598_p1(14),
      I2 => p_shl178_fu_2598_p1(15),
      O => \p_reg_reg_i_12__0__0_n_0\
    );
\p_reg_reg_i_13__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(14),
      I1 => p_shl178_fu_2598_p1(16),
      I2 => p_shl178_fu_2598_p1(13),
      I3 => p_shl178_fu_2598_p1(15),
      O => \p_reg_reg_i_13__0__0_n_0\
    );
\p_reg_reg_i_14__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(12),
      I1 => p_shl178_fu_2598_p1(14),
      I2 => p_shl178_fu_2598_p1(13),
      I3 => p_shl178_fu_2598_p1(15),
      O => \p_reg_reg_i_14__0__0_n_0\
    );
\p_reg_reg_i_15__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(11),
      I1 => p_shl178_fu_2598_p1(13),
      I2 => p_shl178_fu_2598_p1(12),
      I3 => p_shl178_fu_2598_p1(14),
      O => \p_reg_reg_i_15__0__0_n_0\
    );
\p_reg_reg_i_16__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(10),
      I1 => p_shl178_fu_2598_p1(12),
      I2 => p_shl178_fu_2598_p1(11),
      I3 => p_shl178_fu_2598_p1(13),
      O => \p_reg_reg_i_16__0__0_n_0\
    );
\p_reg_reg_i_17__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(9),
      I1 => p_shl178_fu_2598_p1(11),
      I2 => p_shl178_fu_2598_p1(10),
      I3 => p_shl178_fu_2598_p1(12),
      O => \p_reg_reg_i_17__0__0_n_0\
    );
\p_reg_reg_i_18__2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(8),
      I1 => p_shl178_fu_2598_p1(10),
      I2 => p_shl178_fu_2598_p1(9),
      I3 => p_shl178_fu_2598_p1(11),
      O => \p_reg_reg_i_18__2__0_n_0\
    );
\p_reg_reg_i_19__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(7),
      I1 => p_shl178_fu_2598_p1(9),
      I2 => p_shl178_fu_2598_p1(8),
      I3 => p_shl178_fu_2598_p1(10),
      O => \p_reg_reg_i_19__1__0_n_0\
    );
\p_reg_reg_i_1__2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_p_reg_reg_i_1__2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \p_reg_reg_i_1__2__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_shl178_fu_2598_p1(16),
      O(7 downto 2) => \NLW_p_reg_reg_i_1__2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \p_reg_reg_i_1__2__0_n_14\,
      O(0) => \p_reg_reg_i_1__2__0_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \p_reg_reg_i_4__6_n_0\
    );
\p_reg_reg_i_20__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(8),
      I1 => p_shl178_fu_2598_p1(6),
      O => \p_reg_reg_i_20__3_n_0\
    );
\p_reg_reg_i_21__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(7),
      I1 => p_shl178_fu_2598_p1(5),
      O => \p_reg_reg_i_21__3_n_0\
    );
\p_reg_reg_i_22__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(6),
      I1 => p_shl178_fu_2598_p1(4),
      O => \p_reg_reg_i_22__5_n_0\
    );
\p_reg_reg_i_23__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(5),
      I1 => p_shl178_fu_2598_p1(3),
      O => \p_reg_reg_i_23__4_n_0\
    );
\p_reg_reg_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(4),
      I1 => p_shl178_fu_2598_p1(2),
      O => \p_reg_reg_i_24__4_n_0\
    );
\p_reg_reg_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(3),
      I1 => p_shl178_fu_2598_p1(1),
      O => \p_reg_reg_i_25__4_n_0\
    );
\p_reg_reg_i_26__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(2),
      I1 => p_shl178_fu_2598_p1(0),
      O => \p_reg_reg_i_26__2_n_0\
    );
\p_reg_reg_i_27__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(6),
      I1 => p_shl178_fu_2598_p1(8),
      I2 => p_shl178_fu_2598_p1(7),
      I3 => p_shl178_fu_2598_p1(9),
      O => \p_reg_reg_i_27__0__0_n_0\
    );
\p_reg_reg_i_28__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(5),
      I1 => p_shl178_fu_2598_p1(7),
      I2 => p_shl178_fu_2598_p1(6),
      I3 => p_shl178_fu_2598_p1(8),
      O => \p_reg_reg_i_28__4_n_0\
    );
\p_reg_reg_i_29__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(4),
      I1 => p_shl178_fu_2598_p1(6),
      I2 => p_shl178_fu_2598_p1(5),
      I3 => p_shl178_fu_2598_p1(7),
      O => \p_reg_reg_i_29__1__0_n_0\
    );
\p_reg_reg_i_2__2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__2__0_n_0\,
      CO(6) => \p_reg_reg_i_2__2__0_n_1\,
      CO(5) => \p_reg_reg_i_2__2__0_n_2\,
      CO(4) => \p_reg_reg_i_2__2__0_n_3\,
      CO(3) => \p_reg_reg_i_2__2__0_n_4\,
      CO(2) => \p_reg_reg_i_2__2__0_n_5\,
      CO(1) => \p_reg_reg_i_2__2__0_n_6\,
      CO(0) => \p_reg_reg_i_2__2__0_n_7\,
      DI(7) => p_shl178_fu_2598_p1(15),
      DI(6) => \p_reg_reg_i_5__6_n_0\,
      DI(5) => \p_reg_reg_i_6__4_n_0\,
      DI(4) => \p_reg_reg_i_7__7_n_0\,
      DI(3) => \p_reg_reg_i_8__8_n_0\,
      DI(2) => \p_reg_reg_i_9__7_n_0\,
      DI(1) => \p_reg_reg_i_10__6_n_0\,
      DI(0) => \p_reg_reg_i_11__7_n_0\,
      O(7) => \p_reg_reg_i_2__2__0_n_8\,
      O(6) => \p_reg_reg_i_2__2__0_n_9\,
      O(5) => \p_reg_reg_i_2__2__0_n_10\,
      O(4) => \p_reg_reg_i_2__2__0_n_11\,
      O(3) => \p_reg_reg_i_2__2__0_n_12\,
      O(2) => \p_reg_reg_i_2__2__0_n_13\,
      O(1) => \p_reg_reg_i_2__2__0_n_14\,
      O(0) => \p_reg_reg_i_2__2__0_n_15\,
      S(7) => \p_reg_reg_i_12__0__0_n_0\,
      S(6) => \p_reg_reg_i_13__0__0_n_0\,
      S(5) => \p_reg_reg_i_14__0__0_n_0\,
      S(4) => \p_reg_reg_i_15__0__0_n_0\,
      S(3) => \p_reg_reg_i_16__0__0_n_0\,
      S(2) => \p_reg_reg_i_17__0__0_n_0\,
      S(1) => \p_reg_reg_i_18__2__0_n_0\,
      S(0) => \p_reg_reg_i_19__1__0_n_0\
    );
\p_reg_reg_i_30__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(3),
      I1 => p_shl178_fu_2598_p1(5),
      I2 => p_shl178_fu_2598_p1(4),
      I3 => p_shl178_fu_2598_p1(6),
      O => \p_reg_reg_i_30__1__0_n_0\
    );
\p_reg_reg_i_31__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(2),
      I1 => p_shl178_fu_2598_p1(4),
      I2 => p_shl178_fu_2598_p1(3),
      I3 => p_shl178_fu_2598_p1(5),
      O => \p_reg_reg_i_31__1__0_n_0\
    );
\p_reg_reg_i_32__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(1),
      I1 => p_shl178_fu_2598_p1(3),
      I2 => p_shl178_fu_2598_p1(2),
      I3 => p_shl178_fu_2598_p1(4),
      O => \p_reg_reg_i_32__1__0_n_0\
    );
\p_reg_reg_i_33__1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(0),
      I1 => p_shl178_fu_2598_p1(2),
      I2 => p_shl178_fu_2598_p1(1),
      I3 => p_shl178_fu_2598_p1(3),
      O => \p_reg_reg_i_33__1__0_n_0\
    );
\p_reg_reg_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(2),
      I1 => p_shl178_fu_2598_p1(0),
      O => \p_reg_reg_i_34__2_n_0\
    );
\p_reg_reg_i_3__2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__2__0_n_0\,
      CO(6) => \p_reg_reg_i_3__2__0_n_1\,
      CO(5) => \p_reg_reg_i_3__2__0_n_2\,
      CO(4) => \p_reg_reg_i_3__2__0_n_3\,
      CO(3) => \p_reg_reg_i_3__2__0_n_4\,
      CO(2) => \p_reg_reg_i_3__2__0_n_5\,
      CO(1) => \p_reg_reg_i_3__2__0_n_6\,
      CO(0) => \p_reg_reg_i_3__2__0_n_7\,
      DI(7) => \p_reg_reg_i_20__3_n_0\,
      DI(6) => \p_reg_reg_i_21__3_n_0\,
      DI(5) => \p_reg_reg_i_22__5_n_0\,
      DI(4) => \p_reg_reg_i_23__4_n_0\,
      DI(3) => \p_reg_reg_i_24__4_n_0\,
      DI(2) => \p_reg_reg_i_25__4_n_0\,
      DI(1) => \p_reg_reg_i_26__2_n_0\,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__2__0_n_8\,
      O(6) => \p_reg_reg_i_3__2__0_n_9\,
      O(5) => \p_reg_reg_i_3__2__0_n_10\,
      O(4) => \p_reg_reg_i_3__2__0_n_11\,
      O(3) => \p_reg_reg_i_3__2__0_n_12\,
      O(2) => \p_reg_reg_i_3__2__0_n_13\,
      O(1) => \p_reg_reg_i_3__2__0_n_14\,
      O(0) => \p_reg_reg_i_3__2__0_n_15\,
      S(7) => \p_reg_reg_i_27__0__0_n_0\,
      S(6) => \p_reg_reg_i_28__4_n_0\,
      S(5) => \p_reg_reg_i_29__1__0_n_0\,
      S(4) => \p_reg_reg_i_30__1__0_n_0\,
      S(3) => \p_reg_reg_i_31__1__0_n_0\,
      S(2) => \p_reg_reg_i_32__1__0_n_0\,
      S(1) => \p_reg_reg_i_33__1__0_n_0\,
      S(0) => \p_reg_reg_i_34__2_n_0\
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(15),
      I1 => p_shl178_fu_2598_p1(16),
      O => \p_reg_reg_i_4__6_n_0\
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(16),
      I1 => p_shl178_fu_2598_p1(14),
      O => \p_reg_reg_i_5__6_n_0\
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(14),
      I1 => p_shl178_fu_2598_p1(12),
      O => \p_reg_reg_i_6__4_n_0\
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(13),
      I1 => p_shl178_fu_2598_p1(11),
      O => \p_reg_reg_i_7__7_n_0\
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(12),
      I1 => p_shl178_fu_2598_p1(10),
      O => \p_reg_reg_i_8__8_n_0\
    );
\p_reg_reg_i_9__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl178_fu_2598_p1(11),
      I1 => p_shl178_fu_2598_p1(9),
      O => \p_reg_reg_i_9__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001110110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln66_27_reg_3820_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_27_reg_3820_reg[28]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_return : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln66_6_reg_3800_reg[30]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_112_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_78_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_18_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_18_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230[15]_i_41_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln66_140_fu_2812_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230[15]_i_9\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    P : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ref_tmp_reg_1230_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^add_ln66_27_reg_3820_reg[28]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^add_ln66_6_reg_3800_reg[30]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_100_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_101_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_10_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_113_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_114_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_115_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_116_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_117_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_118_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_119_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_11_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_120_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_121_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_122_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_123_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_124_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_125_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_126_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_127_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_128_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_129_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_12_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_130_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_131_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_13_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_14_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_151_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_152_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_15_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_16_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_170_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_171_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_172_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_173_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_174_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_175_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_176_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_177_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_178_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_179_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_180_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_181_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_182_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_183_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_184_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_185_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_19_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_20_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_21_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_22_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_23_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_24_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_27_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_36_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_37_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_38_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_39_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_40_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_41_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_42_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_43_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_44_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_45_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_46_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_47_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_48_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_49_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_50_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_51_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_52_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_53_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_54_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_55_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_56_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_57_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_58_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_59_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_60_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_61_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_62_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_63_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_64_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_65_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_6_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_7_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_81_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_82_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_83_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_85_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_86_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_87_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_88_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_89_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_8_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_90_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_91_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_92_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_94_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_95_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_96_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_97_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_98_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_99_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_108_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_109_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_10_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_110_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_111_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_112_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_113_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_114_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_115_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_116_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_117_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_118_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_119_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_11_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_120_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_121_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_122_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_125_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_126_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_127_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_128_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_129_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_12_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_130_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_131_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_132_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_133_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_134_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_135_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_136_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_137_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_138_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_139_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_13_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_140_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_14_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_158_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_159_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_15_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_160_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_161_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_162_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_163_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_164_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_165_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_16_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_17_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_18_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_20_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_21_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_22_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_23_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_24_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_25_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_26_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_27_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_28_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_29_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_30_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_31_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_32_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_33_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_34_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_35_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_36_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_37_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_38_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_39_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_3_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_40_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_41_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_42_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_45_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_46_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_47_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_48_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_49_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_4_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_50_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_51_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_54_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_55_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_56_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_57_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_58_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_59_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_5_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_62_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_63_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_64_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_65_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_66_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_67_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_68_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_6_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_70_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_71_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_72_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_73_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_74_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_75_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_76_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_77_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_78_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_79_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_7_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_80_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_81_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_82_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_83_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_84_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_85_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_86_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_8_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_95_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_96_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_97_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_98_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_99_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[7]_i_9_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_112_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_112_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_149_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_153_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_11\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_12\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_13\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_14\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_15\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_18_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_10\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_11\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_12\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_13\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_14\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_15\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_8\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_25_n_9\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_74_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_74_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_74_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_74_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_74_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_75_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_76_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_78_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_78_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_84_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[15]_i_93_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_123_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_124_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_142_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_19_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_10\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_11\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_12\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_13\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_14\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_15\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_8\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_43_n_9\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_1\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_10\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_11\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_12\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_13\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_2\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_3\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_4\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_5\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_6\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_7\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_8\ : STD_LOGIC;
  signal \ref_tmp_reg_1230_reg[7]_i_69_n_9\ : STD_LOGIC;
  signal sext_ln66_162_fu_2872_p1 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sext_ln66_172_fu_2885_p1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal sext_ln66_173_fu_2895_p1 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_112_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_112_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_74_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_74_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_78_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ref_tmp_reg_1230_reg[15]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ref_tmp_reg_1230_reg[7]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ref_tmp_reg_1230_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ref_tmp_reg_1230[15]_i_19\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ref_tmp_reg_1230[15]_i_20\ : label is "soft_lutpair192";
  attribute HLUTNM : string;
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_108\ : label is "lutpair70";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_109\ : label is "lutpair69";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_110\ : label is "lutpair68";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_111\ : label is "lutpair67";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_112\ : label is "lutpair66";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_113\ : label is "lutpair65";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_114\ : label is "lutpair64";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_115\ : label is "lutpair71";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_116\ : label is "lutpair70";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_117\ : label is "lutpair69";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_118\ : label is "lutpair68";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_119\ : label is "lutpair67";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_120\ : label is "lutpair66";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_121\ : label is "lutpair65";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_122\ : label is "lutpair64";
  attribute HLUTNM of \ref_tmp_reg_1230[7]_i_78\ : label is "lutpair71";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[7]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \ref_tmp_reg_1230_reg[7]_i_2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  \add_ln66_27_reg_3820_reg[28]_0\(1 downto 0) <= \^add_ln66_27_reg_3820_reg[28]_0\(1 downto 0);
  \add_ln66_6_reg_3800_reg[30]\ <= \^add_ln66_6_reg_3800_reg[30]\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111010010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => D(15),
      D(25) => D(15),
      D(24) => D(15),
      D(23) => D(15),
      D(22) => D(15),
      D(21) => D(15),
      D(20) => D(15),
      D(19) => D(15),
      D(18) => D(15),
      D(17) => D(15),
      D(16) => D(15),
      D(15 downto 0) => D(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25) => p_reg_reg_n_80,
      P(24) => p_reg_reg_n_81,
      P(23) => p_reg_reg_n_82,
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ref_tmp_reg_1230[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696666999"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_2_n_0\,
      I1 => \^add_ln66_6_reg_3800_reg[30]\,
      I2 => \ref_tmp_reg_1230_reg[15]_0\(0),
      I3 => \ref_tmp_reg_1230[15]_i_9\(28),
      I4 => P(28),
      I5 => \^add_ln66_27_reg_3820_reg[28]_0\(0),
      O => \ref_tmp_reg_1230[15]_i_10_n_0\
    );
\ref_tmp_reg_1230[15]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(9),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(9),
      O => \ref_tmp_reg_1230[15]_i_100_n_0\
    );
\ref_tmp_reg_1230[15]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(8),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(8),
      O => \ref_tmp_reg_1230[15]_i_101_n_0\
    );
\ref_tmp_reg_1230[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_3_n_0\,
      I1 => \^add_ln66_27_reg_3820_reg[28]_0\(0),
      I2 => P(28),
      I3 => \ref_tmp_reg_1230[15]_i_9\(28),
      I4 => \ref_tmp_reg_1230_reg[15]_0\(0),
      I5 => \ref_tmp_reg_1230[15]_i_19_n_0\,
      O => \ref_tmp_reg_1230[15]_i_11_n_0\
    );
\ref_tmp_reg_1230[15]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_112_n_5\,
      O => \ref_tmp_reg_1230[15]_i_113_n_0\
    );
\ref_tmp_reg_1230[15]_i_114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(25),
      I1 => sext_ln66_162_fu_2872_p1(25),
      O => \ref_tmp_reg_1230[15]_i_114_n_0\
    );
\ref_tmp_reg_1230[15]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(24),
      I1 => sext_ln66_162_fu_2872_p1(24),
      O => \ref_tmp_reg_1230[15]_i_115_n_0\
    );
\ref_tmp_reg_1230[15]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(23),
      I1 => sext_ln66_162_fu_2872_p1(23),
      O => \ref_tmp_reg_1230[15]_i_116_n_0\
    );
\ref_tmp_reg_1230[15]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(22),
      I1 => sext_ln66_162_fu_2872_p1(22),
      O => \ref_tmp_reg_1230[15]_i_117_n_0\
    );
\ref_tmp_reg_1230[15]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(21),
      I1 => sext_ln66_162_fu_2872_p1(21),
      O => \ref_tmp_reg_1230[15]_i_118_n_0\
    );
\ref_tmp_reg_1230[15]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(20),
      I1 => sext_ln66_162_fu_2872_p1(20),
      O => \ref_tmp_reg_1230[15]_i_119_n_0\
    );
\ref_tmp_reg_1230[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_4_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_20_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(27),
      I3 => \ref_tmp_reg_1230_reg[15]_i_18_n_12\,
      I4 => P(26),
      I5 => \ref_tmp_reg_1230[15]_i_9\(26),
      O => \ref_tmp_reg_1230[15]_i_12_n_0\
    );
\ref_tmp_reg_1230[15]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(19),
      I1 => sext_ln66_162_fu_2872_p1(19),
      O => \ref_tmp_reg_1230[15]_i_120_n_0\
    );
\ref_tmp_reg_1230[15]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(18),
      I1 => sext_ln66_162_fu_2872_p1(18),
      O => \ref_tmp_reg_1230[15]_i_121_n_0\
    );
\ref_tmp_reg_1230[15]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(17),
      I1 => sext_ln66_162_fu_2872_p1(17),
      O => \ref_tmp_reg_1230[15]_i_122_n_0\
    );
\ref_tmp_reg_1230[15]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(16),
      I1 => sext_ln66_162_fu_2872_p1(16),
      O => \ref_tmp_reg_1230[15]_i_123_n_0\
    );
\ref_tmp_reg_1230[15]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(15),
      I1 => sext_ln66_162_fu_2872_p1(15),
      O => \ref_tmp_reg_1230[15]_i_124_n_0\
    );
\ref_tmp_reg_1230[15]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(14),
      I1 => sext_ln66_162_fu_2872_p1(14),
      O => \ref_tmp_reg_1230[15]_i_125_n_0\
    );
\ref_tmp_reg_1230[15]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(13),
      I1 => sext_ln66_162_fu_2872_p1(13),
      O => \ref_tmp_reg_1230[15]_i_126_n_0\
    );
\ref_tmp_reg_1230[15]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(12),
      I1 => sext_ln66_162_fu_2872_p1(12),
      O => \ref_tmp_reg_1230[15]_i_127_n_0\
    );
\ref_tmp_reg_1230[15]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(11),
      I1 => sext_ln66_162_fu_2872_p1(11),
      O => \ref_tmp_reg_1230[15]_i_128_n_0\
    );
\ref_tmp_reg_1230[15]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(10),
      I1 => sext_ln66_162_fu_2872_p1(10),
      O => \ref_tmp_reg_1230[15]_i_129_n_0\
    );
\ref_tmp_reg_1230[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_5_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_21_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(26),
      I3 => \ref_tmp_reg_1230_reg[15]_i_18_n_13\,
      I4 => P(25),
      I5 => \ref_tmp_reg_1230[15]_i_9\(25),
      O => \ref_tmp_reg_1230[15]_i_13_n_0\
    );
\ref_tmp_reg_1230[15]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(9),
      I1 => sext_ln66_162_fu_2872_p1(9),
      O => \ref_tmp_reg_1230[15]_i_130_n_0\
    );
\ref_tmp_reg_1230[15]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(8),
      I1 => sext_ln66_162_fu_2872_p1(8),
      O => \ref_tmp_reg_1230[15]_i_131_n_0\
    );
\ref_tmp_reg_1230[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_6_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_22_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(25),
      I3 => \ref_tmp_reg_1230_reg[15]_i_18_n_14\,
      I4 => P(24),
      I5 => \ref_tmp_reg_1230[15]_i_9\(24),
      O => \ref_tmp_reg_1230[15]_i_14_n_0\
    );
\ref_tmp_reg_1230[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_7_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_23_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(24),
      I3 => \ref_tmp_reg_1230_reg[15]_i_18_n_15\,
      I4 => P(23),
      I5 => \ref_tmp_reg_1230[15]_i_9\(23),
      O => \ref_tmp_reg_1230[15]_i_15_n_0\
    );
\ref_tmp_reg_1230[15]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(25),
      I1 => p_reg_reg_n_80,
      O => \ref_tmp_reg_1230[15]_i_151_n_0\
    );
\ref_tmp_reg_1230[15]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(24),
      I1 => p_reg_reg_n_81,
      O => \ref_tmp_reg_1230[15]_i_152_n_0\
    );
\ref_tmp_reg_1230[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_8_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_24_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(23),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_8\,
      I4 => P(22),
      I5 => \ref_tmp_reg_1230[15]_i_9\(22),
      O => \ref_tmp_reg_1230[15]_i_16_n_0\
    );
\ref_tmp_reg_1230[15]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(23),
      I1 => p_reg_reg_n_82,
      O => \ref_tmp_reg_1230[15]_i_170_n_0\
    );
\ref_tmp_reg_1230[15]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(22),
      I1 => p_reg_reg_n_83,
      O => \ref_tmp_reg_1230[15]_i_171_n_0\
    );
\ref_tmp_reg_1230[15]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(21),
      I1 => p_reg_reg_n_84,
      O => \ref_tmp_reg_1230[15]_i_172_n_0\
    );
\ref_tmp_reg_1230[15]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(20),
      I1 => p_reg_reg_n_85,
      O => \ref_tmp_reg_1230[15]_i_173_n_0\
    );
\ref_tmp_reg_1230[15]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(19),
      I1 => p_reg_reg_n_86,
      O => \ref_tmp_reg_1230[15]_i_174_n_0\
    );
\ref_tmp_reg_1230[15]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(18),
      I1 => p_reg_reg_n_87,
      O => \ref_tmp_reg_1230[15]_i_175_n_0\
    );
\ref_tmp_reg_1230[15]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(17),
      I1 => p_reg_reg_n_88,
      O => \ref_tmp_reg_1230[15]_i_176_n_0\
    );
\ref_tmp_reg_1230[15]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(16),
      I1 => p_reg_reg_n_89,
      O => \ref_tmp_reg_1230[15]_i_177_n_0\
    );
\ref_tmp_reg_1230[15]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(15),
      I1 => p_reg_reg_n_90,
      O => \ref_tmp_reg_1230[15]_i_178_n_0\
    );
\ref_tmp_reg_1230[15]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(14),
      I1 => p_reg_reg_n_91,
      O => \ref_tmp_reg_1230[15]_i_179_n_0\
    );
\ref_tmp_reg_1230[15]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(13),
      I1 => p_reg_reg_n_92,
      O => \ref_tmp_reg_1230[15]_i_180_n_0\
    );
\ref_tmp_reg_1230[15]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(12),
      I1 => p_reg_reg_n_93,
      O => \ref_tmp_reg_1230[15]_i_181_n_0\
    );
\ref_tmp_reg_1230[15]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(11),
      I1 => p_reg_reg_n_94,
      O => \ref_tmp_reg_1230[15]_i_182_n_0\
    );
\ref_tmp_reg_1230[15]_i_183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(10),
      I1 => p_reg_reg_n_95,
      O => \ref_tmp_reg_1230[15]_i_183_n_0\
    );
\ref_tmp_reg_1230[15]_i_184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(9),
      I1 => p_reg_reg_n_96,
      O => \ref_tmp_reg_1230[15]_i_184_n_0\
    );
\ref_tmp_reg_1230[15]_i_185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(8),
      I1 => p_reg_reg_n_97,
      O => \ref_tmp_reg_1230[15]_i_185_n_0\
    );
\ref_tmp_reg_1230[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_n_11\,
      I1 => P(27),
      I2 => \ref_tmp_reg_1230[15]_i_9\(27),
      O => \ref_tmp_reg_1230[15]_i_19_n_0\
    );
\ref_tmp_reg_1230[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F66F6006"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(28),
      I1 => \ref_tmp_reg_1230_reg[15]_0\(0),
      I2 => \^add_ln66_27_reg_3820_reg[28]_0\(0),
      I3 => P(28),
      I4 => \ref_tmp_reg_1230[15]_i_19_n_0\,
      O => \ref_tmp_reg_1230[15]_i_2_n_0\
    );
\ref_tmp_reg_1230[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(27),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_n_11\,
      I2 => P(27),
      O => \ref_tmp_reg_1230[15]_i_20_n_0\
    );
\ref_tmp_reg_1230[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_n_12\,
      I2 => P(26),
      O => \ref_tmp_reg_1230[15]_i_21_n_0\
    );
\ref_tmp_reg_1230[15]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(25),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_n_13\,
      I2 => P(25),
      O => \ref_tmp_reg_1230[15]_i_22_n_0\
    );
\ref_tmp_reg_1230[15]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(24),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_n_14\,
      I2 => P(24),
      O => \ref_tmp_reg_1230[15]_i_23_n_0\
    );
\ref_tmp_reg_1230[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(23),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_n_15\,
      I2 => P(23),
      O => \ref_tmp_reg_1230[15]_i_24_n_0\
    );
\ref_tmp_reg_1230[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(22),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_8\,
      I2 => P(22),
      O => \ref_tmp_reg_1230[15]_i_27_n_0\
    );
\ref_tmp_reg_1230[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(29),
      I1 => \^add_ln66_27_reg_3820_reg[28]_0\(1),
      I2 => P(29),
      O => \^add_ln66_6_reg_3800_reg[30]\
    );
\ref_tmp_reg_1230[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(27),
      I1 => \ref_tmp_reg_1230[15]_i_20_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(26),
      I3 => P(26),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_n_12\,
      O => \ref_tmp_reg_1230[15]_i_3_n_0\
    );
\ref_tmp_reg_1230[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_1\(29),
      I3 => \ref_tmp_reg_1230_reg[15]_i_74_n_2\,
      O => \ref_tmp_reg_1230[15]_i_36_n_0\
    );
\ref_tmp_reg_1230[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => sext_ln66_173_fu_2895_p1(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      O => \ref_tmp_reg_1230[15]_i_37_n_0\
    );
\ref_tmp_reg_1230[15]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      I2 => sext_ln66_173_fu_2895_p1(28),
      O => \ref_tmp_reg_1230[15]_i_38_n_0\
    );
\ref_tmp_reg_1230[15]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(26),
      I2 => sext_ln66_173_fu_2895_p1(26),
      O => \ref_tmp_reg_1230[15]_i_39_n_0\
    );
\ref_tmp_reg_1230[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(26),
      I1 => \ref_tmp_reg_1230[15]_i_21_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(25),
      I3 => P(25),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_n_13\,
      O => \ref_tmp_reg_1230[15]_i_4_n_0\
    );
\ref_tmp_reg_1230[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(25),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(25),
      I2 => sext_ln66_173_fu_2895_p1(25),
      O => \ref_tmp_reg_1230[15]_i_40_n_0\
    );
\ref_tmp_reg_1230[15]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(24),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(24),
      I2 => sext_ln66_173_fu_2895_p1(24),
      O => \ref_tmp_reg_1230[15]_i_41_n_0\
    );
\ref_tmp_reg_1230[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(23),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(23),
      I2 => sext_ln66_173_fu_2895_p1(23),
      O => \ref_tmp_reg_1230[15]_i_42_n_0\
    );
\ref_tmp_reg_1230[15]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4BF"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_1\(29),
      I3 => \ref_tmp_reg_1230_reg[15]_i_74_n_2\,
      O => \ref_tmp_reg_1230[15]_i_43_n_0\
    );
\ref_tmp_reg_1230[15]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C39669C3"
    )
        port map (
      I0 => sext_ln66_173_fu_2895_p1(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_74_n_2\,
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_1\(29),
      I3 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      O => \ref_tmp_reg_1230[15]_i_44_n_0\
    );
\ref_tmp_reg_1230[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => sext_ln66_173_fu_2895_p1(28),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(28),
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_1\(28),
      I3 => sext_ln66_173_fu_2895_p1(27),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_0\(27),
      I5 => \ref_tmp_reg_1230_reg[15]_i_18_1\(27),
      O => \ref_tmp_reg_1230[15]_i_45_n_0\
    );
\ref_tmp_reg_1230[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_39_n_0\,
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(27),
      I2 => \ref_tmp_reg_1230_reg[15]_i_18_1\(27),
      I3 => sext_ln66_173_fu_2895_p1(27),
      O => \ref_tmp_reg_1230[15]_i_46_n_0\
    );
\ref_tmp_reg_1230[15]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(26),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(26),
      I2 => sext_ln66_173_fu_2895_p1(26),
      I3 => \ref_tmp_reg_1230[15]_i_40_n_0\,
      O => \ref_tmp_reg_1230[15]_i_47_n_0\
    );
\ref_tmp_reg_1230[15]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(25),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(25),
      I2 => sext_ln66_173_fu_2895_p1(25),
      I3 => \ref_tmp_reg_1230[15]_i_41_n_0\,
      O => \ref_tmp_reg_1230[15]_i_48_n_0\
    );
\ref_tmp_reg_1230[15]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(24),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(24),
      I2 => sext_ln66_173_fu_2895_p1(24),
      I3 => \ref_tmp_reg_1230[15]_i_42_n_0\,
      O => \ref_tmp_reg_1230[15]_i_49_n_0\
    );
\ref_tmp_reg_1230[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(25),
      I1 => \ref_tmp_reg_1230[15]_i_22_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(24),
      I3 => P(24),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_n_14\,
      O => \ref_tmp_reg_1230[15]_i_5_n_0\
    );
\ref_tmp_reg_1230[15]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(22),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(22),
      I2 => sext_ln66_173_fu_2895_p1(22),
      O => \ref_tmp_reg_1230[15]_i_50_n_0\
    );
\ref_tmp_reg_1230[15]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(21),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(21),
      I2 => sext_ln66_173_fu_2895_p1(21),
      O => \ref_tmp_reg_1230[15]_i_51_n_0\
    );
\ref_tmp_reg_1230[15]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(20),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(20),
      I2 => sext_ln66_173_fu_2895_p1(20),
      O => \ref_tmp_reg_1230[15]_i_52_n_0\
    );
\ref_tmp_reg_1230[15]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(19),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(19),
      I2 => sext_ln66_173_fu_2895_p1(19),
      O => \ref_tmp_reg_1230[15]_i_53_n_0\
    );
\ref_tmp_reg_1230[15]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(18),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(18),
      I2 => sext_ln66_173_fu_2895_p1(18),
      O => \ref_tmp_reg_1230[15]_i_54_n_0\
    );
\ref_tmp_reg_1230[15]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(17),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(17),
      I2 => sext_ln66_173_fu_2895_p1(17),
      O => \ref_tmp_reg_1230[15]_i_55_n_0\
    );
\ref_tmp_reg_1230[15]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(16),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(16),
      I2 => sext_ln66_173_fu_2895_p1(16),
      O => \ref_tmp_reg_1230[15]_i_56_n_0\
    );
\ref_tmp_reg_1230[15]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(15),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(15),
      I2 => sext_ln66_173_fu_2895_p1(15),
      O => \ref_tmp_reg_1230[15]_i_57_n_0\
    );
\ref_tmp_reg_1230[15]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(23),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(23),
      I2 => sext_ln66_173_fu_2895_p1(23),
      I3 => \ref_tmp_reg_1230[15]_i_50_n_0\,
      O => \ref_tmp_reg_1230[15]_i_58_n_0\
    );
\ref_tmp_reg_1230[15]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(22),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(22),
      I2 => sext_ln66_173_fu_2895_p1(22),
      I3 => \ref_tmp_reg_1230[15]_i_51_n_0\,
      O => \ref_tmp_reg_1230[15]_i_59_n_0\
    );
\ref_tmp_reg_1230[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(24),
      I1 => \ref_tmp_reg_1230[15]_i_23_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(23),
      I3 => P(23),
      I4 => \ref_tmp_reg_1230_reg[15]_i_18_n_15\,
      O => \ref_tmp_reg_1230[15]_i_6_n_0\
    );
\ref_tmp_reg_1230[15]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(21),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(21),
      I2 => sext_ln66_173_fu_2895_p1(21),
      I3 => \ref_tmp_reg_1230[15]_i_52_n_0\,
      O => \ref_tmp_reg_1230[15]_i_60_n_0\
    );
\ref_tmp_reg_1230[15]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(20),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(20),
      I2 => sext_ln66_173_fu_2895_p1(20),
      I3 => \ref_tmp_reg_1230[15]_i_53_n_0\,
      O => \ref_tmp_reg_1230[15]_i_61_n_0\
    );
\ref_tmp_reg_1230[15]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(19),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(19),
      I2 => sext_ln66_173_fu_2895_p1(19),
      I3 => \ref_tmp_reg_1230[15]_i_54_n_0\,
      O => \ref_tmp_reg_1230[15]_i_62_n_0\
    );
\ref_tmp_reg_1230[15]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(18),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(18),
      I2 => sext_ln66_173_fu_2895_p1(18),
      I3 => \ref_tmp_reg_1230[15]_i_55_n_0\,
      O => \ref_tmp_reg_1230[15]_i_63_n_0\
    );
\ref_tmp_reg_1230[15]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(17),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(17),
      I2 => sext_ln66_173_fu_2895_p1(17),
      I3 => \ref_tmp_reg_1230[15]_i_56_n_0\,
      O => \ref_tmp_reg_1230[15]_i_64_n_0\
    );
\ref_tmp_reg_1230[15]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(16),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(16),
      I2 => sext_ln66_173_fu_2895_p1(16),
      I3 => \ref_tmp_reg_1230[15]_i_57_n_0\,
      O => \ref_tmp_reg_1230[15]_i_65_n_0\
    );
\ref_tmp_reg_1230[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(23),
      I1 => \ref_tmp_reg_1230[15]_i_24_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(22),
      I3 => P(22),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_8\,
      O => \ref_tmp_reg_1230[15]_i_7_n_0\
    );
\ref_tmp_reg_1230[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(22),
      I1 => \ref_tmp_reg_1230[15]_i_27_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(21),
      I3 => P(21),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_9\,
      O => \ref_tmp_reg_1230[15]_i_8_n_0\
    );
\ref_tmp_reg_1230[15]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(26),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(26),
      O => \ref_tmp_reg_1230[15]_i_81_n_0\
    );
\ref_tmp_reg_1230[15]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(25),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(25),
      O => \ref_tmp_reg_1230[15]_i_82_n_0\
    );
\ref_tmp_reg_1230[15]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(24),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(24),
      O => \ref_tmp_reg_1230[15]_i_83_n_0\
    );
\ref_tmp_reg_1230[15]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(23),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(23),
      O => \ref_tmp_reg_1230[15]_i_85_n_0\
    );
\ref_tmp_reg_1230[15]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(22),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(22),
      O => \ref_tmp_reg_1230[15]_i_86_n_0\
    );
\ref_tmp_reg_1230[15]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(21),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(21),
      O => \ref_tmp_reg_1230[15]_i_87_n_0\
    );
\ref_tmp_reg_1230[15]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(20),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(20),
      O => \ref_tmp_reg_1230[15]_i_88_n_0\
    );
\ref_tmp_reg_1230[15]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(19),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(19),
      O => \ref_tmp_reg_1230[15]_i_89_n_0\
    );
\ref_tmp_reg_1230[15]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(18),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(18),
      O => \ref_tmp_reg_1230[15]_i_90_n_0\
    );
\ref_tmp_reg_1230[15]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(17),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(17),
      O => \ref_tmp_reg_1230[15]_i_91_n_0\
    );
\ref_tmp_reg_1230[15]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(16),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(16),
      O => \ref_tmp_reg_1230[15]_i_92_n_0\
    );
\ref_tmp_reg_1230[15]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(15),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(15),
      O => \ref_tmp_reg_1230[15]_i_94_n_0\
    );
\ref_tmp_reg_1230[15]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(14),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(14),
      O => \ref_tmp_reg_1230[15]_i_95_n_0\
    );
\ref_tmp_reg_1230[15]_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(13),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(13),
      O => \ref_tmp_reg_1230[15]_i_96_n_0\
    );
\ref_tmp_reg_1230[15]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(12),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(12),
      O => \ref_tmp_reg_1230[15]_i_97_n_0\
    );
\ref_tmp_reg_1230[15]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(11),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(11),
      O => \ref_tmp_reg_1230[15]_i_98_n_0\
    );
\ref_tmp_reg_1230[15]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(10),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(10),
      O => \ref_tmp_reg_1230[15]_i_99_n_0\
    );
\ref_tmp_reg_1230[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(14),
      I1 => \ref_tmp_reg_1230[7]_i_45_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(13),
      I3 => P(13),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_9\,
      O => \ref_tmp_reg_1230[7]_i_10_n_0\
    );
\ref_tmp_reg_1230[7]_i_108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(6),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(6),
      I2 => sext_ln66_173_fu_2895_p1(6),
      O => \ref_tmp_reg_1230[7]_i_108_n_0\
    );
\ref_tmp_reg_1230[7]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(5),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(5),
      I2 => sext_ln66_173_fu_2895_p1(5),
      O => \ref_tmp_reg_1230[7]_i_109_n_0\
    );
\ref_tmp_reg_1230[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_3_n_0\,
      I1 => \ref_tmp_reg_1230[15]_i_27_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(22),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_9\,
      I4 => P(21),
      I5 => \ref_tmp_reg_1230[15]_i_9\(21),
      O => \ref_tmp_reg_1230[7]_i_11_n_0\
    );
\ref_tmp_reg_1230[7]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(4),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(4),
      I2 => sext_ln66_173_fu_2895_p1(4),
      O => \ref_tmp_reg_1230[7]_i_110_n_0\
    );
\ref_tmp_reg_1230[7]_i_111\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(3),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(3),
      I2 => sext_ln66_173_fu_2895_p1(3),
      O => \ref_tmp_reg_1230[7]_i_111_n_0\
    );
\ref_tmp_reg_1230[7]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(2),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(2),
      I2 => sext_ln66_173_fu_2895_p1(2),
      O => \ref_tmp_reg_1230[7]_i_112_n_0\
    );
\ref_tmp_reg_1230[7]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(1),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(1),
      I2 => sext_ln66_173_fu_2895_p1(1),
      O => \ref_tmp_reg_1230[7]_i_113_n_0\
    );
\ref_tmp_reg_1230[7]_i_114\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(0),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(0),
      I2 => sext_ln66_173_fu_2895_p1(0),
      O => \ref_tmp_reg_1230[7]_i_114_n_0\
    );
\ref_tmp_reg_1230[7]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(7),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(7),
      I2 => sext_ln66_173_fu_2895_p1(7),
      I3 => \ref_tmp_reg_1230[7]_i_108_n_0\,
      O => \ref_tmp_reg_1230[7]_i_115_n_0\
    );
\ref_tmp_reg_1230[7]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(6),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(6),
      I2 => sext_ln66_173_fu_2895_p1(6),
      I3 => \ref_tmp_reg_1230[7]_i_109_n_0\,
      O => \ref_tmp_reg_1230[7]_i_116_n_0\
    );
\ref_tmp_reg_1230[7]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(5),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(5),
      I2 => sext_ln66_173_fu_2895_p1(5),
      I3 => \ref_tmp_reg_1230[7]_i_110_n_0\,
      O => \ref_tmp_reg_1230[7]_i_117_n_0\
    );
\ref_tmp_reg_1230[7]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(4),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(4),
      I2 => sext_ln66_173_fu_2895_p1(4),
      I3 => \ref_tmp_reg_1230[7]_i_111_n_0\,
      O => \ref_tmp_reg_1230[7]_i_118_n_0\
    );
\ref_tmp_reg_1230[7]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(3),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(3),
      I2 => sext_ln66_173_fu_2895_p1(3),
      I3 => \ref_tmp_reg_1230[7]_i_112_n_0\,
      O => \ref_tmp_reg_1230[7]_i_119_n_0\
    );
\ref_tmp_reg_1230[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_4_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_36_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(21),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_10\,
      I4 => P(20),
      I5 => \ref_tmp_reg_1230[15]_i_9\(20),
      O => \ref_tmp_reg_1230[7]_i_12_n_0\
    );
\ref_tmp_reg_1230[7]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(2),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(2),
      I2 => sext_ln66_173_fu_2895_p1(2),
      I3 => \ref_tmp_reg_1230[7]_i_113_n_0\,
      O => \ref_tmp_reg_1230[7]_i_120_n_0\
    );
\ref_tmp_reg_1230[7]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(1),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(1),
      I2 => sext_ln66_173_fu_2895_p1(1),
      I3 => \ref_tmp_reg_1230[7]_i_114_n_0\,
      O => \ref_tmp_reg_1230[7]_i_121_n_0\
    );
\ref_tmp_reg_1230[7]_i_122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(0),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(0),
      I2 => sext_ln66_173_fu_2895_p1(0),
      O => \ref_tmp_reg_1230[7]_i_122_n_0\
    );
\ref_tmp_reg_1230[7]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(7),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(7),
      O => \ref_tmp_reg_1230[7]_i_125_n_0\
    );
\ref_tmp_reg_1230[7]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(6),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(6),
      O => \ref_tmp_reg_1230[7]_i_126_n_0\
    );
\ref_tmp_reg_1230[7]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(5),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(5),
      O => \ref_tmp_reg_1230[7]_i_127_n_0\
    );
\ref_tmp_reg_1230[7]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(4),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(4),
      O => \ref_tmp_reg_1230[7]_i_128_n_0\
    );
\ref_tmp_reg_1230[7]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(3),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(3),
      O => \ref_tmp_reg_1230[7]_i_129_n_0\
    );
\ref_tmp_reg_1230[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_5_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_37_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(20),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_11\,
      I4 => P(19),
      I5 => \ref_tmp_reg_1230[15]_i_9\(19),
      O => \ref_tmp_reg_1230[7]_i_13_n_0\
    );
\ref_tmp_reg_1230[7]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(2),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(2),
      O => \ref_tmp_reg_1230[7]_i_130_n_0\
    );
\ref_tmp_reg_1230[7]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(1),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(1),
      O => \ref_tmp_reg_1230[7]_i_131_n_0\
    );
\ref_tmp_reg_1230[7]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_172_fu_2885_p1(0),
      I1 => \ref_tmp_reg_1230[15]_i_41_0\(0),
      O => \ref_tmp_reg_1230[7]_i_132_n_0\
    );
\ref_tmp_reg_1230[7]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(7),
      I1 => sext_ln66_162_fu_2872_p1(7),
      O => \ref_tmp_reg_1230[7]_i_133_n_0\
    );
\ref_tmp_reg_1230[7]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(6),
      I1 => sext_ln66_162_fu_2872_p1(6),
      O => \ref_tmp_reg_1230[7]_i_134_n_0\
    );
\ref_tmp_reg_1230[7]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(5),
      I1 => sext_ln66_162_fu_2872_p1(5),
      O => \ref_tmp_reg_1230[7]_i_135_n_0\
    );
\ref_tmp_reg_1230[7]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(4),
      I1 => sext_ln66_162_fu_2872_p1(4),
      O => \ref_tmp_reg_1230[7]_i_136_n_0\
    );
\ref_tmp_reg_1230[7]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(3),
      I1 => sext_ln66_162_fu_2872_p1(3),
      O => \ref_tmp_reg_1230[7]_i_137_n_0\
    );
\ref_tmp_reg_1230[7]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(2),
      I1 => sext_ln66_162_fu_2872_p1(2),
      O => \ref_tmp_reg_1230[7]_i_138_n_0\
    );
\ref_tmp_reg_1230[7]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(1),
      I1 => sext_ln66_162_fu_2872_p1(1),
      O => \ref_tmp_reg_1230[7]_i_139_n_0\
    );
\ref_tmp_reg_1230[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_6_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_38_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(19),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_12\,
      I4 => P(18),
      I5 => \ref_tmp_reg_1230[15]_i_9\(18),
      O => \ref_tmp_reg_1230[7]_i_14_n_0\
    );
\ref_tmp_reg_1230[7]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_78_0\(0),
      I1 => sext_ln66_162_fu_2872_p1(0),
      O => \ref_tmp_reg_1230[7]_i_140_n_0\
    );
\ref_tmp_reg_1230[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_7_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_39_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(18),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_13\,
      I4 => P(17),
      I5 => \ref_tmp_reg_1230[15]_i_9\(17),
      O => \ref_tmp_reg_1230[7]_i_15_n_0\
    );
\ref_tmp_reg_1230[7]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(7),
      I1 => p_reg_reg_n_98,
      O => \ref_tmp_reg_1230[7]_i_158_n_0\
    );
\ref_tmp_reg_1230[7]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(6),
      I1 => p_reg_reg_n_99,
      O => \ref_tmp_reg_1230[7]_i_159_n_0\
    );
\ref_tmp_reg_1230[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_8_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_40_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(17),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_14\,
      I4 => P(16),
      I5 => \ref_tmp_reg_1230[15]_i_9\(16),
      O => \ref_tmp_reg_1230[7]_i_16_n_0\
    );
\ref_tmp_reg_1230[7]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(5),
      I1 => p_reg_reg_n_100,
      O => \ref_tmp_reg_1230[7]_i_160_n_0\
    );
\ref_tmp_reg_1230[7]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(4),
      I1 => p_reg_reg_n_101,
      O => \ref_tmp_reg_1230[7]_i_161_n_0\
    );
\ref_tmp_reg_1230[7]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(3),
      I1 => p_reg_reg_n_102,
      O => \ref_tmp_reg_1230[7]_i_162_n_0\
    );
\ref_tmp_reg_1230[7]_i_163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(2),
      I1 => p_reg_reg_n_103,
      O => \ref_tmp_reg_1230[7]_i_163_n_0\
    );
\ref_tmp_reg_1230[7]_i_164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(1),
      I1 => p_reg_reg_n_104,
      O => \ref_tmp_reg_1230[7]_i_164_n_0\
    );
\ref_tmp_reg_1230[7]_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_112_0\(0),
      I1 => p_reg_reg_n_105,
      O => \ref_tmp_reg_1230[7]_i_165_n_0\
    );
\ref_tmp_reg_1230[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_9_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_41_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(16),
      I3 => \ref_tmp_reg_1230_reg[15]_i_25_n_15\,
      I4 => P(15),
      I5 => \ref_tmp_reg_1230[15]_i_9\(15),
      O => \ref_tmp_reg_1230[7]_i_17_n_0\
    );
\ref_tmp_reg_1230[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_10_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_42_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(15),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_8\,
      I4 => P(14),
      I5 => \ref_tmp_reg_1230[15]_i_9\(14),
      O => \ref_tmp_reg_1230[7]_i_18_n_0\
    );
\ref_tmp_reg_1230[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(13),
      I1 => \ref_tmp_reg_1230[7]_i_62_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(12),
      I3 => P(12),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_10\,
      O => \ref_tmp_reg_1230[7]_i_20_n_0\
    );
\ref_tmp_reg_1230[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(12),
      I1 => \ref_tmp_reg_1230[7]_i_63_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(11),
      I3 => P(11),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_11\,
      O => \ref_tmp_reg_1230[7]_i_21_n_0\
    );
\ref_tmp_reg_1230[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(11),
      I1 => \ref_tmp_reg_1230[7]_i_64_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(10),
      I3 => P(10),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_12\,
      O => \ref_tmp_reg_1230[7]_i_22_n_0\
    );
\ref_tmp_reg_1230[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(10),
      I1 => \ref_tmp_reg_1230[7]_i_65_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(9),
      I3 => P(9),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_13\,
      O => \ref_tmp_reg_1230[7]_i_23_n_0\
    );
\ref_tmp_reg_1230[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(9),
      I1 => \ref_tmp_reg_1230[7]_i_66_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(8),
      I3 => P(8),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_14\,
      O => \ref_tmp_reg_1230[7]_i_24_n_0\
    );
\ref_tmp_reg_1230[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(8),
      I1 => \ref_tmp_reg_1230[7]_i_67_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(7),
      I3 => P(7),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_15\,
      O => \ref_tmp_reg_1230[7]_i_25_n_0\
    );
\ref_tmp_reg_1230[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(7),
      I1 => \ref_tmp_reg_1230[7]_i_68_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(6),
      I3 => P(6),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_8\,
      O => \ref_tmp_reg_1230[7]_i_26_n_0\
    );
\ref_tmp_reg_1230[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(6),
      I1 => \ref_tmp_reg_1230[7]_i_70_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(5),
      I3 => P(5),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_9\,
      O => \ref_tmp_reg_1230[7]_i_27_n_0\
    );
\ref_tmp_reg_1230[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_20_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_45_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(14),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_9\,
      I4 => P(13),
      I5 => \ref_tmp_reg_1230[15]_i_9\(13),
      O => \ref_tmp_reg_1230[7]_i_28_n_0\
    );
\ref_tmp_reg_1230[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_21_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_62_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(13),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_10\,
      I4 => P(12),
      I5 => \ref_tmp_reg_1230[15]_i_9\(12),
      O => \ref_tmp_reg_1230[7]_i_29_n_0\
    );
\ref_tmp_reg_1230[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(21),
      I1 => \ref_tmp_reg_1230[7]_i_36_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(20),
      I3 => P(20),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_10\,
      O => \ref_tmp_reg_1230[7]_i_3_n_0\
    );
\ref_tmp_reg_1230[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_22_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_63_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(12),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_11\,
      I4 => P(11),
      I5 => \ref_tmp_reg_1230[15]_i_9\(11),
      O => \ref_tmp_reg_1230[7]_i_30_n_0\
    );
\ref_tmp_reg_1230[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_23_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_64_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(11),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_12\,
      I4 => P(10),
      I5 => \ref_tmp_reg_1230[15]_i_9\(10),
      O => \ref_tmp_reg_1230[7]_i_31_n_0\
    );
\ref_tmp_reg_1230[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_24_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_65_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(10),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_13\,
      I4 => P(9),
      I5 => \ref_tmp_reg_1230[15]_i_9\(9),
      O => \ref_tmp_reg_1230[7]_i_32_n_0\
    );
\ref_tmp_reg_1230[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_25_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_66_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(9),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_14\,
      I4 => P(8),
      I5 => \ref_tmp_reg_1230[15]_i_9\(8),
      O => \ref_tmp_reg_1230[7]_i_33_n_0\
    );
\ref_tmp_reg_1230[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_26_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_67_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(8),
      I3 => \ref_tmp_reg_1230_reg[7]_i_43_n_15\,
      I4 => P(7),
      I5 => \ref_tmp_reg_1230[15]_i_9\(7),
      O => \ref_tmp_reg_1230[7]_i_34_n_0\
    );
\ref_tmp_reg_1230[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_27_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_68_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(7),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_8\,
      I4 => P(6),
      I5 => \ref_tmp_reg_1230[15]_i_9\(6),
      O => \ref_tmp_reg_1230[7]_i_35_n_0\
    );
\ref_tmp_reg_1230[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(21),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_9\,
      I2 => P(21),
      O => \ref_tmp_reg_1230[7]_i_36_n_0\
    );
\ref_tmp_reg_1230[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(20),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_10\,
      I2 => P(20),
      O => \ref_tmp_reg_1230[7]_i_37_n_0\
    );
\ref_tmp_reg_1230[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(19),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_11\,
      I2 => P(19),
      O => \ref_tmp_reg_1230[7]_i_38_n_0\
    );
\ref_tmp_reg_1230[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(18),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_12\,
      I2 => P(18),
      O => \ref_tmp_reg_1230[7]_i_39_n_0\
    );
\ref_tmp_reg_1230[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(20),
      I1 => \ref_tmp_reg_1230[7]_i_37_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(19),
      I3 => P(19),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_11\,
      O => \ref_tmp_reg_1230[7]_i_4_n_0\
    );
\ref_tmp_reg_1230[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(17),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_13\,
      I2 => P(17),
      O => \ref_tmp_reg_1230[7]_i_40_n_0\
    );
\ref_tmp_reg_1230[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(16),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_14\,
      I2 => P(16),
      O => \ref_tmp_reg_1230[7]_i_41_n_0\
    );
\ref_tmp_reg_1230[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(15),
      I1 => \ref_tmp_reg_1230_reg[15]_i_25_n_15\,
      I2 => P(15),
      O => \ref_tmp_reg_1230[7]_i_42_n_0\
    );
\ref_tmp_reg_1230[7]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(14),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_8\,
      I2 => P(14),
      O => \ref_tmp_reg_1230[7]_i_45_n_0\
    );
\ref_tmp_reg_1230[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(5),
      I1 => \ref_tmp_reg_1230[7]_i_95_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(4),
      I3 => P(4),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_10\,
      O => \ref_tmp_reg_1230[7]_i_46_n_0\
    );
\ref_tmp_reg_1230[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(4),
      I1 => \ref_tmp_reg_1230[7]_i_96_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(3),
      I3 => P(3),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_11\,
      O => \ref_tmp_reg_1230[7]_i_47_n_0\
    );
\ref_tmp_reg_1230[7]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(3),
      I1 => \ref_tmp_reg_1230[7]_i_97_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(2),
      I3 => P(2),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_12\,
      O => \ref_tmp_reg_1230[7]_i_48_n_0\
    );
\ref_tmp_reg_1230[7]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(2),
      I1 => \ref_tmp_reg_1230[7]_i_98_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(1),
      I3 => P(1),
      I4 => \ref_tmp_reg_1230_reg[7]_i_69_n_13\,
      O => \ref_tmp_reg_1230[7]_i_49_n_0\
    );
\ref_tmp_reg_1230[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(19),
      I1 => \ref_tmp_reg_1230[7]_i_38_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(18),
      I3 => P(18),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_12\,
      O => \ref_tmp_reg_1230[7]_i_5_n_0\
    );
\ref_tmp_reg_1230[7]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(1),
      I1 => \ref_tmp_reg_1230[7]_i_99_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(0),
      I3 => P(0),
      I4 => \^o\(1),
      O => \ref_tmp_reg_1230[7]_i_50_n_0\
    );
\ref_tmp_reg_1230[7]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(0),
      I1 => P(0),
      I2 => \^o\(1),
      I3 => sext_ln66_140_fu_2812_p1(1),
      I4 => \ref_tmp_reg_1230[7]_i_99_n_0\,
      O => \ref_tmp_reg_1230[7]_i_51_n_0\
    );
\ref_tmp_reg_1230[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_46_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_70_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(6),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_9\,
      I4 => P(5),
      I5 => \ref_tmp_reg_1230[15]_i_9\(5),
      O => \ref_tmp_reg_1230[7]_i_54_n_0\
    );
\ref_tmp_reg_1230[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_47_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_95_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(5),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_10\,
      I4 => P(4),
      I5 => \ref_tmp_reg_1230[15]_i_9\(4),
      O => \ref_tmp_reg_1230[7]_i_55_n_0\
    );
\ref_tmp_reg_1230[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_48_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_96_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(4),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_11\,
      I4 => P(3),
      I5 => \ref_tmp_reg_1230[15]_i_9\(3),
      O => \ref_tmp_reg_1230[7]_i_56_n_0\
    );
\ref_tmp_reg_1230[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_49_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_97_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(3),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_12\,
      I4 => P(2),
      I5 => \ref_tmp_reg_1230[15]_i_9\(2),
      O => \ref_tmp_reg_1230[7]_i_57_n_0\
    );
\ref_tmp_reg_1230[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_50_n_0\,
      I1 => \ref_tmp_reg_1230[7]_i_98_n_0\,
      I2 => sext_ln66_140_fu_2812_p1(2),
      I3 => \ref_tmp_reg_1230_reg[7]_i_69_n_13\,
      I4 => P(1),
      I5 => \ref_tmp_reg_1230[15]_i_9\(1),
      O => \ref_tmp_reg_1230[7]_i_58_n_0\
    );
\ref_tmp_reg_1230[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \ref_tmp_reg_1230[7]_i_99_n_0\,
      I1 => sext_ln66_140_fu_2812_p1(1),
      I2 => \ref_tmp_reg_1230[15]_i_9\(0),
      I3 => \^o\(1),
      I4 => P(0),
      I5 => sext_ln66_140_fu_2812_p1(0),
      O => \ref_tmp_reg_1230[7]_i_59_n_0\
    );
\ref_tmp_reg_1230[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(18),
      I1 => \ref_tmp_reg_1230[7]_i_39_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(17),
      I3 => P(17),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_13\,
      O => \ref_tmp_reg_1230[7]_i_6_n_0\
    );
\ref_tmp_reg_1230[7]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(13),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_9\,
      I2 => P(13),
      O => \ref_tmp_reg_1230[7]_i_62_n_0\
    );
\ref_tmp_reg_1230[7]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(12),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_10\,
      I2 => P(12),
      O => \ref_tmp_reg_1230[7]_i_63_n_0\
    );
\ref_tmp_reg_1230[7]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(11),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_11\,
      I2 => P(11),
      O => \ref_tmp_reg_1230[7]_i_64_n_0\
    );
\ref_tmp_reg_1230[7]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(10),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_12\,
      I2 => P(10),
      O => \ref_tmp_reg_1230[7]_i_65_n_0\
    );
\ref_tmp_reg_1230[7]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(9),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_13\,
      I2 => P(9),
      O => \ref_tmp_reg_1230[7]_i_66_n_0\
    );
\ref_tmp_reg_1230[7]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(8),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_14\,
      I2 => P(8),
      O => \ref_tmp_reg_1230[7]_i_67_n_0\
    );
\ref_tmp_reg_1230[7]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(7),
      I1 => \ref_tmp_reg_1230_reg[7]_i_43_n_15\,
      I2 => P(7),
      O => \ref_tmp_reg_1230[7]_i_68_n_0\
    );
\ref_tmp_reg_1230[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(17),
      I1 => \ref_tmp_reg_1230[7]_i_40_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(16),
      I3 => P(16),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_14\,
      O => \ref_tmp_reg_1230[7]_i_7_n_0\
    );
\ref_tmp_reg_1230[7]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(6),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_8\,
      I2 => P(6),
      O => \ref_tmp_reg_1230[7]_i_70_n_0\
    );
\ref_tmp_reg_1230[7]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(14),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(14),
      I2 => sext_ln66_173_fu_2895_p1(14),
      O => \ref_tmp_reg_1230[7]_i_71_n_0\
    );
\ref_tmp_reg_1230[7]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(13),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(13),
      I2 => sext_ln66_173_fu_2895_p1(13),
      O => \ref_tmp_reg_1230[7]_i_72_n_0\
    );
\ref_tmp_reg_1230[7]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(12),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(12),
      I2 => sext_ln66_173_fu_2895_p1(12),
      O => \ref_tmp_reg_1230[7]_i_73_n_0\
    );
\ref_tmp_reg_1230[7]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(11),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(11),
      I2 => sext_ln66_173_fu_2895_p1(11),
      O => \ref_tmp_reg_1230[7]_i_74_n_0\
    );
\ref_tmp_reg_1230[7]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(10),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(10),
      I2 => sext_ln66_173_fu_2895_p1(10),
      O => \ref_tmp_reg_1230[7]_i_75_n_0\
    );
\ref_tmp_reg_1230[7]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(9),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(9),
      I2 => sext_ln66_173_fu_2895_p1(9),
      O => \ref_tmp_reg_1230[7]_i_76_n_0\
    );
\ref_tmp_reg_1230[7]_i_77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(8),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(8),
      I2 => sext_ln66_173_fu_2895_p1(8),
      O => \ref_tmp_reg_1230[7]_i_77_n_0\
    );
\ref_tmp_reg_1230[7]_i_78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(7),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(7),
      I2 => sext_ln66_173_fu_2895_p1(7),
      O => \ref_tmp_reg_1230[7]_i_78_n_0\
    );
\ref_tmp_reg_1230[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(15),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(15),
      I2 => sext_ln66_173_fu_2895_p1(15),
      I3 => \ref_tmp_reg_1230[7]_i_71_n_0\,
      O => \ref_tmp_reg_1230[7]_i_79_n_0\
    );
\ref_tmp_reg_1230[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(16),
      I1 => \ref_tmp_reg_1230[7]_i_41_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(15),
      I3 => P(15),
      I4 => \ref_tmp_reg_1230_reg[15]_i_25_n_15\,
      O => \ref_tmp_reg_1230[7]_i_8_n_0\
    );
\ref_tmp_reg_1230[7]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(14),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(14),
      I2 => sext_ln66_173_fu_2895_p1(14),
      I3 => \ref_tmp_reg_1230[7]_i_72_n_0\,
      O => \ref_tmp_reg_1230[7]_i_80_n_0\
    );
\ref_tmp_reg_1230[7]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(13),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(13),
      I2 => sext_ln66_173_fu_2895_p1(13),
      I3 => \ref_tmp_reg_1230[7]_i_73_n_0\,
      O => \ref_tmp_reg_1230[7]_i_81_n_0\
    );
\ref_tmp_reg_1230[7]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(12),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(12),
      I2 => sext_ln66_173_fu_2895_p1(12),
      I3 => \ref_tmp_reg_1230[7]_i_74_n_0\,
      O => \ref_tmp_reg_1230[7]_i_82_n_0\
    );
\ref_tmp_reg_1230[7]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(11),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(11),
      I2 => sext_ln66_173_fu_2895_p1(11),
      I3 => \ref_tmp_reg_1230[7]_i_75_n_0\,
      O => \ref_tmp_reg_1230[7]_i_83_n_0\
    );
\ref_tmp_reg_1230[7]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(10),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(10),
      I2 => sext_ln66_173_fu_2895_p1(10),
      I3 => \ref_tmp_reg_1230[7]_i_76_n_0\,
      O => \ref_tmp_reg_1230[7]_i_84_n_0\
    );
\ref_tmp_reg_1230[7]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(9),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(9),
      I2 => sext_ln66_173_fu_2895_p1(9),
      I3 => \ref_tmp_reg_1230[7]_i_77_n_0\,
      O => \ref_tmp_reg_1230[7]_i_85_n_0\
    );
\ref_tmp_reg_1230[7]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \ref_tmp_reg_1230_reg[15]_i_18_1\(8),
      I1 => \ref_tmp_reg_1230_reg[15]_i_18_0\(8),
      I2 => sext_ln66_173_fu_2895_p1(8),
      I3 => \ref_tmp_reg_1230[7]_i_78_n_0\,
      O => \ref_tmp_reg_1230[7]_i_86_n_0\
    );
\ref_tmp_reg_1230[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => sext_ln66_140_fu_2812_p1(15),
      I1 => \ref_tmp_reg_1230[7]_i_42_n_0\,
      I2 => \ref_tmp_reg_1230[15]_i_9\(14),
      I3 => P(14),
      I4 => \ref_tmp_reg_1230_reg[7]_i_43_n_8\,
      O => \ref_tmp_reg_1230[7]_i_9_n_0\
    );
\ref_tmp_reg_1230[7]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(5),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_9\,
      I2 => P(5),
      O => \ref_tmp_reg_1230[7]_i_95_n_0\
    );
\ref_tmp_reg_1230[7]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(4),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_10\,
      I2 => P(4),
      O => \ref_tmp_reg_1230[7]_i_96_n_0\
    );
\ref_tmp_reg_1230[7]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(3),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_11\,
      I2 => P(3),
      O => \ref_tmp_reg_1230[7]_i_97_n_0\
    );
\ref_tmp_reg_1230[7]_i_98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(2),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_12\,
      I2 => P(2),
      O => \ref_tmp_reg_1230[7]_i_98_n_0\
    );
\ref_tmp_reg_1230[7]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \ref_tmp_reg_1230[15]_i_9\(1),
      I1 => \ref_tmp_reg_1230_reg[7]_i_69_n_13\,
      I2 => P(1),
      O => \ref_tmp_reg_1230[7]_i_99_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_ref_tmp_reg_1230_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_1_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_1_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_1_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_1_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_1_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_1_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \ref_tmp_reg_1230[15]_i_2_n_0\,
      DI(5) => \ref_tmp_reg_1230[15]_i_3_n_0\,
      DI(4) => \ref_tmp_reg_1230[15]_i_4_n_0\,
      DI(3) => \ref_tmp_reg_1230[15]_i_5_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_6_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_7_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_8_n_0\,
      O(7 downto 0) => ap_return(15 downto 8),
      S(7) => \ref_tmp_reg_1230_reg[15]\(0),
      S(6) => \ref_tmp_reg_1230[15]_i_10_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_11_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_12_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_13_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_14_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_15_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_16_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_112\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_149_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ref_tmp_reg_1230_reg[15]_i_112_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_112_n_5\,
      CO(1) => \NLW_ref_tmp_reg_1230_reg[15]_i_112_CO_UNCONNECTED\(1),
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_112_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => DI(0),
      DI(0) => \ref_tmp_reg_1230_reg[15]_i_112_0\(24),
      O(7 downto 2) => \NLW_ref_tmp_reg_1230_reg[15]_i_112_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln66_162_fu_2872_p1(25 downto 24),
      S(7 downto 2) => B"000001",
      S(1) => \ref_tmp_reg_1230[15]_i_151_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_152_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_149\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_153_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_149_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_149_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_149_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_149_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_149_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_149_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_149_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_149_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_112_0\(23 downto 16),
      O(7 downto 0) => sext_ln66_162_fu_2872_p1(23 downto 16),
      S(7) => \ref_tmp_reg_1230[15]_i_170_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_171_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_172_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_173_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_174_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_175_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_176_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_177_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_153\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_142_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_153_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_153_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_153_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_153_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_153_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_153_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_153_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_153_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_112_0\(15 downto 8),
      O(7 downto 0) => sext_ln66_162_fu_2872_p1(15 downto 8),
      S(7) => \ref_tmp_reg_1230[15]_i_178_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_179_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_180_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_181_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_182_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_183_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_184_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_185_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_25_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_27_reg_3820_reg[28]\(0),
      CO(6) => \NLW_ref_tmp_reg_1230_reg[15]_i_18_CO_UNCONNECTED\(6),
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_18_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_18_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_18_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_18_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_18_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_18_n_7\,
      DI(7) => '0',
      DI(6) => \ref_tmp_reg_1230[15]_i_36_n_0\,
      DI(5) => \ref_tmp_reg_1230[15]_i_37_n_0\,
      DI(4) => \ref_tmp_reg_1230[15]_i_38_n_0\,
      DI(3) => \ref_tmp_reg_1230[15]_i_39_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_40_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_41_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_42_n_0\,
      O(7) => \NLW_ref_tmp_reg_1230_reg[15]_i_18_O_UNCONNECTED\(7),
      O(6 downto 5) => \^add_ln66_27_reg_3820_reg[28]_0\(1 downto 0),
      O(4) => \ref_tmp_reg_1230_reg[15]_i_18_n_11\,
      O(3) => \ref_tmp_reg_1230_reg[15]_i_18_n_12\,
      O(2) => \ref_tmp_reg_1230_reg[15]_i_18_n_13\,
      O(1) => \ref_tmp_reg_1230_reg[15]_i_18_n_14\,
      O(0) => \ref_tmp_reg_1230_reg[15]_i_18_n_15\,
      S(7) => '1',
      S(6) => \ref_tmp_reg_1230[15]_i_43_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_44_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_45_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_46_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_47_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_48_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_49_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_25\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_43_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_25_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_25_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_25_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_25_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_25_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_25_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_25_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_25_n_7\,
      DI(7) => \ref_tmp_reg_1230[15]_i_50_n_0\,
      DI(6) => \ref_tmp_reg_1230[15]_i_51_n_0\,
      DI(5) => \ref_tmp_reg_1230[15]_i_52_n_0\,
      DI(4) => \ref_tmp_reg_1230[15]_i_53_n_0\,
      DI(3) => \ref_tmp_reg_1230[15]_i_54_n_0\,
      DI(2) => \ref_tmp_reg_1230[15]_i_55_n_0\,
      DI(1) => \ref_tmp_reg_1230[15]_i_56_n_0\,
      DI(0) => \ref_tmp_reg_1230[15]_i_57_n_0\,
      O(7) => \ref_tmp_reg_1230_reg[15]_i_25_n_8\,
      O(6) => \ref_tmp_reg_1230_reg[15]_i_25_n_9\,
      O(5) => \ref_tmp_reg_1230_reg[15]_i_25_n_10\,
      O(4) => \ref_tmp_reg_1230_reg[15]_i_25_n_11\,
      O(3) => \ref_tmp_reg_1230_reg[15]_i_25_n_12\,
      O(2) => \ref_tmp_reg_1230_reg[15]_i_25_n_13\,
      O(1) => \ref_tmp_reg_1230_reg[15]_i_25_n_14\,
      O(0) => \ref_tmp_reg_1230_reg[15]_i_25_n_15\,
      S(7) => \ref_tmp_reg_1230[15]_i_58_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_59_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_60_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_61_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_62_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_63_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_64_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_65_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_74\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_75_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ref_tmp_reg_1230_reg[15]_i_74_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_74_n_2\,
      CO(4) => \NLW_ref_tmp_reg_1230_reg[15]_i_74_CO_UNCONNECTED\(4),
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_74_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_74_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_74_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_74_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \ref_tmp_reg_1230[15]_i_41_0\(27),
      DI(3) => \^co\(0),
      DI(2 downto 0) => sext_ln66_172_fu_2885_p1(26 downto 24),
      O(7 downto 5) => \NLW_ref_tmp_reg_1230_reg[15]_i_74_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln66_173_fu_2895_p1(28 downto 24),
      S(7 downto 5) => B"001",
      S(4 downto 3) => S(1 downto 0),
      S(2) => \ref_tmp_reg_1230[15]_i_81_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_82_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_83_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_75\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_76_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_75_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_75_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_75_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_75_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_75_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_75_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_75_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_75_n_7\,
      DI(7 downto 0) => sext_ln66_172_fu_2885_p1(23 downto 16),
      O(7 downto 0) => sext_ln66_173_fu_2895_p1(23 downto 16),
      S(7) => \ref_tmp_reg_1230[15]_i_85_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_86_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_87_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_88_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_89_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_90_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_91_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_92_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_76\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_123_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_76_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_76_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_76_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_76_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_76_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_76_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_76_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_76_n_7\,
      DI(7 downto 0) => sext_ln66_172_fu_2885_p1(15 downto 8),
      O(7 downto 0) => sext_ln66_173_fu_2895_p1(15 downto 8),
      S(7) => \ref_tmp_reg_1230[15]_i_94_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_95_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_96_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_97_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_98_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_99_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_100_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_101_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_78\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_84_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_ref_tmp_reg_1230_reg[15]_i_78_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^co\(0),
      CO(2) => \NLW_ref_tmp_reg_1230_reg[15]_i_78_CO_UNCONNECTED\(2),
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_78_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_78_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ref_tmp_reg_1230_reg[15]_i_112_n_5\,
      DI(1 downto 0) => \ref_tmp_reg_1230_reg[15]_i_78_0\(25 downto 24),
      O(7 downto 3) => \NLW_ref_tmp_reg_1230_reg[15]_i_78_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sext_ln66_172_fu_2885_p1(26 downto 24),
      S(7 downto 3) => B"00001",
      S(2) => \ref_tmp_reg_1230[15]_i_113_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_114_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_115_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_84\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[15]_i_93_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_84_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_84_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_84_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_84_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_84_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_84_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_84_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_84_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_78_0\(23 downto 16),
      O(7 downto 0) => sext_ln66_172_fu_2885_p1(23 downto 16),
      S(7) => \ref_tmp_reg_1230[15]_i_116_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_117_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_118_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_119_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_120_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_121_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_122_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_123_n_0\
    );
\ref_tmp_reg_1230_reg[15]_i_93\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_124_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[15]_i_93_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[15]_i_93_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[15]_i_93_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[15]_i_93_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[15]_i_93_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[15]_i_93_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[15]_i_93_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[15]_i_93_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_78_0\(15 downto 8),
      O(7 downto 0) => sext_ln66_172_fu_2885_p1(15 downto 8),
      S(7) => \ref_tmp_reg_1230[15]_i_124_n_0\,
      S(6) => \ref_tmp_reg_1230[15]_i_125_n_0\,
      S(5) => \ref_tmp_reg_1230[15]_i_126_n_0\,
      S(4) => \ref_tmp_reg_1230[15]_i_127_n_0\,
      S(3) => \ref_tmp_reg_1230[15]_i_128_n_0\,
      S(2) => \ref_tmp_reg_1230[15]_i_129_n_0\,
      S(1) => \ref_tmp_reg_1230[15]_i_130_n_0\,
      S(0) => \ref_tmp_reg_1230[15]_i_131_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_1_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_1_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_1_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_1_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_1_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_1_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_1_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_1_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_3_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_4_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_5_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_6_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_7_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_8_n_0\,
      DI(1) => \ref_tmp_reg_1230[7]_i_9_n_0\,
      DI(0) => \ref_tmp_reg_1230[7]_i_10_n_0\,
      O(7 downto 0) => ap_return(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_11_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_12_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_13_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_14_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_15_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_16_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_17_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_18_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_123\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_123_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_123_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_123_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_123_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_123_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_123_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_123_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_123_n_7\,
      DI(7 downto 0) => sext_ln66_172_fu_2885_p1(7 downto 0),
      O(7 downto 0) => sext_ln66_173_fu_2895_p1(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_125_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_126_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_127_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_128_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_129_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_130_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_131_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_132_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_124\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_124_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_124_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_124_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_124_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_124_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_124_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_124_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_124_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_78_0\(7 downto 0),
      O(7 downto 0) => sext_ln66_172_fu_2885_p1(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_133_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_134_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_135_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_136_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_137_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_138_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_139_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_140_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_142\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_142_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_142_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_142_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_142_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_142_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_142_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_142_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_142_n_7\,
      DI(7 downto 0) => \ref_tmp_reg_1230_reg[15]_i_112_0\(7 downto 0),
      O(7 downto 0) => sext_ln66_162_fu_2872_p1(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_158_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_159_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_160_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_161_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_162_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_163_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_164_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_165_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_19_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_19_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_19_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_19_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_19_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_19_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_19_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_19_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_46_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_47_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_48_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_49_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_50_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_51_n_0\,
      DI(1 downto 0) => \ref_tmp_reg_1230_reg[7]_i_2_0\(1 downto 0),
      O(7 downto 0) => \NLW_ref_tmp_reg_1230_reg[7]_i_19_O_UNCONNECTED\(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_54_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_55_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_56_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_57_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_58_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_59_n_0\,
      S(1 downto 0) => \ref_tmp_reg_1230_reg[7]_i_2_1\(1 downto 0)
    );
\ref_tmp_reg_1230_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_19_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_2_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_2_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_2_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_2_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_2_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_2_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_2_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_2_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_20_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_21_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_22_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_23_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_24_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_25_n_0\,
      DI(1) => \ref_tmp_reg_1230[7]_i_26_n_0\,
      DI(0) => \ref_tmp_reg_1230[7]_i_27_n_0\,
      O(7 downto 0) => \NLW_ref_tmp_reg_1230_reg[7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_28_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_29_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_30_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_31_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_32_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_33_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_34_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_35_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_43\: unisim.vcomponents.CARRY8
     port map (
      CI => \ref_tmp_reg_1230_reg[7]_i_69_n_0\,
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_43_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_43_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_43_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_43_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_43_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_43_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_43_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_43_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_71_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_72_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_73_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_74_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_75_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_76_n_0\,
      DI(1) => \ref_tmp_reg_1230[7]_i_77_n_0\,
      DI(0) => \ref_tmp_reg_1230[7]_i_78_n_0\,
      O(7) => \ref_tmp_reg_1230_reg[7]_i_43_n_8\,
      O(6) => \ref_tmp_reg_1230_reg[7]_i_43_n_9\,
      O(5) => \ref_tmp_reg_1230_reg[7]_i_43_n_10\,
      O(4) => \ref_tmp_reg_1230_reg[7]_i_43_n_11\,
      O(3) => \ref_tmp_reg_1230_reg[7]_i_43_n_12\,
      O(2) => \ref_tmp_reg_1230_reg[7]_i_43_n_13\,
      O(1) => \ref_tmp_reg_1230_reg[7]_i_43_n_14\,
      O(0) => \ref_tmp_reg_1230_reg[7]_i_43_n_15\,
      S(7) => \ref_tmp_reg_1230[7]_i_79_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_80_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_81_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_82_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_83_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_84_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_85_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_86_n_0\
    );
\ref_tmp_reg_1230_reg[7]_i_69\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ref_tmp_reg_1230_reg[7]_i_69_n_0\,
      CO(6) => \ref_tmp_reg_1230_reg[7]_i_69_n_1\,
      CO(5) => \ref_tmp_reg_1230_reg[7]_i_69_n_2\,
      CO(4) => \ref_tmp_reg_1230_reg[7]_i_69_n_3\,
      CO(3) => \ref_tmp_reg_1230_reg[7]_i_69_n_4\,
      CO(2) => \ref_tmp_reg_1230_reg[7]_i_69_n_5\,
      CO(1) => \ref_tmp_reg_1230_reg[7]_i_69_n_6\,
      CO(0) => \ref_tmp_reg_1230_reg[7]_i_69_n_7\,
      DI(7) => \ref_tmp_reg_1230[7]_i_108_n_0\,
      DI(6) => \ref_tmp_reg_1230[7]_i_109_n_0\,
      DI(5) => \ref_tmp_reg_1230[7]_i_110_n_0\,
      DI(4) => \ref_tmp_reg_1230[7]_i_111_n_0\,
      DI(3) => \ref_tmp_reg_1230[7]_i_112_n_0\,
      DI(2) => \ref_tmp_reg_1230[7]_i_113_n_0\,
      DI(1) => \ref_tmp_reg_1230[7]_i_114_n_0\,
      DI(0) => '0',
      O(7) => \ref_tmp_reg_1230_reg[7]_i_69_n_8\,
      O(6) => \ref_tmp_reg_1230_reg[7]_i_69_n_9\,
      O(5) => \ref_tmp_reg_1230_reg[7]_i_69_n_10\,
      O(4) => \ref_tmp_reg_1230_reg[7]_i_69_n_11\,
      O(3) => \ref_tmp_reg_1230_reg[7]_i_69_n_12\,
      O(2) => \ref_tmp_reg_1230_reg[7]_i_69_n_13\,
      O(1 downto 0) => \^o\(1 downto 0),
      S(7) => \ref_tmp_reg_1230[7]_i_115_n_0\,
      S(6) => \ref_tmp_reg_1230[7]_i_116_n_0\,
      S(5) => \ref_tmp_reg_1230[7]_i_117_n_0\,
      S(4) => \ref_tmp_reg_1230[7]_i_118_n_0\,
      S(3) => \ref_tmp_reg_1230[7]_i_119_n_0\,
      S(2) => \ref_tmp_reg_1230[7]_i_120_n_0\,
      S(1) => \ref_tmp_reg_1230[7]_i_121_n_0\,
      S(0) => \ref_tmp_reg_1230[7]_i_122_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    C : in STD_LOGIC_VECTOR ( 21 downto 0 );
    p_shl192_fu_2454_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => ACOUT(29 downto 0),
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(21),
      C(46) => C(21),
      C(45) => C(21),
      C(44) => C(21),
      C(43) => C(21),
      C(42) => C(21),
      C(41) => C(21),
      C(40) => C(21),
      C(39) => C(21),
      C(38) => C(21),
      C(37) => C(21),
      C(36) => C(21),
      C(35) => C(21),
      C(34) => C(21),
      C(33) => C(21),
      C(32) => C(21),
      C(31) => C(21),
      C(30) => C(21),
      C(29) => C(21),
      C(28) => C(21),
      C(27) => C(21),
      C(26) => C(21),
      C(25 downto 4) => C(21 downto 0),
      C(3 downto 0) => B"0000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(1),
      I1 => p_shl192_fu_2454_p1(2),
      O => S(1)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(0),
      I1 => p_shl192_fu_2454_p1(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000010010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000011000100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110001010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26 downto 0) => P(26 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_19_reg_3815_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(27 downto 0) <= \^p\(27 downto 0);
\add_ln66_19_reg_3815[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(27),
      I1 => \add_ln66_19_reg_3815_reg[28]\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000100100110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => \^p\(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111100001110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(16),
      C(46) => C(16),
      C(45) => C(16),
      C(44) => C(16),
      C(43) => C(16),
      C(42) => C(16),
      C(41) => C(16),
      C(40) => C(16),
      C(39) => C(16),
      C(38) => C(16),
      C(37) => C(16),
      C(36) => C(16),
      C(35) => C(16),
      C(34) => C(16),
      C(33) => C(16),
      C(32) => C(16),
      C(31) => C(16),
      C(30) => C(16),
      C(29) => C(16),
      C(28) => C(16),
      C(27) => C(16),
      C(26) => C(16),
      C(25) => C(16),
      C(24) => C(16),
      C(23) => C(16),
      C(22) => C(16),
      C(21) => C(16),
      C(20) => C(16),
      C(19) => C(16),
      C(18 downto 2) => C(16 downto 0),
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => grp_FIR_filter_fu_449_ap_start_reg,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => grp_FIR_filter_fu_449_ap_start_reg,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => D(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111100100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 28),
      P(27 downto 0) => P(27 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_13_reg_3805_reg[29]_i_3_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 is
  signal \add_ln66_13_reg_3805[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[29]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_3_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_3_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[29]_i_3_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_13_reg_3805_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_77 : STD_LOGIC;
  signal p_reg_reg_n_78 : STD_LOGIC;
  signal p_reg_reg_n_79 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal sext_ln66_133_fu_2680_p1 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \NLW_add_ln66_13_reg_3805_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln66_13_reg_3805_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln66_13_reg_3805_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln66_13_reg_3805_reg[29]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln66_13_reg_3805_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_13_reg_3805_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_13_reg_3805_reg[29]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln66_13_reg_3805_reg[7]_i_2\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
\add_ln66_13_reg_3805[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(8),
      I1 => P(8),
      O => \add_ln66_13_reg_3805[15]_i_10_n_0\
    );
\add_ln66_13_reg_3805[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(15),
      I1 => p_reg_reg_n_90,
      O => \add_ln66_13_reg_3805[15]_i_11_n_0\
    );
\add_ln66_13_reg_3805[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(14),
      I1 => p_reg_reg_n_91,
      O => \add_ln66_13_reg_3805[15]_i_12_n_0\
    );
\add_ln66_13_reg_3805[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(13),
      I1 => p_reg_reg_n_92,
      O => \add_ln66_13_reg_3805[15]_i_13_n_0\
    );
\add_ln66_13_reg_3805[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(12),
      I1 => p_reg_reg_n_93,
      O => \add_ln66_13_reg_3805[15]_i_14_n_0\
    );
\add_ln66_13_reg_3805[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(11),
      I1 => p_reg_reg_n_94,
      O => \add_ln66_13_reg_3805[15]_i_15_n_0\
    );
\add_ln66_13_reg_3805[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(10),
      I1 => p_reg_reg_n_95,
      O => \add_ln66_13_reg_3805[15]_i_16_n_0\
    );
\add_ln66_13_reg_3805[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(9),
      I1 => p_reg_reg_n_96,
      O => \add_ln66_13_reg_3805[15]_i_17_n_0\
    );
\add_ln66_13_reg_3805[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(8),
      I1 => p_reg_reg_n_97,
      O => \add_ln66_13_reg_3805[15]_i_18_n_0\
    );
\add_ln66_13_reg_3805[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(15),
      I1 => P(15),
      O => \add_ln66_13_reg_3805[15]_i_3_n_0\
    );
\add_ln66_13_reg_3805[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(14),
      I1 => P(14),
      O => \add_ln66_13_reg_3805[15]_i_4_n_0\
    );
\add_ln66_13_reg_3805[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(13),
      I1 => P(13),
      O => \add_ln66_13_reg_3805[15]_i_5_n_0\
    );
\add_ln66_13_reg_3805[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(12),
      I1 => P(12),
      O => \add_ln66_13_reg_3805[15]_i_6_n_0\
    );
\add_ln66_13_reg_3805[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(11),
      I1 => P(11),
      O => \add_ln66_13_reg_3805[15]_i_7_n_0\
    );
\add_ln66_13_reg_3805[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(10),
      I1 => P(10),
      O => \add_ln66_13_reg_3805[15]_i_8_n_0\
    );
\add_ln66_13_reg_3805[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(9),
      I1 => P(9),
      O => \add_ln66_13_reg_3805[15]_i_9_n_0\
    );
\add_ln66_13_reg_3805[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(16),
      I1 => P(16),
      O => \add_ln66_13_reg_3805[23]_i_10_n_0\
    );
\add_ln66_13_reg_3805[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(23),
      I1 => p_reg_reg_n_82,
      O => \add_ln66_13_reg_3805[23]_i_11_n_0\
    );
\add_ln66_13_reg_3805[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(22),
      I1 => p_reg_reg_n_83,
      O => \add_ln66_13_reg_3805[23]_i_12_n_0\
    );
\add_ln66_13_reg_3805[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(21),
      I1 => p_reg_reg_n_84,
      O => \add_ln66_13_reg_3805[23]_i_13_n_0\
    );
\add_ln66_13_reg_3805[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(20),
      I1 => p_reg_reg_n_85,
      O => \add_ln66_13_reg_3805[23]_i_14_n_0\
    );
\add_ln66_13_reg_3805[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(19),
      I1 => p_reg_reg_n_86,
      O => \add_ln66_13_reg_3805[23]_i_15_n_0\
    );
\add_ln66_13_reg_3805[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(18),
      I1 => p_reg_reg_n_87,
      O => \add_ln66_13_reg_3805[23]_i_16_n_0\
    );
\add_ln66_13_reg_3805[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(17),
      I1 => p_reg_reg_n_88,
      O => \add_ln66_13_reg_3805[23]_i_17_n_0\
    );
\add_ln66_13_reg_3805[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(16),
      I1 => p_reg_reg_n_89,
      O => \add_ln66_13_reg_3805[23]_i_18_n_0\
    );
\add_ln66_13_reg_3805[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(23),
      I1 => P(23),
      O => \add_ln66_13_reg_3805[23]_i_3_n_0\
    );
\add_ln66_13_reg_3805[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(22),
      I1 => P(22),
      O => \add_ln66_13_reg_3805[23]_i_4_n_0\
    );
\add_ln66_13_reg_3805[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(21),
      I1 => P(21),
      O => \add_ln66_13_reg_3805[23]_i_5_n_0\
    );
\add_ln66_13_reg_3805[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(20),
      I1 => P(20),
      O => \add_ln66_13_reg_3805[23]_i_6_n_0\
    );
\add_ln66_13_reg_3805[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(19),
      I1 => P(19),
      O => \add_ln66_13_reg_3805[23]_i_7_n_0\
    );
\add_ln66_13_reg_3805[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(18),
      I1 => P(18),
      O => \add_ln66_13_reg_3805[23]_i_8_n_0\
    );
\add_ln66_13_reg_3805[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(17),
      I1 => P(17),
      O => \add_ln66_13_reg_3805[23]_i_9_n_0\
    );
\add_ln66_13_reg_3805[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_78,
      I1 => p_reg_reg_n_77,
      O => \add_ln66_13_reg_3805[29]_i_10_n_0\
    );
\add_ln66_13_reg_3805[29]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_78,
      I1 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(27),
      O => \add_ln66_13_reg_3805[29]_i_11_n_0\
    );
\add_ln66_13_reg_3805[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(26),
      I1 => p_reg_reg_n_79,
      O => \add_ln66_13_reg_3805[29]_i_12_n_0\
    );
\add_ln66_13_reg_3805[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(25),
      I1 => p_reg_reg_n_80,
      O => \add_ln66_13_reg_3805[29]_i_13_n_0\
    );
\add_ln66_13_reg_3805[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(24),
      I1 => p_reg_reg_n_81,
      O => \add_ln66_13_reg_3805[29]_i_14_n_0\
    );
\add_ln66_13_reg_3805[29]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(28),
      O => \add_ln66_13_reg_3805[29]_i_2_n_0\
    );
\add_ln66_13_reg_3805[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(28),
      I1 => P(28),
      O => \add_ln66_13_reg_3805[29]_i_4_n_0\
    );
\add_ln66_13_reg_3805[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(27),
      I1 => P(27),
      O => \add_ln66_13_reg_3805[29]_i_5_n_0\
    );
\add_ln66_13_reg_3805[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(26),
      I1 => P(26),
      O => \add_ln66_13_reg_3805[29]_i_6_n_0\
    );
\add_ln66_13_reg_3805[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(25),
      I1 => P(25),
      O => \add_ln66_13_reg_3805[29]_i_7_n_0\
    );
\add_ln66_13_reg_3805[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(24),
      I1 => P(24),
      O => \add_ln66_13_reg_3805[29]_i_8_n_0\
    );
\add_ln66_13_reg_3805[29]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_78,
      O => \add_ln66_13_reg_3805[29]_i_9_n_0\
    );
\add_ln66_13_reg_3805[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(0),
      I1 => P(0),
      O => \add_ln66_13_reg_3805[7]_i_10_n_0\
    );
\add_ln66_13_reg_3805[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(7),
      I1 => p_reg_reg_n_98,
      O => \add_ln66_13_reg_3805[7]_i_11_n_0\
    );
\add_ln66_13_reg_3805[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(6),
      I1 => p_reg_reg_n_99,
      O => \add_ln66_13_reg_3805[7]_i_12_n_0\
    );
\add_ln66_13_reg_3805[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(5),
      I1 => p_reg_reg_n_100,
      O => \add_ln66_13_reg_3805[7]_i_13_n_0\
    );
\add_ln66_13_reg_3805[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(4),
      I1 => p_reg_reg_n_101,
      O => \add_ln66_13_reg_3805[7]_i_14_n_0\
    );
\add_ln66_13_reg_3805[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(3),
      I1 => p_reg_reg_n_102,
      O => \add_ln66_13_reg_3805[7]_i_15_n_0\
    );
\add_ln66_13_reg_3805[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(2),
      I1 => p_reg_reg_n_103,
      O => \add_ln66_13_reg_3805[7]_i_16_n_0\
    );
\add_ln66_13_reg_3805[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(1),
      I1 => p_reg_reg_n_104,
      O => \add_ln66_13_reg_3805[7]_i_17_n_0\
    );
\add_ln66_13_reg_3805[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_13_reg_3805_reg[29]_i_3_0\(0),
      I1 => p_reg_reg_n_105,
      O => \add_ln66_13_reg_3805[7]_i_18_n_0\
    );
\add_ln66_13_reg_3805[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(7),
      I1 => P(7),
      O => \add_ln66_13_reg_3805[7]_i_3_n_0\
    );
\add_ln66_13_reg_3805[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(6),
      I1 => P(6),
      O => \add_ln66_13_reg_3805[7]_i_4_n_0\
    );
\add_ln66_13_reg_3805[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(5),
      I1 => P(5),
      O => \add_ln66_13_reg_3805[7]_i_5_n_0\
    );
\add_ln66_13_reg_3805[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(4),
      I1 => P(4),
      O => \add_ln66_13_reg_3805[7]_i_6_n_0\
    );
\add_ln66_13_reg_3805[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(3),
      I1 => P(3),
      O => \add_ln66_13_reg_3805[7]_i_7_n_0\
    );
\add_ln66_13_reg_3805[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(2),
      I1 => P(2),
      O => \add_ln66_13_reg_3805[7]_i_8_n_0\
    );
\add_ln66_13_reg_3805[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_133_fu_2680_p1(1),
      I1 => P(1),
      O => \add_ln66_13_reg_3805[7]_i_9_n_0\
    );
\add_ln66_13_reg_3805_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[15]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_133_fu_2680_p1(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln66_13_reg_3805[15]_i_3_n_0\,
      S(6) => \add_ln66_13_reg_3805[15]_i_4_n_0\,
      S(5) => \add_ln66_13_reg_3805[15]_i_5_n_0\,
      S(4) => \add_ln66_13_reg_3805[15]_i_6_n_0\,
      S(3) => \add_ln66_13_reg_3805[15]_i_7_n_0\,
      S(2) => \add_ln66_13_reg_3805[15]_i_8_n_0\,
      S(1) => \add_ln66_13_reg_3805[15]_i_9_n_0\,
      S(0) => \add_ln66_13_reg_3805[15]_i_10_n_0\
    );
\add_ln66_13_reg_3805_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[15]_i_2_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[15]_i_2_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[15]_i_2_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[15]_i_2_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[15]_i_2_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[15]_i_2_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[15]_i_2_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[15]_i_2_n_7\,
      DI(7 downto 0) => \add_ln66_13_reg_3805_reg[29]_i_3_0\(15 downto 8),
      O(7 downto 0) => sext_ln66_133_fu_2680_p1(15 downto 8),
      S(7) => \add_ln66_13_reg_3805[15]_i_11_n_0\,
      S(6) => \add_ln66_13_reg_3805[15]_i_12_n_0\,
      S(5) => \add_ln66_13_reg_3805[15]_i_13_n_0\,
      S(4) => \add_ln66_13_reg_3805[15]_i_14_n_0\,
      S(3) => \add_ln66_13_reg_3805[15]_i_15_n_0\,
      S(2) => \add_ln66_13_reg_3805[15]_i_16_n_0\,
      S(1) => \add_ln66_13_reg_3805[15]_i_17_n_0\,
      S(0) => \add_ln66_13_reg_3805[15]_i_18_n_0\
    );
\add_ln66_13_reg_3805_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[23]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_133_fu_2680_p1(23 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \add_ln66_13_reg_3805[23]_i_3_n_0\,
      S(6) => \add_ln66_13_reg_3805[23]_i_4_n_0\,
      S(5) => \add_ln66_13_reg_3805[23]_i_5_n_0\,
      S(4) => \add_ln66_13_reg_3805[23]_i_6_n_0\,
      S(3) => \add_ln66_13_reg_3805[23]_i_7_n_0\,
      S(2) => \add_ln66_13_reg_3805[23]_i_8_n_0\,
      S(1) => \add_ln66_13_reg_3805[23]_i_9_n_0\,
      S(0) => \add_ln66_13_reg_3805[23]_i_10_n_0\
    );
\add_ln66_13_reg_3805_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[23]_i_2_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[23]_i_2_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[23]_i_2_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[23]_i_2_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[23]_i_2_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[23]_i_2_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[23]_i_2_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[23]_i_2_n_7\,
      DI(7 downto 0) => \add_ln66_13_reg_3805_reg[29]_i_3_0\(23 downto 16),
      O(7 downto 0) => sext_ln66_133_fu_2680_p1(23 downto 16),
      S(7) => \add_ln66_13_reg_3805[23]_i_11_n_0\,
      S(6) => \add_ln66_13_reg_3805[23]_i_12_n_0\,
      S(5) => \add_ln66_13_reg_3805[23]_i_13_n_0\,
      S(4) => \add_ln66_13_reg_3805[23]_i_14_n_0\,
      S(3) => \add_ln66_13_reg_3805[23]_i_15_n_0\,
      S(2) => \add_ln66_13_reg_3805[23]_i_16_n_0\,
      S(1) => \add_ln66_13_reg_3805[23]_i_17_n_0\,
      S(0) => \add_ln66_13_reg_3805[23]_i_18_n_0\
    );
\add_ln66_13_reg_3805_reg[29]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln66_13_reg_3805_reg[29]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \add_ln66_13_reg_3805_reg[29]_i_1_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[29]_i_1_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[29]_i_1_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[29]_i_1_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[29]_i_1_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \add_ln66_13_reg_3805[29]_i_2_n_0\,
      DI(3 downto 0) => sext_ln66_133_fu_2680_p1(27 downto 24),
      O(7 downto 6) => \NLW_add_ln66_13_reg_3805_reg[29]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(29 downto 24),
      S(7 downto 5) => B"001",
      S(4) => \add_ln66_13_reg_3805[29]_i_4_n_0\,
      S(3) => \add_ln66_13_reg_3805[29]_i_5_n_0\,
      S(2) => \add_ln66_13_reg_3805[29]_i_6_n_0\,
      S(1) => \add_ln66_13_reg_3805[29]_i_7_n_0\,
      S(0) => \add_ln66_13_reg_3805[29]_i_8_n_0\
    );
\add_ln66_13_reg_3805_reg[29]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_13_reg_3805_reg[23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln66_13_reg_3805_reg[29]_i_3_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln66_13_reg_3805_reg[29]_i_3_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[29]_i_3_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[29]_i_3_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[29]_i_3_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln66_13_reg_3805[29]_i_9_n_0\,
      DI(2 downto 0) => \add_ln66_13_reg_3805_reg[29]_i_3_0\(26 downto 24),
      O(7 downto 5) => \NLW_add_ln66_13_reg_3805_reg[29]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln66_133_fu_2680_p1(28 downto 24),
      S(7 downto 5) => B"000",
      S(4) => \add_ln66_13_reg_3805[29]_i_10_n_0\,
      S(3) => \add_ln66_13_reg_3805[29]_i_11_n_0\,
      S(2) => \add_ln66_13_reg_3805[29]_i_12_n_0\,
      S(1) => \add_ln66_13_reg_3805[29]_i_13_n_0\,
      S(0) => \add_ln66_13_reg_3805[29]_i_14_n_0\
    );
\add_ln66_13_reg_3805_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[7]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_133_fu_2680_p1(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln66_13_reg_3805[7]_i_3_n_0\,
      S(6) => \add_ln66_13_reg_3805[7]_i_4_n_0\,
      S(5) => \add_ln66_13_reg_3805[7]_i_5_n_0\,
      S(4) => \add_ln66_13_reg_3805[7]_i_6_n_0\,
      S(3) => \add_ln66_13_reg_3805[7]_i_7_n_0\,
      S(2) => \add_ln66_13_reg_3805[7]_i_8_n_0\,
      S(1) => \add_ln66_13_reg_3805[7]_i_9_n_0\,
      S(0) => \add_ln66_13_reg_3805[7]_i_10_n_0\
    );
\add_ln66_13_reg_3805_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_13_reg_3805_reg[7]_i_2_n_0\,
      CO(6) => \add_ln66_13_reg_3805_reg[7]_i_2_n_1\,
      CO(5) => \add_ln66_13_reg_3805_reg[7]_i_2_n_2\,
      CO(4) => \add_ln66_13_reg_3805_reg[7]_i_2_n_3\,
      CO(3) => \add_ln66_13_reg_3805_reg[7]_i_2_n_4\,
      CO(2) => \add_ln66_13_reg_3805_reg[7]_i_2_n_5\,
      CO(1) => \add_ln66_13_reg_3805_reg[7]_i_2_n_6\,
      CO(0) => \add_ln66_13_reg_3805_reg[7]_i_2_n_7\,
      DI(7 downto 0) => \add_ln66_13_reg_3805_reg[29]_i_3_0\(7 downto 0),
      O(7 downto 0) => sext_ln66_133_fu_2680_p1(7 downto 0),
      S(7) => \add_ln66_13_reg_3805[7]_i_11_n_0\,
      S(6) => \add_ln66_13_reg_3805[7]_i_12_n_0\,
      S(5) => \add_ln66_13_reg_3805[7]_i_13_n_0\,
      S(4) => \add_ln66_13_reg_3805[7]_i_14_n_0\,
      S(3) => \add_ln66_13_reg_3805[7]_i_15_n_0\,
      S(2) => \add_ln66_13_reg_3805[7]_i_16_n_0\,
      S(1) => \add_ln66_13_reg_3805[7]_i_17_n_0\,
      S(0) => \add_ln66_13_reg_3805[7]_i_18_n_0\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111100011110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => grp_FIR_filter_fu_449_ap_start_reg,
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '1',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => Q(15),
      D(25) => Q(15),
      D(24) => Q(15),
      D(23) => Q(15),
      D(22) => Q(15),
      D(21) => Q(15),
      D(20) => Q(15),
      D(19) => Q(15),
      D(18) => Q(15),
      D(17) => Q(15),
      D(16) => Q(15),
      D(15 downto 0) => Q(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_reg_reg_n_77,
      P(27) => p_reg_reg_n_78,
      P(26) => p_reg_reg_n_79,
      P(25) => p_reg_reg_n_80,
      P(24) => p_reg_reg_n_81,
      P(23) => p_reg_reg_n_82,
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_5_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_12__2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_2__0__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_2__0__0_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790_reg[26]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_ln66_55_reg_3790_reg[26]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln66_55_reg_3790[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[26]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_55_reg_3790_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal m_reg_reg_n_106 : STD_LOGIC;
  signal m_reg_reg_n_107 : STD_LOGIC;
  signal m_reg_reg_n_108 : STD_LOGIC;
  signal m_reg_reg_n_109 : STD_LOGIC;
  signal m_reg_reg_n_110 : STD_LOGIC;
  signal m_reg_reg_n_111 : STD_LOGIC;
  signal m_reg_reg_n_112 : STD_LOGIC;
  signal m_reg_reg_n_113 : STD_LOGIC;
  signal m_reg_reg_n_114 : STD_LOGIC;
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal \p_reg_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_20__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_22__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_23__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_24__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_25__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_26__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_28__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_29__0__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_30__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_31__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_32__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_33__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_34__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_35__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_36__0__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_37_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_38__1_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_39_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0__0_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_40_n_0 : STD_LOGIC;
  signal p_reg_reg_i_41_n_0 : STD_LOGIC;
  signal p_reg_reg_i_42_n_0 : STD_LOGIC;
  signal p_reg_reg_i_43_n_0 : STD_LOGIC;
  signal p_reg_reg_i_44_n_0 : STD_LOGIC;
  signal p_reg_reg_i_45_n_0 : STD_LOGIC;
  signal p_reg_reg_i_46_n_0 : STD_LOGIC;
  signal p_reg_reg_i_47_n_0 : STD_LOGIC;
  signal p_reg_reg_i_48_n_0 : STD_LOGIC;
  signal p_reg_reg_i_49_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_4__1_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_50_n_0 : STD_LOGIC;
  signal p_reg_reg_i_51_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_52__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_53__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__8_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal tmp5_fu_1246_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp7_fu_1262_p2 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_add_ln66_55_reg_3790_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln66_55_reg_3790_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__0__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_1__0__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_p_reg_reg_i_4__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_4__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_10\ : label is "lutpair30";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_11\ : label is "lutpair29";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_12\ : label is "lutpair28";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_13\ : label is "lutpair27";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_14\ : label is "lutpair26";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_15\ : label is "lutpair25";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_16\ : label is "lutpair24";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_17\ : label is "lutpair23";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_2\ : label is "lutpair29";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_3\ : label is "lutpair28";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_5\ : label is "lutpair26";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_6\ : label is "lutpair25";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_7\ : label is "lutpair24";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_8\ : label is "lutpair23";
  attribute HLUTNM of \add_ln66_55_reg_3790[15]_i_9\ : label is "lutpair22";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_10\ : label is "lutpair38";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_11\ : label is "lutpair37";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_12\ : label is "lutpair36";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_13\ : label is "lutpair35";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_14\ : label is "lutpair34";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_15\ : label is "lutpair33";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_16\ : label is "lutpair32";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_17\ : label is "lutpair31";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_2\ : label is "lutpair37";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_3\ : label is "lutpair36";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_4\ : label is "lutpair35";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_5\ : label is "lutpair34";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_6\ : label is "lutpair33";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \add_ln66_55_reg_3790[23]_i_9\ : label is "lutpair30";
  attribute HLUTNM of \add_ln66_55_reg_3790[26]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_10\ : label is "lutpair21";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_12\ : label is "lutpair19";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_13\ : label is "lutpair18";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_14\ : label is "lutpair17";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_15\ : label is "lutpair16";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_16\ : label is "lutpair15";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_2\ : label is "lutpair21";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \add_ln66_55_reg_3790[7]_i_9\ : label is "lutpair22";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute HLUTNM of \p_reg_reg_i_10__2\ : label is "lutpair10";
  attribute HLUTNM of \p_reg_reg_i_11__1\ : label is "lutpair9";
  attribute HLUTNM of \p_reg_reg_i_12__2\ : label is "lutpair8";
  attribute HLUTNM of \p_reg_reg_i_13__8\ : label is "lutpair7";
  attribute HLUTNM of \p_reg_reg_i_15__8\ : label is "lutpair14";
  attribute HLUTNM of \p_reg_reg_i_16__3\ : label is "lutpair13";
  attribute HLUTNM of \p_reg_reg_i_17__6\ : label is "lutpair12";
  attribute HLUTNM of \p_reg_reg_i_18__0__0\ : label is "lutpair11";
  attribute HLUTNM of \p_reg_reg_i_19__0__0\ : label is "lutpair10";
  attribute HLUTNM of \p_reg_reg_i_20__0__0\ : label is "lutpair9";
  attribute HLUTNM of \p_reg_reg_i_21__0__0\ : label is "lutpair8";
  attribute HLUTNM of \p_reg_reg_i_22__0__0\ : label is "lutpair6";
  attribute HLUTNM of \p_reg_reg_i_23__0__0\ : label is "lutpair5";
  attribute HLUTNM of \p_reg_reg_i_24__0__0\ : label is "lutpair4";
  attribute HLUTNM of \p_reg_reg_i_25__0__0\ : label is "lutpair3";
  attribute HLUTNM of \p_reg_reg_i_26__3\ : label is "lutpair2";
  attribute HLUTNM of \p_reg_reg_i_27__1\ : label is "lutpair1";
  attribute HLUTNM of \p_reg_reg_i_28__3\ : label is "lutpair72";
  attribute HLUTNM of \p_reg_reg_i_30__0__0\ : label is "lutpair7";
  attribute HLUTNM of \p_reg_reg_i_31__0__0\ : label is "lutpair6";
  attribute HLUTNM of \p_reg_reg_i_32__0__0\ : label is "lutpair5";
  attribute HLUTNM of \p_reg_reg_i_33__0__0\ : label is "lutpair4";
  attribute HLUTNM of \p_reg_reg_i_34__3\ : label is "lutpair3";
  attribute HLUTNM of \p_reg_reg_i_35__2\ : label is "lutpair2";
  attribute HLUTNM of \p_reg_reg_i_36__0__0\ : label is "lutpair1";
  attribute HLUTNM of p_reg_reg_i_37 : label is "lutpair72";
  attribute HLUTNM of \p_reg_reg_i_6__8\ : label is "lutpair14";
  attribute HLUTNM of \p_reg_reg_i_7__0__0\ : label is "lutpair13";
  attribute HLUTNM of \p_reg_reg_i_8__0\ : label is "lutpair12";
  attribute HLUTNM of \p_reg_reg_i_9__0__0\ : label is "lutpair11";
begin
  P(0) <= \^p\(0);
\add_ln66_55_reg_3790[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \add_ln66_55_reg_3790_reg[26]\(15),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(15),
      I3 => \add_ln66_55_reg_3790[15]_i_2_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_10_n_0\
    );
\add_ln66_55_reg_3790[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \add_ln66_55_reg_3790_reg[26]\(14),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(14),
      I3 => \add_ln66_55_reg_3790[15]_i_3_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_11_n_0\
    );
\add_ln66_55_reg_3790[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \add_ln66_55_reg_3790_reg[26]\(13),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(13),
      I3 => \add_ln66_55_reg_3790[15]_i_4_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_12_n_0\
    );
\add_ln66_55_reg_3790[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \add_ln66_55_reg_3790_reg[26]\(12),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(12),
      I3 => \add_ln66_55_reg_3790[15]_i_5_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_13_n_0\
    );
\add_ln66_55_reg_3790[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \add_ln66_55_reg_3790_reg[26]\(11),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(11),
      I3 => \add_ln66_55_reg_3790[15]_i_6_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_14_n_0\
    );
\add_ln66_55_reg_3790[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \add_ln66_55_reg_3790_reg[26]\(10),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(10),
      I3 => \add_ln66_55_reg_3790[15]_i_7_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_15_n_0\
    );
\add_ln66_55_reg_3790[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \add_ln66_55_reg_3790_reg[26]\(9),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(9),
      I3 => \add_ln66_55_reg_3790[15]_i_8_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_16_n_0\
    );
\add_ln66_55_reg_3790[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \add_ln66_55_reg_3790_reg[26]\(8),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(8),
      I3 => \add_ln66_55_reg_3790[15]_i_9_n_0\,
      O => \add_ln66_55_reg_3790[15]_i_17_n_0\
    );
\add_ln66_55_reg_3790[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \add_ln66_55_reg_3790_reg[26]\(14),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(14),
      O => \add_ln66_55_reg_3790[15]_i_2_n_0\
    );
\add_ln66_55_reg_3790[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \add_ln66_55_reg_3790_reg[26]\(13),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(13),
      O => \add_ln66_55_reg_3790[15]_i_3_n_0\
    );
\add_ln66_55_reg_3790[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \add_ln66_55_reg_3790_reg[26]\(12),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(12),
      O => \add_ln66_55_reg_3790[15]_i_4_n_0\
    );
\add_ln66_55_reg_3790[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \add_ln66_55_reg_3790_reg[26]\(11),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(11),
      O => \add_ln66_55_reg_3790[15]_i_5_n_0\
    );
\add_ln66_55_reg_3790[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \add_ln66_55_reg_3790_reg[26]\(10),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(10),
      O => \add_ln66_55_reg_3790[15]_i_6_n_0\
    );
\add_ln66_55_reg_3790[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \add_ln66_55_reg_3790_reg[26]\(9),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(9),
      O => \add_ln66_55_reg_3790[15]_i_7_n_0\
    );
\add_ln66_55_reg_3790[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \add_ln66_55_reg_3790_reg[26]\(8),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(8),
      O => \add_ln66_55_reg_3790[15]_i_8_n_0\
    );
\add_ln66_55_reg_3790[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \add_ln66_55_reg_3790_reg[26]\(7),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(7),
      O => \add_ln66_55_reg_3790[15]_i_9_n_0\
    );
\add_ln66_55_reg_3790[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \add_ln66_55_reg_3790_reg[26]\(23),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(23),
      I3 => \add_ln66_55_reg_3790[23]_i_2_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_10_n_0\
    );
\add_ln66_55_reg_3790[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => \add_ln66_55_reg_3790_reg[26]\(22),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(22),
      I3 => \add_ln66_55_reg_3790[23]_i_3_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_11_n_0\
    );
\add_ln66_55_reg_3790[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => \add_ln66_55_reg_3790_reg[26]\(21),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(21),
      I3 => \add_ln66_55_reg_3790[23]_i_4_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_12_n_0\
    );
\add_ln66_55_reg_3790[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \add_ln66_55_reg_3790_reg[26]\(20),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(20),
      I3 => \add_ln66_55_reg_3790[23]_i_5_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_13_n_0\
    );
\add_ln66_55_reg_3790[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \add_ln66_55_reg_3790_reg[26]\(19),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(19),
      I3 => \add_ln66_55_reg_3790[23]_i_6_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_14_n_0\
    );
\add_ln66_55_reg_3790[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \add_ln66_55_reg_3790_reg[26]\(18),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(18),
      I3 => \add_ln66_55_reg_3790[23]_i_7_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_15_n_0\
    );
\add_ln66_55_reg_3790[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \add_ln66_55_reg_3790_reg[26]\(17),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(17),
      I3 => \add_ln66_55_reg_3790[23]_i_8_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_16_n_0\
    );
\add_ln66_55_reg_3790[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \add_ln66_55_reg_3790_reg[26]\(16),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(16),
      I3 => \add_ln66_55_reg_3790[23]_i_9_n_0\,
      O => \add_ln66_55_reg_3790[23]_i_17_n_0\
    );
\add_ln66_55_reg_3790[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_83,
      I1 => \add_ln66_55_reg_3790_reg[26]\(22),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(22),
      O => \add_ln66_55_reg_3790[23]_i_2_n_0\
    );
\add_ln66_55_reg_3790[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_84,
      I1 => \add_ln66_55_reg_3790_reg[26]\(21),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(21),
      O => \add_ln66_55_reg_3790[23]_i_3_n_0\
    );
\add_ln66_55_reg_3790[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_85,
      I1 => \add_ln66_55_reg_3790_reg[26]\(20),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(20),
      O => \add_ln66_55_reg_3790[23]_i_4_n_0\
    );
\add_ln66_55_reg_3790[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \add_ln66_55_reg_3790_reg[26]\(19),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(19),
      O => \add_ln66_55_reg_3790[23]_i_5_n_0\
    );
\add_ln66_55_reg_3790[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \add_ln66_55_reg_3790_reg[26]\(18),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(18),
      O => \add_ln66_55_reg_3790[23]_i_6_n_0\
    );
\add_ln66_55_reg_3790[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \add_ln66_55_reg_3790_reg[26]\(17),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(17),
      O => \add_ln66_55_reg_3790[23]_i_7_n_0\
    );
\add_ln66_55_reg_3790[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \add_ln66_55_reg_3790_reg[26]\(16),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(16),
      O => \add_ln66_55_reg_3790[23]_i_8_n_0\
    );
\add_ln66_55_reg_3790[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \add_ln66_55_reg_3790_reg[26]\(15),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(15),
      O => \add_ln66_55_reg_3790[23]_i_9_n_0\
    );
\add_ln66_55_reg_3790[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln66_55_reg_3790_reg[26]\(24),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(24),
      O => \add_ln66_55_reg_3790[26]_i_2_n_0\
    );
\add_ln66_55_reg_3790[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_82,
      I1 => \add_ln66_55_reg_3790_reg[26]\(23),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(23),
      O => \add_ln66_55_reg_3790[26]_i_3_n_0\
    );
\add_ln66_55_reg_3790[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln66_55_reg_3790[26]_i_3_n_0\,
      I1 => \add_ln66_55_reg_3790_reg[26]\(24),
      I2 => \^p\(0),
      I3 => \add_ln66_55_reg_3790_reg[26]_0\(24),
      O => \add_ln66_55_reg_3790[26]_i_5_n_0\
    );
\add_ln66_55_reg_3790[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \add_ln66_55_reg_3790_reg[26]\(6),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(6),
      I3 => \add_ln66_55_reg_3790[7]_i_3_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_10_n_0\
    );
\add_ln66_55_reg_3790[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \add_ln66_55_reg_3790_reg[26]\(5),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(5),
      I3 => \add_ln66_55_reg_3790[7]_i_4_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_11_n_0\
    );
\add_ln66_55_reg_3790[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \add_ln66_55_reg_3790_reg[26]\(4),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(4),
      I3 => \add_ln66_55_reg_3790[7]_i_5_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_12_n_0\
    );
\add_ln66_55_reg_3790[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \add_ln66_55_reg_3790_reg[26]\(3),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(3),
      I3 => \add_ln66_55_reg_3790[7]_i_6_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_13_n_0\
    );
\add_ln66_55_reg_3790[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \add_ln66_55_reg_3790_reg[26]\(2),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(2),
      I3 => \add_ln66_55_reg_3790[7]_i_7_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_14_n_0\
    );
\add_ln66_55_reg_3790[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \add_ln66_55_reg_3790_reg[26]\(1),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(1),
      I3 => \add_ln66_55_reg_3790[7]_i_8_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_15_n_0\
    );
\add_ln66_55_reg_3790[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \add_ln66_55_reg_3790_reg[26]\(0),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(0),
      O => \add_ln66_55_reg_3790[7]_i_16_n_0\
    );
\add_ln66_55_reg_3790[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \add_ln66_55_reg_3790_reg[26]\(6),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(6),
      O => \add_ln66_55_reg_3790[7]_i_2_n_0\
    );
\add_ln66_55_reg_3790[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \add_ln66_55_reg_3790_reg[26]\(5),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(5),
      O => \add_ln66_55_reg_3790[7]_i_3_n_0\
    );
\add_ln66_55_reg_3790[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \add_ln66_55_reg_3790_reg[26]\(4),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(4),
      O => \add_ln66_55_reg_3790[7]_i_4_n_0\
    );
\add_ln66_55_reg_3790[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \add_ln66_55_reg_3790_reg[26]\(3),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(3),
      O => \add_ln66_55_reg_3790[7]_i_5_n_0\
    );
\add_ln66_55_reg_3790[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \add_ln66_55_reg_3790_reg[26]\(2),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(2),
      O => \add_ln66_55_reg_3790[7]_i_6_n_0\
    );
\add_ln66_55_reg_3790[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \add_ln66_55_reg_3790_reg[26]\(1),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(1),
      O => \add_ln66_55_reg_3790[7]_i_7_n_0\
    );
\add_ln66_55_reg_3790[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \add_ln66_55_reg_3790_reg[26]\(0),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(0),
      O => \add_ln66_55_reg_3790[7]_i_8_n_0\
    );
\add_ln66_55_reg_3790[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \add_ln66_55_reg_3790_reg[26]\(7),
      I2 => \add_ln66_55_reg_3790_reg[26]_0\(7),
      I3 => \add_ln66_55_reg_3790[7]_i_2_n_0\,
      O => \add_ln66_55_reg_3790[7]_i_9_n_0\
    );
\add_ln66_55_reg_3790_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[15]_i_1_n_7\,
      DI(7) => \add_ln66_55_reg_3790[15]_i_2_n_0\,
      DI(6) => \add_ln66_55_reg_3790[15]_i_3_n_0\,
      DI(5) => \add_ln66_55_reg_3790[15]_i_4_n_0\,
      DI(4) => \add_ln66_55_reg_3790[15]_i_5_n_0\,
      DI(3) => \add_ln66_55_reg_3790[15]_i_6_n_0\,
      DI(2) => \add_ln66_55_reg_3790[15]_i_7_n_0\,
      DI(1) => \add_ln66_55_reg_3790[15]_i_8_n_0\,
      DI(0) => \add_ln66_55_reg_3790[15]_i_9_n_0\,
      O(7 downto 0) => \add_ln66_55_reg_3790[26]_i_5_0\(15 downto 8),
      S(7) => \add_ln66_55_reg_3790[15]_i_10_n_0\,
      S(6) => \add_ln66_55_reg_3790[15]_i_11_n_0\,
      S(5) => \add_ln66_55_reg_3790[15]_i_12_n_0\,
      S(4) => \add_ln66_55_reg_3790[15]_i_13_n_0\,
      S(3) => \add_ln66_55_reg_3790[15]_i_14_n_0\,
      S(2) => \add_ln66_55_reg_3790[15]_i_15_n_0\,
      S(1) => \add_ln66_55_reg_3790[15]_i_16_n_0\,
      S(0) => \add_ln66_55_reg_3790[15]_i_17_n_0\
    );
\add_ln66_55_reg_3790_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[23]_i_1_n_7\,
      DI(7) => \add_ln66_55_reg_3790[23]_i_2_n_0\,
      DI(6) => \add_ln66_55_reg_3790[23]_i_3_n_0\,
      DI(5) => \add_ln66_55_reg_3790[23]_i_4_n_0\,
      DI(4) => \add_ln66_55_reg_3790[23]_i_5_n_0\,
      DI(3) => \add_ln66_55_reg_3790[23]_i_6_n_0\,
      DI(2) => \add_ln66_55_reg_3790[23]_i_7_n_0\,
      DI(1) => \add_ln66_55_reg_3790[23]_i_8_n_0\,
      DI(0) => \add_ln66_55_reg_3790[23]_i_9_n_0\,
      O(7 downto 0) => \add_ln66_55_reg_3790[26]_i_5_0\(23 downto 16),
      S(7) => \add_ln66_55_reg_3790[23]_i_10_n_0\,
      S(6) => \add_ln66_55_reg_3790[23]_i_11_n_0\,
      S(5) => \add_ln66_55_reg_3790[23]_i_12_n_0\,
      S(4) => \add_ln66_55_reg_3790[23]_i_13_n_0\,
      S(3) => \add_ln66_55_reg_3790[23]_i_14_n_0\,
      S(2) => \add_ln66_55_reg_3790[23]_i_15_n_0\,
      S(1) => \add_ln66_55_reg_3790[23]_i_16_n_0\,
      S(0) => \add_ln66_55_reg_3790[23]_i_17_n_0\
    );
\add_ln66_55_reg_3790_reg[26]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_55_reg_3790_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln66_55_reg_3790_reg[26]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln66_55_reg_3790_reg[26]_i_1_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[26]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln66_55_reg_3790[26]_i_2_n_0\,
      DI(0) => \add_ln66_55_reg_3790[26]_i_3_n_0\,
      O(7 downto 3) => \NLW_add_ln66_55_reg_3790_reg[26]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \add_ln66_55_reg_3790[26]_i_5_0\(26 downto 24),
      S(7 downto 2) => B"000001",
      S(1) => S(0),
      S(0) => \add_ln66_55_reg_3790[26]_i_5_n_0\
    );
\add_ln66_55_reg_3790_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_55_reg_3790_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_55_reg_3790_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_55_reg_3790_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_55_reg_3790_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_55_reg_3790_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_55_reg_3790_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_55_reg_3790_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_55_reg_3790_reg[7]_i_1_n_7\,
      DI(7) => \add_ln66_55_reg_3790[7]_i_2_n_0\,
      DI(6) => \add_ln66_55_reg_3790[7]_i_3_n_0\,
      DI(5) => \add_ln66_55_reg_3790[7]_i_4_n_0\,
      DI(4) => \add_ln66_55_reg_3790[7]_i_5_n_0\,
      DI(3) => \add_ln66_55_reg_3790[7]_i_6_n_0\,
      DI(2) => \add_ln66_55_reg_3790[7]_i_7_n_0\,
      DI(1) => \add_ln66_55_reg_3790[7]_i_8_n_0\,
      DI(0) => '0',
      O(7 downto 0) => \add_ln66_55_reg_3790[26]_i_5_0\(7 downto 0),
      S(7) => \add_ln66_55_reg_3790[7]_i_9_n_0\,
      S(6) => \add_ln66_55_reg_3790[7]_i_10_n_0\,
      S(5) => \add_ln66_55_reg_3790[7]_i_11_n_0\,
      S(4) => \add_ln66_55_reg_3790[7]_i_12_n_0\,
      S(3) => \add_ln66_55_reg_3790[7]_i_13_n_0\,
      S(2) => \add_ln66_55_reg_3790[7]_i_14_n_0\,
      S(1) => \add_ln66_55_reg_3790[7]_i_15_n_0\,
      S(0) => \add_ln66_55_reg_3790[7]_i_16_n_0\
    );
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => D(16),
      A(28) => D(16),
      A(27) => D(16),
      A(26) => D(16),
      A(25) => D(16),
      A(24) => D(16),
      A(23) => D(16),
      A(22) => D(16),
      A(21) => D(16),
      A(20) => D(16),
      A(19) => D(16),
      A(18) => D(16),
      A(17) => D(16),
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000111010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '0',
      CLK => ap_clk,
      D(26) => A(16),
      D(25) => A(16),
      D(24) => A(16),
      D(23) => A(16),
      D(22) => A(16),
      D(21) => A(16),
      D(20) => A(16),
      D(19) => A(16),
      D(18) => A(16),
      D(17) => A(16),
      D(16 downto 0) => A(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_106,
      PCOUT(46) => m_reg_reg_n_107,
      PCOUT(45) => m_reg_reg_n_108,
      PCOUT(44) => m_reg_reg_n_109,
      PCOUT(43) => m_reg_reg_n_110,
      PCOUT(42) => m_reg_reg_n_111,
      PCOUT(41) => m_reg_reg_n_112,
      PCOUT(40) => m_reg_reg_n_113,
      PCOUT(39) => m_reg_reg_n_114,
      PCOUT(38) => m_reg_reg_n_115,
      PCOUT(37) => m_reg_reg_n_116,
      PCOUT(36) => m_reg_reg_n_117,
      PCOUT(35) => m_reg_reg_n_118,
      PCOUT(34) => m_reg_reg_n_119,
      PCOUT(33) => m_reg_reg_n_120,
      PCOUT(32) => m_reg_reg_n_121,
      PCOUT(31) => m_reg_reg_n_122,
      PCOUT(30) => m_reg_reg_n_123,
      PCOUT(29) => m_reg_reg_n_124,
      PCOUT(28) => m_reg_reg_n_125,
      PCOUT(27) => m_reg_reg_n_126,
      PCOUT(26) => m_reg_reg_n_127,
      PCOUT(25) => m_reg_reg_n_128,
      PCOUT(24) => m_reg_reg_n_129,
      PCOUT(23) => m_reg_reg_n_130,
      PCOUT(22) => m_reg_reg_n_131,
      PCOUT(21) => m_reg_reg_n_132,
      PCOUT(20) => m_reg_reg_n_133,
      PCOUT(19) => m_reg_reg_n_134,
      PCOUT(18) => m_reg_reg_n_135,
      PCOUT(17) => m_reg_reg_n_136,
      PCOUT(16) => m_reg_reg_n_137,
      PCOUT(15) => m_reg_reg_n_138,
      PCOUT(14) => m_reg_reg_n_139,
      PCOUT(13) => m_reg_reg_n_140,
      PCOUT(12) => m_reg_reg_n_141,
      PCOUT(11) => m_reg_reg_n_142,
      PCOUT(10) => m_reg_reg_n_143,
      PCOUT(9) => m_reg_reg_n_144,
      PCOUT(8) => m_reg_reg_n_145,
      PCOUT(7) => m_reg_reg_n_146,
      PCOUT(6) => m_reg_reg_n_147,
      PCOUT(5) => m_reg_reg_n_148,
      PCOUT(4) => m_reg_reg_n_149,
      PCOUT(3) => m_reg_reg_n_150,
      PCOUT(2) => m_reg_reg_n_151,
      PCOUT(1) => m_reg_reg_n_152,
      PCOUT(0) => m_reg_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => tmp7_fu_1262_p2(17),
      A(28) => tmp7_fu_1262_p2(17),
      A(27) => tmp7_fu_1262_p2(17),
      A(26) => tmp7_fu_1262_p2(17),
      A(25) => tmp7_fu_1262_p2(17),
      A(24) => tmp7_fu_1262_p2(17),
      A(23) => tmp7_fu_1262_p2(17),
      A(22) => tmp7_fu_1262_p2(17),
      A(21) => tmp7_fu_1262_p2(17),
      A(20) => tmp7_fu_1262_p2(17),
      A(19) => tmp7_fu_1262_p2(17),
      A(18) => tmp7_fu_1262_p2(17),
      A(17 downto 0) => tmp7_fu_1262_p2(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001000110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => \^p\(0),
      P(23) => p_reg_reg_n_82,
      P(22) => p_reg_reg_n_83,
      P(21) => p_reg_reg_n_84,
      P(20) => p_reg_reg_n_85,
      P(19) => p_reg_reg_n_86,
      P(18) => p_reg_reg_n_87,
      P(17) => p_reg_reg_n_88,
      P(16) => p_reg_reg_n_89,
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_106,
      PCIN(46) => m_reg_reg_n_107,
      PCIN(45) => m_reg_reg_n_108,
      PCIN(44) => m_reg_reg_n_109,
      PCIN(43) => m_reg_reg_n_110,
      PCIN(42) => m_reg_reg_n_111,
      PCIN(41) => m_reg_reg_n_112,
      PCIN(40) => m_reg_reg_n_113,
      PCIN(39) => m_reg_reg_n_114,
      PCIN(38) => m_reg_reg_n_115,
      PCIN(37) => m_reg_reg_n_116,
      PCIN(36) => m_reg_reg_n_117,
      PCIN(35) => m_reg_reg_n_118,
      PCIN(34) => m_reg_reg_n_119,
      PCIN(33) => m_reg_reg_n_120,
      PCIN(32) => m_reg_reg_n_121,
      PCIN(31) => m_reg_reg_n_122,
      PCIN(30) => m_reg_reg_n_123,
      PCIN(29) => m_reg_reg_n_124,
      PCIN(28) => m_reg_reg_n_125,
      PCIN(27) => m_reg_reg_n_126,
      PCIN(26) => m_reg_reg_n_127,
      PCIN(25) => m_reg_reg_n_128,
      PCIN(24) => m_reg_reg_n_129,
      PCIN(23) => m_reg_reg_n_130,
      PCIN(22) => m_reg_reg_n_131,
      PCIN(21) => m_reg_reg_n_132,
      PCIN(20) => m_reg_reg_n_133,
      PCIN(19) => m_reg_reg_n_134,
      PCIN(18) => m_reg_reg_n_135,
      PCIN(17) => m_reg_reg_n_136,
      PCIN(16) => m_reg_reg_n_137,
      PCIN(15) => m_reg_reg_n_138,
      PCIN(14) => m_reg_reg_n_139,
      PCIN(13) => m_reg_reg_n_140,
      PCIN(12) => m_reg_reg_n_141,
      PCIN(11) => m_reg_reg_n_142,
      PCIN(10) => m_reg_reg_n_143,
      PCIN(9) => m_reg_reg_n_144,
      PCIN(8) => m_reg_reg_n_145,
      PCIN(7) => m_reg_reg_n_146,
      PCIN(6) => m_reg_reg_n_147,
      PCIN(5) => m_reg_reg_n_148,
      PCIN(4) => m_reg_reg_n_149,
      PCIN(3) => m_reg_reg_n_150,
      PCIN(2) => m_reg_reg_n_151,
      PCIN(1) => m_reg_reg_n_152,
      PCIN(0) => m_reg_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(10),
      I1 => \p_reg_reg_i_2__0__0_0\(10),
      I2 => tmp5_fu_1246_p2(10),
      O => \p_reg_reg_i_10__2_n_0\
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(9),
      I1 => \p_reg_reg_i_2__0__0_0\(9),
      I2 => tmp5_fu_1246_p2(9),
      O => \p_reg_reg_i_11__1_n_0\
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(8),
      I1 => \p_reg_reg_i_2__0__0_0\(8),
      I2 => tmp5_fu_1246_p2(8),
      O => \p_reg_reg_i_12__2_n_0\
    );
\p_reg_reg_i_13__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(7),
      I1 => \p_reg_reg_i_2__0__0_0\(7),
      I2 => tmp5_fu_1246_p2(7),
      O => \p_reg_reg_i_13__8_n_0\
    );
\p_reg_reg_i_14__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_6__8_n_0\,
      I1 => \p_reg_reg_i_2__0__0_0\(15),
      I2 => \p_reg_reg_i_2__0__0_1\(15),
      I3 => tmp5_fu_1246_p2(15),
      O => \p_reg_reg_i_14__8_n_0\
    );
\p_reg_reg_i_15__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(14),
      I1 => \p_reg_reg_i_2__0__0_0\(14),
      I2 => tmp5_fu_1246_p2(14),
      I3 => \p_reg_reg_i_7__0__0_n_0\,
      O => \p_reg_reg_i_15__8_n_0\
    );
\p_reg_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(13),
      I1 => \p_reg_reg_i_2__0__0_0\(13),
      I2 => tmp5_fu_1246_p2(13),
      I3 => \p_reg_reg_i_8__0_n_0\,
      O => \p_reg_reg_i_16__3_n_0\
    );
\p_reg_reg_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(12),
      I1 => \p_reg_reg_i_2__0__0_0\(12),
      I2 => tmp5_fu_1246_p2(12),
      I3 => \p_reg_reg_i_9__0__0_n_0\,
      O => \p_reg_reg_i_17__6_n_0\
    );
\p_reg_reg_i_18__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(11),
      I1 => \p_reg_reg_i_2__0__0_0\(11),
      I2 => tmp5_fu_1246_p2(11),
      I3 => \p_reg_reg_i_10__2_n_0\,
      O => \p_reg_reg_i_18__0__0_n_0\
    );
\p_reg_reg_i_19__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(10),
      I1 => \p_reg_reg_i_2__0__0_0\(10),
      I2 => tmp5_fu_1246_p2(10),
      I3 => \p_reg_reg_i_11__1_n_0\,
      O => \p_reg_reg_i_19__0__0_n_0\
    );
\p_reg_reg_i_1__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__0__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_p_reg_reg_i_1__0__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \p_reg_reg_i_1__0__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \p_reg_reg_i_4__1_n_7\,
      O(7 downto 2) => \NLW_p_reg_reg_i_1__0__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => tmp7_fu_1262_p2(17 downto 16),
      S(7 downto 1) => B"0000001",
      S(0) => \p_reg_reg_i_5__1_n_0\
    );
\p_reg_reg_i_20__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(9),
      I1 => \p_reg_reg_i_2__0__0_0\(9),
      I2 => tmp5_fu_1246_p2(9),
      I3 => \p_reg_reg_i_12__2_n_0\,
      O => \p_reg_reg_i_20__0__0_n_0\
    );
\p_reg_reg_i_21__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(8),
      I1 => \p_reg_reg_i_2__0__0_0\(8),
      I2 => tmp5_fu_1246_p2(8),
      I3 => \p_reg_reg_i_13__8_n_0\,
      O => \p_reg_reg_i_21__0__0_n_0\
    );
\p_reg_reg_i_22__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(6),
      I1 => \p_reg_reg_i_2__0__0_0\(6),
      I2 => tmp5_fu_1246_p2(6),
      O => \p_reg_reg_i_22__0__0_n_0\
    );
\p_reg_reg_i_23__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(5),
      I1 => \p_reg_reg_i_2__0__0_0\(5),
      I2 => tmp5_fu_1246_p2(5),
      O => \p_reg_reg_i_23__0__0_n_0\
    );
\p_reg_reg_i_24__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(4),
      I1 => \p_reg_reg_i_2__0__0_0\(4),
      I2 => tmp5_fu_1246_p2(4),
      O => \p_reg_reg_i_24__0__0_n_0\
    );
\p_reg_reg_i_25__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(3),
      I1 => \p_reg_reg_i_2__0__0_0\(3),
      I2 => tmp5_fu_1246_p2(3),
      O => \p_reg_reg_i_25__0__0_n_0\
    );
\p_reg_reg_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(2),
      I1 => \p_reg_reg_i_2__0__0_0\(2),
      I2 => tmp5_fu_1246_p2(2),
      O => \p_reg_reg_i_26__3_n_0\
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(1),
      I1 => \p_reg_reg_i_2__0__0_0\(1),
      I2 => tmp5_fu_1246_p2(1),
      O => \p_reg_reg_i_27__1_n_0\
    );
\p_reg_reg_i_28__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_0\(0),
      I1 => \p_reg_reg_i_2__0__0_1\(0),
      O => \p_reg_reg_i_28__3_n_0\
    );
\p_reg_reg_i_29__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_29__0__0_n_0\,
      CO(6) => \p_reg_reg_i_29__0__0_n_1\,
      CO(5) => \p_reg_reg_i_29__0__0_n_2\,
      CO(4) => \p_reg_reg_i_29__0__0_n_3\,
      CO(3) => \p_reg_reg_i_29__0__0_n_4\,
      CO(2) => \p_reg_reg_i_29__0__0_n_5\,
      CO(1) => \p_reg_reg_i_29__0__0_n_6\,
      CO(0) => \p_reg_reg_i_29__0__0_n_7\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => tmp5_fu_1246_p2(7 downto 0),
      S(7) => p_reg_reg_i_39_n_0,
      S(6) => p_reg_reg_i_40_n_0,
      S(5) => p_reg_reg_i_41_n_0,
      S(4) => p_reg_reg_i_42_n_0,
      S(3) => p_reg_reg_i_43_n_0,
      S(2) => p_reg_reg_i_44_n_0,
      S(1) => p_reg_reg_i_45_n_0,
      S(0) => p_reg_reg_i_46_n_0
    );
\p_reg_reg_i_2__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__0__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__0__0_n_0\,
      CO(6) => \p_reg_reg_i_2__0__0_n_1\,
      CO(5) => \p_reg_reg_i_2__0__0_n_2\,
      CO(4) => \p_reg_reg_i_2__0__0_n_3\,
      CO(3) => \p_reg_reg_i_2__0__0_n_4\,
      CO(2) => \p_reg_reg_i_2__0__0_n_5\,
      CO(1) => \p_reg_reg_i_2__0__0_n_6\,
      CO(0) => \p_reg_reg_i_2__0__0_n_7\,
      DI(7) => \p_reg_reg_i_6__8_n_0\,
      DI(6) => \p_reg_reg_i_7__0__0_n_0\,
      DI(5) => \p_reg_reg_i_8__0_n_0\,
      DI(4) => \p_reg_reg_i_9__0__0_n_0\,
      DI(3) => \p_reg_reg_i_10__2_n_0\,
      DI(2) => \p_reg_reg_i_11__1_n_0\,
      DI(1) => \p_reg_reg_i_12__2_n_0\,
      DI(0) => \p_reg_reg_i_13__8_n_0\,
      O(7 downto 0) => tmp7_fu_1262_p2(15 downto 8),
      S(7) => \p_reg_reg_i_14__8_n_0\,
      S(6) => \p_reg_reg_i_15__8_n_0\,
      S(5) => \p_reg_reg_i_16__3_n_0\,
      S(4) => \p_reg_reg_i_17__6_n_0\,
      S(3) => \p_reg_reg_i_18__0__0_n_0\,
      S(2) => \p_reg_reg_i_19__0__0_n_0\,
      S(1) => \p_reg_reg_i_20__0__0_n_0\,
      S(0) => \p_reg_reg_i_21__0__0_n_0\
    );
\p_reg_reg_i_30__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(7),
      I1 => \p_reg_reg_i_2__0__0_0\(7),
      I2 => tmp5_fu_1246_p2(7),
      I3 => \p_reg_reg_i_22__0__0_n_0\,
      O => \p_reg_reg_i_30__0__0_n_0\
    );
\p_reg_reg_i_31__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(6),
      I1 => \p_reg_reg_i_2__0__0_0\(6),
      I2 => tmp5_fu_1246_p2(6),
      I3 => \p_reg_reg_i_23__0__0_n_0\,
      O => \p_reg_reg_i_31__0__0_n_0\
    );
\p_reg_reg_i_32__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(5),
      I1 => \p_reg_reg_i_2__0__0_0\(5),
      I2 => tmp5_fu_1246_p2(5),
      I3 => \p_reg_reg_i_24__0__0_n_0\,
      O => \p_reg_reg_i_32__0__0_n_0\
    );
\p_reg_reg_i_33__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(4),
      I1 => \p_reg_reg_i_2__0__0_0\(4),
      I2 => tmp5_fu_1246_p2(4),
      I3 => \p_reg_reg_i_25__0__0_n_0\,
      O => \p_reg_reg_i_33__0__0_n_0\
    );
\p_reg_reg_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(3),
      I1 => \p_reg_reg_i_2__0__0_0\(3),
      I2 => tmp5_fu_1246_p2(3),
      I3 => \p_reg_reg_i_26__3_n_0\,
      O => \p_reg_reg_i_34__3_n_0\
    );
\p_reg_reg_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(2),
      I1 => \p_reg_reg_i_2__0__0_0\(2),
      I2 => tmp5_fu_1246_p2(2),
      I3 => \p_reg_reg_i_27__1_n_0\,
      O => \p_reg_reg_i_35__2_n_0\
    );
\p_reg_reg_i_36__0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(1),
      I1 => \p_reg_reg_i_2__0__0_0\(1),
      I2 => tmp5_fu_1246_p2(1),
      I3 => \p_reg_reg_i_28__3_n_0\,
      O => \p_reg_reg_i_36__0__0_n_0\
    );
p_reg_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_0\(0),
      I1 => \p_reg_reg_i_2__0__0_1\(0),
      I2 => tmp5_fu_1246_p2(0),
      O => p_reg_reg_i_37_n_0
    );
\p_reg_reg_i_38__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_29__0__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_38__1_n_0\,
      CO(6) => \p_reg_reg_i_38__1_n_1\,
      CO(5) => \p_reg_reg_i_38__1_n_2\,
      CO(4) => \p_reg_reg_i_38__1_n_3\,
      CO(3) => \p_reg_reg_i_38__1_n_4\,
      CO(2) => \p_reg_reg_i_38__1_n_5\,
      CO(1) => \p_reg_reg_i_38__1_n_6\,
      CO(0) => \p_reg_reg_i_38__1_n_7\,
      DI(7) => \p_reg_reg_i_12__2_0\(15),
      DI(6 downto 0) => Q(14 downto 8),
      O(7 downto 0) => tmp5_fu_1246_p2(15 downto 8),
      S(7) => p_reg_reg_i_47_n_0,
      S(6) => p_reg_reg_i_48_n_0,
      S(5) => p_reg_reg_i_49_n_0,
      S(4) => p_reg_reg_i_50_n_0,
      S(3) => p_reg_reg_i_51_n_0,
      S(2) => \p_reg_reg_i_52__0_n_0\,
      S(1) => \p_reg_reg_i_53__0_n_0\,
      S(0) => \p_reg_reg_i_54__0_n_0\
    );
p_reg_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => \p_reg_reg_i_12__2_0\(7),
      O => p_reg_reg_i_39_n_0
    );
\p_reg_reg_i_3__0__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__0__0_n_0\,
      CO(6) => \p_reg_reg_i_3__0__0_n_1\,
      CO(5) => \p_reg_reg_i_3__0__0_n_2\,
      CO(4) => \p_reg_reg_i_3__0__0_n_3\,
      CO(3) => \p_reg_reg_i_3__0__0_n_4\,
      CO(2) => \p_reg_reg_i_3__0__0_n_5\,
      CO(1) => \p_reg_reg_i_3__0__0_n_6\,
      CO(0) => \p_reg_reg_i_3__0__0_n_7\,
      DI(7) => \p_reg_reg_i_22__0__0_n_0\,
      DI(6) => \p_reg_reg_i_23__0__0_n_0\,
      DI(5) => \p_reg_reg_i_24__0__0_n_0\,
      DI(4) => \p_reg_reg_i_25__0__0_n_0\,
      DI(3) => \p_reg_reg_i_26__3_n_0\,
      DI(2) => \p_reg_reg_i_27__1_n_0\,
      DI(1) => \p_reg_reg_i_28__3_n_0\,
      DI(0) => tmp5_fu_1246_p2(0),
      O(7 downto 0) => tmp7_fu_1262_p2(7 downto 0),
      S(7) => \p_reg_reg_i_30__0__0_n_0\,
      S(6) => \p_reg_reg_i_31__0__0_n_0\,
      S(5) => \p_reg_reg_i_32__0__0_n_0\,
      S(4) => \p_reg_reg_i_33__0__0_n_0\,
      S(3) => \p_reg_reg_i_34__3_n_0\,
      S(2) => \p_reg_reg_i_35__2_n_0\,
      S(1) => \p_reg_reg_i_36__0__0_n_0\,
      S(0) => p_reg_reg_i_37_n_0
    );
p_reg_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => \p_reg_reg_i_12__2_0\(6),
      O => p_reg_reg_i_40_n_0
    );
p_reg_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => \p_reg_reg_i_12__2_0\(5),
      O => p_reg_reg_i_41_n_0
    );
p_reg_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => \p_reg_reg_i_12__2_0\(4),
      O => p_reg_reg_i_42_n_0
    );
p_reg_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => \p_reg_reg_i_12__2_0\(3),
      O => p_reg_reg_i_43_n_0
    );
p_reg_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => \p_reg_reg_i_12__2_0\(2),
      O => p_reg_reg_i_44_n_0
    );
p_reg_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \p_reg_reg_i_12__2_0\(1),
      O => p_reg_reg_i_45_n_0
    );
p_reg_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => \p_reg_reg_i_12__2_0\(0),
      O => p_reg_reg_i_46_n_0
    );
p_reg_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(15),
      I1 => \p_reg_reg_i_12__2_0\(15),
      O => p_reg_reg_i_47_n_0
    );
p_reg_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(14),
      I1 => \p_reg_reg_i_12__2_0\(14),
      O => p_reg_reg_i_48_n_0
    );
p_reg_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(13),
      I1 => \p_reg_reg_i_12__2_0\(13),
      O => p_reg_reg_i_49_n_0
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_38__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_p_reg_reg_i_4__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \p_reg_reg_i_4__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_p_reg_reg_i_4__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
p_reg_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(12),
      I1 => \p_reg_reg_i_12__2_0\(12),
      O => p_reg_reg_i_50_n_0
    );
p_reg_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(11),
      I1 => \p_reg_reg_i_12__2_0\(11),
      O => p_reg_reg_i_51_n_0
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(10),
      I1 => \p_reg_reg_i_12__2_0\(10),
      O => \p_reg_reg_i_52__0_n_0\
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(9),
      I1 => \p_reg_reg_i_12__2_0\(9),
      O => \p_reg_reg_i_53__0_n_0\
    );
\p_reg_reg_i_54__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(8),
      I1 => \p_reg_reg_i_12__2_0\(8),
      O => \p_reg_reg_i_54__0_n_0\
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"718E"
    )
        port map (
      I0 => tmp5_fu_1246_p2(15),
      I1 => \p_reg_reg_i_2__0__0_1\(15),
      I2 => \p_reg_reg_i_2__0__0_0\(15),
      I3 => \p_reg_reg_i_4__1_n_7\,
      O => \p_reg_reg_i_5__1_n_0\
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(14),
      I1 => \p_reg_reg_i_2__0__0_0\(14),
      I2 => tmp5_fu_1246_p2(14),
      O => \p_reg_reg_i_6__8_n_0\
    );
\p_reg_reg_i_7__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(13),
      I1 => \p_reg_reg_i_2__0__0_0\(13),
      I2 => tmp5_fu_1246_p2(13),
      O => \p_reg_reg_i_7__0__0_n_0\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(12),
      I1 => \p_reg_reg_i_2__0__0_0\(12),
      I2 => tmp5_fu_1246_p2(12),
      O => \p_reg_reg_i_8__0_n_0\
    );
\p_reg_reg_i_9__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \p_reg_reg_i_2__0__0_1\(11),
      I1 => \p_reg_reg_i_2__0__0_0\(11),
      I2 => tmp5_fu_1246_p2(11),
      O => \p_reg_reg_i_9__0__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_shl183_fu_2538_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 is
  signal \p_reg_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_45__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_46__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_47__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_48__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_49__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_51__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_52_n_0 : STD_LOGIC;
  signal p_reg_reg_i_53_n_0 : STD_LOGIC;
  signal p_reg_reg_i_54_n_0 : STD_LOGIC;
  signal p_reg_reg_i_55_n_0 : STD_LOGIC;
  signal p_reg_reg_i_56_n_0 : STD_LOGIC;
  signal p_reg_reg_i_57_n_0 : STD_LOGIC;
  signal p_reg_reg_i_58_n_0 : STD_LOGIC;
  signal p_reg_reg_i_59_n_0 : STD_LOGIC;
  signal p_reg_reg_i_60_n_0 : STD_LOGIC;
  signal p_reg_reg_i_61_n_0 : STD_LOGIC;
  signal p_reg_reg_i_62_n_0 : STD_LOGIC;
  signal p_reg_reg_i_63_n_0 : STD_LOGIC;
  signal p_reg_reg_i_64_n_0 : STD_LOGIC;
  signal p_reg_reg_i_65_n_0 : STD_LOGIC;
  signal p_reg_reg_i_66_n_0 : STD_LOGIC;
  signal p_reg_reg_i_67_n_0 : STD_LOGIC;
  signal p_reg_reg_i_68_n_0 : STD_LOGIC;
  signal p_reg_reg_i_69_n_0 : STD_LOGIC;
  signal p_reg_reg_i_70_n_0 : STD_LOGIC;
  signal p_reg_reg_i_71_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_7__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_8__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_9__1__0_n_9\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_7__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_7__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => D(16),
      A(28) => D(16),
      A(27) => D(16),
      A(26) => D(16),
      A(25) => D(16),
      A(24) => D(16),
      A(23) => D(16),
      A(22) => D(16),
      A(21) => D(16),
      A(20) => D(16),
      A(19) => D(16),
      A(18) => D(16),
      A(17) => D(16),
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111110110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \p_reg_reg_i_7__1_n_14\,
      C(46) => \p_reg_reg_i_7__1_n_14\,
      C(45) => \p_reg_reg_i_7__1_n_14\,
      C(44) => \p_reg_reg_i_7__1_n_14\,
      C(43) => \p_reg_reg_i_7__1_n_14\,
      C(42) => \p_reg_reg_i_7__1_n_14\,
      C(41) => \p_reg_reg_i_7__1_n_14\,
      C(40) => \p_reg_reg_i_7__1_n_14\,
      C(39) => \p_reg_reg_i_7__1_n_14\,
      C(38) => \p_reg_reg_i_7__1_n_14\,
      C(37) => \p_reg_reg_i_7__1_n_14\,
      C(36) => \p_reg_reg_i_7__1_n_14\,
      C(35) => \p_reg_reg_i_7__1_n_14\,
      C(34) => \p_reg_reg_i_7__1_n_14\,
      C(33) => \p_reg_reg_i_7__1_n_14\,
      C(32) => \p_reg_reg_i_7__1_n_14\,
      C(31) => \p_reg_reg_i_7__1_n_14\,
      C(30) => \p_reg_reg_i_7__1_n_14\,
      C(29) => \p_reg_reg_i_7__1_n_14\,
      C(28) => \p_reg_reg_i_7__1_n_14\,
      C(27) => \p_reg_reg_i_7__1_n_14\,
      C(26) => \p_reg_reg_i_7__1_n_14\,
      C(25) => \p_reg_reg_i_7__1_n_14\,
      C(24) => \p_reg_reg_i_7__1_n_14\,
      C(23) => \p_reg_reg_i_7__1_n_14\,
      C(22) => \p_reg_reg_i_7__1_n_15\,
      C(21) => \p_reg_reg_i_8__1_n_8\,
      C(20) => \p_reg_reg_i_8__1_n_9\,
      C(19) => \p_reg_reg_i_8__1_n_10\,
      C(18) => \p_reg_reg_i_8__1_n_11\,
      C(17) => \p_reg_reg_i_8__1_n_12\,
      C(16) => \p_reg_reg_i_8__1_n_13\,
      C(15) => \p_reg_reg_i_8__1_n_14\,
      C(14) => \p_reg_reg_i_8__1_n_15\,
      C(13) => \p_reg_reg_i_9__1__0_n_8\,
      C(12) => \p_reg_reg_i_9__1__0_n_9\,
      C(11) => \p_reg_reg_i_9__1__0_n_10\,
      C(10) => \p_reg_reg_i_9__1__0_n_11\,
      C(9) => \p_reg_reg_i_9__1__0_n_12\,
      C(8) => \p_reg_reg_i_9__1__0_n_13\,
      C(7) => \p_reg_reg_i_9__1__0_n_14\,
      C(6) => \p_reg_reg_i_9__1__0_n_15\,
      C(5 downto 1) => p_shl183_fu_2538_p1(4 downto 0),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => A(16),
      D(25) => A(16),
      D(24) => A(16),
      D(23) => A(16),
      D(22) => A(16),
      D(21) => A(16),
      D(20) => A(16),
      D(19) => A(16),
      D(18) => A(16),
      D(17) => A(16),
      D(16 downto 0) => A(16 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(15),
      I1 => p_shl183_fu_2538_p1(16),
      O => \p_reg_reg_i_44__0_n_0\
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(16),
      I1 => p_shl183_fu_2538_p1(11),
      O => \p_reg_reg_i_45__0_n_0\
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(14),
      I1 => p_shl183_fu_2538_p1(9),
      O => \p_reg_reg_i_46__0_n_0\
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(13),
      I1 => p_shl183_fu_2538_p1(8),
      O => \p_reg_reg_i_47__0_n_0\
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(12),
      I1 => p_shl183_fu_2538_p1(7),
      O => \p_reg_reg_i_48__0_n_0\
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(14),
      I1 => p_shl183_fu_2538_p1(15),
      O => \p_reg_reg_i_49__0_n_0\
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(13),
      I1 => p_shl183_fu_2538_p1(14),
      O => \p_reg_reg_i_50__0_n_0\
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(12),
      I1 => p_shl183_fu_2538_p1(13),
      O => \p_reg_reg_i_51__0_n_0\
    );
p_reg_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(16),
      I1 => p_shl183_fu_2538_p1(11),
      I2 => p_shl183_fu_2538_p1(12),
      O => p_reg_reg_i_52_n_0
    );
p_reg_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(11),
      I1 => p_shl183_fu_2538_p1(16),
      I2 => p_shl183_fu_2538_p1(10),
      I3 => p_shl183_fu_2538_p1(15),
      O => p_reg_reg_i_53_n_0
    );
p_reg_reg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(9),
      I1 => p_shl183_fu_2538_p1(14),
      I2 => p_shl183_fu_2538_p1(10),
      I3 => p_shl183_fu_2538_p1(15),
      O => p_reg_reg_i_54_n_0
    );
p_reg_reg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(8),
      I1 => p_shl183_fu_2538_p1(13),
      I2 => p_shl183_fu_2538_p1(9),
      I3 => p_shl183_fu_2538_p1(14),
      O => p_reg_reg_i_55_n_0
    );
p_reg_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(7),
      I1 => p_shl183_fu_2538_p1(12),
      I2 => p_shl183_fu_2538_p1(8),
      I3 => p_shl183_fu_2538_p1(13),
      O => p_reg_reg_i_56_n_0
    );
p_reg_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(11),
      I1 => p_shl183_fu_2538_p1(6),
      O => p_reg_reg_i_57_n_0
    );
p_reg_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(10),
      I1 => p_shl183_fu_2538_p1(5),
      O => p_reg_reg_i_58_n_0
    );
p_reg_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(9),
      I1 => p_shl183_fu_2538_p1(4),
      O => p_reg_reg_i_59_n_0
    );
p_reg_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(8),
      I1 => p_shl183_fu_2538_p1(3),
      O => p_reg_reg_i_60_n_0
    );
p_reg_reg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(7),
      I1 => p_shl183_fu_2538_p1(2),
      O => p_reg_reg_i_61_n_0
    );
p_reg_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(6),
      I1 => p_shl183_fu_2538_p1(1),
      O => p_reg_reg_i_62_n_0
    );
p_reg_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(5),
      I1 => p_shl183_fu_2538_p1(0),
      O => p_reg_reg_i_63_n_0
    );
p_reg_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(6),
      I1 => p_shl183_fu_2538_p1(11),
      I2 => p_shl183_fu_2538_p1(7),
      I3 => p_shl183_fu_2538_p1(12),
      O => p_reg_reg_i_64_n_0
    );
p_reg_reg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(5),
      I1 => p_shl183_fu_2538_p1(10),
      I2 => p_shl183_fu_2538_p1(6),
      I3 => p_shl183_fu_2538_p1(11),
      O => p_reg_reg_i_65_n_0
    );
p_reg_reg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(4),
      I1 => p_shl183_fu_2538_p1(9),
      I2 => p_shl183_fu_2538_p1(5),
      I3 => p_shl183_fu_2538_p1(10),
      O => p_reg_reg_i_66_n_0
    );
p_reg_reg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(3),
      I1 => p_shl183_fu_2538_p1(8),
      I2 => p_shl183_fu_2538_p1(4),
      I3 => p_shl183_fu_2538_p1(9),
      O => p_reg_reg_i_67_n_0
    );
p_reg_reg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(2),
      I1 => p_shl183_fu_2538_p1(7),
      I2 => p_shl183_fu_2538_p1(3),
      I3 => p_shl183_fu_2538_p1(8),
      O => p_reg_reg_i_68_n_0
    );
p_reg_reg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(1),
      I1 => p_shl183_fu_2538_p1(6),
      I2 => p_shl183_fu_2538_p1(2),
      I3 => p_shl183_fu_2538_p1(7),
      O => p_reg_reg_i_69_n_0
    );
p_reg_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(0),
      I1 => p_shl183_fu_2538_p1(5),
      I2 => p_shl183_fu_2538_p1(1),
      I3 => p_shl183_fu_2538_p1(6),
      O => p_reg_reg_i_70_n_0
    );
p_reg_reg_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl183_fu_2538_p1(5),
      I1 => p_shl183_fu_2538_p1(0),
      O => p_reg_reg_i_71_n_0
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_8__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_p_reg_reg_i_7__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \p_reg_reg_i_7__1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => p_shl183_fu_2538_p1(16),
      O(7 downto 2) => \NLW_p_reg_reg_i_7__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \p_reg_reg_i_7__1_n_14\,
      O(0) => \p_reg_reg_i_7__1_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \p_reg_reg_i_44__0_n_0\
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_9__1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_8__1_n_0\,
      CO(6) => \p_reg_reg_i_8__1_n_1\,
      CO(5) => \p_reg_reg_i_8__1_n_2\,
      CO(4) => \p_reg_reg_i_8__1_n_3\,
      CO(3) => \p_reg_reg_i_8__1_n_4\,
      CO(2) => \p_reg_reg_i_8__1_n_5\,
      CO(1) => \p_reg_reg_i_8__1_n_6\,
      CO(0) => \p_reg_reg_i_8__1_n_7\,
      DI(7 downto 4) => p_shl183_fu_2538_p1(15 downto 12),
      DI(3) => \p_reg_reg_i_45__0_n_0\,
      DI(2) => \p_reg_reg_i_46__0_n_0\,
      DI(1) => \p_reg_reg_i_47__0_n_0\,
      DI(0) => \p_reg_reg_i_48__0_n_0\,
      O(7) => \p_reg_reg_i_8__1_n_8\,
      O(6) => \p_reg_reg_i_8__1_n_9\,
      O(5) => \p_reg_reg_i_8__1_n_10\,
      O(4) => \p_reg_reg_i_8__1_n_11\,
      O(3) => \p_reg_reg_i_8__1_n_12\,
      O(2) => \p_reg_reg_i_8__1_n_13\,
      O(1) => \p_reg_reg_i_8__1_n_14\,
      O(0) => \p_reg_reg_i_8__1_n_15\,
      S(7) => \p_reg_reg_i_49__0_n_0\,
      S(6) => \p_reg_reg_i_50__0_n_0\,
      S(5) => \p_reg_reg_i_51__0_n_0\,
      S(4) => p_reg_reg_i_52_n_0,
      S(3) => p_reg_reg_i_53_n_0,
      S(2) => p_reg_reg_i_54_n_0,
      S(1) => p_reg_reg_i_55_n_0,
      S(0) => p_reg_reg_i_56_n_0
    );
\p_reg_reg_i_9__1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_9__1__0_n_0\,
      CO(6) => \p_reg_reg_i_9__1__0_n_1\,
      CO(5) => \p_reg_reg_i_9__1__0_n_2\,
      CO(4) => \p_reg_reg_i_9__1__0_n_3\,
      CO(3) => \p_reg_reg_i_9__1__0_n_4\,
      CO(2) => \p_reg_reg_i_9__1__0_n_5\,
      CO(1) => \p_reg_reg_i_9__1__0_n_6\,
      CO(0) => \p_reg_reg_i_9__1__0_n_7\,
      DI(7) => p_reg_reg_i_57_n_0,
      DI(6) => p_reg_reg_i_58_n_0,
      DI(5) => p_reg_reg_i_59_n_0,
      DI(4) => p_reg_reg_i_60_n_0,
      DI(3) => p_reg_reg_i_61_n_0,
      DI(2) => p_reg_reg_i_62_n_0,
      DI(1) => p_reg_reg_i_63_n_0,
      DI(0) => '0',
      O(7) => \p_reg_reg_i_9__1__0_n_8\,
      O(6) => \p_reg_reg_i_9__1__0_n_9\,
      O(5) => \p_reg_reg_i_9__1__0_n_10\,
      O(4) => \p_reg_reg_i_9__1__0_n_11\,
      O(3) => \p_reg_reg_i_9__1__0_n_12\,
      O(2) => \p_reg_reg_i_9__1__0_n_13\,
      O(1) => \p_reg_reg_i_9__1__0_n_14\,
      O(0) => \p_reg_reg_i_9__1__0_n_15\,
      S(7) => p_reg_reg_i_64_n_0,
      S(6) => p_reg_reg_i_65_n_0,
      S(5) => p_reg_reg_i_66_n_0,
      S(4) => p_reg_reg_i_67_n_0,
      S(3) => p_reg_reg_i_68_n_0,
      S(2) => p_reg_reg_i_69_n_0,
      S(1) => p_reg_reg_i_70_n_0,
      S(0) => p_reg_reg_i_71_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 is
  signal m_reg_reg_n_106 : STD_LOGIC;
  signal m_reg_reg_n_107 : STD_LOGIC;
  signal m_reg_reg_n_108 : STD_LOGIC;
  signal m_reg_reg_n_109 : STD_LOGIC;
  signal m_reg_reg_n_110 : STD_LOGIC;
  signal m_reg_reg_n_111 : STD_LOGIC;
  signal m_reg_reg_n_112 : STD_LOGIC;
  signal m_reg_reg_n_113 : STD_LOGIC;
  signal m_reg_reg_n_114 : STD_LOGIC;
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(14),
      A(28) => Q(14),
      A(27) => Q(14),
      A(26) => Q(14),
      A(25) => Q(14),
      A(24) => Q(14),
      A(23) => Q(14),
      A(22) => Q(14),
      A(21) => Q(14),
      A(20) => Q(14),
      A(19) => Q(14),
      A(18) => Q(14),
      A(17) => Q(14),
      A(16) => Q(14),
      A(15 downto 1) => Q(14 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000101100000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => CEA1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => CEA1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEA1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_106,
      PCOUT(46) => m_reg_reg_n_107,
      PCOUT(45) => m_reg_reg_n_108,
      PCOUT(44) => m_reg_reg_n_109,
      PCOUT(43) => m_reg_reg_n_110,
      PCOUT(42) => m_reg_reg_n_111,
      PCOUT(41) => m_reg_reg_n_112,
      PCOUT(40) => m_reg_reg_n_113,
      PCOUT(39) => m_reg_reg_n_114,
      PCOUT(38) => m_reg_reg_n_115,
      PCOUT(37) => m_reg_reg_n_116,
      PCOUT(36) => m_reg_reg_n_117,
      PCOUT(35) => m_reg_reg_n_118,
      PCOUT(34) => m_reg_reg_n_119,
      PCOUT(33) => m_reg_reg_n_120,
      PCOUT(32) => m_reg_reg_n_121,
      PCOUT(31) => m_reg_reg_n_122,
      PCOUT(30) => m_reg_reg_n_123,
      PCOUT(29) => m_reg_reg_n_124,
      PCOUT(28) => m_reg_reg_n_125,
      PCOUT(27) => m_reg_reg_n_126,
      PCOUT(26) => m_reg_reg_n_127,
      PCOUT(25) => m_reg_reg_n_128,
      PCOUT(24) => m_reg_reg_n_129,
      PCOUT(23) => m_reg_reg_n_130,
      PCOUT(22) => m_reg_reg_n_131,
      PCOUT(21) => m_reg_reg_n_132,
      PCOUT(20) => m_reg_reg_n_133,
      PCOUT(19) => m_reg_reg_n_134,
      PCOUT(18) => m_reg_reg_n_135,
      PCOUT(17) => m_reg_reg_n_136,
      PCOUT(16) => m_reg_reg_n_137,
      PCOUT(15) => m_reg_reg_n_138,
      PCOUT(14) => m_reg_reg_n_139,
      PCOUT(13) => m_reg_reg_n_140,
      PCOUT(12) => m_reg_reg_n_141,
      PCOUT(11) => m_reg_reg_n_142,
      PCOUT(10) => m_reg_reg_n_143,
      PCOUT(9) => m_reg_reg_n_144,
      PCOUT(8) => m_reg_reg_n_145,
      PCOUT(7) => m_reg_reg_n_146,
      PCOUT(6) => m_reg_reg_n_147,
      PCOUT(5) => m_reg_reg_n_148,
      PCOUT(4) => m_reg_reg_n_149,
      PCOUT(3) => m_reg_reg_n_150,
      PCOUT(2) => m_reg_reg_n_151,
      PCOUT(1) => m_reg_reg_n_152,
      PCOUT(0) => m_reg_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(14),
      A(28) => DSP_ALU_INST(14),
      A(27) => DSP_ALU_INST(14),
      A(26) => DSP_ALU_INST(14),
      A(25) => DSP_ALU_INST(14),
      A(24) => DSP_ALU_INST(14),
      A(23) => DSP_ALU_INST(14),
      A(22) => DSP_ALU_INST(14),
      A(21) => DSP_ALU_INST(14),
      A(20) => DSP_ALU_INST(14),
      A(19) => DSP_ALU_INST(14),
      A(18) => DSP_ALU_INST(14),
      A(17) => DSP_ALU_INST(14),
      A(16) => DSP_ALU_INST(14),
      A(15 downto 1) => DSP_ALU_INST(14 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111100110011011",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => CEA1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA1,
      CEB2 => CEA1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => CEA1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_106,
      PCIN(46) => m_reg_reg_n_107,
      PCIN(45) => m_reg_reg_n_108,
      PCIN(44) => m_reg_reg_n_109,
      PCIN(43) => m_reg_reg_n_110,
      PCIN(42) => m_reg_reg_n_111,
      PCIN(41) => m_reg_reg_n_112,
      PCIN(40) => m_reg_reg_n_113,
      PCIN(39) => m_reg_reg_n_114,
      PCIN(38) => m_reg_reg_n_115,
      PCIN(37) => m_reg_reg_n_116,
      PCIN(36) => m_reg_reg_n_117,
      PCIN(35) => m_reg_reg_n_118,
      PCIN(34) => m_reg_reg_n_119,
      PCIN(33) => m_reg_reg_n_120,
      PCIN(32) => m_reg_reg_n_121,
      PCIN(31) => m_reg_reg_n_122,
      PCIN(30) => m_reg_reg_n_123,
      PCIN(29) => m_reg_reg_n_124,
      PCIN(28) => m_reg_reg_n_125,
      PCIN(27) => m_reg_reg_n_126,
      PCIN(26) => m_reg_reg_n_127,
      PCIN(25) => m_reg_reg_n_128,
      PCIN(24) => m_reg_reg_n_129,
      PCIN(23) => m_reg_reg_n_130,
      PCIN(22) => m_reg_reg_n_131,
      PCIN(21) => m_reg_reg_n_132,
      PCIN(20) => m_reg_reg_n_133,
      PCIN(19) => m_reg_reg_n_134,
      PCIN(18) => m_reg_reg_n_135,
      PCIN(17) => m_reg_reg_n_136,
      PCIN(16) => m_reg_reg_n_137,
      PCIN(15) => m_reg_reg_n_138,
      PCIN(14) => m_reg_reg_n_139,
      PCIN(13) => m_reg_reg_n_140,
      PCIN(12) => m_reg_reg_n_141,
      PCIN(11) => m_reg_reg_n_142,
      PCIN(10) => m_reg_reg_n_143,
      PCIN(9) => m_reg_reg_n_144,
      PCIN(8) => m_reg_reg_n_145,
      PCIN(7) => m_reg_reg_n_146,
      PCIN(6) => m_reg_reg_n_147,
      PCIN(5) => m_reg_reg_n_148,
      PCIN(4) => m_reg_reg_n_149,
      PCIN(3) => m_reg_reg_n_150,
      PCIN(2) => m_reg_reg_n_151,
      PCIN(1) => m_reg_reg_n_152,
      PCIN(0) => m_reg_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[47]_i_2_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \FIR_coe_0_2_val_int_reg_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17 : entity is "FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17 is
  signal \^b\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[47]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_8_n_0\ : STD_LOGIC;
  signal m_reg_reg_n_106 : STD_LOGIC;
  signal m_reg_reg_n_107 : STD_LOGIC;
  signal m_reg_reg_n_108 : STD_LOGIC;
  signal m_reg_reg_n_109 : STD_LOGIC;
  signal m_reg_reg_n_110 : STD_LOGIC;
  signal m_reg_reg_n_111 : STD_LOGIC;
  signal m_reg_reg_n_112 : STD_LOGIC;
  signal m_reg_reg_n_113 : STD_LOGIC;
  signal m_reg_reg_n_114 : STD_LOGIC;
  signal m_reg_reg_n_115 : STD_LOGIC;
  signal m_reg_reg_n_116 : STD_LOGIC;
  signal m_reg_reg_n_117 : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_reg_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of m_reg_reg_i_2 : label is "soft_lutpair0";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  B(1 downto 0) <= \^b\(1 downto 0);
\ap_CS_fsm[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[47]_i_7_n_0\,
      I1 => \ap_CS_fsm[47]_i_2_0\(6),
      I2 => \ap_CS_fsm[47]_i_2_0\(5),
      I3 => \ap_CS_fsm[47]_i_2_0\(8),
      I4 => \ap_CS_fsm[47]_i_2_0\(7),
      I5 => \ap_CS_fsm[47]_i_8_n_0\,
      O => \ap_CS_fsm_reg[42]\
    );
\ap_CS_fsm[47]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[47]_i_2_0\(10),
      I1 => \ap_CS_fsm[47]_i_2_0\(9),
      I2 => \ap_CS_fsm[47]_i_2_0\(12),
      I3 => \ap_CS_fsm[47]_i_2_0\(11),
      O => \ap_CS_fsm[47]_i_7_n_0\
    );
\ap_CS_fsm[47]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[47]_i_2_0\(2),
      I1 => \ap_CS_fsm[47]_i_2_0\(1),
      I2 => \ap_CS_fsm[47]_i_2_0\(4),
      I3 => \ap_CS_fsm[47]_i_2_0\(3),
      O => \ap_CS_fsm[47]_i_8_n_0\
    );
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(1),
      B(16) => \^b\(1),
      B(15) => \^b\(1),
      B(14) => \^b\(1),
      B(13) => \^b\(1),
      B(12) => \^b\(1),
      B(11 downto 10) => B"10",
      B(9) => \^b\(0),
      B(8) => '1',
      B(7) => \^b\(1),
      B(6 downto 5) => B"00",
      B(4) => \^b\(1),
      B(3) => \^b\(1),
      B(2) => '0',
      B(1) => \^b\(1),
      B(0) => \^b\(1),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => DSP_ALU_INST(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => DSP_ALU_INST(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_106,
      PCOUT(46) => m_reg_reg_n_107,
      PCOUT(45) => m_reg_reg_n_108,
      PCOUT(44) => m_reg_reg_n_109,
      PCOUT(43) => m_reg_reg_n_110,
      PCOUT(42) => m_reg_reg_n_111,
      PCOUT(41) => m_reg_reg_n_112,
      PCOUT(40) => m_reg_reg_n_113,
      PCOUT(39) => m_reg_reg_n_114,
      PCOUT(38) => m_reg_reg_n_115,
      PCOUT(37) => m_reg_reg_n_116,
      PCOUT(36) => m_reg_reg_n_117,
      PCOUT(35) => m_reg_reg_n_118,
      PCOUT(34) => m_reg_reg_n_119,
      PCOUT(33) => m_reg_reg_n_120,
      PCOUT(32) => m_reg_reg_n_121,
      PCOUT(31) => m_reg_reg_n_122,
      PCOUT(30) => m_reg_reg_n_123,
      PCOUT(29) => m_reg_reg_n_124,
      PCOUT(28) => m_reg_reg_n_125,
      PCOUT(27) => m_reg_reg_n_126,
      PCOUT(26) => m_reg_reg_n_127,
      PCOUT(25) => m_reg_reg_n_128,
      PCOUT(24) => m_reg_reg_n_129,
      PCOUT(23) => m_reg_reg_n_130,
      PCOUT(22) => m_reg_reg_n_131,
      PCOUT(21) => m_reg_reg_n_132,
      PCOUT(20) => m_reg_reg_n_133,
      PCOUT(19) => m_reg_reg_n_134,
      PCOUT(18) => m_reg_reg_n_135,
      PCOUT(17) => m_reg_reg_n_136,
      PCOUT(16) => m_reg_reg_n_137,
      PCOUT(15) => m_reg_reg_n_138,
      PCOUT(14) => m_reg_reg_n_139,
      PCOUT(13) => m_reg_reg_n_140,
      PCOUT(12) => m_reg_reg_n_141,
      PCOUT(11) => m_reg_reg_n_142,
      PCOUT(10) => m_reg_reg_n_143,
      PCOUT(9) => m_reg_reg_n_144,
      PCOUT(8) => m_reg_reg_n_145,
      PCOUT(7) => m_reg_reg_n_146,
      PCOUT(6) => m_reg_reg_n_147,
      PCOUT(5) => m_reg_reg_n_148,
      PCOUT(4) => m_reg_reg_n_149,
      PCOUT(3) => m_reg_reg_n_150,
      PCOUT(2) => m_reg_reg_n_151,
      PCOUT(1) => m_reg_reg_n_152,
      PCOUT(0) => m_reg_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
m_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]\,
      I1 => \ap_CS_fsm[47]_i_2_0\(0),
      O => \^b\(1)
    );
m_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[47]_i_2_0\(0),
      I1 => \FIR_coe_0_2_val_int_reg_reg[12]\,
      O => \^b\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(15),
      A(28) => DSP_ALU_INST_0(15),
      A(27) => DSP_ALU_INST_0(15),
      A(26) => DSP_ALU_INST_0(15),
      A(25) => DSP_ALU_INST_0(15),
      A(24) => DSP_ALU_INST_0(15),
      A(23) => DSP_ALU_INST_0(15),
      A(22) => DSP_ALU_INST_0(15),
      A(21) => DSP_ALU_INST_0(15),
      A(20) => DSP_ALU_INST_0(15),
      A(19) => DSP_ALU_INST_0(15),
      A(18) => DSP_ALU_INST_0(15),
      A(17) => DSP_ALU_INST_0(15),
      A(16) => DSP_ALU_INST_0(15),
      A(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(1),
      B(16) => Q(1),
      B(15) => Q(1),
      B(14) => Q(1),
      B(13) => Q(1),
      B(12) => Q(1),
      B(11 downto 10) => B"10",
      B(9) => Q(0),
      B(8) => '1',
      B(7) => Q(1),
      B(6 downto 5) => B"00",
      B(4) => Q(1),
      B(3) => Q(1),
      B(2) => '0',
      B(1) => Q(1),
      B(0) => Q(1),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => DSP_ALU_INST(0),
      CEB2 => DSP_ALU_INST(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => DSP_ALU_INST(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 29),
      P(28 downto 0) => P(28 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_106,
      PCIN(46) => m_reg_reg_n_107,
      PCIN(45) => m_reg_reg_n_108,
      PCIN(44) => m_reg_reg_n_109,
      PCIN(43) => m_reg_reg_n_110,
      PCIN(42) => m_reg_reg_n_111,
      PCIN(41) => m_reg_reg_n_112,
      PCIN(40) => m_reg_reg_n_113,
      PCIN(39) => m_reg_reg_n_114,
      PCIN(38) => m_reg_reg_n_115,
      PCIN(37) => m_reg_reg_n_116,
      PCIN(36) => m_reg_reg_n_117,
      PCIN(35) => m_reg_reg_n_118,
      PCIN(34) => m_reg_reg_n_119,
      PCIN(33) => m_reg_reg_n_120,
      PCIN(32) => m_reg_reg_n_121,
      PCIN(31) => m_reg_reg_n_122,
      PCIN(30) => m_reg_reg_n_123,
      PCIN(29) => m_reg_reg_n_124,
      PCIN(28) => m_reg_reg_n_125,
      PCIN(27) => m_reg_reg_n_126,
      PCIN(26) => m_reg_reg_n_127,
      PCIN(25) => m_reg_reg_n_128,
      PCIN(24) => m_reg_reg_n_129,
      PCIN(23) => m_reg_reg_n_130,
      PCIN(22) => m_reg_reg_n_131,
      PCIN(21) => m_reg_reg_n_132,
      PCIN(20) => m_reg_reg_n_133,
      PCIN(19) => m_reg_reg_n_134,
      PCIN(18) => m_reg_reg_n_135,
      PCIN(17) => m_reg_reg_n_136,
      PCIN(16) => m_reg_reg_n_137,
      PCIN(15) => m_reg_reg_n_138,
      PCIN(14) => m_reg_reg_n_139,
      PCIN(13) => m_reg_reg_n_140,
      PCIN(12) => m_reg_reg_n_141,
      PCIN(11) => m_reg_reg_n_142,
      PCIN(10) => m_reg_reg_n_143,
      PCIN(9) => m_reg_reg_n_144,
      PCIN(8) => m_reg_reg_n_145,
      PCIN(7) => m_reg_reg_n_146,
      PCIN(6) => m_reg_reg_n_147,
      PCIN(5) => m_reg_reg_n_148,
      PCIN(4) => m_reg_reg_n_149,
      PCIN(3) => m_reg_reg_n_150,
      PCIN(2) => m_reg_reg_n_151,
      PCIN(1) => m_reg_reg_n_152,
      PCIN(0) => m_reg_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[1]_0\ : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[4]\ : in STD_LOGIC;
    \data_p2_reg[5]\ : in STD_LOGIC;
    \data_p2_reg[6]\ : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[8]\ : in STD_LOGIC;
    \data_p2_reg[9]\ : in STD_LOGIC;
    \data_p2_reg[10]\ : in STD_LOGIC;
    \data_p2_reg[11]\ : in STD_LOGIC;
    \data_p2_reg[12]\ : in STD_LOGIC;
    \data_p2_reg[13]\ : in STD_LOGIC;
    \data_p2_reg[14]\ : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_74 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
\data_p2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(9),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[10]\,
      O => ap_ce_reg_reg(9)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(10),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[11]\,
      O => ap_ce_reg_reg(10)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(11),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[12]\,
      O => ap_ce_reg_reg(11)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(12),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[13]\,
      O => ap_ce_reg_reg(12)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(13),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[14]\,
      O => ap_ce_reg_reg(13)
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(14),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[15]\,
      O => ap_ce_reg_reg(14)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(0),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg(0)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(1),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[2]\,
      O => ap_ce_reg_reg(1)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(2),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[3]\,
      O => ap_ce_reg_reg(2)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(3),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[4]\,
      O => ap_ce_reg_reg(3)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(4),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[5]\,
      O => ap_ce_reg_reg(4)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(5),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[6]\,
      O => ap_ce_reg_reg(5)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(6),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[7]\,
      O => ap_ce_reg_reg(6)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(7),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[8]\,
      O => ap_ce_reg_reg(7)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^d\(8),
      I1 => E(0),
      I2 => \data_p2_reg[1]\(0),
      I3 => \data_p2_reg[9]\,
      O => ap_ce_reg_reg(8)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(14),
      A(28) => Q(14),
      A(27) => Q(14),
      A(26) => Q(14),
      A(25) => Q(14),
      A(24) => Q(14),
      A(23) => Q(14),
      A(22) => Q(14),
      A(21) => Q(14),
      A(20) => Q(14),
      A(19) => Q(14),
      A(18) => Q(14),
      A(17) => Q(14),
      A(16) => Q(14),
      A(15 downto 1) => Q(14 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111011011101110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(28),
      C(46) => P(28),
      C(45) => P(28),
      C(44) => P(28),
      C(43) => P(28),
      C(42) => P(28),
      C(41) => P(28),
      C(40) => P(28),
      C(39) => P(28),
      C(38) => P(28),
      C(37) => P(28),
      C(36) => P(28),
      C(35) => P(28),
      C(34) => P(28),
      C(33) => P(28),
      C(32) => P(28),
      C(31) => P(28),
      C(30) => P(28),
      C(29 downto 1) => P(28 downto 0),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31) => p_reg_reg_n_74,
      P(30 downto 16) => \^d\(14 downto 0),
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    ap_ce_reg_reg_6 : out STD_LOGIC;
    ap_ce_reg_reg_7 : out STD_LOGIC;
    ap_ce_reg_reg_8 : out STD_LOGIC;
    ap_ce_reg_reg_9 : out STD_LOGIC;
    ap_ce_reg_reg_10 : out STD_LOGIC;
    ap_ce_reg_reg_11 : out STD_LOGIC;
    ap_ce_reg_reg_12 : out STD_LOGIC;
    ap_ce_reg_reg_13 : out STD_LOGIC;
    ap_ce_reg_reg_14 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \y1_phase1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[1]_0\ : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16 : entity is "FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16 is
  signal \FIR_delays_write_int_reg[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_FIR_delays_write_int_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_FIR_delays_write_int_reg_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y1_phase1[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \y1_phase1[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y1_phase1[11]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \y1_phase1[12]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y1_phase1[13]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \y1_phase1[14]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \y1_phase1[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \y1_phase1[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \y1_phase1[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \y1_phase1[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \y1_phase1[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \y1_phase1[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \y1_phase1[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y1_phase1[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \y1_phase1[8]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y1_phase1[9]_i_1\ : label is "soft_lutpair6";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\FIR_delays_write_int_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(14),
      I3 => \FIR_delays_write_int_reg_reg[15]\(14),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(14),
      O => \FIR_delays_write_int_reg[15]_i_10_n_0\
    );
\FIR_delays_write_int_reg[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(14),
      I3 => \FIR_delays_write_int_reg_reg[15]\(14),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(14),
      O => \FIR_delays_write_int_reg[15]_i_10__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(13),
      I3 => \FIR_delays_write_int_reg_reg[15]\(13),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(13),
      O => \FIR_delays_write_int_reg[15]_i_11_n_0\
    );
\FIR_delays_write_int_reg[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(13),
      I3 => \FIR_delays_write_int_reg_reg[15]\(13),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(13),
      O => \FIR_delays_write_int_reg[15]_i_11__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(12),
      I3 => \FIR_delays_write_int_reg_reg[15]\(12),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(12),
      O => \FIR_delays_write_int_reg[15]_i_12_n_0\
    );
\FIR_delays_write_int_reg[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(12),
      I3 => \FIR_delays_write_int_reg_reg[15]\(12),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(12),
      O => \FIR_delays_write_int_reg[15]_i_12__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(11),
      I3 => \FIR_delays_write_int_reg_reg[15]\(11),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(11),
      O => \FIR_delays_write_int_reg[15]_i_13_n_0\
    );
\FIR_delays_write_int_reg[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(11),
      I3 => \FIR_delays_write_int_reg_reg[15]\(11),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(11),
      O => \FIR_delays_write_int_reg[15]_i_13__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(10),
      I3 => \FIR_delays_write_int_reg_reg[15]\(10),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(10),
      O => \FIR_delays_write_int_reg[15]_i_14_n_0\
    );
\FIR_delays_write_int_reg[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(10),
      I3 => \FIR_delays_write_int_reg_reg[15]\(10),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(10),
      O => \FIR_delays_write_int_reg[15]_i_14__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(9),
      I3 => \FIR_delays_write_int_reg_reg[15]\(9),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(9),
      O => \FIR_delays_write_int_reg[15]_i_15_n_0\
    );
\FIR_delays_write_int_reg[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(9),
      I3 => \FIR_delays_write_int_reg_reg[15]\(9),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(9),
      O => \FIR_delays_write_int_reg[15]_i_15__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(8),
      I3 => \FIR_delays_write_int_reg_reg[15]\(8),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(8),
      O => \FIR_delays_write_int_reg[15]_i_16_n_0\
    );
\FIR_delays_write_int_reg[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(8),
      I3 => \FIR_delays_write_int_reg_reg[15]\(8),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(8),
      O => \FIR_delays_write_int_reg[15]_i_16__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(14),
      I1 => E(0),
      I2 => \^p\(14),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_2_n_0\
    );
\FIR_delays_write_int_reg[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(14),
      I1 => E(0),
      I2 => \^p\(14),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_2__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(13),
      I1 => E(0),
      I2 => \^p\(13),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_3_n_0\
    );
\FIR_delays_write_int_reg[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(13),
      I1 => E(0),
      I2 => \^p\(13),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_3__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(12),
      I1 => E(0),
      I2 => \^p\(12),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_4_n_0\
    );
\FIR_delays_write_int_reg[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(12),
      I1 => E(0),
      I2 => \^p\(12),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_4__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(11),
      I1 => E(0),
      I2 => \^p\(11),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_5_n_0\
    );
\FIR_delays_write_int_reg[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(11),
      I1 => E(0),
      I2 => \^p\(11),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_5__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(10),
      I1 => E(0),
      I2 => \^p\(10),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_6_n_0\
    );
\FIR_delays_write_int_reg[15]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(10),
      I1 => E(0),
      I2 => \^p\(10),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_6__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(9),
      I1 => E(0),
      I2 => \^p\(9),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_7_n_0\
    );
\FIR_delays_write_int_reg[15]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(9),
      I1 => E(0),
      I2 => \^p\(9),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_7__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(8),
      I1 => E(0),
      I2 => \^p\(8),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[15]_i_8_n_0\
    );
\FIR_delays_write_int_reg[15]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(8),
      I1 => E(0),
      I2 => \^p\(8),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[15]_i_8__0_n_0\
    );
\FIR_delays_write_int_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(15),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(15),
      I3 => \FIR_delays_write_int_reg_reg[15]\(15),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(15),
      O => \FIR_delays_write_int_reg[15]_i_9_n_0\
    );
\FIR_delays_write_int_reg[15]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(15),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(15),
      I3 => \FIR_delays_write_int_reg_reg[15]\(15),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(15),
      O => \FIR_delays_write_int_reg[15]_i_9__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(7),
      I3 => \FIR_delays_write_int_reg_reg[15]\(7),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(7),
      O => \FIR_delays_write_int_reg[7]_i_10_n_0\
    );
\FIR_delays_write_int_reg[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(7),
      I3 => \FIR_delays_write_int_reg_reg[15]\(7),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(7),
      O => \FIR_delays_write_int_reg[7]_i_10__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(6),
      I3 => \FIR_delays_write_int_reg_reg[15]\(6),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(6),
      O => \FIR_delays_write_int_reg[7]_i_11_n_0\
    );
\FIR_delays_write_int_reg[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(6),
      I3 => \FIR_delays_write_int_reg_reg[15]\(6),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(6),
      O => \FIR_delays_write_int_reg[7]_i_11__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(5),
      I3 => \FIR_delays_write_int_reg_reg[15]\(5),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(5),
      O => \FIR_delays_write_int_reg[7]_i_12_n_0\
    );
\FIR_delays_write_int_reg[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(5),
      I3 => \FIR_delays_write_int_reg_reg[15]\(5),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(5),
      O => \FIR_delays_write_int_reg[7]_i_12__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(4),
      I3 => \FIR_delays_write_int_reg_reg[15]\(4),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(4),
      O => \FIR_delays_write_int_reg[7]_i_13_n_0\
    );
\FIR_delays_write_int_reg[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(4),
      I3 => \FIR_delays_write_int_reg_reg[15]\(4),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(4),
      O => \FIR_delays_write_int_reg[7]_i_13__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(3),
      I3 => \FIR_delays_write_int_reg_reg[15]\(3),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(3),
      O => \FIR_delays_write_int_reg[7]_i_14_n_0\
    );
\FIR_delays_write_int_reg[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(3),
      I3 => \FIR_delays_write_int_reg_reg[15]\(3),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(3),
      O => \FIR_delays_write_int_reg[7]_i_14__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(2),
      I3 => \FIR_delays_write_int_reg_reg[15]\(2),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(2),
      O => \FIR_delays_write_int_reg[7]_i_15_n_0\
    );
\FIR_delays_write_int_reg[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(2),
      I3 => \FIR_delays_write_int_reg_reg[15]\(2),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(2),
      O => \FIR_delays_write_int_reg[7]_i_15__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(1),
      I3 => \FIR_delays_write_int_reg_reg[15]\(1),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(1),
      O => \FIR_delays_write_int_reg[7]_i_16_n_0\
    );
\FIR_delays_write_int_reg[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(1),
      I3 => \FIR_delays_write_int_reg_reg[15]\(1),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(1),
      O => \FIR_delays_write_int_reg[7]_i_16__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(0),
      I3 => \FIR_delays_write_int_reg_reg[15]\(0),
      I4 => \data_p2_reg[1]\(1),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(0),
      O => \FIR_delays_write_int_reg[7]_i_17_n_0\
    );
\FIR_delays_write_int_reg[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF47B8000047B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(0),
      I3 => \FIR_delays_write_int_reg_reg[15]\(0),
      I4 => \data_p2_reg[1]\(0),
      I5 => \FIR_delays_write_int_reg_reg[15]_0\(0),
      O => \FIR_delays_write_int_reg[7]_i_17__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(7),
      I1 => E(0),
      I2 => \^p\(7),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_2_n_0\
    );
\FIR_delays_write_int_reg[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(7),
      I1 => E(0),
      I2 => \^p\(7),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_2__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(6),
      I1 => E(0),
      I2 => \^p\(6),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_3_n_0\
    );
\FIR_delays_write_int_reg[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(6),
      I1 => E(0),
      I2 => \^p\(6),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_3__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(5),
      I1 => E(0),
      I2 => \^p\(5),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_4_n_0\
    );
\FIR_delays_write_int_reg[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(5),
      I1 => E(0),
      I2 => \^p\(5),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_4__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(4),
      I1 => E(0),
      I2 => \^p\(4),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_5_n_0\
    );
\FIR_delays_write_int_reg[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(4),
      I1 => E(0),
      I2 => \^p\(4),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_5__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(3),
      I1 => E(0),
      I2 => \^p\(3),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_6_n_0\
    );
\FIR_delays_write_int_reg[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(3),
      I1 => E(0),
      I2 => \^p\(3),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_6__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(2),
      I1 => E(0),
      I2 => \^p\(2),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_7_n_0\
    );
\FIR_delays_write_int_reg[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(2),
      I1 => E(0),
      I2 => \^p\(2),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_7__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(1),
      I1 => E(0),
      I2 => \^p\(1),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_8_n_0\
    );
\FIR_delays_write_int_reg[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(1),
      I1 => E(0),
      I2 => \^p\(1),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_8__0_n_0\
    );
\FIR_delays_write_int_reg[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(0),
      I1 => E(0),
      I2 => \^p\(0),
      I3 => \data_p2_reg[1]\(1),
      O => \FIR_delays_write_int_reg[7]_i_9_n_0\
    );
\FIR_delays_write_int_reg[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \y1_phase1_reg[15]\(0),
      I1 => E(0),
      I2 => \^p\(0),
      I3 => \data_p2_reg[1]\(0),
      O => \FIR_delays_write_int_reg[7]_i_9__0_n_0\
    );
\FIR_delays_write_int_reg_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \FIR_delays_write_int_reg_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_FIR_delays_write_int_reg_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \FIR_delays_write_int_reg_reg[15]_i_1_n_1\,
      CO(5) => \FIR_delays_write_int_reg_reg[15]_i_1_n_2\,
      CO(4) => \FIR_delays_write_int_reg_reg[15]_i_1_n_3\,
      CO(3) => \FIR_delays_write_int_reg_reg[15]_i_1_n_4\,
      CO(2) => \FIR_delays_write_int_reg_reg[15]_i_1_n_5\,
      CO(1) => \FIR_delays_write_int_reg_reg[15]_i_1_n_6\,
      CO(0) => \FIR_delays_write_int_reg_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \FIR_delays_write_int_reg[15]_i_2_n_0\,
      DI(5) => \FIR_delays_write_int_reg[15]_i_3_n_0\,
      DI(4) => \FIR_delays_write_int_reg[15]_i_4_n_0\,
      DI(3) => \FIR_delays_write_int_reg[15]_i_5_n_0\,
      DI(2) => \FIR_delays_write_int_reg[15]_i_6_n_0\,
      DI(1) => \FIR_delays_write_int_reg[15]_i_7_n_0\,
      DI(0) => \FIR_delays_write_int_reg[15]_i_8_n_0\,
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \FIR_delays_write_int_reg[15]_i_9_n_0\,
      S(6) => \FIR_delays_write_int_reg[15]_i_10_n_0\,
      S(5) => \FIR_delays_write_int_reg[15]_i_11_n_0\,
      S(4) => \FIR_delays_write_int_reg[15]_i_12_n_0\,
      S(3) => \FIR_delays_write_int_reg[15]_i_13_n_0\,
      S(2) => \FIR_delays_write_int_reg[15]_i_14_n_0\,
      S(1) => \FIR_delays_write_int_reg[15]_i_15_n_0\,
      S(0) => \FIR_delays_write_int_reg[15]_i_16_n_0\
    );
\FIR_delays_write_int_reg_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_FIR_delays_write_int_reg_reg[15]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_1\,
      CO(5) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_2\,
      CO(4) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_3\,
      CO(3) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_4\,
      CO(2) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_5\,
      CO(1) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_6\,
      CO(0) => \FIR_delays_write_int_reg_reg[15]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \FIR_delays_write_int_reg[15]_i_2__0_n_0\,
      DI(5) => \FIR_delays_write_int_reg[15]_i_3__0_n_0\,
      DI(4) => \FIR_delays_write_int_reg[15]_i_4__0_n_0\,
      DI(3) => \FIR_delays_write_int_reg[15]_i_5__0_n_0\,
      DI(2) => \FIR_delays_write_int_reg[15]_i_6__0_n_0\,
      DI(1) => \FIR_delays_write_int_reg[15]_i_7__0_n_0\,
      DI(0) => \FIR_delays_write_int_reg[15]_i_8__0_n_0\,
      O(7 downto 0) => \ap_return_0_int_reg_reg[14]\(15 downto 8),
      S(7) => \FIR_delays_write_int_reg[15]_i_9__0_n_0\,
      S(6) => \FIR_delays_write_int_reg[15]_i_10__0_n_0\,
      S(5) => \FIR_delays_write_int_reg[15]_i_11__0_n_0\,
      S(4) => \FIR_delays_write_int_reg[15]_i_12__0_n_0\,
      S(3) => \FIR_delays_write_int_reg[15]_i_13__0_n_0\,
      S(2) => \FIR_delays_write_int_reg[15]_i_14__0_n_0\,
      S(1) => \FIR_delays_write_int_reg[15]_i_15__0_n_0\,
      S(0) => \FIR_delays_write_int_reg[15]_i_16__0_n_0\
    );
\FIR_delays_write_int_reg_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \FIR_delays_write_int_reg_reg[7]_i_1_n_0\,
      CO(6) => \FIR_delays_write_int_reg_reg[7]_i_1_n_1\,
      CO(5) => \FIR_delays_write_int_reg_reg[7]_i_1_n_2\,
      CO(4) => \FIR_delays_write_int_reg_reg[7]_i_1_n_3\,
      CO(3) => \FIR_delays_write_int_reg_reg[7]_i_1_n_4\,
      CO(2) => \FIR_delays_write_int_reg_reg[7]_i_1_n_5\,
      CO(1) => \FIR_delays_write_int_reg_reg[7]_i_1_n_6\,
      CO(0) => \FIR_delays_write_int_reg_reg[7]_i_1_n_7\,
      DI(7) => \FIR_delays_write_int_reg[7]_i_2_n_0\,
      DI(6) => \FIR_delays_write_int_reg[7]_i_3_n_0\,
      DI(5) => \FIR_delays_write_int_reg[7]_i_4_n_0\,
      DI(4) => \FIR_delays_write_int_reg[7]_i_5_n_0\,
      DI(3) => \FIR_delays_write_int_reg[7]_i_6_n_0\,
      DI(2) => \FIR_delays_write_int_reg[7]_i_7_n_0\,
      DI(1) => \FIR_delays_write_int_reg[7]_i_8_n_0\,
      DI(0) => \FIR_delays_write_int_reg[7]_i_9_n_0\,
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \FIR_delays_write_int_reg[7]_i_10_n_0\,
      S(6) => \FIR_delays_write_int_reg[7]_i_11_n_0\,
      S(5) => \FIR_delays_write_int_reg[7]_i_12_n_0\,
      S(4) => \FIR_delays_write_int_reg[7]_i_13_n_0\,
      S(3) => \FIR_delays_write_int_reg[7]_i_14_n_0\,
      S(2) => \FIR_delays_write_int_reg[7]_i_15_n_0\,
      S(1) => \FIR_delays_write_int_reg[7]_i_16_n_0\,
      S(0) => \FIR_delays_write_int_reg[7]_i_17_n_0\
    );
\FIR_delays_write_int_reg_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_0\,
      CO(6) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_1\,
      CO(5) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_2\,
      CO(4) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_3\,
      CO(3) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_4\,
      CO(2) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_5\,
      CO(1) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_6\,
      CO(0) => \FIR_delays_write_int_reg_reg[7]_i_1__0_n_7\,
      DI(7) => \FIR_delays_write_int_reg[7]_i_2__0_n_0\,
      DI(6) => \FIR_delays_write_int_reg[7]_i_3__0_n_0\,
      DI(5) => \FIR_delays_write_int_reg[7]_i_4__0_n_0\,
      DI(4) => \FIR_delays_write_int_reg[7]_i_5__0_n_0\,
      DI(3) => \FIR_delays_write_int_reg[7]_i_6__0_n_0\,
      DI(2) => \FIR_delays_write_int_reg[7]_i_7__0_n_0\,
      DI(1) => \FIR_delays_write_int_reg[7]_i_8__0_n_0\,
      DI(0) => \FIR_delays_write_int_reg[7]_i_9__0_n_0\,
      O(7 downto 0) => \ap_return_0_int_reg_reg[14]\(7 downto 0),
      S(7) => \FIR_delays_write_int_reg[7]_i_10__0_n_0\,
      S(6) => \FIR_delays_write_int_reg[7]_i_11__0_n_0\,
      S(5) => \FIR_delays_write_int_reg[7]_i_12__0_n_0\,
      S(4) => \FIR_delays_write_int_reg[7]_i_13__0_n_0\,
      S(3) => \FIR_delays_write_int_reg[7]_i_14__0_n_0\,
      S(2) => \FIR_delays_write_int_reg[7]_i_15__0_n_0\,
      S(1) => \FIR_delays_write_int_reg[7]_i_16__0_n_0\,
      S(0) => \FIR_delays_write_int_reg[7]_i_17__0_n_0\
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(9),
      I2 => \^p\(9),
      I3 => \data_p2_reg[15]\(9),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_9
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(10),
      I2 => \^p\(10),
      I3 => \data_p2_reg[15]\(10),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_10
    );
\data_p2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(11),
      I2 => \^p\(11),
      I3 => \data_p2_reg[15]\(11),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_11
    );
\data_p2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(12),
      I2 => \^p\(12),
      I3 => \data_p2_reg[15]\(12),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_12
    );
\data_p2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(13),
      I2 => \^p\(13),
      I3 => \data_p2_reg[15]\(13),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_13
    );
\data_p2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(14),
      I2 => \^p\(14),
      I3 => \data_p2_reg[15]\(14),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_14
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(0),
      I2 => \^p\(0),
      I3 => \data_p2_reg[15]\(0),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_0
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(1),
      I2 => \^p\(1),
      I3 => \data_p2_reg[15]\(1),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_1
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(2),
      I2 => \^p\(2),
      I3 => \data_p2_reg[15]\(2),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_2
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(3),
      I2 => \^p\(3),
      I3 => \data_p2_reg[15]\(3),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_3
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(4),
      I2 => \^p\(4),
      I3 => \data_p2_reg[15]\(4),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_4
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(5),
      I2 => \^p\(5),
      I3 => \data_p2_reg[15]\(5),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_5
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(6),
      I2 => \^p\(6),
      I3 => \data_p2_reg[15]\(6),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_6
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(7),
      I2 => \^p\(7),
      I3 => \data_p2_reg[15]\(7),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_7
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E4E4FF00E4E4"
    )
        port map (
      I0 => E(0),
      I1 => \y1_phase1_reg[15]\(8),
      I2 => \^p\(8),
      I3 => \data_p2_reg[15]\(8),
      I4 => \data_p2_reg[1]\(2),
      I5 => \data_p2_reg[1]_0\,
      O => ap_ce_reg_reg_8
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => Q(15),
      A(28) => Q(15),
      A(27) => Q(15),
      A(26) => Q(15),
      A(25) => Q(15),
      A(24) => Q(15),
      A(23) => Q(15),
      A(22) => Q(15),
      A(21) => Q(15),
      A(20) => Q(15),
      A(19) => Q(15),
      A(18) => Q(15),
      A(17) => Q(15),
      A(16) => Q(15),
      A(15 downto 0) => Q(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000111011011101110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \ap_return_0_int_reg_reg[15]\(28),
      C(46) => \ap_return_0_int_reg_reg[15]\(28),
      C(45) => \ap_return_0_int_reg_reg[15]\(28),
      C(44) => \ap_return_0_int_reg_reg[15]\(28),
      C(43) => \ap_return_0_int_reg_reg[15]\(28),
      C(42) => \ap_return_0_int_reg_reg[15]\(28),
      C(41) => \ap_return_0_int_reg_reg[15]\(28),
      C(40) => \ap_return_0_int_reg_reg[15]\(28),
      C(39) => \ap_return_0_int_reg_reg[15]\(28),
      C(38) => \ap_return_0_int_reg_reg[15]\(28),
      C(37) => \ap_return_0_int_reg_reg[15]\(28),
      C(36) => \ap_return_0_int_reg_reg[15]\(28),
      C(35) => \ap_return_0_int_reg_reg[15]\(28),
      C(34) => \ap_return_0_int_reg_reg[15]\(28),
      C(33) => \ap_return_0_int_reg_reg[15]\(28),
      C(32) => \ap_return_0_int_reg_reg[15]\(28),
      C(31) => \ap_return_0_int_reg_reg[15]\(28),
      C(30) => \ap_return_0_int_reg_reg[15]\(28),
      C(29 downto 1) => \ap_return_0_int_reg_reg[15]\(28 downto 0),
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => E(0),
      CEP => E(0),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 16) => \^p\(15 downto 0),
      P(15) => p_reg_reg_n_90,
      P(14) => p_reg_reg_n_91,
      P(13) => p_reg_reg_n_92,
      P(12) => p_reg_reg_n_93,
      P(11) => p_reg_reg_n_94,
      P(10) => p_reg_reg_n_95,
      P(9) => p_reg_reg_n_96,
      P(8) => p_reg_reg_n_97,
      P(7) => p_reg_reg_n_98,
      P(6) => p_reg_reg_n_99,
      P(5) => p_reg_reg_n_100,
      P(4) => p_reg_reg_n_101,
      P(3) => p_reg_reg_n_102,
      P(2) => p_reg_reg_n_103,
      P(1) => p_reg_reg_n_104,
      P(0) => p_reg_reg_n_105,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\y1_phase1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(0),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(0),
      O => ap_ce_reg_reg(0)
    );
\y1_phase1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(10),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(10),
      O => ap_ce_reg_reg(10)
    );
\y1_phase1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(11),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(11),
      O => ap_ce_reg_reg(11)
    );
\y1_phase1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(12),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(12),
      O => ap_ce_reg_reg(12)
    );
\y1_phase1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(13),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(13),
      O => ap_ce_reg_reg(13)
    );
\y1_phase1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(14),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(14),
      O => ap_ce_reg_reg(14)
    );
\y1_phase1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(15),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(15),
      O => ap_ce_reg_reg(15)
    );
\y1_phase1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(1),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(1),
      O => ap_ce_reg_reg(1)
    );
\y1_phase1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(2),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(2),
      O => ap_ce_reg_reg(2)
    );
\y1_phase1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(3),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(3),
      O => ap_ce_reg_reg(3)
    );
\y1_phase1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(4),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(4),
      O => ap_ce_reg_reg(4)
    );
\y1_phase1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(5),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(5),
      O => ap_ce_reg_reg(5)
    );
\y1_phase1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(6),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(6),
      O => ap_ce_reg_reg(6)
    );
\y1_phase1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(7),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(7),
      O => ap_ce_reg_reg(7)
    );
\y1_phase1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(8),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(8),
      O => ap_ce_reg_reg(8)
    );
\y1_phase1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p\(9),
      I1 => E(0),
      I2 => \y1_phase1_reg[15]\(9),
      O => ap_ce_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    C : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \FIR_delays_read_23_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIR_delays_read_23_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[12]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[14]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[8]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIR_delays_read_23_int_reg[9]_i_1\ : label is "soft_lutpair57";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
\FIR_delays_read_23_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(0),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(0),
      O => \^a\(0)
    );
\FIR_delays_read_23_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(10),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(10),
      O => \^a\(10)
    );
\FIR_delays_read_23_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(11),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(11),
      O => \^a\(11)
    );
\FIR_delays_read_23_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(12),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(12),
      O => \^a\(12)
    );
\FIR_delays_read_23_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(13),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(13),
      O => \^a\(13)
    );
\FIR_delays_read_23_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(14),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(14),
      O => \^a\(14)
    );
\FIR_delays_read_23_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(15),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(15),
      O => \^a\(15)
    );
\FIR_delays_read_23_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(1),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(1),
      O => \^a\(1)
    );
\FIR_delays_read_23_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(2),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(2),
      O => \^a\(2)
    );
\FIR_delays_read_23_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(3),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(3),
      O => \^a\(3)
    );
\FIR_delays_read_23_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(4),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(4),
      O => \^a\(4)
    );
\FIR_delays_read_23_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(5),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(5),
      O => \^a\(5)
    );
\FIR_delays_read_23_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(6),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(6),
      O => \^a\(6)
    );
\FIR_delays_read_23_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(7),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(7),
      O => \^a\(7)
    );
\FIR_delays_read_23_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(8),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(8),
      O => \^a\(8)
    );
\FIR_delays_read_23_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_23_int_reg_reg[15]\(9),
      I1 => Q(0),
      I2 => \FIR_delays_read_23_int_reg_reg[15]_0\(9),
      O => \^a\(9)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(15),
      A(28) => \^a\(15),
      A(27) => \^a\(15),
      A(26) => \^a\(15),
      A(25) => \^a\(15),
      A(24) => \^a\(15),
      A(23) => \^a\(15),
      A(22) => \^a\(15),
      A(21) => \^a\(15),
      A(20) => \^a\(15),
      A(19) => \^a\(15),
      A(18) => \^a\(15),
      A(17) => \^a\(15),
      A(16) => \^a\(15),
      A(15 downto 0) => \^a\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"001000000110110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(23),
      C(46) => C(23),
      C(45) => C(23),
      C(44) => C(23),
      C(43) => C(23),
      C(42) => C(23),
      C(41) => C(23),
      C(40) => C(23),
      C(39) => C(23),
      C(38) => C(23),
      C(37) => C(23),
      C(36) => C(23),
      C(35) => C(23),
      C(34) => C(23),
      C(33) => C(23),
      C(32) => C(23),
      C(31) => C(23),
      C(30) => C(23),
      C(29) => C(23),
      C(28) => C(23),
      C(27) => C(23),
      C(26) => C(23),
      C(25 downto 2) => C(23 downto 0),
      C(1 downto 0) => B"00",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => DSP_ALU_INST,
      CEP => DSP_ALU_INST,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    ap_ce_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TVALID : in STD_LOGIC;
    input_r_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both : entity is "FIR_Cascade_HLS_regslice_both";
end bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both is
  signal ack_in_t_i_2_n_0 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[47]_i_6_n_0\ : STD_LOGIC;
  signal \ap_ce_reg_i_2__0_n_0\ : STD_LOGIC;
  signal data_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[47]_i_11\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ap_ce_reg_i_2__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of m_reg_reg_i_18 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair197";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4F4F"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^state_reg[0]_0\(0),
      I4 => Q(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFF8888FFFF0000"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => input_r_TVALID,
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
ack_in_t_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7F3C0C0C0C"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(0),
      I4 => \^state_reg[0]_0\(0),
      I5 => \^ack_in_t_reg_0\,
      O => ack_in_t_i_2_n_0
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_2_n_0,
      Q => \^ack_in_t_reg_0\,
      R => SR(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\,
      I1 => \ap_CS_fsm[1]_i_2_n_0\,
      I2 => \ap_CS_fsm[47]_i_4_n_0\,
      I3 => \ap_CS_fsm_reg[1]_0\,
      I4 => CEA1,
      I5 => \ap_CS_fsm[1]_i_3_n_0\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(8),
      I5 => Q(7),
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(19),
      I2 => \ap_ce_reg_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg[1]_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm[47]_i_3_n_0\,
      I2 => \ap_CS_fsm[47]_i_4_n_0\,
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => \ap_CS_fsm[47]_i_6_n_0\,
      I5 => CEA1,
      O => D(1)
    );
\ap_CS_fsm[47]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_CS_fsm_reg[1]_1\,
      I2 => Q(6),
      O => \ap_CS_fsm[47]_i_11_n_0\
    );
\ap_CS_fsm[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(8),
      I5 => Q(7),
      O => \ap_CS_fsm[47]_i_3_n_0\
    );
\ap_CS_fsm[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(10),
      I4 => Q(20),
      I5 => Q(14),
      O => \ap_CS_fsm[47]_i_4_n_0\
    );
\ap_CS_fsm[47]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(13),
      I1 => Q(19),
      I2 => \^state_reg[0]_0\(0),
      I3 => Q(1),
      I4 => \ap_CS_fsm[47]_i_11_n_0\,
      O => \ap_CS_fsm[47]_i_6_n_0\
    );
\ap_ce_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \ap_ce_reg_i_2__0_n_0\,
      I1 => Q(16),
      I2 => Q(15),
      I3 => Q(18),
      I4 => Q(17),
      I5 => ap_ce_reg_reg(0),
      O => E(0)
    );
\ap_ce_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(0),
      O => \ap_ce_reg_i_2__0_n_0\
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F800080"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_reg[0]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => input_r_TVALID,
      O => load_p1
    );
\data_p1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(15),
      O => \data_p1[15]_i_2_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => input_r_TDATA(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => data_p1(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(9),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(10),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(11),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(12),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(13),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_2_n_0\,
      Q => \data_p1_reg[15]_0\(14),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(0),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(1),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(2),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(3),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(4),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(5),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(6),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(7),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg[15]_0\(8),
      R => '0'
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => input_r_TDATA(9),
      Q => data_p2(9),
      R => '0'
    );
m_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_p1(0),
      I1 => Q(6),
      O => A(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8080"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => input_r_TVALID,
      I2 => state(1),
      I3 => Q(0),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => state(1),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[52]\ : out STD_LOGIC;
    \mod_value1_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[51]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[45]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storemerge1_reg_380_reg[0]\ : out STD_LOGIC;
    output_r_TDATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    storemerge_reg_393 : in STD_LOGIC;
    \mod_value1_reg[0]_0\ : in STD_LOGIC;
    \mod_value1_reg[0]_1\ : in STD_LOGIC;
    ap_ce_reg_reg : in STD_LOGIC;
    ap_ce_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    \data_p1_reg[1]_0\ : in STD_LOGIC;
    \data_p1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p1_reg[15]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CEP : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    storemerge1_reg_380 : in STD_LOGIC;
    mod_value2 : in STD_LOGIC;
    \data_p2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1 : entity is "FIR_Cascade_HLS_regslice_both";
end bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ack_in_t_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[46]_i_2_n_0\ : STD_LOGIC;
  signal ap_ce_reg_i_2_n_0 : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_3_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_4_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_5_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_6_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_7_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal output_r_TREADY_int_regslice : STD_LOGIC;
  signal \^output_r_tvalid\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal storemerge_reg_3930 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:01,TWO:10,ONE:11,iSTATE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ap_CS_fsm[46]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ap_CS_fsm[51]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ap_CS_fsm[52]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ap_ce_reg_i_2 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \data_p1[15]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \data_p1[15]_i_5\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_p1[15]_i_6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \data_p1[15]_i_7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_20_1[15]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[15]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \storemerge_reg_393[0]_i_1\ : label is "soft_lutpair202";
begin
  SR(0) <= \^sr\(0);
  output_r_TVALID <= \^output_r_tvalid\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02AAFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => Q(7),
      I2 => Q(4),
      I3 => output_r_TREADY_int_regslice,
      I4 => \state__0\(1),
      I5 => output_r_TREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE000FFFFE000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => output_r_TREADY_int_regslice,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => output_r_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      S => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
ack_in_t_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010FFFFFFF0F0F0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => output_r_TREADY_int_regslice,
      I3 => output_r_TREADY,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_0\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_0\,
      Q => output_r_TREADY_int_regslice,
      R => \^sr\(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CCC0"
    )
        port map (
      I0 => ap_ce_reg_reg_0(0),
      I1 => \ap_CS_fsm[0]_i_2_n_0\,
      I2 => output_r_TREADY_int_regslice,
      I3 => \mod_value1_reg[0]_1\,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => output_r_TREADY,
      I3 => Q(5),
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(4),
      I2 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0FFF0EAC0EAF0"
    )
        port map (
      I0 => Q(4),
      I1 => \ap_CS_fsm[46]_i_2_n_0\,
      I2 => Q(5),
      I3 => output_r_TREADY_int_regslice,
      I4 => \mod_value1_reg[0]_1\,
      I5 => Q(8),
      O => D(2)
    );
\ap_CS_fsm[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4C"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \ap_CS_fsm[46]_i_2_n_0\
    );
\ap_CS_fsm[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(7),
      I2 => Q(6),
      O => D(3)
    );
\ap_CS_fsm[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => output_r_TREADY_int_regslice,
      I2 => Q(8),
      O => D(4)
    );
ap_ce_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEFEF"
    )
        port map (
      I0 => ap_ce_reg_reg,
      I1 => Q(2),
      I2 => ap_ce_reg_i_2_n_0,
      I3 => ap_ce_reg_reg_0(0),
      I4 => Q(0),
      I5 => Q(1),
      O => E(0)
    );
ap_ce_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => output_r_TREADY_int_regslice,
      O => ap_ce_reg_i_2_n_0
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[10]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(9),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(9),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(9),
      I4 => \data_p1_reg[15]_2\(9),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[10]_i_2_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[11]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(10),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(10),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(10),
      I4 => \data_p1_reg[15]_2\(10),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[11]_i_2_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[12]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(11),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(11),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(11),
      I4 => \data_p1_reg[15]_2\(11),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[12]_i_2_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[13]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(12),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(12),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(12),
      I4 => \data_p1_reg[15]_2\(12),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[13]_i_2_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[14]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(13),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(13),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(13),
      I4 => \data_p1_reg[15]_2\(13),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[14]_i_2_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0FF000000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => output_r_TREADY_int_regslice,
      I3 => \state__0\(1),
      I4 => output_r_TREADY,
      I5 => \state__0\(0),
      O => load_p1
    );
\data_p1[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[15]_i_3_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(14),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_2__0_n_0\
    );
\data_p1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(14),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(14),
      I4 => \data_p1_reg[15]_2\(14),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[15]_i_3_n_0\
    );
\data_p1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \data_p1[15]_i_4_n_0\
    );
\data_p1[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
        port map (
      I0 => Q(7),
      I1 => CEP,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \data_p1[15]_i_5_n_0\
    );
\data_p1[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => Q(7),
      I1 => CEP,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \data_p1[15]_i_6_n_0\
    );
\data_p1[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \data_p1_reg[1]_0\,
      I1 => Q(7),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \data_p1[15]_i_7_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[1]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(0),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(0),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(0),
      I4 => \data_p1_reg[15]_2\(0),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[1]_i_2_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[2]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(1),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(1),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(1),
      I4 => \data_p1_reg[15]_2\(1),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[2]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[3]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(2),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(2),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(2),
      I4 => \data_p1_reg[15]_2\(2),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[3]_i_2_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[4]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(3),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(3),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(3),
      I4 => \data_p1_reg[15]_2\(3),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[4]_i_2_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[5]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(4),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(4),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(4),
      I4 => \data_p1_reg[15]_2\(4),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[5]_i_2_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[6]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(5),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(5),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(5),
      I4 => \data_p1_reg[15]_2\(5),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[6]_i_2_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[7]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(6),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(6),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(6),
      I4 => \data_p1_reg[15]_2\(6),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[7]_i_2_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[8]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(7),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(7),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(7),
      I4 => \data_p1_reg[15]_2\(7),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[8]_i_2_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAAAAA"
    )
        port map (
      I0 => \data_p1[9]_i_2_n_0\,
      I1 => \data_p1_reg[1]_0\,
      I2 => Q(7),
      I3 => \data_p1_reg[15]_0\(8),
      I4 => \data_p1[15]_i_4_n_0\,
      I5 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \data_p1[15]_i_5_n_0\,
      I1 => \data_p1_reg[15]_1\(8),
      I2 => \data_p1[15]_i_6_n_0\,
      I3 => P(8),
      I4 => \data_p1_reg[15]_2\(8),
      I5 => \data_p1[15]_i_7_n_0\,
      O => \data_p1[9]_i_2_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => output_r_TDATA(9),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => output_r_TDATA(10),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => output_r_TDATA(11),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => output_r_TDATA(12),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => output_r_TDATA(13),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_2__0_n_0\,
      Q => output_r_TDATA(14),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => output_r_TDATA(0),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => output_r_TDATA(1),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => output_r_TDATA(2),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => output_r_TDATA(3),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => output_r_TDATA(4),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => output_r_TDATA(5),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => output_r_TDATA(6),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => output_r_TDATA(7),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => output_r_TDATA(8),
      R => '0'
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(4),
      I2 => Q(7),
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(9),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(10),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(11),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(12),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(13),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(14),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(0),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(1),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(2),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(3),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(4),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(5),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(6),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(7),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(8),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\mod_value1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA32AA"
    )
        port map (
      I0 => \mod_value1_reg[0]_0\,
      I1 => \mod_value1_reg[0]_1\,
      I2 => output_r_TREADY_int_regslice,
      I3 => \ap_CS_fsm[0]_i_2_n_0\,
      I4 => storemerge_reg_393,
      O => \mod_value1_reg[0]\
    );
\mod_value2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storemerge1_reg_380,
      I1 => storemerge_reg_3930,
      I2 => mod_value2,
      O => \storemerge1_reg_380_reg[0]\
    );
\p_ZL21H_filter_FIR_int_1_20_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => output_r_TREADY_int_regslice,
      O => \ap_CS_fsm_reg[45]\(0)
    );
\p_ZL21H_filter_FIR_int_1_21_1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => output_r_TREADY_int_regslice,
      O => \ap_CS_fsm_reg[51]\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFFFFFA8A80000"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(4),
      I2 => Q(7),
      I3 => output_r_TREADY,
      I4 => state(1),
      I5 => \^output_r_tvalid\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AAFFFFFFFF"
    )
        port map (
      I0 => state(1),
      I1 => Q(7),
      I2 => Q(4),
      I3 => output_r_TREADY_int_regslice,
      I4 => output_r_TREADY,
      I5 => \^output_r_tvalid\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^output_r_tvalid\,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => \^sr\(0)
    );
\storemerge_reg_393[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => Q(8),
      I1 => output_r_TREADY_int_regslice,
      I2 => storemerge_reg_393,
      I3 => storemerge_reg_3930,
      O => \ap_CS_fsm_reg[52]\
    );
\storemerge_reg_393[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040404040"
    )
        port map (
      I0 => \mod_value1_reg[0]_1\,
      I1 => output_r_TREADY_int_regslice,
      I2 => Q(5),
      I3 => output_r_TREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => storemerge_reg_3930
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \FIR_delays_read_9_int_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA1 => CEA1,
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      \FIR_delays_read_10_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_10_int_reg_reg[15]\(15 downto 0),
      \FIR_delays_read_10_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_10_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_11_int_reg_reg[15]\(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_11_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_9_int_reg_reg[0]\(13 downto 0) => \FIR_delays_read_9_int_reg_reg[0]\(13 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1 : entity is "FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1 is
begin
FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1 : entity is "FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1 is
begin
FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0
     port map (
      DSP_ALU_INST => DSP_ALU_INST,
      DSP_A_B_DATA_INST(15 downto 0) => DSP_A_B_DATA_INST(15 downto 0),
      DSP_A_B_DATA_INST_0(0) => DSP_A_B_DATA_INST_0(0),
      DSP_A_B_DATA_INST_1(15 downto 0) => DSP_A_B_DATA_INST_1(15 downto 0),
      DSP_OUTPUT_INST(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      E(0) => E(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp81_reg_3584_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      D(25 downto 0) => D(25 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      tmp81_reg_3584_pp0_iter1_reg(16 downto 0) => tmp81_reg_3584_pp0_iter1_reg(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(25 downto 0) => DSP_ALU_INST_0(25 downto 0),
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk_1 : out STD_LOGIC;
    ap_clk_2 : out STD_LOGIC;
    ap_clk_3 : out STD_LOGIC;
    ap_clk_4 : out STD_LOGIC;
    ap_clk_5 : out STD_LOGIC;
    ap_clk_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk_7 : out STD_LOGIC;
    ap_clk_8 : out STD_LOGIC;
    ap_clk_9 : out STD_LOGIC;
    ap_clk_10 : out STD_LOGIC;
    ap_clk_11 : out STD_LOGIC;
    ap_clk_12 : out STD_LOGIC;
    ap_clk_13 : out STD_LOGIC;
    ap_clk_14 : out STD_LOGIC;
    ap_clk_15 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk_16 : out STD_LOGIC;
    ap_clk_17 : out STD_LOGIC;
    ap_clk_18 : out STD_LOGIC;
    ap_clk_19 : out STD_LOGIC;
    ap_clk_20 : out STD_LOGIC;
    ap_clk_21 : out STD_LOGIC;
    ap_clk_22 : out STD_LOGIC;
    ap_clk_23 : out STD_LOGIC;
    ap_clk_24 : out STD_LOGIC;
    ap_clk_25 : out STD_LOGIC;
    ap_clk_26 : out STD_LOGIC;
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_27_reg_3820_reg[28]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_ln66_27_reg_3820[28]_i_7\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \add_ln66_27_reg_3820[28]_i_7_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_27_reg_3820[28]_i_7_0\(25 downto 0) => \add_ln66_27_reg_3820[28]_i_7\(25 downto 0),
      \add_ln66_27_reg_3820[28]_i_7_1\(25 downto 0) => \add_ln66_27_reg_3820[28]_i_7_0\(25 downto 0),
      \add_ln66_27_reg_3820_reg[28]\(24 downto 0) => \add_ln66_27_reg_3820_reg[28]\(24 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(4 downto 0) => ap_clk_0(4 downto 0),
      ap_clk_1 => ap_clk_1,
      ap_clk_10 => ap_clk_10,
      ap_clk_11 => ap_clk_11,
      ap_clk_12 => ap_clk_12,
      ap_clk_13 => ap_clk_13,
      ap_clk_14 => ap_clk_14,
      ap_clk_15(7 downto 0) => ap_clk_15(7 downto 0),
      ap_clk_16 => ap_clk_16,
      ap_clk_17 => ap_clk_17,
      ap_clk_18 => ap_clk_18,
      ap_clk_19 => ap_clk_19,
      ap_clk_2 => ap_clk_2,
      ap_clk_20 => ap_clk_20,
      ap_clk_21 => ap_clk_21,
      ap_clk_22 => ap_clk_22,
      ap_clk_23 => ap_clk_23,
      ap_clk_24 => ap_clk_24,
      ap_clk_25 => ap_clk_25,
      ap_clk_26 => ap_clk_26,
      ap_clk_3 => ap_clk_3,
      ap_clk_4 => ap_clk_4,
      ap_clk_5 => ap_clk_5,
      ap_clk_6(7 downto 0) => ap_clk_6(7 downto 0),
      ap_clk_7 => ap_clk_7,
      ap_clk_8 => ap_clk_8,
      ap_clk_9 => ap_clk_9,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln66_41_reg_3835_reg[26]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 26 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[15]_i_77\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_77_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln66_41_reg_3835_reg[26]\(27 downto 0) => \add_ln66_41_reg_3835_reg[26]\(27 downto 0),
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]_i_77_0\(27 downto 0) => \ref_tmp_reg_1230_reg[15]_i_77\(27 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_77_1\(26 downto 0) => \ref_tmp_reg_1230_reg[15]_i_77_0\(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y2_phase1_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \storemerge2_in_in_in_reg_371_reg[0]\ : in STD_LOGIC;
    \y2_phase1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[1]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[2]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[3]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[4]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[5]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[6]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[7]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[8]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[9]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[10]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[11]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[12]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[13]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[14]\ : in STD_LOGIC;
    \FIR_delays_read_22_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_22_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      \FIR_delays_read_22_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_22_int_reg_reg[15]\(15 downto 0),
      \FIR_delays_read_22_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_22_int_reg_reg[15]_0\(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_ce_reg_reg_0(12 downto 0) => ap_ce_reg_reg_0(12 downto 0),
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]\(14 downto 0) => \ap_return_0_int_reg_reg[14]\(14 downto 0),
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \storemerge2_in_in_in_reg_371_reg[0]\ => \storemerge2_in_in_in_reg_371_reg[0]\,
      \storemerge2_in_in_in_reg_371_reg[10]\ => \storemerge2_in_in_in_reg_371_reg[10]\,
      \storemerge2_in_in_in_reg_371_reg[11]\ => \storemerge2_in_in_in_reg_371_reg[11]\,
      \storemerge2_in_in_in_reg_371_reg[12]\ => \storemerge2_in_in_in_reg_371_reg[12]\,
      \storemerge2_in_in_in_reg_371_reg[13]\ => \storemerge2_in_in_in_reg_371_reg[13]\,
      \storemerge2_in_in_in_reg_371_reg[14]\ => \storemerge2_in_in_in_reg_371_reg[14]\,
      \storemerge2_in_in_in_reg_371_reg[1]\ => \storemerge2_in_in_in_reg_371_reg[1]\,
      \storemerge2_in_in_in_reg_371_reg[2]\ => \storemerge2_in_in_in_reg_371_reg[2]\,
      \storemerge2_in_in_in_reg_371_reg[3]\ => \storemerge2_in_in_in_reg_371_reg[3]\,
      \storemerge2_in_in_in_reg_371_reg[4]\ => \storemerge2_in_in_in_reg_371_reg[4]\,
      \storemerge2_in_in_in_reg_371_reg[5]\ => \storemerge2_in_in_in_reg_371_reg[5]\,
      \storemerge2_in_in_in_reg_371_reg[6]\ => \storemerge2_in_in_in_reg_371_reg[6]\,
      \storemerge2_in_in_in_reg_371_reg[7]\ => \storemerge2_in_in_in_reg_371_reg[7]\,
      \storemerge2_in_in_in_reg_371_reg[8]\ => \storemerge2_in_in_in_reg_371_reg[8]\,
      \storemerge2_in_in_in_reg_371_reg[9]\ => \storemerge2_in_in_in_reg_371_reg[9]\,
      \y2_phase1_reg[0]\ => \y2_phase1_reg[0]\,
      \y2_phase1_reg[15]\(15 downto 0) => \y2_phase1_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl197_fu_2388_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0
     port map (
      D(27 downto 0) => D(27 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl197_fu_2388_p1(16 downto 0) => p_shl197_fu_2388_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_6_reg_3800_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      P(29 downto 0) => P(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_6_reg_3800_reg[30]\(0) => \add_ln66_6_reg_3800_reg[30]\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk_0 : out STD_LOGIC;
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_27_reg_3820[28]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_27_reg_3820[28]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      \add_ln66_27_reg_3820[28]_i_6\(0) => \add_ln66_27_reg_3820[28]_i_6\(0),
      \add_ln66_27_reg_3820[28]_i_6_0\(0) => \add_ln66_27_reg_3820[28]_i_6_0\(0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(28 downto 0) => P(28 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_shl199_fu_2356_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0
     port map (
      C(25 downto 0) => C(25 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl199_fu_2356_p1(2 downto 0) => p_shl199_fu_2356_p1(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 is
  port (
    sext_ln66_140_fu_2812_p1 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_17\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      DI(0) => DI(0),
      P(27 downto 0) => P(27 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]_i_17_0\(28 downto 0) => \ref_tmp_reg_1230_reg[15]_i_17\(28 downto 0),
      sext_ln66_140_fu_2812_p1(28 downto 0) => sext_ln66_140_fu_2812_p1(28 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl201_fu_2328_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(29 downto 0) => D(29 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl201_fu_2328_p1(16 downto 0) => p_shl201_fu_2328_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_6_reg_3800_reg[29]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[7]_i_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln66_140_fu_2812_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      DI(0) => DI(0),
      O(1 downto 0) => O(1 downto 0),
      P(29 downto 0) => P(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln66_6_reg_3800_reg[29]\(0) => \add_ln66_6_reg_3800_reg[29]\(0),
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]\(0) => \ref_tmp_reg_1230_reg[15]\(0),
      \ref_tmp_reg_1230_reg[15]_0\ => \ref_tmp_reg_1230_reg[15]_0\,
      \ref_tmp_reg_1230_reg[7]_i_19\(1 downto 0) => \ref_tmp_reg_1230_reg[7]_i_19\(1 downto 0),
      sext_ln66_140_fu_2812_p1(1 downto 0) => sext_ln66_140_fu_2812_p1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      DSP_OUTPUT_INST(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_0_int_reg_reg[0]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[1]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[2]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[3]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[4]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[5]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[6]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[7]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[8]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[9]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[10]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[11]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[12]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[13]\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    x_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y4_reg[1]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \FIR_delays_write_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_ZL19H_filter_FIR_kernel_122_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]\(14 downto 0) => \FIR_delays_write_int_reg_reg[15]\(14 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(14 downto 0) => \FIR_delays_write_int_reg_reg[15]_0\(14 downto 0),
      \FIR_delays_write_int_reg_reg[1]\(0) => \FIR_delays_write_int_reg_reg[1]\(0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[0]\ => \ap_return_0_int_reg_reg[0]\,
      \ap_return_0_int_reg_reg[10]\ => \ap_return_0_int_reg_reg[10]\,
      \ap_return_0_int_reg_reg[11]\ => \ap_return_0_int_reg_reg[11]\,
      \ap_return_0_int_reg_reg[12]\ => \ap_return_0_int_reg_reg[12]\,
      \ap_return_0_int_reg_reg[13]\ => \ap_return_0_int_reg_reg[13]\,
      \ap_return_0_int_reg_reg[14]\ => \ap_return_0_int_reg_reg[14]\,
      \ap_return_0_int_reg_reg[1]\ => \ap_return_0_int_reg_reg[1]\,
      \ap_return_0_int_reg_reg[2]\ => \ap_return_0_int_reg_reg[2]\,
      \ap_return_0_int_reg_reg[3]\ => \ap_return_0_int_reg_reg[3]\,
      \ap_return_0_int_reg_reg[4]\ => \ap_return_0_int_reg_reg[4]\,
      \ap_return_0_int_reg_reg[5]\ => \ap_return_0_int_reg_reg[5]\,
      \ap_return_0_int_reg_reg[6]\ => \ap_return_0_int_reg_reg[6]\,
      \ap_return_0_int_reg_reg[7]\ => \ap_return_0_int_reg_reg[7]\,
      \ap_return_0_int_reg_reg[8]\ => \ap_return_0_int_reg_reg[8]\,
      \ap_return_0_int_reg_reg[9]\ => \ap_return_0_int_reg_reg[9]\,
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15 downto 0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15 downto 0),
      \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(15 downto 0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(15 downto 0),
      \storemerge2_in_in_in_reg_371_reg[14]\(14 downto 0) => \storemerge2_in_in_in_reg_371_reg[14]\(14 downto 0),
      x_n(15 downto 0) => x_n(15 downto 0),
      \y4_reg[1]\ => \y4_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_41_reg_3835_reg[27]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_41_reg_3835_reg[27]_i_2\(0) => \add_ln66_41_reg_3835_reg[27]_i_2\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_shl179_fu_2559_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \add_ln66_55_reg_3790_reg[26]_i_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(23 downto 0) => P(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_55_reg_3790_reg[26]_i_6\(1 downto 0) => \add_ln66_55_reg_3790_reg[26]_i_6\(1 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(0) => ap_clk_0(0),
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl179_fu_2559_p1(16 downto 0) => p_shl179_fu_2559_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln66_47_reg_3785_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp113_reg_3601_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(24 downto 0) => P(24 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_47_reg_3785_reg[25]\(0) => \add_ln66_47_reg_3785_reg[25]\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      tmp113_reg_3601_pp0_iter1_reg(16 downto 0) => tmp113_reg_3601_pp0_iter1_reg(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_10\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    x_n : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_shl178_fu_2598_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \add_ln66_55_reg_3790_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790_reg[26]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[23]_i_8\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \add_ln66_55_reg_3790[23]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      DI(0) => DI(0),
      P(1 downto 0) => P(1 downto 0),
      S(0) => S(0),
      \add_ln66_55_reg_3790[23]_i_8\(23 downto 0) => \add_ln66_55_reg_3790[23]_i_8\(23 downto 0),
      \add_ln66_55_reg_3790[23]_i_8_0\(0) => \add_ln66_55_reg_3790[23]_i_8_0\(0),
      \add_ln66_55_reg_3790[26]_i_10\(24 downto 0) => \add_ln66_55_reg_3790[26]_i_10\(24 downto 0),
      \add_ln66_55_reg_3790[26]_i_5\(0) => \add_ln66_55_reg_3790[26]_i_5\(0),
      \add_ln66_55_reg_3790_reg[26]\(0) => \add_ln66_55_reg_3790_reg[26]\(0),
      \add_ln66_55_reg_3790_reg[26]_0\(0) => \add_ln66_55_reg_3790_reg[26]_0\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl178_fu_2598_p1(16 downto 0) => p_shl178_fu_2598_p1(16 downto 0),
      x_n(15 downto 0) => x_n(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_34_reg_3830_reg[26]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_34_reg_3830_reg[26]\(0) => \add_ln66_34_reg_3830_reg[26]\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ACOUT : in STD_LOGIC_VECTOR ( 29 downto 0 );
    C : in STD_LOGIC_VECTOR ( 21 downto 0 );
    p_shl192_fu_2454_p1 : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      C(21 downto 0) => C(21 downto 0),
      P(25 downto 0) => P(25 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl192_fu_2454_p1(2 downto 0) => p_shl192_fu_2454_p1(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_13_reg_3805_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln66_27_reg_3820_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_return : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln66_6_reg_3800_reg[30]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_112\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_78\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_18\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ref_tmp_reg_1230_reg[15]_i_18_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ref_tmp_reg_1230[15]_i_41\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ref_tmp_reg_1230_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln66_140_fu_2812_p1 : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \ref_tmp_reg_1230[15]_i_9\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    P : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ref_tmp_reg_1230_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      DI(0) => DI(0),
      O(1 downto 0) => \add_ln66_13_reg_3805_reg[6]\(1 downto 0),
      P(29 downto 0) => P(29 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln66_27_reg_3820_reg[28]\(0) => \add_ln66_27_reg_3820_reg[28]\(0),
      \add_ln66_27_reg_3820_reg[28]_0\(1 downto 0) => O(1 downto 0),
      \add_ln66_6_reg_3800_reg[30]\ => \add_ln66_6_reg_3800_reg[30]\,
      ap_clk => ap_clk,
      ap_return(15 downto 0) => ap_return(15 downto 0),
      \ref_tmp_reg_1230[15]_i_41_0\(27 downto 0) => \ref_tmp_reg_1230[15]_i_41\(27 downto 0),
      \ref_tmp_reg_1230[15]_i_9\(29 downto 0) => \ref_tmp_reg_1230[15]_i_9\(29 downto 0),
      \ref_tmp_reg_1230_reg[15]\(0) => \ref_tmp_reg_1230_reg[15]\(0),
      \ref_tmp_reg_1230_reg[15]_0\(0) => \ref_tmp_reg_1230_reg[15]_0\(0),
      \ref_tmp_reg_1230_reg[15]_i_112_0\(25 downto 0) => \ref_tmp_reg_1230_reg[15]_i_112\(25 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_18_0\(28 downto 0) => \ref_tmp_reg_1230_reg[15]_i_18\(28 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_18_1\(29 downto 0) => \ref_tmp_reg_1230_reg[15]_i_18_0\(29 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_78_0\(26 downto 0) => \ref_tmp_reg_1230_reg[15]_i_78\(26 downto 0),
      \ref_tmp_reg_1230_reg[7]_i_2_0\(1 downto 0) => \ref_tmp_reg_1230_reg[7]_i_2\(1 downto 0),
      \ref_tmp_reg_1230_reg[7]_i_2_1\(1 downto 0) => \ref_tmp_reg_1230_reg[7]_i_2_0\(1 downto 0),
      sext_ln66_140_fu_2812_p1(27 downto 0) => sext_ln66_140_fu_2812_p1(27 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_OUTPUT_INST : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_OUTPUT_INST(47 downto 0) => DSP_OUTPUT_INST(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 26 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(26 downto 0) => P(26 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_19_reg_3815_reg[28]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_19_reg_3815_reg[28]\(0) => \add_ln66_19_reg_3815_reg[28]\(0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1 is
  port (
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      C(16 downto 0) => C(16 downto 0),
      D(24 downto 0) => D(24 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 27 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(27 downto 0) => P(27 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln66_13_reg_3805_reg[29]_i_3\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0
     port map (
      D(29 downto 0) => D(29 downto 0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(28 downto 0) => P(28 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      \add_ln66_13_reg_3805_reg[29]_i_3_0\(27 downto 0) => \add_ln66_13_reg_3805_reg[29]_i_3\(27 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790[26]_i_5\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_12__2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_2__0__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_reg_reg_i_2__0__0_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln66_55_reg_3790_reg[26]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_ln66_55_reg_3790_reg[26]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      P(0) => P(0),
      Q(15 downto 0) => Q(15 downto 0),
      S(0) => S(0),
      \add_ln66_55_reg_3790[26]_i_5_0\(26 downto 0) => \add_ln66_55_reg_3790[26]_i_5\(26 downto 0),
      \add_ln66_55_reg_3790_reg[26]\(24 downto 0) => \add_ln66_55_reg_3790_reg[26]\(24 downto 0),
      \add_ln66_55_reg_3790_reg[26]_0\(24 downto 0) => \add_ln66_55_reg_3790_reg[26]_0\(24 downto 0),
      ap_clk => ap_clk,
      \p_reg_reg_i_12__2_0\(15 downto 0) => \p_reg_reg_i_12__2\(15 downto 0),
      \p_reg_reg_i_2__0__0_0\(15 downto 0) => \p_reg_reg_i_2__0__0\(15 downto 0),
      \p_reg_reg_i_2__0__0_1\(15 downto 0) => \p_reg_reg_i_2__0__0_0\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_shl183_fu_2538_p1 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1 : entity is "FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1 is
begin
FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      P(24 downto 0) => P(24 downto 0),
      ap_clk => ap_clk,
      p_shl183_fu_2538_p1(16 downto 0) => p_shl183_fu_2538_p1(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0 is
begin
FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0
     port map (
      CEA1 => CEA1,
      DSP_ALU_INST(14 downto 0) => DSP_ALU_INST(14 downto 0),
      E(0) => E(0),
      P(28 downto 0) => P(28 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[47]_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \FIR_coe_0_2_val_int_reg_reg[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14 : entity is "FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14 is
begin
FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(1 downto 0) => B(1 downto 0),
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      E(0) => E(0),
      \FIR_coe_0_2_val_int_reg_reg[12]\ => \FIR_coe_0_2_val_int_reg_reg[12]\,
      P(28 downto 0) => P(28 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm[47]_i_2_0\(12 downto 0) => \ap_CS_fsm[47]_i_2\(12 downto 0),
      \ap_CS_fsm_reg[42]\ => \ap_CS_fsm_reg[42]\,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[1]_0\ : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[4]\ : in STD_LOGIC;
    \data_p2_reg[5]\ : in STD_LOGIC;
    \data_p2_reg[6]\ : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[8]\ : in STD_LOGIC;
    \data_p2_reg[9]\ : in STD_LOGIC;
    \data_p2_reg[10]\ : in STD_LOGIC;
    \data_p2_reg[11]\ : in STD_LOGIC;
    \data_p2_reg[12]\ : in STD_LOGIC;
    \data_p2_reg[13]\ : in STD_LOGIC;
    \data_p2_reg[14]\ : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0 is
begin
FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0
     port map (
      D(14 downto 0) => D(14 downto 0),
      E(0) => E(0),
      P(28 downto 0) => P(28 downto 0),
      Q(14 downto 0) => Q(14 downto 0),
      ap_ce_reg_reg(14 downto 0) => ap_ce_reg_reg(14 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[10]\ => \data_p2_reg[10]\,
      \data_p2_reg[11]\ => \data_p2_reg[11]\,
      \data_p2_reg[12]\ => \data_p2_reg[12]\,
      \data_p2_reg[13]\ => \data_p2_reg[13]\,
      \data_p2_reg[14]\ => \data_p2_reg[14]\,
      \data_p2_reg[15]\ => \data_p2_reg[15]\,
      \data_p2_reg[1]\(0) => \data_p2_reg[1]\(0),
      \data_p2_reg[1]_0\ => \data_p2_reg[1]_0\,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \data_p2_reg[3]\ => \data_p2_reg[3]\,
      \data_p2_reg[4]\ => \data_p2_reg[4]\,
      \data_p2_reg[5]\ => \data_p2_reg[5]\,
      \data_p2_reg[6]\ => \data_p2_reg[6]\,
      \data_p2_reg[7]\ => \data_p2_reg[7]\,
      \data_p2_reg[8]\ => \data_p2_reg[8]\,
      \data_p2_reg[9]\ => \data_p2_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC;
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    ap_ce_reg_reg_6 : out STD_LOGIC;
    ap_ce_reg_reg_7 : out STD_LOGIC;
    ap_ce_reg_reg_8 : out STD_LOGIC;
    ap_ce_reg_reg_9 : out STD_LOGIC;
    ap_ce_reg_reg_10 : out STD_LOGIC;
    ap_ce_reg_reg_11 : out STD_LOGIC;
    ap_ce_reg_reg_12 : out STD_LOGIC;
    ap_ce_reg_reg_13 : out STD_LOGIC;
    ap_ce_reg_reg_14 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \y1_phase1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[1]_0\ : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15 : entity is "FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15 is
begin
FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16
     port map (
      E(0) => E(0),
      \FIR_delays_write_int_reg_reg[15]\(15 downto 0) => \FIR_delays_write_int_reg_reg[15]\(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_write_int_reg_reg[15]_0\(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg(15 downto 0),
      ap_ce_reg_reg_0 => ap_ce_reg_reg_0,
      ap_ce_reg_reg_1 => ap_ce_reg_reg_1,
      ap_ce_reg_reg_10 => ap_ce_reg_reg_10,
      ap_ce_reg_reg_11 => ap_ce_reg_reg_11,
      ap_ce_reg_reg_12 => ap_ce_reg_reg_12,
      ap_ce_reg_reg_13 => ap_ce_reg_reg_13,
      ap_ce_reg_reg_14 => ap_ce_reg_reg_14,
      ap_ce_reg_reg_2 => ap_ce_reg_reg_2,
      ap_ce_reg_reg_3 => ap_ce_reg_reg_3,
      ap_ce_reg_reg_4 => ap_ce_reg_reg_4,
      ap_ce_reg_reg_5 => ap_ce_reg_reg_5,
      ap_ce_reg_reg_6 => ap_ce_reg_reg_6,
      ap_ce_reg_reg_7 => ap_ce_reg_reg_7,
      ap_ce_reg_reg_8 => ap_ce_reg_reg_8,
      ap_ce_reg_reg_9 => ap_ce_reg_reg_9,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]\(15 downto 0) => \ap_return_0_int_reg_reg[14]\(15 downto 0),
      \ap_return_0_int_reg_reg[15]\(28 downto 0) => \ap_return_0_int_reg_reg[15]\(28 downto 0),
      \data_p2_reg[15]\(14 downto 0) => \data_p2_reg[15]\(14 downto 0),
      \data_p2_reg[1]\(2 downto 0) => \data_p2_reg[1]\(2 downto 0),
      \data_p2_reg[1]_0\ => \data_p2_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      \y1_phase1_reg[15]\(15 downto 0) => \y1_phase1_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    C : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \FIR_delays_read_23_int_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FIR_delays_read_23_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0 : entity is "FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0";
end bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0 is
begin
FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0
     port map (
      A(15 downto 0) => A(15 downto 0),
      C(23 downto 0) => C(23 downto 0),
      DSP_ALU_INST => DSP_ALU_INST,
      E(0) => E(0),
      \FIR_delays_read_23_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_23_int_reg_reg[15]\(15 downto 0),
      \FIR_delays_read_23_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_23_int_reg_reg[15]_0\(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter is
  port (
    ap_return : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_FIR_filter_fu_449_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    x_n : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter : entity is "FIR_Cascade_HLS_FIR_filter";
end bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter is
  signal A : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal D : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add_ln66_11_reg_3765 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal add_ln66_13_fu_2684_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal add_ln66_13_reg_3805 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal add_ln66_19_fu_2699_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln66_19_reg_3815 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln66_19_reg_3815[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[28]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[28]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[28]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[28]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_19_reg_3815_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln66_27_fu_2737_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal add_ln66_27_reg_3820 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \add_ln66_27_reg_3820[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[15]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[23]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[28]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[28]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[28]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_27_reg_3820_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln66_32_reg_3770 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal add_ln66_34_fu_2752_p2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln66_34_reg_3830 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \add_ln66_34_reg_3830[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[26]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[26]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_34_reg_3830_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal add_ln66_38_reg_3780 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln66_41_fu_2777_p2 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal add_ln66_41_reg_3835 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \add_ln66_41_reg_3835[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln66_41_reg_3835_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_22_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_23_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_24_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_25_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_26_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_27_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_28_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_29_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_30_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_31_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_32_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_33_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_34_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[17]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_21_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_22_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_23_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_24_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_25_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_26_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_27_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_28_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_29_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_30_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_31_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_32_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_33_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_34_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_35_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_36_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_37_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_38_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_39_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_40_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_41_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[24]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_15_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_17_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_18_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_19_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_20_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625[9]_i_9_n_0\ : STD_LOGIC;
  signal add_ln66_45_reg_3625_pp0_iter1_reg_reg : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_10\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_11\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_12\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_13\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_14\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_15\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_8\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[17]_i_21_n_9\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_10\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_11\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_13\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_14\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_15\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_8\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_14_n_9\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_15_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_10\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_11\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_13\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_14\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_15\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_8\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_16_n_9\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_18_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_13\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_14\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_15\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_8\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[10]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[11]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[12]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[13]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[14]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[15]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[16]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[17]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[18]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[19]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[20]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[21]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[22]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[23]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[24]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[2]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[3]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[4]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[5]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[6]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[7]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[8]\ : STD_LOGIC;
  signal \add_ln66_45_reg_3625_reg_n_0_[9]\ : STD_LOGIC;
  signal add_ln66_47_fu_2617_p2 : STD_LOGIC_VECTOR ( 25 downto 2 );
  signal add_ln66_47_reg_3785 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \add_ln66_47_reg_3785[17]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[17]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[25]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785[9]_i_9_n_0\ : STD_LOGIC;
  signal add_ln66_47_reg_3785_pp0_iter4_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_47_reg_3785_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal add_ln66_4_reg_3755 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal add_ln66_55_fu_2651_p2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln66_55_reg_3790 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln66_55_reg_3790_pp0_iter4_reg : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal add_ln66_6_fu_2663_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln66_6_reg_3800 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \add_ln66_6_reg_3800[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[30]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln66_6_reg_3800_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_27_4_1_U38_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_10ns_28_4_1_U36_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U37_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_10s_27_4_1_U39_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_11ns_28_4_1_U34_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_11s_28_4_1_U35_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_12s_29_4_1_U32_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_13s_30_4_1_U30_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U28_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_8ns_25_4_1_U45_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_26_4_1_U42_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_9ns_27_4_1_U40_n_9 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_9s_26_4_1_U46_n_9 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_0 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_1 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_10 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_11 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_12 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_13 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_14 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_15 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_16 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_17 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_18 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_19 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_2 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_20 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_21 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_22 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_23 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_24 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_25 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_26 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_27 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_28 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_29 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_3 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_30 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_31 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_32 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_33 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_34 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_35 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_36 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_37 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_38 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_39 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_4 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_40 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_41 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_42 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_43 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_44 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_45 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_46 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_47 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_5 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_6 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_7 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_8 : STD_LOGIC;
  signal am_addmul_17s_17s_9ns_27_4_1_U25_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_55 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_55 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_56 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_57 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_58 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_59 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_60 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_61 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_62 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_63 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_64 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_65 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_66 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_67 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_68 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_69 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_70 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_71 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_72 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_73 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_74 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_75 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_76 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_56 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_57 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_12s_28s_29_4_1_U67_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_55 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_56 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_55 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_56 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_49 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_50 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_51 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_52 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_53 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_54 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_9 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26_n_0 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_0 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_1 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_10 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_11 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_12 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_13 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_14 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_15 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_16 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_17 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_18 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_19 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_2 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_20 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_21 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_22 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_23 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_24 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_3 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_4 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_5 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_6 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_7 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_8 : STD_LOGIC;
  signal ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal m_reg_reg_i_10_n_0 : STD_LOGIC;
  signal m_reg_reg_i_11_n_0 : STD_LOGIC;
  signal m_reg_reg_i_12_n_0 : STD_LOGIC;
  signal m_reg_reg_i_13_n_0 : STD_LOGIC;
  signal m_reg_reg_i_14_n_0 : STD_LOGIC;
  signal m_reg_reg_i_15_n_0 : STD_LOGIC;
  signal m_reg_reg_i_16_n_0 : STD_LOGIC;
  signal m_reg_reg_i_17_n_0 : STD_LOGIC;
  signal m_reg_reg_i_18_n_0 : STD_LOGIC;
  signal m_reg_reg_i_19_n_0 : STD_LOGIC;
  signal m_reg_reg_i_1_n_15 : STD_LOGIC;
  signal m_reg_reg_i_20_n_0 : STD_LOGIC;
  signal m_reg_reg_i_21_n_0 : STD_LOGIC;
  signal m_reg_reg_i_22_n_0 : STD_LOGIC;
  signal m_reg_reg_i_23_n_0 : STD_LOGIC;
  signal m_reg_reg_i_24_n_0 : STD_LOGIC;
  signal m_reg_reg_i_25_n_0 : STD_LOGIC;
  signal m_reg_reg_i_26_n_0 : STD_LOGIC;
  signal m_reg_reg_i_27_n_0 : STD_LOGIC;
  signal m_reg_reg_i_28_n_0 : STD_LOGIC;
  signal m_reg_reg_i_29_n_0 : STD_LOGIC;
  signal m_reg_reg_i_2_n_0 : STD_LOGIC;
  signal m_reg_reg_i_2_n_1 : STD_LOGIC;
  signal m_reg_reg_i_2_n_10 : STD_LOGIC;
  signal m_reg_reg_i_2_n_11 : STD_LOGIC;
  signal m_reg_reg_i_2_n_12 : STD_LOGIC;
  signal m_reg_reg_i_2_n_13 : STD_LOGIC;
  signal m_reg_reg_i_2_n_14 : STD_LOGIC;
  signal m_reg_reg_i_2_n_15 : STD_LOGIC;
  signal m_reg_reg_i_2_n_2 : STD_LOGIC;
  signal m_reg_reg_i_2_n_3 : STD_LOGIC;
  signal m_reg_reg_i_2_n_4 : STD_LOGIC;
  signal m_reg_reg_i_2_n_5 : STD_LOGIC;
  signal m_reg_reg_i_2_n_6 : STD_LOGIC;
  signal m_reg_reg_i_2_n_7 : STD_LOGIC;
  signal m_reg_reg_i_2_n_8 : STD_LOGIC;
  signal m_reg_reg_i_2_n_9 : STD_LOGIC;
  signal m_reg_reg_i_30_n_0 : STD_LOGIC;
  signal m_reg_reg_i_31_n_0 : STD_LOGIC;
  signal m_reg_reg_i_32_n_0 : STD_LOGIC;
  signal m_reg_reg_i_33_n_0 : STD_LOGIC;
  signal m_reg_reg_i_34_n_0 : STD_LOGIC;
  signal m_reg_reg_i_35_n_0 : STD_LOGIC;
  signal m_reg_reg_i_36_n_0 : STD_LOGIC;
  signal m_reg_reg_i_37_n_0 : STD_LOGIC;
  signal m_reg_reg_i_38_n_0 : STD_LOGIC;
  signal m_reg_reg_i_39_n_0 : STD_LOGIC;
  signal m_reg_reg_i_3_n_0 : STD_LOGIC;
  signal m_reg_reg_i_3_n_1 : STD_LOGIC;
  signal m_reg_reg_i_3_n_10 : STD_LOGIC;
  signal m_reg_reg_i_3_n_11 : STD_LOGIC;
  signal m_reg_reg_i_3_n_12 : STD_LOGIC;
  signal m_reg_reg_i_3_n_13 : STD_LOGIC;
  signal m_reg_reg_i_3_n_14 : STD_LOGIC;
  signal m_reg_reg_i_3_n_15 : STD_LOGIC;
  signal m_reg_reg_i_3_n_2 : STD_LOGIC;
  signal m_reg_reg_i_3_n_3 : STD_LOGIC;
  signal m_reg_reg_i_3_n_4 : STD_LOGIC;
  signal m_reg_reg_i_3_n_5 : STD_LOGIC;
  signal m_reg_reg_i_3_n_6 : STD_LOGIC;
  signal m_reg_reg_i_3_n_7 : STD_LOGIC;
  signal m_reg_reg_i_3_n_8 : STD_LOGIC;
  signal m_reg_reg_i_3_n_9 : STD_LOGIC;
  signal m_reg_reg_i_40_n_0 : STD_LOGIC;
  signal m_reg_reg_i_4_n_15 : STD_LOGIC;
  signal m_reg_reg_i_5_n_0 : STD_LOGIC;
  signal m_reg_reg_i_5_n_1 : STD_LOGIC;
  signal m_reg_reg_i_5_n_10 : STD_LOGIC;
  signal m_reg_reg_i_5_n_11 : STD_LOGIC;
  signal m_reg_reg_i_5_n_12 : STD_LOGIC;
  signal m_reg_reg_i_5_n_13 : STD_LOGIC;
  signal m_reg_reg_i_5_n_14 : STD_LOGIC;
  signal m_reg_reg_i_5_n_15 : STD_LOGIC;
  signal m_reg_reg_i_5_n_2 : STD_LOGIC;
  signal m_reg_reg_i_5_n_3 : STD_LOGIC;
  signal m_reg_reg_i_5_n_4 : STD_LOGIC;
  signal m_reg_reg_i_5_n_5 : STD_LOGIC;
  signal m_reg_reg_i_5_n_6 : STD_LOGIC;
  signal m_reg_reg_i_5_n_7 : STD_LOGIC;
  signal m_reg_reg_i_5_n_8 : STD_LOGIC;
  signal m_reg_reg_i_5_n_9 : STD_LOGIC;
  signal m_reg_reg_i_6_n_0 : STD_LOGIC;
  signal m_reg_reg_i_6_n_1 : STD_LOGIC;
  signal m_reg_reg_i_6_n_10 : STD_LOGIC;
  signal m_reg_reg_i_6_n_11 : STD_LOGIC;
  signal m_reg_reg_i_6_n_12 : STD_LOGIC;
  signal m_reg_reg_i_6_n_13 : STD_LOGIC;
  signal m_reg_reg_i_6_n_14 : STD_LOGIC;
  signal m_reg_reg_i_6_n_15 : STD_LOGIC;
  signal m_reg_reg_i_6_n_2 : STD_LOGIC;
  signal m_reg_reg_i_6_n_3 : STD_LOGIC;
  signal m_reg_reg_i_6_n_4 : STD_LOGIC;
  signal m_reg_reg_i_6_n_5 : STD_LOGIC;
  signal m_reg_reg_i_6_n_6 : STD_LOGIC;
  signal m_reg_reg_i_6_n_7 : STD_LOGIC;
  signal m_reg_reg_i_6_n_8 : STD_LOGIC;
  signal m_reg_reg_i_6_n_9 : STD_LOGIC;
  signal m_reg_reg_i_7_n_0 : STD_LOGIC;
  signal \m_reg_reg_i_8__0_n_0\ : STD_LOGIC;
  signal m_reg_reg_i_9_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_100 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_101 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_102 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_103 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_104 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_105 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_106 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_106_load_reg_3366 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_107 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_108 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_109 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_111 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_112 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_113 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_114 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_115 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_116 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_117 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_118 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_119 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_121 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_122 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_15 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_16 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_17 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_18 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_19 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal p_ZL19H_filter_FIR_kernel_25 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_26 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal p_ZL19H_filter_FIR_kernel_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_30 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_34 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_35 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_36 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_37 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_38 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_39 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_40 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_41 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_42 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_43 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_44 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_45 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_46 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_47 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_48 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal p_ZL19H_filter_FIR_kernel_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_51 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_52 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_53 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_54 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_55 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_56 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_57 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal p_ZL19H_filter_FIR_kernel_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_60 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2_n_0\ : STD_LOGIC;
  signal \p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2_n_0\ : STD_LOGIC;
  signal p_ZL19H_filter_FIR_kernel_63 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_63_load_reg_3456 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_64 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_65 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_66 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_67 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_68 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_69 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_70 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_71 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_72 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_73 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_74 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_75 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_76 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_76_load_reg_3431 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_77 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_78 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_79 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_80 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_81 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_82 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_83 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_84 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_85 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_86 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_87 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_88 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_89 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_90 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_91 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_92 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_92_load_reg_3391 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_93 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_94 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_95 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_96 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_97 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_98 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL19H_filter_FIR_kernel_99 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_reg_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_10__3_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_10_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__3_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_11__4_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_11_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_12__3_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_12_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_13__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_13_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_14__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_14_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_15__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_15_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_16__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_16_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__1__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_17__2__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_17_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_18__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_18_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_19__2_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_19_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_1__2_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_1_n_15 : STD_LOGIC;
  signal \p_reg_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_20__2__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_20_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_21__2__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_21_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_22__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_22_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_23__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_23_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_24__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_24_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_25__3_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_25_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_26__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_26_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_27__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_27_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_28__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_28_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_29__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_29_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_2__2_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_2_n_0 : STD_LOGIC;
  signal p_reg_reg_i_2_n_1 : STD_LOGIC;
  signal p_reg_reg_i_2_n_10 : STD_LOGIC;
  signal p_reg_reg_i_2_n_11 : STD_LOGIC;
  signal p_reg_reg_i_2_n_12 : STD_LOGIC;
  signal p_reg_reg_i_2_n_13 : STD_LOGIC;
  signal p_reg_reg_i_2_n_14 : STD_LOGIC;
  signal p_reg_reg_i_2_n_15 : STD_LOGIC;
  signal p_reg_reg_i_2_n_2 : STD_LOGIC;
  signal p_reg_reg_i_2_n_3 : STD_LOGIC;
  signal p_reg_reg_i_2_n_4 : STD_LOGIC;
  signal p_reg_reg_i_2_n_5 : STD_LOGIC;
  signal p_reg_reg_i_2_n_6 : STD_LOGIC;
  signal p_reg_reg_i_2_n_7 : STD_LOGIC;
  signal p_reg_reg_i_2_n_8 : STD_LOGIC;
  signal p_reg_reg_i_2_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_30__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_30_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_31__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_31_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_32__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_32_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_33__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_33_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_34__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_34_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_35__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_35_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_36__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_36_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_37__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_38__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_38_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_39__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__1_n_9\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_10\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_11\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_13\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_14\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_15\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_8\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_9\ : STD_LOGIC;
  signal p_reg_reg_i_3_n_0 : STD_LOGIC;
  signal p_reg_reg_i_3_n_1 : STD_LOGIC;
  signal p_reg_reg_i_3_n_10 : STD_LOGIC;
  signal p_reg_reg_i_3_n_11 : STD_LOGIC;
  signal p_reg_reg_i_3_n_12 : STD_LOGIC;
  signal p_reg_reg_i_3_n_13 : STD_LOGIC;
  signal p_reg_reg_i_3_n_14 : STD_LOGIC;
  signal p_reg_reg_i_3_n_15 : STD_LOGIC;
  signal p_reg_reg_i_3_n_2 : STD_LOGIC;
  signal p_reg_reg_i_3_n_3 : STD_LOGIC;
  signal p_reg_reg_i_3_n_4 : STD_LOGIC;
  signal p_reg_reg_i_3_n_5 : STD_LOGIC;
  signal p_reg_reg_i_3_n_6 : STD_LOGIC;
  signal p_reg_reg_i_3_n_7 : STD_LOGIC;
  signal p_reg_reg_i_3_n_8 : STD_LOGIC;
  signal p_reg_reg_i_3_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_40__0__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_40__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_41__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_43__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_4_n_15 : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_7\ : STD_LOGIC;
  signal p_reg_reg_i_5_n_0 : STD_LOGIC;
  signal p_reg_reg_i_5_n_1 : STD_LOGIC;
  signal p_reg_reg_i_5_n_10 : STD_LOGIC;
  signal p_reg_reg_i_5_n_11 : STD_LOGIC;
  signal p_reg_reg_i_5_n_12 : STD_LOGIC;
  signal p_reg_reg_i_5_n_13 : STD_LOGIC;
  signal p_reg_reg_i_5_n_14 : STD_LOGIC;
  signal p_reg_reg_i_5_n_15 : STD_LOGIC;
  signal p_reg_reg_i_5_n_2 : STD_LOGIC;
  signal p_reg_reg_i_5_n_3 : STD_LOGIC;
  signal p_reg_reg_i_5_n_4 : STD_LOGIC;
  signal p_reg_reg_i_5_n_5 : STD_LOGIC;
  signal p_reg_reg_i_5_n_6 : STD_LOGIC;
  signal p_reg_reg_i_5_n_7 : STD_LOGIC;
  signal p_reg_reg_i_5_n_8 : STD_LOGIC;
  signal p_reg_reg_i_5_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_7\ : STD_LOGIC;
  signal \p_reg_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2__0_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_6_n_0 : STD_LOGIC;
  signal p_reg_reg_i_6_n_1 : STD_LOGIC;
  signal p_reg_reg_i_6_n_10 : STD_LOGIC;
  signal p_reg_reg_i_6_n_11 : STD_LOGIC;
  signal p_reg_reg_i_6_n_12 : STD_LOGIC;
  signal p_reg_reg_i_6_n_13 : STD_LOGIC;
  signal p_reg_reg_i_6_n_14 : STD_LOGIC;
  signal p_reg_reg_i_6_n_15 : STD_LOGIC;
  signal p_reg_reg_i_6_n_2 : STD_LOGIC;
  signal p_reg_reg_i_6_n_3 : STD_LOGIC;
  signal p_reg_reg_i_6_n_4 : STD_LOGIC;
  signal p_reg_reg_i_6_n_5 : STD_LOGIC;
  signal p_reg_reg_i_6_n_6 : STD_LOGIC;
  signal p_reg_reg_i_6_n_7 : STD_LOGIC;
  signal p_reg_reg_i_6_n_8 : STD_LOGIC;
  signal p_reg_reg_i_6_n_9 : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_7__5_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_7_n_0 : STD_LOGIC;
  signal \p_reg_reg_i_8__4_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__5_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg_i_9__5_n_0\ : STD_LOGIC;
  signal p_reg_reg_i_9_n_0 : STD_LOGIC;
  signal p_shl178_fu_2598_p1 : STD_LOGIC_VECTOR ( 22 downto 6 );
  signal p_shl179_fu_2559_p1 : STD_LOGIC_VECTOR ( 22 downto 6 );
  signal p_shl183_fu_2538_p1 : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal p_shl192_fu_2454_p1 : STD_LOGIC_VECTOR ( 24 downto 8 );
  signal p_shl197_fu_2388_p1 : STD_LOGIC_VECTOR ( 21 downto 5 );
  signal p_shl199_fu_2356_p1 : STD_LOGIC_VECTOR ( 25 downto 9 );
  signal p_shl201_fu_2328_p1 : STD_LOGIC_VECTOR ( 28 downto 12 );
  signal \ref_tmp_reg_1230[15]_i_150_n_0\ : STD_LOGIC;
  signal \ref_tmp_reg_1230[15]_i_30_n_0\ : STD_LOGIC;
  signal sext_ln66_140_fu_2812_p1 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal sext_ln66_159_fu_2611_p1 : STD_LOGIC_VECTOR ( 24 downto 2 );
  signal sext_ln66_167_fu_2647_p1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal sext_ln66_169_fu_2773_p1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal sext_ln66_171_fu_2856_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal tmp113_fu_1424_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp113_reg_3601 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp113_reg_3601[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601[7]_i_9_n_0\ : STD_LOGIC;
  signal tmp113_reg_3601_pp0_iter1_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp113_reg_3601_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp113_reg_3601_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp115_fu_1430_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp115_reg_3607 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp115_reg_3607[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp115_reg_3607_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp117_fu_1436_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp117_reg_3613 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp117_reg_3613[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp117_reg_3613_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp121_fu_1442_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp121_reg_3619 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp121_reg_3619[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp121_reg_3619_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp25_fu_1308_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp25_reg_3566 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp25_reg_3566[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp25_reg_3566_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp35_fu_1314_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp35_reg_3572 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp35_reg_3572[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp35_reg_3572_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp43_fu_1320_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp43_reg_3578 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp43_reg_3578[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp43_reg_3578_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp81_fu_1326_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp81_reg_3584 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp81_reg_3584[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584[7]_i_9_n_0\ : STD_LOGIC;
  signal tmp81_reg_3584_pp0_iter1_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp81_reg_3584_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp81_reg_3584_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp91_fu_1332_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp91_reg_3590 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp91_reg_3590[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp91_reg_3590_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp931_fu_1346_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal tmp931_reg_3596 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp931_reg_3596[15]_i_10_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_7_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_8_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[15]_i_9_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_6_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_7_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_8_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596[7]_i_9_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp931_reg_3596_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_add_ln66_19_reg_3815_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln66_19_reg_3815_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln66_27_reg_3820_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln66_27_reg_3820_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln66_34_reg_3830_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln66_34_reg_3830_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln66_41_reg_3835_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln66_41_reg_3835_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln66_41_reg_3835_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln66_41_reg_3835_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln66_45_reg_3625_reg[24]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln66_47_reg_3785_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln66_6_reg_3800_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln66_6_reg_3800_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_m_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_reg_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_p_reg_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_p_reg_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_p_reg_reg_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_reg_reg_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp113_reg_3601_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp113_reg_3601_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp115_reg_3607_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp115_reg_3607_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp117_reg_3613_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp117_reg_3613_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp121_reg_3619_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp121_reg_3619_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp25_reg_3566_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp25_reg_3566_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp35_reg_3572_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp35_reg_3572_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp43_reg_3578_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp43_reg_3578_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp81_reg_3584_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp81_reg_3584_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp91_reg_3590_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp91_reg_3590_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp931_reg_3596_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp931_reg_3596_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_18\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_19\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_20\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_22\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_23\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[17]_i_24\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[24]_i_19\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln66_45_reg_3625[24]_i_20\ : label is "soft_lutpair196";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln66_45_reg_3625[9]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln66_45_reg_3625[9]_i_9\ : label is "lutpair0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name : string;
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2 ";
  attribute srl_bus_name of \p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg ";
  attribute srl_name of \p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2\ : label is "inst/\grp_FIR_filter_fu_449/p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2 ";
begin
\add_ln66_11_reg_3765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_27,
      Q => add_ln66_11_reg_3765(0),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_17,
      Q => add_ln66_11_reg_3765(10),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_16,
      Q => add_ln66_11_reg_3765(11),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_15,
      Q => add_ln66_11_reg_3765(12),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_14,
      Q => add_ln66_11_reg_3765(13),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_13,
      Q => add_ln66_11_reg_3765(14),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_12,
      Q => add_ln66_11_reg_3765(15),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_11,
      Q => add_ln66_11_reg_3765(16),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_10,
      Q => add_ln66_11_reg_3765(17),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_9,
      Q => add_ln66_11_reg_3765(18),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_8,
      Q => add_ln66_11_reg_3765(19),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_26,
      Q => add_ln66_11_reg_3765(1),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_7,
      Q => add_ln66_11_reg_3765(20),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_6,
      Q => add_ln66_11_reg_3765(21),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_5,
      Q => add_ln66_11_reg_3765(22),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_4,
      Q => add_ln66_11_reg_3765(23),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_3,
      Q => add_ln66_11_reg_3765(24),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_2,
      Q => add_ln66_11_reg_3765(25),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_1,
      Q => add_ln66_11_reg_3765(26),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_0,
      Q => add_ln66_11_reg_3765(27),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_25,
      Q => add_ln66_11_reg_3765(2),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_24,
      Q => add_ln66_11_reg_3765(3),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_23,
      Q => add_ln66_11_reg_3765(4),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_22,
      Q => add_ln66_11_reg_3765(5),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_21,
      Q => add_ln66_11_reg_3765(6),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_20,
      Q => add_ln66_11_reg_3765(7),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_19,
      Q => add_ln66_11_reg_3765(8),
      R => '0'
    );
\add_ln66_11_reg_3765_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_18,
      Q => add_ln66_11_reg_3765(9),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(0),
      Q => add_ln66_13_reg_3805(0),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(10),
      Q => add_ln66_13_reg_3805(10),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(11),
      Q => add_ln66_13_reg_3805(11),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(12),
      Q => add_ln66_13_reg_3805(12),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(13),
      Q => add_ln66_13_reg_3805(13),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(14),
      Q => add_ln66_13_reg_3805(14),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(15),
      Q => add_ln66_13_reg_3805(15),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(16),
      Q => add_ln66_13_reg_3805(16),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(17),
      Q => add_ln66_13_reg_3805(17),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(18),
      Q => add_ln66_13_reg_3805(18),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(19),
      Q => add_ln66_13_reg_3805(19),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(1),
      Q => add_ln66_13_reg_3805(1),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(20),
      Q => add_ln66_13_reg_3805(20),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(21),
      Q => add_ln66_13_reg_3805(21),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(22),
      Q => add_ln66_13_reg_3805(22),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(23),
      Q => add_ln66_13_reg_3805(23),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(24),
      Q => add_ln66_13_reg_3805(24),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(25),
      Q => add_ln66_13_reg_3805(25),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(26),
      Q => add_ln66_13_reg_3805(26),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(27),
      Q => add_ln66_13_reg_3805(27),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(28),
      Q => add_ln66_13_reg_3805(28),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(29),
      Q => add_ln66_13_reg_3805(29),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(2),
      Q => add_ln66_13_reg_3805(2),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(3),
      Q => add_ln66_13_reg_3805(3),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(4),
      Q => add_ln66_13_reg_3805(4),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(5),
      Q => add_ln66_13_reg_3805(5),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(6),
      Q => add_ln66_13_reg_3805(6),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(7),
      Q => add_ln66_13_reg_3805(7),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(8),
      Q => add_ln66_13_reg_3805(8),
      R => '0'
    );
\add_ln66_13_reg_3805_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_13_fu_2684_p2(9),
      Q => add_ln66_13_reg_3805(9),
      R => '0'
    );
\add_ln66_19_reg_3815[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_12,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_12,
      O => \add_ln66_19_reg_3815[15]_i_2_n_0\
    );
\add_ln66_19_reg_3815[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_13,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_13,
      O => \add_ln66_19_reg_3815[15]_i_3_n_0\
    );
\add_ln66_19_reg_3815[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_14,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_14,
      O => \add_ln66_19_reg_3815[15]_i_4_n_0\
    );
\add_ln66_19_reg_3815[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_15,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_15,
      O => \add_ln66_19_reg_3815[15]_i_5_n_0\
    );
\add_ln66_19_reg_3815[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_16,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_16,
      O => \add_ln66_19_reg_3815[15]_i_6_n_0\
    );
\add_ln66_19_reg_3815[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_17,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_17,
      O => \add_ln66_19_reg_3815[15]_i_7_n_0\
    );
\add_ln66_19_reg_3815[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_18,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_18,
      O => \add_ln66_19_reg_3815[15]_i_8_n_0\
    );
\add_ln66_19_reg_3815[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_19,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_19,
      O => \add_ln66_19_reg_3815[15]_i_9_n_0\
    );
\add_ln66_19_reg_3815[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_4,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_4,
      O => \add_ln66_19_reg_3815[23]_i_2_n_0\
    );
\add_ln66_19_reg_3815[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_5,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_5,
      O => \add_ln66_19_reg_3815[23]_i_3_n_0\
    );
\add_ln66_19_reg_3815[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_6,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_6,
      O => \add_ln66_19_reg_3815[23]_i_4_n_0\
    );
\add_ln66_19_reg_3815[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_7,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_7,
      O => \add_ln66_19_reg_3815[23]_i_5_n_0\
    );
\add_ln66_19_reg_3815[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_8,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_8,
      O => \add_ln66_19_reg_3815[23]_i_6_n_0\
    );
\add_ln66_19_reg_3815[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_9,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_9,
      O => \add_ln66_19_reg_3815[23]_i_7_n_0\
    );
\add_ln66_19_reg_3815[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_10,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_10,
      O => \add_ln66_19_reg_3815[23]_i_8_n_0\
    );
\add_ln66_19_reg_3815[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_11,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_11,
      O => \add_ln66_19_reg_3815[23]_i_9_n_0\
    );
\add_ln66_19_reg_3815[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_0,
      O => \add_ln66_19_reg_3815[28]_i_2_n_0\
    );
\add_ln66_19_reg_3815[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_1,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_1,
      O => \add_ln66_19_reg_3815[28]_i_4_n_0\
    );
\add_ln66_19_reg_3815[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_2,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_2,
      O => \add_ln66_19_reg_3815[28]_i_5_n_0\
    );
\add_ln66_19_reg_3815[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_3,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_3,
      O => \add_ln66_19_reg_3815[28]_i_6_n_0\
    );
\add_ln66_19_reg_3815[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_20,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_20,
      O => \add_ln66_19_reg_3815[7]_i_2_n_0\
    );
\add_ln66_19_reg_3815[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_21,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_21,
      O => \add_ln66_19_reg_3815[7]_i_3_n_0\
    );
\add_ln66_19_reg_3815[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_22,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_22,
      O => \add_ln66_19_reg_3815[7]_i_4_n_0\
    );
\add_ln66_19_reg_3815[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_23,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_23,
      O => \add_ln66_19_reg_3815[7]_i_5_n_0\
    );
\add_ln66_19_reg_3815[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_24,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_24,
      O => \add_ln66_19_reg_3815[7]_i_6_n_0\
    );
\add_ln66_19_reg_3815[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_25,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_25,
      O => \add_ln66_19_reg_3815[7]_i_7_n_0\
    );
\add_ln66_19_reg_3815[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_26,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_26,
      O => \add_ln66_19_reg_3815[7]_i_8_n_0\
    );
\add_ln66_19_reg_3815[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_27,
      I1 => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_27,
      O => \add_ln66_19_reg_3815[7]_i_9_n_0\
    );
\add_ln66_19_reg_3815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(0),
      Q => add_ln66_19_reg_3815(0),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(10),
      Q => add_ln66_19_reg_3815(10),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(11),
      Q => add_ln66_19_reg_3815(11),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(12),
      Q => add_ln66_19_reg_3815(12),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(13),
      Q => add_ln66_19_reg_3815(13),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(14),
      Q => add_ln66_19_reg_3815(14),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(15),
      Q => add_ln66_19_reg_3815(15),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_19_reg_3815_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_19_reg_3815_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_19_reg_3815_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_19_reg_3815_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_19_reg_3815_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_19_reg_3815_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_19_reg_3815_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_19_reg_3815_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_19_reg_3815_reg[15]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_12,
      DI(6) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_13,
      DI(5) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_14,
      DI(4) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_15,
      DI(3) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_16,
      DI(2) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_17,
      DI(1) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_18,
      DI(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_19,
      O(7 downto 0) => add_ln66_19_fu_2699_p2(15 downto 8),
      S(7) => \add_ln66_19_reg_3815[15]_i_2_n_0\,
      S(6) => \add_ln66_19_reg_3815[15]_i_3_n_0\,
      S(5) => \add_ln66_19_reg_3815[15]_i_4_n_0\,
      S(4) => \add_ln66_19_reg_3815[15]_i_5_n_0\,
      S(3) => \add_ln66_19_reg_3815[15]_i_6_n_0\,
      S(2) => \add_ln66_19_reg_3815[15]_i_7_n_0\,
      S(1) => \add_ln66_19_reg_3815[15]_i_8_n_0\,
      S(0) => \add_ln66_19_reg_3815[15]_i_9_n_0\
    );
\add_ln66_19_reg_3815_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(16),
      Q => add_ln66_19_reg_3815(16),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(17),
      Q => add_ln66_19_reg_3815(17),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(18),
      Q => add_ln66_19_reg_3815(18),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(19),
      Q => add_ln66_19_reg_3815(19),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(1),
      Q => add_ln66_19_reg_3815(1),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(20),
      Q => add_ln66_19_reg_3815(20),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(21),
      Q => add_ln66_19_reg_3815(21),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(22),
      Q => add_ln66_19_reg_3815(22),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(23),
      Q => add_ln66_19_reg_3815(23),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_19_reg_3815_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_19_reg_3815_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_19_reg_3815_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_19_reg_3815_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_19_reg_3815_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_19_reg_3815_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_19_reg_3815_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_19_reg_3815_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_19_reg_3815_reg[23]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_4,
      DI(6) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_5,
      DI(5) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_6,
      DI(4) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_7,
      DI(3) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_8,
      DI(2) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_9,
      DI(1) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_10,
      DI(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_11,
      O(7 downto 0) => add_ln66_19_fu_2699_p2(23 downto 16),
      S(7) => \add_ln66_19_reg_3815[23]_i_2_n_0\,
      S(6) => \add_ln66_19_reg_3815[23]_i_3_n_0\,
      S(5) => \add_ln66_19_reg_3815[23]_i_4_n_0\,
      S(4) => \add_ln66_19_reg_3815[23]_i_5_n_0\,
      S(3) => \add_ln66_19_reg_3815[23]_i_6_n_0\,
      S(2) => \add_ln66_19_reg_3815[23]_i_7_n_0\,
      S(1) => \add_ln66_19_reg_3815[23]_i_8_n_0\,
      S(0) => \add_ln66_19_reg_3815[23]_i_9_n_0\
    );
\add_ln66_19_reg_3815_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(24),
      Q => add_ln66_19_reg_3815(24),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(25),
      Q => add_ln66_19_reg_3815(25),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(26),
      Q => add_ln66_19_reg_3815(26),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(27),
      Q => add_ln66_19_reg_3815(27),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(28),
      Q => add_ln66_19_reg_3815(28),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[28]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_19_reg_3815_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln66_19_reg_3815_reg[28]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln66_19_reg_3815_reg[28]_i_1_n_4\,
      CO(2) => \add_ln66_19_reg_3815_reg[28]_i_1_n_5\,
      CO(1) => \add_ln66_19_reg_3815_reg[28]_i_1_n_6\,
      CO(0) => \add_ln66_19_reg_3815_reg[28]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln66_19_reg_3815[28]_i_2_n_0\,
      DI(2) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_1,
      DI(1) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_2,
      DI(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_3,
      O(7 downto 5) => \NLW_add_ln66_19_reg_3815_reg[28]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln66_19_fu_2699_p2(28 downto 24),
      S(7 downto 4) => B"0001",
      S(3) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_28,
      S(2) => \add_ln66_19_reg_3815[28]_i_4_n_0\,
      S(1) => \add_ln66_19_reg_3815[28]_i_5_n_0\,
      S(0) => \add_ln66_19_reg_3815[28]_i_6_n_0\
    );
\add_ln66_19_reg_3815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(2),
      Q => add_ln66_19_reg_3815(2),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(3),
      Q => add_ln66_19_reg_3815(3),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(4),
      Q => add_ln66_19_reg_3815(4),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(5),
      Q => add_ln66_19_reg_3815(5),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(6),
      Q => add_ln66_19_reg_3815(6),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(7),
      Q => add_ln66_19_reg_3815(7),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_19_reg_3815_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_19_reg_3815_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_19_reg_3815_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_19_reg_3815_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_19_reg_3815_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_19_reg_3815_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_19_reg_3815_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_19_reg_3815_reg[7]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_20,
      DI(6) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_21,
      DI(5) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_22,
      DI(4) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_23,
      DI(3) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_24,
      DI(2) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_25,
      DI(1) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_26,
      DI(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_27,
      O(7 downto 0) => add_ln66_19_fu_2699_p2(7 downto 0),
      S(7) => \add_ln66_19_reg_3815[7]_i_2_n_0\,
      S(6) => \add_ln66_19_reg_3815[7]_i_3_n_0\,
      S(5) => \add_ln66_19_reg_3815[7]_i_4_n_0\,
      S(4) => \add_ln66_19_reg_3815[7]_i_5_n_0\,
      S(3) => \add_ln66_19_reg_3815[7]_i_6_n_0\,
      S(2) => \add_ln66_19_reg_3815[7]_i_7_n_0\,
      S(1) => \add_ln66_19_reg_3815[7]_i_8_n_0\,
      S(0) => \add_ln66_19_reg_3815[7]_i_9_n_0\
    );
\add_ln66_19_reg_3815_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(8),
      Q => add_ln66_19_reg_3815(8),
      R => '0'
    );
\add_ln66_19_reg_3815_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_19_fu_2699_p2(9),
      Q => add_ln66_19_reg_3815(9),
      R => '0'
    );
\add_ln66_27_reg_3820[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_42,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_66,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_11,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_42,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_12,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_12,
      O => \add_ln66_27_reg_3820[15]_i_10_n_0\
    );
\add_ln66_27_reg_3820[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_43,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_57,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_12,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_43,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_13,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_13,
      O => \add_ln66_27_reg_3820[15]_i_11_n_0\
    );
\add_ln66_27_reg_3820[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_44,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_56,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_13,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_44,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_14,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_14,
      O => \add_ln66_27_reg_3820[15]_i_12_n_0\
    );
\add_ln66_27_reg_3820[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_45,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_55,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_14,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_45,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_15,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_15,
      O => \add_ln66_27_reg_3820[15]_i_13_n_0\
    );
\add_ln66_27_reg_3820[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_46,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_54,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_15,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_46,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_16,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_16,
      O => \add_ln66_27_reg_3820[15]_i_14_n_0\
    );
\add_ln66_27_reg_3820[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_47,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_53,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_16,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_47,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_17,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_17,
      O => \add_ln66_27_reg_3820[15]_i_15_n_0\
    );
\add_ln66_27_reg_3820[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_48,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_52,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_17,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_48,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_18,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_18,
      O => \add_ln66_27_reg_3820[15]_i_16_n_0\
    );
\add_ln66_27_reg_3820[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_49,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_51,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_18,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_49,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_19,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_19,
      O => \add_ln66_27_reg_3820[15]_i_17_n_0\
    );
\add_ln66_27_reg_3820[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_58,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_74,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_3,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_34,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_4,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_4,
      O => \add_ln66_27_reg_3820[23]_i_10_n_0\
    );
\add_ln66_27_reg_3820[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_59,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_73,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_4,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_35,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_5,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_5,
      O => \add_ln66_27_reg_3820[23]_i_11_n_0\
    );
\add_ln66_27_reg_3820[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_60,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_72,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_5,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_36,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_6,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_6,
      O => \add_ln66_27_reg_3820[23]_i_12_n_0\
    );
\add_ln66_27_reg_3820[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_61,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_71,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_6,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_37,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_7,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_7,
      O => \add_ln66_27_reg_3820[23]_i_13_n_0\
    );
\add_ln66_27_reg_3820[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_62,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_70,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_7,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_38,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_8,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_8,
      O => \add_ln66_27_reg_3820[23]_i_14_n_0\
    );
\add_ln66_27_reg_3820[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_63,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_69,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_8,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_39,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_9,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_9,
      O => \add_ln66_27_reg_3820[23]_i_15_n_0\
    );
\add_ln66_27_reg_3820[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_64,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_68,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_9,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_40,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_10,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_10,
      O => \add_ln66_27_reg_3820[23]_i_16_n_0\
    );
\add_ln66_27_reg_3820[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_65,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_67,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_10,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_41,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_11,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_11,
      O => \add_ln66_27_reg_3820[23]_i_17_n_0\
    );
\add_ln66_27_reg_3820[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BBDBDD4"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_57,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_0,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_0,
      I3 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_0,
      I4 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_30,
      O => \add_ln66_27_reg_3820[28]_i_6_n_0\
    );
\add_ln66_27_reg_3820[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_30,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_76,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_1,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_32,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_2,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_2,
      O => \add_ln66_27_reg_3820[28]_i_8_n_0\
    );
\add_ln66_27_reg_3820[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_31,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_75,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_2,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_33,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_3,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_3,
      O => \add_ln66_27_reg_3820[28]_i_9_n_0\
    );
\add_ln66_27_reg_3820[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_33,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_41,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_20,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_51,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_21,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_21,
      O => \add_ln66_27_reg_3820[7]_i_10_n_0\
    );
\add_ln66_27_reg_3820[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_34,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_40,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_21,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_52,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_22,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_22,
      O => \add_ln66_27_reg_3820[7]_i_11_n_0\
    );
\add_ln66_27_reg_3820[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_35,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_39,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_22,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_53,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_23,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_23,
      O => \add_ln66_27_reg_3820[7]_i_12_n_0\
    );
\add_ln66_27_reg_3820[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_36,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_38,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_23,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_54,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_24,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_24,
      O => \add_ln66_27_reg_3820[7]_i_13_n_0\
    );
\add_ln66_27_reg_3820[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_37,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_24,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_25,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_25,
      O => \add_ln66_27_reg_3820[7]_i_14_n_0\
    );
\add_ln66_27_reg_3820[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln66_27_reg_3820[7]_i_8_n_0\,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_26,
      I2 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_26,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_56,
      O => \add_ln66_27_reg_3820[7]_i_15_n_0\
    );
\add_ln66_27_reg_3820[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_26,
      I1 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_56,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_26,
      I3 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_26,
      O => \add_ln66_27_reg_3820[7]_i_16_n_0\
    );
\add_ln66_27_reg_3820[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_25,
      I1 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25,
      I2 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55,
      I3 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_24,
      I4 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_37,
      O => \add_ln66_27_reg_3820[7]_i_7_n_0\
    );
\add_ln66_27_reg_3820[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25,
      I1 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_25,
      I3 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_25,
      O => \add_ln66_27_reg_3820[7]_i_8_n_0\
    );
\add_ln66_27_reg_3820[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_32,
      I1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_50,
      I2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_19,
      I3 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_50,
      I4 => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_20,
      I5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_20,
      O => \add_ln66_27_reg_3820[7]_i_9_n_0\
    );
\add_ln66_27_reg_3820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(0),
      Q => add_ln66_27_reg_3820(0),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(10),
      Q => add_ln66_27_reg_3820(10),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(11),
      Q => add_ln66_27_reg_3820(11),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(12),
      Q => add_ln66_27_reg_3820(12),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(13),
      Q => add_ln66_27_reg_3820(13),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(14),
      Q => add_ln66_27_reg_3820(14),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(15),
      Q => add_ln66_27_reg_3820(15),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_27_reg_3820_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_27_reg_3820_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_27_reg_3820_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_27_reg_3820_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_27_reg_3820_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_27_reg_3820_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_27_reg_3820_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_27_reg_3820_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_27_reg_3820_reg[15]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_42,
      DI(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_43,
      DI(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_44,
      DI(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_45,
      DI(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_46,
      DI(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_47,
      DI(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_48,
      DI(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_49,
      O(7 downto 0) => add_ln66_27_fu_2737_p2(15 downto 8),
      S(7) => \add_ln66_27_reg_3820[15]_i_10_n_0\,
      S(6) => \add_ln66_27_reg_3820[15]_i_11_n_0\,
      S(5) => \add_ln66_27_reg_3820[15]_i_12_n_0\,
      S(4) => \add_ln66_27_reg_3820[15]_i_13_n_0\,
      S(3) => \add_ln66_27_reg_3820[15]_i_14_n_0\,
      S(2) => \add_ln66_27_reg_3820[15]_i_15_n_0\,
      S(1) => \add_ln66_27_reg_3820[15]_i_16_n_0\,
      S(0) => \add_ln66_27_reg_3820[15]_i_17_n_0\
    );
\add_ln66_27_reg_3820_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(16),
      Q => add_ln66_27_reg_3820(16),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(17),
      Q => add_ln66_27_reg_3820(17),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(18),
      Q => add_ln66_27_reg_3820(18),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(19),
      Q => add_ln66_27_reg_3820(19),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(1),
      Q => add_ln66_27_reg_3820(1),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(20),
      Q => add_ln66_27_reg_3820(20),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(21),
      Q => add_ln66_27_reg_3820(21),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(22),
      Q => add_ln66_27_reg_3820(22),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(23),
      Q => add_ln66_27_reg_3820(23),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_27_reg_3820_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_27_reg_3820_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_27_reg_3820_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_27_reg_3820_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_27_reg_3820_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_27_reg_3820_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_27_reg_3820_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_27_reg_3820_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_27_reg_3820_reg[23]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_58,
      DI(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_59,
      DI(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_60,
      DI(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_61,
      DI(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_62,
      DI(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_63,
      DI(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_64,
      DI(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_65,
      O(7 downto 0) => add_ln66_27_fu_2737_p2(23 downto 16),
      S(7) => \add_ln66_27_reg_3820[23]_i_10_n_0\,
      S(6) => \add_ln66_27_reg_3820[23]_i_11_n_0\,
      S(5) => \add_ln66_27_reg_3820[23]_i_12_n_0\,
      S(4) => \add_ln66_27_reg_3820[23]_i_13_n_0\,
      S(3) => \add_ln66_27_reg_3820[23]_i_14_n_0\,
      S(2) => \add_ln66_27_reg_3820[23]_i_15_n_0\,
      S(1) => \add_ln66_27_reg_3820[23]_i_16_n_0\,
      S(0) => \add_ln66_27_reg_3820[23]_i_17_n_0\
    );
\add_ln66_27_reg_3820_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(24),
      Q => add_ln66_27_reg_3820(24),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(25),
      Q => add_ln66_27_reg_3820(25),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(26),
      Q => add_ln66_27_reg_3820(26),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(27),
      Q => add_ln66_27_reg_3820(27),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(28),
      Q => add_ln66_27_reg_3820(28),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[28]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_27_reg_3820_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln66_27_reg_3820_reg[28]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln66_27_reg_3820_reg[28]_i_1_n_4\,
      CO(2) => \add_ln66_27_reg_3820_reg[28]_i_1_n_5\,
      CO(1) => \add_ln66_27_reg_3820_reg[28]_i_1_n_6\,
      CO(0) => \add_ln66_27_reg_3820_reg[28]_i_1_n_7\,
      DI(7 downto 4) => B"0000",
      DI(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_28,
      DI(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_29,
      DI(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_30,
      DI(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_31,
      O(7 downto 5) => \NLW_add_ln66_27_reg_3820_reg[28]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln66_27_fu_2737_p2(28 downto 24),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln66_27_reg_3820[28]_i_6_n_0\,
      S(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_27,
      S(1) => \add_ln66_27_reg_3820[28]_i_8_n_0\,
      S(0) => \add_ln66_27_reg_3820[28]_i_9_n_0\
    );
\add_ln66_27_reg_3820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(2),
      Q => add_ln66_27_reg_3820(2),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(3),
      Q => add_ln66_27_reg_3820(3),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(4),
      Q => add_ln66_27_reg_3820(4),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(5),
      Q => add_ln66_27_reg_3820(5),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(6),
      Q => add_ln66_27_reg_3820(6),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(7),
      Q => add_ln66_27_reg_3820(7),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_27_reg_3820_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_27_reg_3820_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_27_reg_3820_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_27_reg_3820_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_27_reg_3820_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_27_reg_3820_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_27_reg_3820_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_27_reg_3820_reg[7]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_32,
      DI(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_33,
      DI(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_34,
      DI(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_35,
      DI(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_36,
      DI(2) => \add_ln66_27_reg_3820[7]_i_7_n_0\,
      DI(1) => \add_ln66_27_reg_3820[7]_i_8_n_0\,
      DI(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_26,
      O(7 downto 0) => add_ln66_27_fu_2737_p2(7 downto 0),
      S(7) => \add_ln66_27_reg_3820[7]_i_9_n_0\,
      S(6) => \add_ln66_27_reg_3820[7]_i_10_n_0\,
      S(5) => \add_ln66_27_reg_3820[7]_i_11_n_0\,
      S(4) => \add_ln66_27_reg_3820[7]_i_12_n_0\,
      S(3) => \add_ln66_27_reg_3820[7]_i_13_n_0\,
      S(2) => \add_ln66_27_reg_3820[7]_i_14_n_0\,
      S(1) => \add_ln66_27_reg_3820[7]_i_15_n_0\,
      S(0) => \add_ln66_27_reg_3820[7]_i_16_n_0\
    );
\add_ln66_27_reg_3820_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(8),
      Q => add_ln66_27_reg_3820(8),
      R => '0'
    );
\add_ln66_27_reg_3820_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_27_fu_2737_p2(9),
      Q => add_ln66_27_reg_3820(9),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_55,
      Q => add_ln66_32_reg_3770(0),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_45,
      Q => add_ln66_32_reg_3770(10),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_44,
      Q => add_ln66_32_reg_3770(11),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_43,
      Q => add_ln66_32_reg_3770(12),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_42,
      Q => add_ln66_32_reg_3770(13),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_41,
      Q => add_ln66_32_reg_3770(14),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_40,
      Q => add_ln66_32_reg_3770(15),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_39,
      Q => add_ln66_32_reg_3770(16),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_38,
      Q => add_ln66_32_reg_3770(17),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_37,
      Q => add_ln66_32_reg_3770(18),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_36,
      Q => add_ln66_32_reg_3770(19),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_54,
      Q => add_ln66_32_reg_3770(1),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_35,
      Q => add_ln66_32_reg_3770(20),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_34,
      Q => add_ln66_32_reg_3770(21),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_33,
      Q => add_ln66_32_reg_3770(22),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_32,
      Q => add_ln66_32_reg_3770(23),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_31,
      Q => add_ln66_32_reg_3770(24),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_30,
      Q => add_ln66_32_reg_3770(25),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_53,
      Q => add_ln66_32_reg_3770(2),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_52,
      Q => add_ln66_32_reg_3770(3),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_51,
      Q => add_ln66_32_reg_3770(4),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_50,
      Q => add_ln66_32_reg_3770(5),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_49,
      Q => add_ln66_32_reg_3770(6),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_48,
      Q => add_ln66_32_reg_3770(7),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_47,
      Q => add_ln66_32_reg_3770(8),
      R => '0'
    );
\add_ln66_32_reg_3770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_46,
      Q => add_ln66_32_reg_3770(9),
      R => '0'
    );
\add_ln66_34_reg_3830[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_40,
      I1 => add_ln66_32_reg_3770(15),
      O => \add_ln66_34_reg_3830[15]_i_2_n_0\
    );
\add_ln66_34_reg_3830[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_41,
      I1 => add_ln66_32_reg_3770(14),
      O => \add_ln66_34_reg_3830[15]_i_3_n_0\
    );
\add_ln66_34_reg_3830[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_42,
      I1 => add_ln66_32_reg_3770(13),
      O => \add_ln66_34_reg_3830[15]_i_4_n_0\
    );
\add_ln66_34_reg_3830[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_43,
      I1 => add_ln66_32_reg_3770(12),
      O => \add_ln66_34_reg_3830[15]_i_5_n_0\
    );
\add_ln66_34_reg_3830[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_44,
      I1 => add_ln66_32_reg_3770(11),
      O => \add_ln66_34_reg_3830[15]_i_6_n_0\
    );
\add_ln66_34_reg_3830[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_45,
      I1 => add_ln66_32_reg_3770(10),
      O => \add_ln66_34_reg_3830[15]_i_7_n_0\
    );
\add_ln66_34_reg_3830[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_46,
      I1 => add_ln66_32_reg_3770(9),
      O => \add_ln66_34_reg_3830[15]_i_8_n_0\
    );
\add_ln66_34_reg_3830[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_47,
      I1 => add_ln66_32_reg_3770(8),
      O => \add_ln66_34_reg_3830[15]_i_9_n_0\
    );
\add_ln66_34_reg_3830[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_32,
      I1 => add_ln66_32_reg_3770(23),
      O => \add_ln66_34_reg_3830[23]_i_2_n_0\
    );
\add_ln66_34_reg_3830[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_33,
      I1 => add_ln66_32_reg_3770(22),
      O => \add_ln66_34_reg_3830[23]_i_3_n_0\
    );
\add_ln66_34_reg_3830[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_34,
      I1 => add_ln66_32_reg_3770(21),
      O => \add_ln66_34_reg_3830[23]_i_4_n_0\
    );
\add_ln66_34_reg_3830[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_35,
      I1 => add_ln66_32_reg_3770(20),
      O => \add_ln66_34_reg_3830[23]_i_5_n_0\
    );
\add_ln66_34_reg_3830[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_36,
      I1 => add_ln66_32_reg_3770(19),
      O => \add_ln66_34_reg_3830[23]_i_6_n_0\
    );
\add_ln66_34_reg_3830[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_37,
      I1 => add_ln66_32_reg_3770(18),
      O => \add_ln66_34_reg_3830[23]_i_7_n_0\
    );
\add_ln66_34_reg_3830[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_38,
      I1 => add_ln66_32_reg_3770(17),
      O => \add_ln66_34_reg_3830[23]_i_8_n_0\
    );
\add_ln66_34_reg_3830[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_39,
      I1 => add_ln66_32_reg_3770(16),
      O => \add_ln66_34_reg_3830[23]_i_9_n_0\
    );
\add_ln66_34_reg_3830[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_30,
      O => \add_ln66_34_reg_3830[26]_i_2_n_0\
    );
\add_ln66_34_reg_3830[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_31,
      I1 => add_ln66_32_reg_3770(24),
      O => \add_ln66_34_reg_3830[26]_i_4_n_0\
    );
\add_ln66_34_reg_3830[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_48,
      I1 => add_ln66_32_reg_3770(7),
      O => \add_ln66_34_reg_3830[7]_i_2_n_0\
    );
\add_ln66_34_reg_3830[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_49,
      I1 => add_ln66_32_reg_3770(6),
      O => \add_ln66_34_reg_3830[7]_i_3_n_0\
    );
\add_ln66_34_reg_3830[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_50,
      I1 => add_ln66_32_reg_3770(5),
      O => \add_ln66_34_reg_3830[7]_i_4_n_0\
    );
\add_ln66_34_reg_3830[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_51,
      I1 => add_ln66_32_reg_3770(4),
      O => \add_ln66_34_reg_3830[7]_i_5_n_0\
    );
\add_ln66_34_reg_3830[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_52,
      I1 => add_ln66_32_reg_3770(3),
      O => \add_ln66_34_reg_3830[7]_i_6_n_0\
    );
\add_ln66_34_reg_3830[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_53,
      I1 => add_ln66_32_reg_3770(2),
      O => \add_ln66_34_reg_3830[7]_i_7_n_0\
    );
\add_ln66_34_reg_3830[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_54,
      I1 => add_ln66_32_reg_3770(1),
      O => \add_ln66_34_reg_3830[7]_i_8_n_0\
    );
\add_ln66_34_reg_3830[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_55,
      I1 => add_ln66_32_reg_3770(0),
      O => \add_ln66_34_reg_3830[7]_i_9_n_0\
    );
\add_ln66_34_reg_3830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(0),
      Q => add_ln66_34_reg_3830(0),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(10),
      Q => add_ln66_34_reg_3830(10),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(11),
      Q => add_ln66_34_reg_3830(11),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(12),
      Q => add_ln66_34_reg_3830(12),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(13),
      Q => add_ln66_34_reg_3830(13),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(14),
      Q => add_ln66_34_reg_3830(14),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(15),
      Q => add_ln66_34_reg_3830(15),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_34_reg_3830_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_34_reg_3830_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_34_reg_3830_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_34_reg_3830_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_34_reg_3830_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_34_reg_3830_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_34_reg_3830_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_34_reg_3830_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_34_reg_3830_reg[15]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_40,
      DI(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_41,
      DI(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_42,
      DI(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_43,
      DI(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_44,
      DI(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_45,
      DI(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_46,
      DI(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_47,
      O(7 downto 0) => add_ln66_34_fu_2752_p2(15 downto 8),
      S(7) => \add_ln66_34_reg_3830[15]_i_2_n_0\,
      S(6) => \add_ln66_34_reg_3830[15]_i_3_n_0\,
      S(5) => \add_ln66_34_reg_3830[15]_i_4_n_0\,
      S(4) => \add_ln66_34_reg_3830[15]_i_5_n_0\,
      S(3) => \add_ln66_34_reg_3830[15]_i_6_n_0\,
      S(2) => \add_ln66_34_reg_3830[15]_i_7_n_0\,
      S(1) => \add_ln66_34_reg_3830[15]_i_8_n_0\,
      S(0) => \add_ln66_34_reg_3830[15]_i_9_n_0\
    );
\add_ln66_34_reg_3830_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(16),
      Q => add_ln66_34_reg_3830(16),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(17),
      Q => add_ln66_34_reg_3830(17),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(18),
      Q => add_ln66_34_reg_3830(18),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(19),
      Q => add_ln66_34_reg_3830(19),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(1),
      Q => add_ln66_34_reg_3830(1),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(20),
      Q => add_ln66_34_reg_3830(20),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(21),
      Q => add_ln66_34_reg_3830(21),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(22),
      Q => add_ln66_34_reg_3830(22),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(23),
      Q => add_ln66_34_reg_3830(23),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_34_reg_3830_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_34_reg_3830_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_34_reg_3830_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_34_reg_3830_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_34_reg_3830_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_34_reg_3830_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_34_reg_3830_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_34_reg_3830_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_34_reg_3830_reg[23]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_32,
      DI(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_33,
      DI(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_34,
      DI(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_35,
      DI(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_36,
      DI(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_37,
      DI(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_38,
      DI(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_39,
      O(7 downto 0) => add_ln66_34_fu_2752_p2(23 downto 16),
      S(7) => \add_ln66_34_reg_3830[23]_i_2_n_0\,
      S(6) => \add_ln66_34_reg_3830[23]_i_3_n_0\,
      S(5) => \add_ln66_34_reg_3830[23]_i_4_n_0\,
      S(4) => \add_ln66_34_reg_3830[23]_i_5_n_0\,
      S(3) => \add_ln66_34_reg_3830[23]_i_6_n_0\,
      S(2) => \add_ln66_34_reg_3830[23]_i_7_n_0\,
      S(1) => \add_ln66_34_reg_3830[23]_i_8_n_0\,
      S(0) => \add_ln66_34_reg_3830[23]_i_9_n_0\
    );
\add_ln66_34_reg_3830_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(24),
      Q => add_ln66_34_reg_3830(24),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(25),
      Q => add_ln66_34_reg_3830(25),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(26),
      Q => add_ln66_34_reg_3830(26),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[26]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_34_reg_3830_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln66_34_reg_3830_reg[26]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln66_34_reg_3830_reg[26]_i_1_n_6\,
      CO(0) => \add_ln66_34_reg_3830_reg[26]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln66_34_reg_3830[26]_i_2_n_0\,
      DI(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_31,
      O(7 downto 3) => \NLW_add_ln66_34_reg_3830_reg[26]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln66_34_fu_2752_p2(26 downto 24),
      S(7 downto 2) => B"000001",
      S(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_56,
      S(0) => \add_ln66_34_reg_3830[26]_i_4_n_0\
    );
\add_ln66_34_reg_3830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(2),
      Q => add_ln66_34_reg_3830(2),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(3),
      Q => add_ln66_34_reg_3830(3),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(4),
      Q => add_ln66_34_reg_3830(4),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(5),
      Q => add_ln66_34_reg_3830(5),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(6),
      Q => add_ln66_34_reg_3830(6),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(7),
      Q => add_ln66_34_reg_3830(7),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_34_reg_3830_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_34_reg_3830_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_34_reg_3830_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_34_reg_3830_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_34_reg_3830_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_34_reg_3830_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_34_reg_3830_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_34_reg_3830_reg[7]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_48,
      DI(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_49,
      DI(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_50,
      DI(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_51,
      DI(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_52,
      DI(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_53,
      DI(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_54,
      DI(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_55,
      O(7 downto 0) => add_ln66_34_fu_2752_p2(7 downto 0),
      S(7) => \add_ln66_34_reg_3830[7]_i_2_n_0\,
      S(6) => \add_ln66_34_reg_3830[7]_i_3_n_0\,
      S(5) => \add_ln66_34_reg_3830[7]_i_4_n_0\,
      S(4) => \add_ln66_34_reg_3830[7]_i_5_n_0\,
      S(3) => \add_ln66_34_reg_3830[7]_i_6_n_0\,
      S(2) => \add_ln66_34_reg_3830[7]_i_7_n_0\,
      S(1) => \add_ln66_34_reg_3830[7]_i_8_n_0\,
      S(0) => \add_ln66_34_reg_3830[7]_i_9_n_0\
    );
\add_ln66_34_reg_3830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(8),
      Q => add_ln66_34_reg_3830(8),
      R => '0'
    );
\add_ln66_34_reg_3830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_34_fu_2752_p2(9),
      Q => add_ln66_34_reg_3830(9),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_54,
      Q => add_ln66_38_reg_3780(0),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_44,
      Q => add_ln66_38_reg_3780(10),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_43,
      Q => add_ln66_38_reg_3780(11),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_42,
      Q => add_ln66_38_reg_3780(12),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_41,
      Q => add_ln66_38_reg_3780(13),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_40,
      Q => add_ln66_38_reg_3780(14),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_39,
      Q => add_ln66_38_reg_3780(15),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_38,
      Q => add_ln66_38_reg_3780(16),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_37,
      Q => add_ln66_38_reg_3780(17),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_36,
      Q => add_ln66_38_reg_3780(18),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_35,
      Q => add_ln66_38_reg_3780(19),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_53,
      Q => add_ln66_38_reg_3780(1),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_34,
      Q => add_ln66_38_reg_3780(20),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_33,
      Q => add_ln66_38_reg_3780(21),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_32,
      Q => add_ln66_38_reg_3780(22),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_31,
      Q => add_ln66_38_reg_3780(23),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_30,
      Q => add_ln66_38_reg_3780(24),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_52,
      Q => add_ln66_38_reg_3780(2),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_51,
      Q => add_ln66_38_reg_3780(3),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_50,
      Q => add_ln66_38_reg_3780(4),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_49,
      Q => add_ln66_38_reg_3780(5),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_48,
      Q => add_ln66_38_reg_3780(6),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_47,
      Q => add_ln66_38_reg_3780(7),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_46,
      Q => add_ln66_38_reg_3780(8),
      R => '0'
    );
\add_ln66_38_reg_3780_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_45,
      Q => add_ln66_38_reg_3780(9),
      R => '0'
    );
\add_ln66_41_reg_3835[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(8),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_17,
      O => \add_ln66_41_reg_3835[15]_i_10_n_0\
    );
\add_ln66_41_reg_3835[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_9,
      I1 => add_ln66_38_reg_3780(15),
      O => \add_ln66_41_reg_3835[15]_i_11_n_0\
    );
\add_ln66_41_reg_3835[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_10,
      I1 => add_ln66_38_reg_3780(14),
      O => \add_ln66_41_reg_3835[15]_i_12_n_0\
    );
\add_ln66_41_reg_3835[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_11,
      I1 => add_ln66_38_reg_3780(13),
      O => \add_ln66_41_reg_3835[15]_i_13_n_0\
    );
\add_ln66_41_reg_3835[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_12,
      I1 => add_ln66_38_reg_3780(12),
      O => \add_ln66_41_reg_3835[15]_i_14_n_0\
    );
\add_ln66_41_reg_3835[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_13,
      I1 => add_ln66_38_reg_3780(11),
      O => \add_ln66_41_reg_3835[15]_i_15_n_0\
    );
\add_ln66_41_reg_3835[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_14,
      I1 => add_ln66_38_reg_3780(10),
      O => \add_ln66_41_reg_3835[15]_i_16_n_0\
    );
\add_ln66_41_reg_3835[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_15,
      I1 => add_ln66_38_reg_3780(9),
      O => \add_ln66_41_reg_3835[15]_i_17_n_0\
    );
\add_ln66_41_reg_3835[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_16,
      I1 => add_ln66_38_reg_3780(8),
      O => \add_ln66_41_reg_3835[15]_i_18_n_0\
    );
\add_ln66_41_reg_3835[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(15),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_10,
      O => \add_ln66_41_reg_3835[15]_i_3_n_0\
    );
\add_ln66_41_reg_3835[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(14),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_11,
      O => \add_ln66_41_reg_3835[15]_i_4_n_0\
    );
\add_ln66_41_reg_3835[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(13),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_12,
      O => \add_ln66_41_reg_3835[15]_i_5_n_0\
    );
\add_ln66_41_reg_3835[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(12),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_13,
      O => \add_ln66_41_reg_3835[15]_i_6_n_0\
    );
\add_ln66_41_reg_3835[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(11),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_14,
      O => \add_ln66_41_reg_3835[15]_i_7_n_0\
    );
\add_ln66_41_reg_3835[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(10),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_15,
      O => \add_ln66_41_reg_3835[15]_i_8_n_0\
    );
\add_ln66_41_reg_3835[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(9),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_16,
      O => \add_ln66_41_reg_3835[15]_i_9_n_0\
    );
\add_ln66_41_reg_3835[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(16),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_9,
      O => \add_ln66_41_reg_3835[23]_i_10_n_0\
    );
\add_ln66_41_reg_3835[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_1,
      I1 => add_ln66_38_reg_3780(23),
      O => \add_ln66_41_reg_3835[23]_i_11_n_0\
    );
\add_ln66_41_reg_3835[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_2,
      I1 => add_ln66_38_reg_3780(22),
      O => \add_ln66_41_reg_3835[23]_i_12_n_0\
    );
\add_ln66_41_reg_3835[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_3,
      I1 => add_ln66_38_reg_3780(21),
      O => \add_ln66_41_reg_3835[23]_i_13_n_0\
    );
\add_ln66_41_reg_3835[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_4,
      I1 => add_ln66_38_reg_3780(20),
      O => \add_ln66_41_reg_3835[23]_i_14_n_0\
    );
\add_ln66_41_reg_3835[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_5,
      I1 => add_ln66_38_reg_3780(19),
      O => \add_ln66_41_reg_3835[23]_i_15_n_0\
    );
\add_ln66_41_reg_3835[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_6,
      I1 => add_ln66_38_reg_3780(18),
      O => \add_ln66_41_reg_3835[23]_i_16_n_0\
    );
\add_ln66_41_reg_3835[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_7,
      I1 => add_ln66_38_reg_3780(17),
      O => \add_ln66_41_reg_3835[23]_i_17_n_0\
    );
\add_ln66_41_reg_3835[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_8,
      I1 => add_ln66_38_reg_3780(16),
      O => \add_ln66_41_reg_3835[23]_i_18_n_0\
    );
\add_ln66_41_reg_3835[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(23),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_2,
      O => \add_ln66_41_reg_3835[23]_i_3_n_0\
    );
\add_ln66_41_reg_3835[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(22),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_3,
      O => \add_ln66_41_reg_3835[23]_i_4_n_0\
    );
\add_ln66_41_reg_3835[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(21),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_4,
      O => \add_ln66_41_reg_3835[23]_i_5_n_0\
    );
\add_ln66_41_reg_3835[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(20),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_5,
      O => \add_ln66_41_reg_3835[23]_i_6_n_0\
    );
\add_ln66_41_reg_3835[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(19),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_6,
      O => \add_ln66_41_reg_3835[23]_i_7_n_0\
    );
\add_ln66_41_reg_3835[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(18),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_7,
      O => \add_ln66_41_reg_3835[23]_i_8_n_0\
    );
\add_ln66_41_reg_3835[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(17),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_8,
      O => \add_ln66_41_reg_3835[23]_i_9_n_0\
    );
\add_ln66_41_reg_3835[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(24),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_1,
      O => \add_ln66_41_reg_3835[27]_i_5_n_0\
    );
\add_ln66_41_reg_3835[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_0,
      O => \add_ln66_41_reg_3835[27]_i_6_n_0\
    );
\add_ln66_41_reg_3835[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(0),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_25,
      O => \add_ln66_41_reg_3835[7]_i_10_n_0\
    );
\add_ln66_41_reg_3835[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_17,
      I1 => add_ln66_38_reg_3780(7),
      O => \add_ln66_41_reg_3835[7]_i_11_n_0\
    );
\add_ln66_41_reg_3835[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_18,
      I1 => add_ln66_38_reg_3780(6),
      O => \add_ln66_41_reg_3835[7]_i_12_n_0\
    );
\add_ln66_41_reg_3835[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_19,
      I1 => add_ln66_38_reg_3780(5),
      O => \add_ln66_41_reg_3835[7]_i_13_n_0\
    );
\add_ln66_41_reg_3835[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_20,
      I1 => add_ln66_38_reg_3780(4),
      O => \add_ln66_41_reg_3835[7]_i_14_n_0\
    );
\add_ln66_41_reg_3835[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_21,
      I1 => add_ln66_38_reg_3780(3),
      O => \add_ln66_41_reg_3835[7]_i_15_n_0\
    );
\add_ln66_41_reg_3835[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_22,
      I1 => add_ln66_38_reg_3780(2),
      O => \add_ln66_41_reg_3835[7]_i_16_n_0\
    );
\add_ln66_41_reg_3835[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_23,
      I1 => add_ln66_38_reg_3780(1),
      O => \add_ln66_41_reg_3835[7]_i_17_n_0\
    );
\add_ln66_41_reg_3835[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_24,
      I1 => add_ln66_38_reg_3780(0),
      O => \add_ln66_41_reg_3835[7]_i_18_n_0\
    );
\add_ln66_41_reg_3835[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(7),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_18,
      O => \add_ln66_41_reg_3835[7]_i_3_n_0\
    );
\add_ln66_41_reg_3835[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(6),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_19,
      O => \add_ln66_41_reg_3835[7]_i_4_n_0\
    );
\add_ln66_41_reg_3835[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(5),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_20,
      O => \add_ln66_41_reg_3835[7]_i_5_n_0\
    );
\add_ln66_41_reg_3835[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(4),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_21,
      O => \add_ln66_41_reg_3835[7]_i_6_n_0\
    );
\add_ln66_41_reg_3835[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(3),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_22,
      O => \add_ln66_41_reg_3835[7]_i_7_n_0\
    );
\add_ln66_41_reg_3835[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(2),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_23,
      O => \add_ln66_41_reg_3835[7]_i_8_n_0\
    );
\add_ln66_41_reg_3835[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln66_169_fu_2773_p1(1),
      I1 => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_24,
      O => \add_ln66_41_reg_3835[7]_i_9_n_0\
    );
\add_ln66_41_reg_3835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(0),
      Q => add_ln66_41_reg_3835(0),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(10),
      Q => add_ln66_41_reg_3835(10),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(11),
      Q => add_ln66_41_reg_3835(11),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(12),
      Q => add_ln66_41_reg_3835(12),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(13),
      Q => add_ln66_41_reg_3835(13),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(14),
      Q => add_ln66_41_reg_3835(14),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(15),
      Q => add_ln66_41_reg_3835(15),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[15]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_169_fu_2773_p1(15 downto 8),
      O(7 downto 0) => add_ln66_41_fu_2777_p2(15 downto 8),
      S(7) => \add_ln66_41_reg_3835[15]_i_3_n_0\,
      S(6) => \add_ln66_41_reg_3835[15]_i_4_n_0\,
      S(5) => \add_ln66_41_reg_3835[15]_i_5_n_0\,
      S(4) => \add_ln66_41_reg_3835[15]_i_6_n_0\,
      S(3) => \add_ln66_41_reg_3835[15]_i_7_n_0\,
      S(2) => \add_ln66_41_reg_3835[15]_i_8_n_0\,
      S(1) => \add_ln66_41_reg_3835[15]_i_9_n_0\,
      S(0) => \add_ln66_41_reg_3835[15]_i_10_n_0\
    );
\add_ln66_41_reg_3835_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[15]_i_2_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[15]_i_2_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[15]_i_2_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[15]_i_2_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[15]_i_2_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[15]_i_2_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[15]_i_2_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[15]_i_2_n_7\,
      DI(7) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_9,
      DI(6) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_10,
      DI(5) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_11,
      DI(4) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_12,
      DI(3) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_13,
      DI(2) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_14,
      DI(1) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_15,
      DI(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_16,
      O(7 downto 0) => sext_ln66_169_fu_2773_p1(15 downto 8),
      S(7) => \add_ln66_41_reg_3835[15]_i_11_n_0\,
      S(6) => \add_ln66_41_reg_3835[15]_i_12_n_0\,
      S(5) => \add_ln66_41_reg_3835[15]_i_13_n_0\,
      S(4) => \add_ln66_41_reg_3835[15]_i_14_n_0\,
      S(3) => \add_ln66_41_reg_3835[15]_i_15_n_0\,
      S(2) => \add_ln66_41_reg_3835[15]_i_16_n_0\,
      S(1) => \add_ln66_41_reg_3835[15]_i_17_n_0\,
      S(0) => \add_ln66_41_reg_3835[15]_i_18_n_0\
    );
\add_ln66_41_reg_3835_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(16),
      Q => add_ln66_41_reg_3835(16),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(17),
      Q => add_ln66_41_reg_3835(17),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(18),
      Q => add_ln66_41_reg_3835(18),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(19),
      Q => add_ln66_41_reg_3835(19),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(1),
      Q => add_ln66_41_reg_3835(1),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(20),
      Q => add_ln66_41_reg_3835(20),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(21),
      Q => add_ln66_41_reg_3835(21),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(22),
      Q => add_ln66_41_reg_3835(22),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(23),
      Q => add_ln66_41_reg_3835(23),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[23]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_169_fu_2773_p1(23 downto 16),
      O(7 downto 0) => add_ln66_41_fu_2777_p2(23 downto 16),
      S(7) => \add_ln66_41_reg_3835[23]_i_3_n_0\,
      S(6) => \add_ln66_41_reg_3835[23]_i_4_n_0\,
      S(5) => \add_ln66_41_reg_3835[23]_i_5_n_0\,
      S(4) => \add_ln66_41_reg_3835[23]_i_6_n_0\,
      S(3) => \add_ln66_41_reg_3835[23]_i_7_n_0\,
      S(2) => \add_ln66_41_reg_3835[23]_i_8_n_0\,
      S(1) => \add_ln66_41_reg_3835[23]_i_9_n_0\,
      S(0) => \add_ln66_41_reg_3835[23]_i_10_n_0\
    );
\add_ln66_41_reg_3835_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[15]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[23]_i_2_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[23]_i_2_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[23]_i_2_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[23]_i_2_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[23]_i_2_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[23]_i_2_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[23]_i_2_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[23]_i_2_n_7\,
      DI(7) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_1,
      DI(6) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_2,
      DI(5) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_3,
      DI(4) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_4,
      DI(3) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_5,
      DI(2) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_6,
      DI(1) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_7,
      DI(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_8,
      O(7 downto 0) => sext_ln66_169_fu_2773_p1(23 downto 16),
      S(7) => \add_ln66_41_reg_3835[23]_i_11_n_0\,
      S(6) => \add_ln66_41_reg_3835[23]_i_12_n_0\,
      S(5) => \add_ln66_41_reg_3835[23]_i_13_n_0\,
      S(4) => \add_ln66_41_reg_3835[23]_i_14_n_0\,
      S(3) => \add_ln66_41_reg_3835[23]_i_15_n_0\,
      S(2) => \add_ln66_41_reg_3835[23]_i_16_n_0\,
      S(1) => \add_ln66_41_reg_3835[23]_i_17_n_0\,
      S(0) => \add_ln66_41_reg_3835[23]_i_18_n_0\
    );
\add_ln66_41_reg_3835_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(24),
      Q => add_ln66_41_reg_3835(24),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(25),
      Q => add_ln66_41_reg_3835(25),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(26),
      Q => add_ln66_41_reg_3835(26),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(27),
      Q => add_ln66_41_reg_3835(27),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln66_41_reg_3835_reg[27]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \add_ln66_41_reg_3835_reg[27]_i_1_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[27]_i_1_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[27]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_0,
      DI(1) => \add_ln66_41_reg_3835_reg[27]_i_2_n_6\,
      DI(0) => sext_ln66_169_fu_2773_p1(24),
      O(7 downto 4) => \NLW_add_ln66_41_reg_3835_reg[27]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln66_41_fu_2777_p2(27 downto 24),
      S(7 downto 3) => B"00001",
      S(2) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_26,
      S(1) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_27,
      S(0) => \add_ln66_41_reg_3835[27]_i_5_n_0\
    );
\add_ln66_41_reg_3835_reg[27]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_41_reg_3835_reg[23]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln66_41_reg_3835_reg[27]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln66_41_reg_3835_reg[27]_i_2_n_6\,
      CO(0) => \NLW_add_ln66_41_reg_3835_reg[27]_i_2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln66_41_reg_3835[27]_i_6_n_0\,
      O(7 downto 1) => \NLW_add_ln66_41_reg_3835_reg[27]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => sext_ln66_169_fu_2773_p1(24),
      S(7 downto 1) => B"0000001",
      S(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_25
    );
\add_ln66_41_reg_3835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(2),
      Q => add_ln66_41_reg_3835(2),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(3),
      Q => add_ln66_41_reg_3835(3),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(4),
      Q => add_ln66_41_reg_3835(4),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(5),
      Q => add_ln66_41_reg_3835(5),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(6),
      Q => add_ln66_41_reg_3835(6),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(7),
      Q => add_ln66_41_reg_3835(7),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[7]_i_1_n_7\,
      DI(7 downto 0) => sext_ln66_169_fu_2773_p1(7 downto 0),
      O(7 downto 0) => add_ln66_41_fu_2777_p2(7 downto 0),
      S(7) => \add_ln66_41_reg_3835[7]_i_3_n_0\,
      S(6) => \add_ln66_41_reg_3835[7]_i_4_n_0\,
      S(5) => \add_ln66_41_reg_3835[7]_i_5_n_0\,
      S(4) => \add_ln66_41_reg_3835[7]_i_6_n_0\,
      S(3) => \add_ln66_41_reg_3835[7]_i_7_n_0\,
      S(2) => \add_ln66_41_reg_3835[7]_i_8_n_0\,
      S(1) => \add_ln66_41_reg_3835[7]_i_9_n_0\,
      S(0) => \add_ln66_41_reg_3835[7]_i_10_n_0\
    );
\add_ln66_41_reg_3835_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_41_reg_3835_reg[7]_i_2_n_0\,
      CO(6) => \add_ln66_41_reg_3835_reg[7]_i_2_n_1\,
      CO(5) => \add_ln66_41_reg_3835_reg[7]_i_2_n_2\,
      CO(4) => \add_ln66_41_reg_3835_reg[7]_i_2_n_3\,
      CO(3) => \add_ln66_41_reg_3835_reg[7]_i_2_n_4\,
      CO(2) => \add_ln66_41_reg_3835_reg[7]_i_2_n_5\,
      CO(1) => \add_ln66_41_reg_3835_reg[7]_i_2_n_6\,
      CO(0) => \add_ln66_41_reg_3835_reg[7]_i_2_n_7\,
      DI(7) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_17,
      DI(6) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_18,
      DI(5) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_19,
      DI(4) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_20,
      DI(3) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_21,
      DI(2) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_22,
      DI(1) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_23,
      DI(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_24,
      O(7 downto 0) => sext_ln66_169_fu_2773_p1(7 downto 0),
      S(7) => \add_ln66_41_reg_3835[7]_i_11_n_0\,
      S(6) => \add_ln66_41_reg_3835[7]_i_12_n_0\,
      S(5) => \add_ln66_41_reg_3835[7]_i_13_n_0\,
      S(4) => \add_ln66_41_reg_3835[7]_i_14_n_0\,
      S(3) => \add_ln66_41_reg_3835[7]_i_15_n_0\,
      S(2) => \add_ln66_41_reg_3835[7]_i_16_n_0\,
      S(1) => \add_ln66_41_reg_3835[7]_i_17_n_0\,
      S(0) => \add_ln66_41_reg_3835[7]_i_18_n_0\
    );
\add_ln66_41_reg_3835_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(8),
      Q => add_ln66_41_reg_3835(8),
      R => '0'
    );
\add_ln66_41_reg_3835_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_41_fu_2777_p2(9),
      Q => add_ln66_41_reg_3835(9),
      R => '0'
    );
\add_ln66_45_reg_3625[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_2_n_0\,
      I1 => \add_ln66_45_reg_3625[24]_i_20_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      O => \add_ln66_45_reg_3625[17]_i_10_n_0\
    );
\add_ln66_45_reg_3625[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_3_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_18_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      O => \add_ln66_45_reg_3625[17]_i_11_n_0\
    );
\add_ln66_45_reg_3625[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_4_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_19_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      O => \add_ln66_45_reg_3625[17]_i_12_n_0\
    );
\add_ln66_45_reg_3625[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_5_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_20_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      O => \add_ln66_45_reg_3625[17]_i_13_n_0\
    );
\add_ln66_45_reg_3625[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_6_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_22_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      O => \add_ln66_45_reg_3625[17]_i_14_n_0\
    );
\add_ln66_45_reg_3625[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_7_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_23_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_13\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      O => \add_ln66_45_reg_3625[17]_i_15_n_0\
    );
\add_ln66_45_reg_3625[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_8_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_24_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      O => \add_ln66_45_reg_3625[17]_i_16_n_0\
    );
\add_ln66_45_reg_3625[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[17]_i_9_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_25_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      O => \add_ln66_45_reg_3625[17]_i_17_n_0\
    );
\add_ln66_45_reg_3625[17]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      O => \add_ln66_45_reg_3625[17]_i_18_n_0\
    );
\add_ln66_45_reg_3625[17]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      O => \add_ln66_45_reg_3625[17]_i_19_n_0\
    );
\add_ln66_45_reg_3625[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I1 => \add_ln66_45_reg_3625[17]_i_18_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      O => \add_ln66_45_reg_3625[17]_i_2_n_0\
    );
\add_ln66_45_reg_3625[17]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      O => \add_ln66_45_reg_3625[17]_i_20_n_0\
    );
\add_ln66_45_reg_3625[17]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      O => \add_ln66_45_reg_3625[17]_i_22_n_0\
    );
\add_ln66_45_reg_3625[17]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      O => \add_ln66_45_reg_3625[17]_i_23_n_0\
    );
\add_ln66_45_reg_3625[17]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      O => \add_ln66_45_reg_3625[17]_i_24_n_0\
    );
\add_ln66_45_reg_3625[17]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      O => \add_ln66_45_reg_3625[17]_i_25_n_0\
    );
\add_ln66_45_reg_3625[17]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      O => \add_ln66_45_reg_3625[17]_i_26_n_0\
    );
\add_ln66_45_reg_3625[17]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(7),
      I1 => p_ZL19H_filter_FIR_kernel_112(7),
      O => \add_ln66_45_reg_3625[17]_i_27_n_0\
    );
\add_ln66_45_reg_3625[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(6),
      I1 => p_ZL19H_filter_FIR_kernel_112(6),
      O => \add_ln66_45_reg_3625[17]_i_28_n_0\
    );
\add_ln66_45_reg_3625[17]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(5),
      I1 => p_ZL19H_filter_FIR_kernel_112(5),
      O => \add_ln66_45_reg_3625[17]_i_29_n_0\
    );
\add_ln66_45_reg_3625[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      I1 => \add_ln66_45_reg_3625[17]_i_19_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      O => \add_ln66_45_reg_3625[17]_i_3_n_0\
    );
\add_ln66_45_reg_3625[17]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(4),
      I1 => p_ZL19H_filter_FIR_kernel_112(4),
      O => \add_ln66_45_reg_3625[17]_i_30_n_0\
    );
\add_ln66_45_reg_3625[17]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(3),
      I1 => p_ZL19H_filter_FIR_kernel_112(3),
      O => \add_ln66_45_reg_3625[17]_i_31_n_0\
    );
\add_ln66_45_reg_3625[17]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(2),
      I1 => p_ZL19H_filter_FIR_kernel_112(2),
      O => \add_ln66_45_reg_3625[17]_i_32_n_0\
    );
\add_ln66_45_reg_3625[17]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(1),
      I1 => p_ZL19H_filter_FIR_kernel_112(1),
      O => \add_ln66_45_reg_3625[17]_i_33_n_0\
    );
\add_ln66_45_reg_3625[17]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(0),
      I1 => p_ZL19H_filter_FIR_kernel_112(0),
      O => \add_ln66_45_reg_3625[17]_i_34_n_0\
    );
\add_ln66_45_reg_3625[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      I1 => \add_ln66_45_reg_3625[17]_i_20_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      O => \add_ln66_45_reg_3625[17]_i_4_n_0\
    );
\add_ln66_45_reg_3625[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      I1 => \add_ln66_45_reg_3625[17]_i_22_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      O => \add_ln66_45_reg_3625[17]_i_5_n_0\
    );
\add_ln66_45_reg_3625[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_13\,
      I1 => \add_ln66_45_reg_3625[17]_i_23_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      O => \add_ln66_45_reg_3625[17]_i_6_n_0\
    );
\add_ln66_45_reg_3625[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      I1 => \add_ln66_45_reg_3625[17]_i_24_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      O => \add_ln66_45_reg_3625[17]_i_7_n_0\
    );
\add_ln66_45_reg_3625[17]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      I1 => \add_ln66_45_reg_3625[17]_i_25_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      O => \add_ln66_45_reg_3625[17]_i_8_n_0\
    );
\add_ln66_45_reg_3625[17]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      I1 => \add_ln66_45_reg_3625[17]_i_26_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      O => \add_ln66_45_reg_3625[17]_i_9_n_0\
    );
\add_ln66_45_reg_3625[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[24]_i_4_n_0\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      O => \add_ln66_45_reg_3625[24]_i_10_n_0\
    );
\add_ln66_45_reg_3625[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"781EE178E17887E1"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[24]_i_21_n_0\,
      I1 => \add_ln66_45_reg_3625[24]_i_22_n_0\,
      I2 => \add_ln66_45_reg_3625[24]_i_23_n_0\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      O => \add_ln66_45_reg_3625[24]_i_11_n_0\
    );
\add_ln66_45_reg_3625[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699996669666"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[24]_i_6_n_0\,
      I1 => \add_ln66_45_reg_3625[24]_i_17_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      O => \add_ln66_45_reg_3625[24]_i_12_n_0\
    );
\add_ln66_45_reg_3625[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[24]_i_7_n_0\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      I5 => \add_ln66_45_reg_3625[24]_i_19_n_0\,
      O => \add_ln66_45_reg_3625[24]_i_13_n_0\
    );
\add_ln66_45_reg_3625[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      O => \add_ln66_45_reg_3625[24]_i_17_n_0\
    );
\add_ln66_45_reg_3625[24]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_13\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      O => \add_ln66_45_reg_3625[24]_i_19_n_0\
    );
\add_ln66_45_reg_3625[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      O => \add_ln66_45_reg_3625[24]_i_2_n_0\
    );
\add_ln66_45_reg_3625[24]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_13\,
      O => \add_ln66_45_reg_3625[24]_i_20_n_0\
    );
\add_ln66_45_reg_3625[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      O => \add_ln66_45_reg_3625[24]_i_21_n_0\
    );
\add_ln66_45_reg_3625[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      O => \add_ln66_45_reg_3625[24]_i_22_n_0\
    );
\add_ln66_45_reg_3625[24]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      O => \add_ln66_45_reg_3625[24]_i_23_n_0\
    );
\add_ln66_45_reg_3625[24]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(15),
      O => \add_ln66_45_reg_3625[24]_i_24_n_0\
    );
\add_ln66_45_reg_3625[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(15),
      I1 => p_ZL19H_filter_FIR_kernel_111(15),
      O => \add_ln66_45_reg_3625[24]_i_25_n_0\
    );
\add_ln66_45_reg_3625[24]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(14),
      I1 => p_ZL19H_filter_FIR_kernel_111(14),
      O => \add_ln66_45_reg_3625[24]_i_26_n_0\
    );
\add_ln66_45_reg_3625[24]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(13),
      I1 => p_ZL19H_filter_FIR_kernel_111(13),
      O => \add_ln66_45_reg_3625[24]_i_27_n_0\
    );
\add_ln66_45_reg_3625[24]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(12),
      I1 => p_ZL19H_filter_FIR_kernel_111(12),
      O => \add_ln66_45_reg_3625[24]_i_28_n_0\
    );
\add_ln66_45_reg_3625[24]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(11),
      I1 => p_ZL19H_filter_FIR_kernel_111(11),
      O => \add_ln66_45_reg_3625[24]_i_29_n_0\
    );
\add_ln66_45_reg_3625[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DD0"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      O => \add_ln66_45_reg_3625[24]_i_3_n_0\
    );
\add_ln66_45_reg_3625[24]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(10),
      I1 => p_ZL19H_filter_FIR_kernel_111(10),
      O => \add_ln66_45_reg_3625[24]_i_30_n_0\
    );
\add_ln66_45_reg_3625[24]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(9),
      I1 => p_ZL19H_filter_FIR_kernel_111(9),
      O => \add_ln66_45_reg_3625[24]_i_31_n_0\
    );
\add_ln66_45_reg_3625[24]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(8),
      I1 => p_ZL19H_filter_FIR_kernel_111(8),
      O => \add_ln66_45_reg_3625[24]_i_32_n_0\
    );
\add_ln66_45_reg_3625[24]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(15),
      O => \add_ln66_45_reg_3625[24]_i_33_n_0\
    );
\add_ln66_45_reg_3625[24]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(15),
      I1 => p_ZL19H_filter_FIR_kernel_112(15),
      O => \add_ln66_45_reg_3625[24]_i_34_n_0\
    );
\add_ln66_45_reg_3625[24]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(14),
      I1 => p_ZL19H_filter_FIR_kernel_112(14),
      O => \add_ln66_45_reg_3625[24]_i_35_n_0\
    );
\add_ln66_45_reg_3625[24]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(13),
      I1 => p_ZL19H_filter_FIR_kernel_112(13),
      O => \add_ln66_45_reg_3625[24]_i_36_n_0\
    );
\add_ln66_45_reg_3625[24]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(12),
      I1 => p_ZL19H_filter_FIR_kernel_112(12),
      O => \add_ln66_45_reg_3625[24]_i_37_n_0\
    );
\add_ln66_45_reg_3625[24]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(11),
      I1 => p_ZL19H_filter_FIR_kernel_112(11),
      O => \add_ln66_45_reg_3625[24]_i_38_n_0\
    );
\add_ln66_45_reg_3625[24]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(10),
      I1 => p_ZL19H_filter_FIR_kernel_112(10),
      O => \add_ln66_45_reg_3625[24]_i_39_n_0\
    );
\add_ln66_45_reg_3625[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8E00"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      O => \add_ln66_45_reg_3625[24]_i_4_n_0\
    );
\add_ln66_45_reg_3625[24]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(9),
      I1 => p_ZL19H_filter_FIR_kernel_112(9),
      O => \add_ln66_45_reg_3625[24]_i_40_n_0\
    );
\add_ln66_45_reg_3625[24]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_11(8),
      I1 => p_ZL19H_filter_FIR_kernel_112(8),
      O => \add_ln66_45_reg_3625[24]_i_41_n_0\
    );
\add_ln66_45_reg_3625[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D540D5"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[24]_i_17_n_0\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      O => \add_ln66_45_reg_3625[24]_i_5_n_0\
    );
\add_ln66_45_reg_3625[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF60660"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      I4 => \add_ln66_45_reg_3625[24]_i_19_n_0\,
      O => \add_ln66_45_reg_3625[24]_i_6_n_0\
    );
\add_ln66_45_reg_3625[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E888EEE8"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      I1 => \add_ln66_45_reg_3625[24]_i_20_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      O => \add_ln66_45_reg_3625[24]_i_7_n_0\
    );
\add_ln66_45_reg_3625[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      O => \add_ln66_45_reg_3625[24]_i_8_n_0\
    );
\add_ln66_45_reg_3625[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF04BB4B44B0FF0"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      I1 => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      I2 => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      I3 => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      I4 => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      I5 => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      O => \add_ln66_45_reg_3625[24]_i_9_n_0\
    );
\add_ln66_45_reg_3625[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      O => \add_ln66_45_reg_3625[9]_i_10_n_0\
    );
\add_ln66_45_reg_3625[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_14\,
      O => \add_ln66_45_reg_3625[9]_i_11_n_0\
    );
\add_ln66_45_reg_3625[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_15\,
      O => \add_ln66_45_reg_3625[9]_i_12_n_0\
    );
\add_ln66_45_reg_3625[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(7),
      I1 => p_ZL19H_filter_FIR_kernel_111(7),
      O => \add_ln66_45_reg_3625[9]_i_13_n_0\
    );
\add_ln66_45_reg_3625[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(6),
      I1 => p_ZL19H_filter_FIR_kernel_111(6),
      O => \add_ln66_45_reg_3625[9]_i_14_n_0\
    );
\add_ln66_45_reg_3625[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(5),
      I1 => p_ZL19H_filter_FIR_kernel_111(5),
      O => \add_ln66_45_reg_3625[9]_i_15_n_0\
    );
\add_ln66_45_reg_3625[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(4),
      I1 => p_ZL19H_filter_FIR_kernel_111(4),
      O => \add_ln66_45_reg_3625[9]_i_16_n_0\
    );
\add_ln66_45_reg_3625[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(3),
      I1 => p_ZL19H_filter_FIR_kernel_111(3),
      O => \add_ln66_45_reg_3625[9]_i_17_n_0\
    );
\add_ln66_45_reg_3625[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(2),
      I1 => p_ZL19H_filter_FIR_kernel_111(2),
      O => \add_ln66_45_reg_3625[9]_i_18_n_0\
    );
\add_ln66_45_reg_3625[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(1),
      I1 => p_ZL19H_filter_FIR_kernel_111(1),
      O => \add_ln66_45_reg_3625[9]_i_19_n_0\
    );
\add_ln66_45_reg_3625[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBBEEB2882BEEB"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      I1 => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      I4 => \add_ln66_45_reg_3625_reg[9]_i_5_n_15\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      O => \add_ln66_45_reg_3625[9]_i_2_n_0\
    );
\add_ln66_45_reg_3625[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_12(0),
      I1 => p_ZL19H_filter_FIR_kernel_111(0),
      O => \add_ln66_45_reg_3625[9]_i_20_n_0\
    );
\add_ln66_45_reg_3625[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DD2D22DD22D2DD2"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_15\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I5 => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      O => \add_ln66_45_reg_3625[9]_i_3_n_0\
    );
\add_ln66_45_reg_3625[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[9]_i_5_n_15\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      O => \add_ln66_45_reg_3625[9]_i_4_n_0\
    );
\add_ln66_45_reg_3625[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[9]_i_2_n_0\,
      I1 => \add_ln66_45_reg_3625[17]_i_26_n_0\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      I5 => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      O => \add_ln66_45_reg_3625[9]_i_6_n_0\
    );
\add_ln66_45_reg_3625[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"556A6AAA"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[9]_i_3_n_0\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_15\,
      I3 => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_14\,
      O => \add_ln66_45_reg_3625[9]_i_7_n_0\
    );
\add_ln66_45_reg_3625[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \add_ln66_45_reg_3625[9]_i_4_n_0\,
      I1 => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      I2 => \add_ln66_45_reg_3625_reg[17]_i_21_n_14\,
      I3 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      I4 => \add_ln66_45_reg_3625_reg[17]_i_21_n_15\,
      O => \add_ln66_45_reg_3625[9]_i_8_n_0\
    );
\add_ln66_45_reg_3625[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      I1 => \add_ln66_45_reg_3625_reg[17]_i_21_n_15\,
      I2 => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      O => \add_ln66_45_reg_3625[9]_i_9_n_0\
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[10]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(8),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[11]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(9),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[12]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(10),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[13]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(11),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[14]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(12),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[15]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(13),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[16]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(14),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[17]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(15),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[18]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(16),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[19]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(17),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[20]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(18),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[21]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(19),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[22]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(20),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[23]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(21),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[24]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(22),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[2]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(0),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[3]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(1),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[4]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(2),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[5]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(3),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[6]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(4),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[7]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(5),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[8]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(6),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln66_45_reg_3625_reg_n_0_[9]\,
      Q => add_ln66_45_reg_3625_pp0_iter1_reg_reg(7),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(8),
      Q => sext_ln66_159_fu_2611_p1(10),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(9),
      Q => sext_ln66_159_fu_2611_p1(11),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(10),
      Q => sext_ln66_159_fu_2611_p1(12),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(11),
      Q => sext_ln66_159_fu_2611_p1(13),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(12),
      Q => sext_ln66_159_fu_2611_p1(14),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(13),
      Q => sext_ln66_159_fu_2611_p1(15),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(14),
      Q => sext_ln66_159_fu_2611_p1(16),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(15),
      Q => sext_ln66_159_fu_2611_p1(17),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(16),
      Q => sext_ln66_159_fu_2611_p1(18),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(17),
      Q => sext_ln66_159_fu_2611_p1(19),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(18),
      Q => sext_ln66_159_fu_2611_p1(20),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(19),
      Q => sext_ln66_159_fu_2611_p1(21),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(20),
      Q => sext_ln66_159_fu_2611_p1(22),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(21),
      Q => sext_ln66_159_fu_2611_p1(23),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(22),
      Q => sext_ln66_159_fu_2611_p1(24),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(0),
      Q => sext_ln66_159_fu_2611_p1(2),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(1),
      Q => sext_ln66_159_fu_2611_p1(3),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(2),
      Q => sext_ln66_159_fu_2611_p1(4),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(3),
      Q => sext_ln66_159_fu_2611_p1(5),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(4),
      Q => sext_ln66_159_fu_2611_p1(6),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(5),
      Q => sext_ln66_159_fu_2611_p1(7),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(6),
      Q => sext_ln66_159_fu_2611_p1(8),
      R => '0'
    );
\add_ln66_45_reg_3625_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_45_reg_3625_pp0_iter1_reg_reg(7),
      Q => sext_ln66_159_fu_2611_p1(9),
      R => '0'
    );
\add_ln66_45_reg_3625_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(8),
      Q => \add_ln66_45_reg_3625_reg_n_0_[10]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(9),
      Q => \add_ln66_45_reg_3625_reg_n_0_[11]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(10),
      Q => \add_ln66_45_reg_3625_reg_n_0_[12]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(11),
      Q => \add_ln66_45_reg_3625_reg_n_0_[13]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(12),
      Q => \add_ln66_45_reg_3625_reg_n_0_[14]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(13),
      Q => \add_ln66_45_reg_3625_reg_n_0_[15]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(14),
      Q => \add_ln66_45_reg_3625_reg_n_0_[16]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(15),
      Q => \add_ln66_45_reg_3625_reg_n_0_[17]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[17]_i_1_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[17]_i_1_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[17]_i_1_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[17]_i_1_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[17]_i_1_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[17]_i_1_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[17]_i_1_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[17]_i_1_n_7\,
      DI(7) => \add_ln66_45_reg_3625[17]_i_2_n_0\,
      DI(6) => \add_ln66_45_reg_3625[17]_i_3_n_0\,
      DI(5) => \add_ln66_45_reg_3625[17]_i_4_n_0\,
      DI(4) => \add_ln66_45_reg_3625[17]_i_5_n_0\,
      DI(3) => \add_ln66_45_reg_3625[17]_i_6_n_0\,
      DI(2) => \add_ln66_45_reg_3625[17]_i_7_n_0\,
      DI(1) => \add_ln66_45_reg_3625[17]_i_8_n_0\,
      DI(0) => \add_ln66_45_reg_3625[17]_i_9_n_0\,
      O(7 downto 0) => p_0_in(15 downto 8),
      S(7) => \add_ln66_45_reg_3625[17]_i_10_n_0\,
      S(6) => \add_ln66_45_reg_3625[17]_i_11_n_0\,
      S(5) => \add_ln66_45_reg_3625[17]_i_12_n_0\,
      S(4) => \add_ln66_45_reg_3625[17]_i_13_n_0\,
      S(3) => \add_ln66_45_reg_3625[17]_i_14_n_0\,
      S(2) => \add_ln66_45_reg_3625[17]_i_15_n_0\,
      S(1) => \add_ln66_45_reg_3625[17]_i_16_n_0\,
      S(0) => \add_ln66_45_reg_3625[17]_i_17_n_0\
    );
\add_ln66_45_reg_3625_reg[17]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[17]_i_21_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[17]_i_21_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[17]_i_21_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[17]_i_21_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[17]_i_21_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[17]_i_21_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[17]_i_21_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[17]_i_21_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_11(7 downto 0),
      O(7) => \add_ln66_45_reg_3625_reg[17]_i_21_n_8\,
      O(6) => \add_ln66_45_reg_3625_reg[17]_i_21_n_9\,
      O(5) => \add_ln66_45_reg_3625_reg[17]_i_21_n_10\,
      O(4) => \add_ln66_45_reg_3625_reg[17]_i_21_n_11\,
      O(3) => \add_ln66_45_reg_3625_reg[17]_i_21_n_12\,
      O(2) => \add_ln66_45_reg_3625_reg[17]_i_21_n_13\,
      O(1) => \add_ln66_45_reg_3625_reg[17]_i_21_n_14\,
      O(0) => \add_ln66_45_reg_3625_reg[17]_i_21_n_15\,
      S(7) => \add_ln66_45_reg_3625[17]_i_27_n_0\,
      S(6) => \add_ln66_45_reg_3625[17]_i_28_n_0\,
      S(5) => \add_ln66_45_reg_3625[17]_i_29_n_0\,
      S(4) => \add_ln66_45_reg_3625[17]_i_30_n_0\,
      S(3) => \add_ln66_45_reg_3625[17]_i_31_n_0\,
      S(2) => \add_ln66_45_reg_3625[17]_i_32_n_0\,
      S(1) => \add_ln66_45_reg_3625[17]_i_33_n_0\,
      S(0) => \add_ln66_45_reg_3625[17]_i_34_n_0\
    );
\add_ln66_45_reg_3625_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(16),
      Q => \add_ln66_45_reg_3625_reg_n_0_[18]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(17),
      Q => \add_ln66_45_reg_3625_reg_n_0_[19]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(18),
      Q => \add_ln66_45_reg_3625_reg_n_0_[20]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(19),
      Q => \add_ln66_45_reg_3625_reg_n_0_[21]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(20),
      Q => \add_ln66_45_reg_3625_reg_n_0_[22]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(21),
      Q => \add_ln66_45_reg_3625_reg_n_0_[23]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(22),
      Q => \add_ln66_45_reg_3625_reg_n_0_[24]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln66_45_reg_3625_reg[24]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln66_45_reg_3625_reg[24]_i_1_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[24]_i_1_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[24]_i_1_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[24]_i_1_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[24]_i_1_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[24]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \add_ln66_45_reg_3625[24]_i_2_n_0\,
      DI(4) => \add_ln66_45_reg_3625[24]_i_3_n_0\,
      DI(3) => \add_ln66_45_reg_3625[24]_i_4_n_0\,
      DI(2) => \add_ln66_45_reg_3625[24]_i_5_n_0\,
      DI(1) => \add_ln66_45_reg_3625[24]_i_6_n_0\,
      DI(0) => \add_ln66_45_reg_3625[24]_i_7_n_0\,
      O(7) => \NLW_add_ln66_45_reg_3625_reg[24]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => p_0_in(22 downto 16),
      S(7 downto 6) => B"01",
      S(5) => \add_ln66_45_reg_3625[24]_i_8_n_0\,
      S(4) => \add_ln66_45_reg_3625[24]_i_9_n_0\,
      S(3) => \add_ln66_45_reg_3625[24]_i_10_n_0\,
      S(2) => \add_ln66_45_reg_3625[24]_i_11_n_0\,
      S(1) => \add_ln66_45_reg_3625[24]_i_12_n_0\,
      S(0) => \add_ln66_45_reg_3625[24]_i_13_n_0\
    );
\add_ln66_45_reg_3625_reg[24]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[9]_i_5_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[24]_i_14_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[24]_i_14_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[24]_i_14_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[24]_i_14_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[24]_i_14_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[24]_i_14_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[24]_i_14_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[24]_i_14_n_7\,
      DI(7) => \add_ln66_45_reg_3625[24]_i_24_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_12(14 downto 8),
      O(7) => \add_ln66_45_reg_3625_reg[24]_i_14_n_8\,
      O(6) => \add_ln66_45_reg_3625_reg[24]_i_14_n_9\,
      O(5) => \add_ln66_45_reg_3625_reg[24]_i_14_n_10\,
      O(4) => \add_ln66_45_reg_3625_reg[24]_i_14_n_11\,
      O(3) => \add_ln66_45_reg_3625_reg[24]_i_14_n_12\,
      O(2) => \add_ln66_45_reg_3625_reg[24]_i_14_n_13\,
      O(1) => \add_ln66_45_reg_3625_reg[24]_i_14_n_14\,
      O(0) => \add_ln66_45_reg_3625_reg[24]_i_14_n_15\,
      S(7) => \add_ln66_45_reg_3625[24]_i_25_n_0\,
      S(6) => \add_ln66_45_reg_3625[24]_i_26_n_0\,
      S(5) => \add_ln66_45_reg_3625[24]_i_27_n_0\,
      S(4) => \add_ln66_45_reg_3625[24]_i_28_n_0\,
      S(3) => \add_ln66_45_reg_3625[24]_i_29_n_0\,
      S(2) => \add_ln66_45_reg_3625[24]_i_30_n_0\,
      S(1) => \add_ln66_45_reg_3625[24]_i_31_n_0\,
      S(0) => \add_ln66_45_reg_3625[24]_i_32_n_0\
    );
\add_ln66_45_reg_3625_reg[24]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[24]_i_16_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln66_45_reg_3625_reg[24]_i_15_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln66_45_reg_3625_reg[24]_i_15_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln66_45_reg_3625_reg[24]_i_15_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln66_45_reg_3625_reg[24]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[17]_i_21_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[24]_i_16_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[24]_i_16_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[24]_i_16_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[24]_i_16_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[24]_i_16_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[24]_i_16_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[24]_i_16_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[24]_i_16_n_7\,
      DI(7) => \add_ln66_45_reg_3625[24]_i_33_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_11(14 downto 8),
      O(7) => \add_ln66_45_reg_3625_reg[24]_i_16_n_8\,
      O(6) => \add_ln66_45_reg_3625_reg[24]_i_16_n_9\,
      O(5) => \add_ln66_45_reg_3625_reg[24]_i_16_n_10\,
      O(4) => \add_ln66_45_reg_3625_reg[24]_i_16_n_11\,
      O(3) => \add_ln66_45_reg_3625_reg[24]_i_16_n_12\,
      O(2) => \add_ln66_45_reg_3625_reg[24]_i_16_n_13\,
      O(1) => \add_ln66_45_reg_3625_reg[24]_i_16_n_14\,
      O(0) => \add_ln66_45_reg_3625_reg[24]_i_16_n_15\,
      S(7) => \add_ln66_45_reg_3625[24]_i_34_n_0\,
      S(6) => \add_ln66_45_reg_3625[24]_i_35_n_0\,
      S(5) => \add_ln66_45_reg_3625[24]_i_36_n_0\,
      S(4) => \add_ln66_45_reg_3625[24]_i_37_n_0\,
      S(3) => \add_ln66_45_reg_3625[24]_i_38_n_0\,
      S(2) => \add_ln66_45_reg_3625[24]_i_39_n_0\,
      S(1) => \add_ln66_45_reg_3625[24]_i_40_n_0\,
      S(0) => \add_ln66_45_reg_3625[24]_i_41_n_0\
    );
\add_ln66_45_reg_3625_reg[24]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_45_reg_3625_reg[24]_i_14_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln66_45_reg_3625_reg[24]_i_18_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln66_45_reg_3625_reg[24]_i_18_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln66_45_reg_3625_reg[24]_i_18_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln66_45_reg_3625_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \add_ln66_45_reg_3625_reg_n_0_[2]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \add_ln66_45_reg_3625_reg_n_0_[3]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \add_ln66_45_reg_3625_reg_n_0_[4]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \add_ln66_45_reg_3625_reg_n_0_[5]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \add_ln66_45_reg_3625_reg_n_0_[6]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \add_ln66_45_reg_3625_reg_n_0_[7]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(6),
      Q => \add_ln66_45_reg_3625_reg_n_0_[8]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(7),
      Q => \add_ln66_45_reg_3625_reg_n_0_[9]\,
      R => '0'
    );
\add_ln66_45_reg_3625_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[9]_i_1_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[9]_i_1_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[9]_i_1_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[9]_i_1_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[9]_i_1_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[9]_i_1_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[9]_i_1_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[9]_i_1_n_7\,
      DI(7) => \add_ln66_45_reg_3625[9]_i_2_n_0\,
      DI(6) => \add_ln66_45_reg_3625[9]_i_3_n_0\,
      DI(5) => \add_ln66_45_reg_3625[9]_i_4_n_0\,
      DI(4) => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      DI(3) => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      DI(2) => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      DI(1) => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      DI(0) => '0',
      O(7 downto 0) => p_0_in(7 downto 0),
      S(7) => \add_ln66_45_reg_3625[9]_i_6_n_0\,
      S(6) => \add_ln66_45_reg_3625[9]_i_7_n_0\,
      S(5) => \add_ln66_45_reg_3625[9]_i_8_n_0\,
      S(4) => \add_ln66_45_reg_3625[9]_i_9_n_0\,
      S(3) => \add_ln66_45_reg_3625[9]_i_10_n_0\,
      S(2) => \add_ln66_45_reg_3625[9]_i_11_n_0\,
      S(1) => \add_ln66_45_reg_3625[9]_i_12_n_0\,
      S(0) => \add_ln66_45_reg_3625_reg[9]_i_5_n_15\
    );
\add_ln66_45_reg_3625_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_45_reg_3625_reg[9]_i_5_n_0\,
      CO(6) => \add_ln66_45_reg_3625_reg[9]_i_5_n_1\,
      CO(5) => \add_ln66_45_reg_3625_reg[9]_i_5_n_2\,
      CO(4) => \add_ln66_45_reg_3625_reg[9]_i_5_n_3\,
      CO(3) => \add_ln66_45_reg_3625_reg[9]_i_5_n_4\,
      CO(2) => \add_ln66_45_reg_3625_reg[9]_i_5_n_5\,
      CO(1) => \add_ln66_45_reg_3625_reg[9]_i_5_n_6\,
      CO(0) => \add_ln66_45_reg_3625_reg[9]_i_5_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_12(7 downto 0),
      O(7) => \add_ln66_45_reg_3625_reg[9]_i_5_n_8\,
      O(6) => \add_ln66_45_reg_3625_reg[9]_i_5_n_9\,
      O(5) => \add_ln66_45_reg_3625_reg[9]_i_5_n_10\,
      O(4) => \add_ln66_45_reg_3625_reg[9]_i_5_n_11\,
      O(3) => \add_ln66_45_reg_3625_reg[9]_i_5_n_12\,
      O(2) => \add_ln66_45_reg_3625_reg[9]_i_5_n_13\,
      O(1) => \add_ln66_45_reg_3625_reg[9]_i_5_n_14\,
      O(0) => \add_ln66_45_reg_3625_reg[9]_i_5_n_15\,
      S(7) => \add_ln66_45_reg_3625[9]_i_13_n_0\,
      S(6) => \add_ln66_45_reg_3625[9]_i_14_n_0\,
      S(5) => \add_ln66_45_reg_3625[9]_i_15_n_0\,
      S(4) => \add_ln66_45_reg_3625[9]_i_16_n_0\,
      S(3) => \add_ln66_45_reg_3625[9]_i_17_n_0\,
      S(2) => \add_ln66_45_reg_3625[9]_i_18_n_0\,
      S(1) => \add_ln66_45_reg_3625[9]_i_19_n_0\,
      S(0) => \add_ln66_45_reg_3625[9]_i_20_n_0\
    );
\add_ln66_47_reg_3785[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_7,
      I1 => sext_ln66_159_fu_2611_p1(17),
      O => \add_ln66_47_reg_3785[17]_i_2_n_0\
    );
\add_ln66_47_reg_3785[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_8,
      I1 => sext_ln66_159_fu_2611_p1(16),
      O => \add_ln66_47_reg_3785[17]_i_3_n_0\
    );
\add_ln66_47_reg_3785[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_9,
      I1 => sext_ln66_159_fu_2611_p1(15),
      O => \add_ln66_47_reg_3785[17]_i_4_n_0\
    );
\add_ln66_47_reg_3785[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_10,
      I1 => sext_ln66_159_fu_2611_p1(14),
      O => \add_ln66_47_reg_3785[17]_i_5_n_0\
    );
\add_ln66_47_reg_3785[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_11,
      I1 => sext_ln66_159_fu_2611_p1(13),
      O => \add_ln66_47_reg_3785[17]_i_6_n_0\
    );
\add_ln66_47_reg_3785[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_12,
      I1 => sext_ln66_159_fu_2611_p1(12),
      O => \add_ln66_47_reg_3785[17]_i_7_n_0\
    );
\add_ln66_47_reg_3785[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_13,
      I1 => sext_ln66_159_fu_2611_p1(11),
      O => \add_ln66_47_reg_3785[17]_i_8_n_0\
    );
\add_ln66_47_reg_3785[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_14,
      I1 => sext_ln66_159_fu_2611_p1(10),
      O => \add_ln66_47_reg_3785[17]_i_9_n_0\
    );
\add_ln66_47_reg_3785[25]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_0,
      O => \add_ln66_47_reg_3785[25]_i_2_n_0\
    );
\add_ln66_47_reg_3785[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_1,
      I1 => sext_ln66_159_fu_2611_p1(23),
      O => \add_ln66_47_reg_3785[25]_i_4_n_0\
    );
\add_ln66_47_reg_3785[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_2,
      I1 => sext_ln66_159_fu_2611_p1(22),
      O => \add_ln66_47_reg_3785[25]_i_5_n_0\
    );
\add_ln66_47_reg_3785[25]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_3,
      I1 => sext_ln66_159_fu_2611_p1(21),
      O => \add_ln66_47_reg_3785[25]_i_6_n_0\
    );
\add_ln66_47_reg_3785[25]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_4,
      I1 => sext_ln66_159_fu_2611_p1(20),
      O => \add_ln66_47_reg_3785[25]_i_7_n_0\
    );
\add_ln66_47_reg_3785[25]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_5,
      I1 => sext_ln66_159_fu_2611_p1(19),
      O => \add_ln66_47_reg_3785[25]_i_8_n_0\
    );
\add_ln66_47_reg_3785[25]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_6,
      I1 => sext_ln66_159_fu_2611_p1(18),
      O => \add_ln66_47_reg_3785[25]_i_9_n_0\
    );
\add_ln66_47_reg_3785[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_15,
      I1 => sext_ln66_159_fu_2611_p1(9),
      O => \add_ln66_47_reg_3785[9]_i_2_n_0\
    );
\add_ln66_47_reg_3785[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_16,
      I1 => sext_ln66_159_fu_2611_p1(8),
      O => \add_ln66_47_reg_3785[9]_i_3_n_0\
    );
\add_ln66_47_reg_3785[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_17,
      I1 => sext_ln66_159_fu_2611_p1(7),
      O => \add_ln66_47_reg_3785[9]_i_4_n_0\
    );
\add_ln66_47_reg_3785[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_18,
      I1 => sext_ln66_159_fu_2611_p1(6),
      O => \add_ln66_47_reg_3785[9]_i_5_n_0\
    );
\add_ln66_47_reg_3785[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_19,
      I1 => sext_ln66_159_fu_2611_p1(5),
      O => \add_ln66_47_reg_3785[9]_i_6_n_0\
    );
\add_ln66_47_reg_3785[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_20,
      I1 => sext_ln66_159_fu_2611_p1(4),
      O => \add_ln66_47_reg_3785[9]_i_7_n_0\
    );
\add_ln66_47_reg_3785[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_21,
      I1 => sext_ln66_159_fu_2611_p1(3),
      O => \add_ln66_47_reg_3785[9]_i_8_n_0\
    );
\add_ln66_47_reg_3785[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_22,
      I1 => sext_ln66_159_fu_2611_p1(2),
      O => \add_ln66_47_reg_3785[9]_i_9_n_0\
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(0),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(0),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(10),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(10),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(11),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(11),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(12),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(12),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(13),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(13),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(14),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(14),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(15),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(15),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(16),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(16),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(17),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(17),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(18),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(18),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(19),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(19),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(1),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(1),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(20),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(20),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(21),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(21),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(22),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(22),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(23),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(23),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(24),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(24),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(25),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(25),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(2),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(2),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(3),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(3),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(4),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(4),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(5),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(5),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(6),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(6),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(7),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(7),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(8),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(8),
      R => '0'
    );
\add_ln66_47_reg_3785_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_reg_3785(9),
      Q => add_ln66_47_reg_3785_pp0_iter4_reg(9),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_24,
      Q => add_ln66_47_reg_3785(0),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(10),
      Q => add_ln66_47_reg_3785(10),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(11),
      Q => add_ln66_47_reg_3785(11),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(12),
      Q => add_ln66_47_reg_3785(12),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(13),
      Q => add_ln66_47_reg_3785(13),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(14),
      Q => add_ln66_47_reg_3785(14),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(15),
      Q => add_ln66_47_reg_3785(15),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(16),
      Q => add_ln66_47_reg_3785(16),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(17),
      Q => add_ln66_47_reg_3785(17),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_47_reg_3785_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_47_reg_3785_reg[17]_i_1_n_0\,
      CO(6) => \add_ln66_47_reg_3785_reg[17]_i_1_n_1\,
      CO(5) => \add_ln66_47_reg_3785_reg[17]_i_1_n_2\,
      CO(4) => \add_ln66_47_reg_3785_reg[17]_i_1_n_3\,
      CO(3) => \add_ln66_47_reg_3785_reg[17]_i_1_n_4\,
      CO(2) => \add_ln66_47_reg_3785_reg[17]_i_1_n_5\,
      CO(1) => \add_ln66_47_reg_3785_reg[17]_i_1_n_6\,
      CO(0) => \add_ln66_47_reg_3785_reg[17]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_7,
      DI(6) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_8,
      DI(5) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_9,
      DI(4) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_10,
      DI(3) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_11,
      DI(2) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_12,
      DI(1) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_13,
      DI(0) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_14,
      O(7 downto 0) => add_ln66_47_fu_2617_p2(17 downto 10),
      S(7) => \add_ln66_47_reg_3785[17]_i_2_n_0\,
      S(6) => \add_ln66_47_reg_3785[17]_i_3_n_0\,
      S(5) => \add_ln66_47_reg_3785[17]_i_4_n_0\,
      S(4) => \add_ln66_47_reg_3785[17]_i_5_n_0\,
      S(3) => \add_ln66_47_reg_3785[17]_i_6_n_0\,
      S(2) => \add_ln66_47_reg_3785[17]_i_7_n_0\,
      S(1) => \add_ln66_47_reg_3785[17]_i_8_n_0\,
      S(0) => \add_ln66_47_reg_3785[17]_i_9_n_0\
    );
\add_ln66_47_reg_3785_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(18),
      Q => add_ln66_47_reg_3785(18),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(19),
      Q => add_ln66_47_reg_3785(19),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_23,
      Q => add_ln66_47_reg_3785(1),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(20),
      Q => add_ln66_47_reg_3785(20),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(21),
      Q => add_ln66_47_reg_3785(21),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(22),
      Q => add_ln66_47_reg_3785(22),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(23),
      Q => add_ln66_47_reg_3785(23),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(24),
      Q => add_ln66_47_reg_3785(24),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(25),
      Q => add_ln66_47_reg_3785(25),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_47_reg_3785_reg[17]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln66_47_reg_3785_reg[25]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln66_47_reg_3785_reg[25]_i_1_n_1\,
      CO(5) => \add_ln66_47_reg_3785_reg[25]_i_1_n_2\,
      CO(4) => \add_ln66_47_reg_3785_reg[25]_i_1_n_3\,
      CO(3) => \add_ln66_47_reg_3785_reg[25]_i_1_n_4\,
      CO(2) => \add_ln66_47_reg_3785_reg[25]_i_1_n_5\,
      CO(1) => \add_ln66_47_reg_3785_reg[25]_i_1_n_6\,
      CO(0) => \add_ln66_47_reg_3785_reg[25]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \add_ln66_47_reg_3785[25]_i_2_n_0\,
      DI(5) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_1,
      DI(4) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_2,
      DI(3) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_3,
      DI(2) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_4,
      DI(1) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_5,
      DI(0) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_6,
      O(7 downto 0) => add_ln66_47_fu_2617_p2(25 downto 18),
      S(7) => '1',
      S(6) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_25,
      S(5) => \add_ln66_47_reg_3785[25]_i_4_n_0\,
      S(4) => \add_ln66_47_reg_3785[25]_i_5_n_0\,
      S(3) => \add_ln66_47_reg_3785[25]_i_6_n_0\,
      S(2) => \add_ln66_47_reg_3785[25]_i_7_n_0\,
      S(1) => \add_ln66_47_reg_3785[25]_i_8_n_0\,
      S(0) => \add_ln66_47_reg_3785[25]_i_9_n_0\
    );
\add_ln66_47_reg_3785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(2),
      Q => add_ln66_47_reg_3785(2),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(3),
      Q => add_ln66_47_reg_3785(3),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(4),
      Q => add_ln66_47_reg_3785(4),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(5),
      Q => add_ln66_47_reg_3785(5),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(6),
      Q => add_ln66_47_reg_3785(6),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(7),
      Q => add_ln66_47_reg_3785(7),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(8),
      Q => add_ln66_47_reg_3785(8),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_47_fu_2617_p2(9),
      Q => add_ln66_47_reg_3785(9),
      R => '0'
    );
\add_ln66_47_reg_3785_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_47_reg_3785_reg[9]_i_1_n_0\,
      CO(6) => \add_ln66_47_reg_3785_reg[9]_i_1_n_1\,
      CO(5) => \add_ln66_47_reg_3785_reg[9]_i_1_n_2\,
      CO(4) => \add_ln66_47_reg_3785_reg[9]_i_1_n_3\,
      CO(3) => \add_ln66_47_reg_3785_reg[9]_i_1_n_4\,
      CO(2) => \add_ln66_47_reg_3785_reg[9]_i_1_n_5\,
      CO(1) => \add_ln66_47_reg_3785_reg[9]_i_1_n_6\,
      CO(0) => \add_ln66_47_reg_3785_reg[9]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_15,
      DI(6) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_16,
      DI(5) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_17,
      DI(4) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_18,
      DI(3) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_19,
      DI(2) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_20,
      DI(1) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_21,
      DI(0) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_22,
      O(7 downto 0) => add_ln66_47_fu_2617_p2(9 downto 2),
      S(7) => \add_ln66_47_reg_3785[9]_i_2_n_0\,
      S(6) => \add_ln66_47_reg_3785[9]_i_3_n_0\,
      S(5) => \add_ln66_47_reg_3785[9]_i_4_n_0\,
      S(4) => \add_ln66_47_reg_3785[9]_i_5_n_0\,
      S(3) => \add_ln66_47_reg_3785[9]_i_6_n_0\,
      S(2) => \add_ln66_47_reg_3785[9]_i_7_n_0\,
      S(1) => \add_ln66_47_reg_3785[9]_i_8_n_0\,
      S(0) => \add_ln66_47_reg_3785[9]_i_9_n_0\
    );
\add_ln66_4_reg_3755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_29,
      Q => add_ln66_4_reg_3755(0),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_19,
      Q => add_ln66_4_reg_3755(10),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_18,
      Q => add_ln66_4_reg_3755(11),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_17,
      Q => add_ln66_4_reg_3755(12),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_16,
      Q => add_ln66_4_reg_3755(13),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_15,
      Q => add_ln66_4_reg_3755(14),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_14,
      Q => add_ln66_4_reg_3755(15),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_13,
      Q => add_ln66_4_reg_3755(16),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_12,
      Q => add_ln66_4_reg_3755(17),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_11,
      Q => add_ln66_4_reg_3755(18),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_10,
      Q => add_ln66_4_reg_3755(19),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_28,
      Q => add_ln66_4_reg_3755(1),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_9,
      Q => add_ln66_4_reg_3755(20),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_8,
      Q => add_ln66_4_reg_3755(21),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_7,
      Q => add_ln66_4_reg_3755(22),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_6,
      Q => add_ln66_4_reg_3755(23),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_5,
      Q => add_ln66_4_reg_3755(24),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_4,
      Q => add_ln66_4_reg_3755(25),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_3,
      Q => add_ln66_4_reg_3755(26),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_2,
      Q => add_ln66_4_reg_3755(27),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_1,
      Q => add_ln66_4_reg_3755(28),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_0,
      Q => add_ln66_4_reg_3755(29),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_27,
      Q => add_ln66_4_reg_3755(2),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_26,
      Q => add_ln66_4_reg_3755(3),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_25,
      Q => add_ln66_4_reg_3755(4),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_24,
      Q => add_ln66_4_reg_3755(5),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_23,
      Q => add_ln66_4_reg_3755(6),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_22,
      Q => add_ln66_4_reg_3755(7),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_21,
      Q => add_ln66_4_reg_3755(8),
      R => '0'
    );
\add_ln66_4_reg_3755_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter3,
      D => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_20,
      Q => add_ln66_4_reg_3755(9),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(0),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(0),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(10),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(10),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(11),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(11),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(12),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(12),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(13),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(13),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(14),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(14),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(15),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(15),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(16),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(16),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(17),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(17),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(18),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(18),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(19),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(19),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(1),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(1),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(20),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(20),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(21),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(21),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(22),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(22),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(23),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(23),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(24),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(24),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(25),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(25),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(26),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(26),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(2),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(2),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(3),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(3),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(4),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(4),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(5),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(5),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(6),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(6),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(7),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(7),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(8),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(8),
      R => '0'
    );
\add_ln66_55_reg_3790_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_reg_3790(9),
      Q => add_ln66_55_reg_3790_pp0_iter4_reg(9),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(0),
      Q => add_ln66_55_reg_3790(0),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(10),
      Q => add_ln66_55_reg_3790(10),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(11),
      Q => add_ln66_55_reg_3790(11),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(12),
      Q => add_ln66_55_reg_3790(12),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(13),
      Q => add_ln66_55_reg_3790(13),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(14),
      Q => add_ln66_55_reg_3790(14),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(15),
      Q => add_ln66_55_reg_3790(15),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(16),
      Q => add_ln66_55_reg_3790(16),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(17),
      Q => add_ln66_55_reg_3790(17),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(18),
      Q => add_ln66_55_reg_3790(18),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(19),
      Q => add_ln66_55_reg_3790(19),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(1),
      Q => add_ln66_55_reg_3790(1),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(20),
      Q => add_ln66_55_reg_3790(20),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(21),
      Q => add_ln66_55_reg_3790(21),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(22),
      Q => add_ln66_55_reg_3790(22),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(23),
      Q => add_ln66_55_reg_3790(23),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(24),
      Q => add_ln66_55_reg_3790(24),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(25),
      Q => add_ln66_55_reg_3790(25),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(26),
      Q => add_ln66_55_reg_3790(26),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(2),
      Q => add_ln66_55_reg_3790(2),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(3),
      Q => add_ln66_55_reg_3790(3),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(4),
      Q => add_ln66_55_reg_3790(4),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(5),
      Q => add_ln66_55_reg_3790(5),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(6),
      Q => add_ln66_55_reg_3790(6),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(7),
      Q => add_ln66_55_reg_3790(7),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(8),
      Q => add_ln66_55_reg_3790(8),
      R => '0'
    );
\add_ln66_55_reg_3790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_55_fu_2651_p2(9),
      Q => add_ln66_55_reg_3790(9),
      R => '0'
    );
\add_ln66_6_reg_3800[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_14,
      I1 => add_ln66_4_reg_3755(15),
      O => \add_ln66_6_reg_3800[15]_i_2_n_0\
    );
\add_ln66_6_reg_3800[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_15,
      I1 => add_ln66_4_reg_3755(14),
      O => \add_ln66_6_reg_3800[15]_i_3_n_0\
    );
\add_ln66_6_reg_3800[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_16,
      I1 => add_ln66_4_reg_3755(13),
      O => \add_ln66_6_reg_3800[15]_i_4_n_0\
    );
\add_ln66_6_reg_3800[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_17,
      I1 => add_ln66_4_reg_3755(12),
      O => \add_ln66_6_reg_3800[15]_i_5_n_0\
    );
\add_ln66_6_reg_3800[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_18,
      I1 => add_ln66_4_reg_3755(11),
      O => \add_ln66_6_reg_3800[15]_i_6_n_0\
    );
\add_ln66_6_reg_3800[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_19,
      I1 => add_ln66_4_reg_3755(10),
      O => \add_ln66_6_reg_3800[15]_i_7_n_0\
    );
\add_ln66_6_reg_3800[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_20,
      I1 => add_ln66_4_reg_3755(9),
      O => \add_ln66_6_reg_3800[15]_i_8_n_0\
    );
\add_ln66_6_reg_3800[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_21,
      I1 => add_ln66_4_reg_3755(8),
      O => \add_ln66_6_reg_3800[15]_i_9_n_0\
    );
\add_ln66_6_reg_3800[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_6,
      I1 => add_ln66_4_reg_3755(23),
      O => \add_ln66_6_reg_3800[23]_i_2_n_0\
    );
\add_ln66_6_reg_3800[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_7,
      I1 => add_ln66_4_reg_3755(22),
      O => \add_ln66_6_reg_3800[23]_i_3_n_0\
    );
\add_ln66_6_reg_3800[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_8,
      I1 => add_ln66_4_reg_3755(21),
      O => \add_ln66_6_reg_3800[23]_i_4_n_0\
    );
\add_ln66_6_reg_3800[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_9,
      I1 => add_ln66_4_reg_3755(20),
      O => \add_ln66_6_reg_3800[23]_i_5_n_0\
    );
\add_ln66_6_reg_3800[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_10,
      I1 => add_ln66_4_reg_3755(19),
      O => \add_ln66_6_reg_3800[23]_i_6_n_0\
    );
\add_ln66_6_reg_3800[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_11,
      I1 => add_ln66_4_reg_3755(18),
      O => \add_ln66_6_reg_3800[23]_i_7_n_0\
    );
\add_ln66_6_reg_3800[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_12,
      I1 => add_ln66_4_reg_3755(17),
      O => \add_ln66_6_reg_3800[23]_i_8_n_0\
    );
\add_ln66_6_reg_3800[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_13,
      I1 => add_ln66_4_reg_3755(16),
      O => \add_ln66_6_reg_3800[23]_i_9_n_0\
    );
\add_ln66_6_reg_3800[30]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_0,
      O => \add_ln66_6_reg_3800[30]_i_2_n_0\
    );
\add_ln66_6_reg_3800[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_1,
      I1 => add_ln66_4_reg_3755(28),
      O => \add_ln66_6_reg_3800[30]_i_4_n_0\
    );
\add_ln66_6_reg_3800[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_2,
      I1 => add_ln66_4_reg_3755(27),
      O => \add_ln66_6_reg_3800[30]_i_5_n_0\
    );
\add_ln66_6_reg_3800[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_3,
      I1 => add_ln66_4_reg_3755(26),
      O => \add_ln66_6_reg_3800[30]_i_6_n_0\
    );
\add_ln66_6_reg_3800[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_4,
      I1 => add_ln66_4_reg_3755(25),
      O => \add_ln66_6_reg_3800[30]_i_7_n_0\
    );
\add_ln66_6_reg_3800[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_5,
      I1 => add_ln66_4_reg_3755(24),
      O => \add_ln66_6_reg_3800[30]_i_8_n_0\
    );
\add_ln66_6_reg_3800[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_22,
      I1 => add_ln66_4_reg_3755(7),
      O => \add_ln66_6_reg_3800[7]_i_2_n_0\
    );
\add_ln66_6_reg_3800[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_23,
      I1 => add_ln66_4_reg_3755(6),
      O => \add_ln66_6_reg_3800[7]_i_3_n_0\
    );
\add_ln66_6_reg_3800[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_24,
      I1 => add_ln66_4_reg_3755(5),
      O => \add_ln66_6_reg_3800[7]_i_4_n_0\
    );
\add_ln66_6_reg_3800[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_25,
      I1 => add_ln66_4_reg_3755(4),
      O => \add_ln66_6_reg_3800[7]_i_5_n_0\
    );
\add_ln66_6_reg_3800[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_26,
      I1 => add_ln66_4_reg_3755(3),
      O => \add_ln66_6_reg_3800[7]_i_6_n_0\
    );
\add_ln66_6_reg_3800[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_27,
      I1 => add_ln66_4_reg_3755(2),
      O => \add_ln66_6_reg_3800[7]_i_7_n_0\
    );
\add_ln66_6_reg_3800[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_28,
      I1 => add_ln66_4_reg_3755(1),
      O => \add_ln66_6_reg_3800[7]_i_8_n_0\
    );
\add_ln66_6_reg_3800[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_29,
      I1 => add_ln66_4_reg_3755(0),
      O => \add_ln66_6_reg_3800[7]_i_9_n_0\
    );
\add_ln66_6_reg_3800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(0),
      Q => add_ln66_6_reg_3800(0),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(10),
      Q => add_ln66_6_reg_3800(10),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(11),
      Q => add_ln66_6_reg_3800(11),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(12),
      Q => add_ln66_6_reg_3800(12),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(13),
      Q => add_ln66_6_reg_3800(13),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(14),
      Q => add_ln66_6_reg_3800(14),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(15),
      Q => add_ln66_6_reg_3800(15),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_6_reg_3800_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_6_reg_3800_reg[15]_i_1_n_0\,
      CO(6) => \add_ln66_6_reg_3800_reg[15]_i_1_n_1\,
      CO(5) => \add_ln66_6_reg_3800_reg[15]_i_1_n_2\,
      CO(4) => \add_ln66_6_reg_3800_reg[15]_i_1_n_3\,
      CO(3) => \add_ln66_6_reg_3800_reg[15]_i_1_n_4\,
      CO(2) => \add_ln66_6_reg_3800_reg[15]_i_1_n_5\,
      CO(1) => \add_ln66_6_reg_3800_reg[15]_i_1_n_6\,
      CO(0) => \add_ln66_6_reg_3800_reg[15]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_14,
      DI(6) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_15,
      DI(5) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_16,
      DI(4) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_17,
      DI(3) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_18,
      DI(2) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_19,
      DI(1) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_20,
      DI(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_21,
      O(7 downto 0) => add_ln66_6_fu_2663_p2(15 downto 8),
      S(7) => \add_ln66_6_reg_3800[15]_i_2_n_0\,
      S(6) => \add_ln66_6_reg_3800[15]_i_3_n_0\,
      S(5) => \add_ln66_6_reg_3800[15]_i_4_n_0\,
      S(4) => \add_ln66_6_reg_3800[15]_i_5_n_0\,
      S(3) => \add_ln66_6_reg_3800[15]_i_6_n_0\,
      S(2) => \add_ln66_6_reg_3800[15]_i_7_n_0\,
      S(1) => \add_ln66_6_reg_3800[15]_i_8_n_0\,
      S(0) => \add_ln66_6_reg_3800[15]_i_9_n_0\
    );
\add_ln66_6_reg_3800_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(16),
      Q => add_ln66_6_reg_3800(16),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(17),
      Q => add_ln66_6_reg_3800(17),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(18),
      Q => add_ln66_6_reg_3800(18),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(19),
      Q => add_ln66_6_reg_3800(19),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(1),
      Q => add_ln66_6_reg_3800(1),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(20),
      Q => add_ln66_6_reg_3800(20),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(21),
      Q => add_ln66_6_reg_3800(21),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(22),
      Q => add_ln66_6_reg_3800(22),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(23),
      Q => add_ln66_6_reg_3800(23),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_6_reg_3800_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \add_ln66_6_reg_3800_reg[23]_i_1_n_0\,
      CO(6) => \add_ln66_6_reg_3800_reg[23]_i_1_n_1\,
      CO(5) => \add_ln66_6_reg_3800_reg[23]_i_1_n_2\,
      CO(4) => \add_ln66_6_reg_3800_reg[23]_i_1_n_3\,
      CO(3) => \add_ln66_6_reg_3800_reg[23]_i_1_n_4\,
      CO(2) => \add_ln66_6_reg_3800_reg[23]_i_1_n_5\,
      CO(1) => \add_ln66_6_reg_3800_reg[23]_i_1_n_6\,
      CO(0) => \add_ln66_6_reg_3800_reg[23]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_6,
      DI(6) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_7,
      DI(5) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_8,
      DI(4) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_9,
      DI(3) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_10,
      DI(2) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_11,
      DI(1) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_12,
      DI(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_13,
      O(7 downto 0) => add_ln66_6_fu_2663_p2(23 downto 16),
      S(7) => \add_ln66_6_reg_3800[23]_i_2_n_0\,
      S(6) => \add_ln66_6_reg_3800[23]_i_3_n_0\,
      S(5) => \add_ln66_6_reg_3800[23]_i_4_n_0\,
      S(4) => \add_ln66_6_reg_3800[23]_i_5_n_0\,
      S(3) => \add_ln66_6_reg_3800[23]_i_6_n_0\,
      S(2) => \add_ln66_6_reg_3800[23]_i_7_n_0\,
      S(1) => \add_ln66_6_reg_3800[23]_i_8_n_0\,
      S(0) => \add_ln66_6_reg_3800[23]_i_9_n_0\
    );
\add_ln66_6_reg_3800_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(24),
      Q => add_ln66_6_reg_3800(24),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(25),
      Q => add_ln66_6_reg_3800(25),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(26),
      Q => add_ln66_6_reg_3800(26),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(27),
      Q => add_ln66_6_reg_3800(27),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(28),
      Q => add_ln66_6_reg_3800(28),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(29),
      Q => add_ln66_6_reg_3800(29),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(2),
      Q => add_ln66_6_reg_3800(2),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(30),
      Q => add_ln66_6_reg_3800(30),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln66_6_reg_3800_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln66_6_reg_3800_reg[30]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln66_6_reg_3800_reg[30]_i_1_n_2\,
      CO(4) => \add_ln66_6_reg_3800_reg[30]_i_1_n_3\,
      CO(3) => \add_ln66_6_reg_3800_reg[30]_i_1_n_4\,
      CO(2) => \add_ln66_6_reg_3800_reg[30]_i_1_n_5\,
      CO(1) => \add_ln66_6_reg_3800_reg[30]_i_1_n_6\,
      CO(0) => \add_ln66_6_reg_3800_reg[30]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5) => \add_ln66_6_reg_3800[30]_i_2_n_0\,
      DI(4) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_1,
      DI(3) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_2,
      DI(2) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_3,
      DI(1) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_4,
      DI(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_5,
      O(7) => \NLW_add_ln66_6_reg_3800_reg[30]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => add_ln66_6_fu_2663_p2(30 downto 24),
      S(7 downto 6) => B"01",
      S(5) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_30,
      S(4) => \add_ln66_6_reg_3800[30]_i_4_n_0\,
      S(3) => \add_ln66_6_reg_3800[30]_i_5_n_0\,
      S(2) => \add_ln66_6_reg_3800[30]_i_6_n_0\,
      S(1) => \add_ln66_6_reg_3800[30]_i_7_n_0\,
      S(0) => \add_ln66_6_reg_3800[30]_i_8_n_0\
    );
\add_ln66_6_reg_3800_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(3),
      Q => add_ln66_6_reg_3800(3),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(4),
      Q => add_ln66_6_reg_3800(4),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(5),
      Q => add_ln66_6_reg_3800(5),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(6),
      Q => add_ln66_6_reg_3800(6),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(7),
      Q => add_ln66_6_reg_3800(7),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln66_6_reg_3800_reg[7]_i_1_n_0\,
      CO(6) => \add_ln66_6_reg_3800_reg[7]_i_1_n_1\,
      CO(5) => \add_ln66_6_reg_3800_reg[7]_i_1_n_2\,
      CO(4) => \add_ln66_6_reg_3800_reg[7]_i_1_n_3\,
      CO(3) => \add_ln66_6_reg_3800_reg[7]_i_1_n_4\,
      CO(2) => \add_ln66_6_reg_3800_reg[7]_i_1_n_5\,
      CO(1) => \add_ln66_6_reg_3800_reg[7]_i_1_n_6\,
      CO(0) => \add_ln66_6_reg_3800_reg[7]_i_1_n_7\,
      DI(7) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_22,
      DI(6) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_23,
      DI(5) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_24,
      DI(4) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_25,
      DI(3) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_26,
      DI(2) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_27,
      DI(1) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_28,
      DI(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_29,
      O(7 downto 0) => add_ln66_6_fu_2663_p2(7 downto 0),
      S(7) => \add_ln66_6_reg_3800[7]_i_2_n_0\,
      S(6) => \add_ln66_6_reg_3800[7]_i_3_n_0\,
      S(5) => \add_ln66_6_reg_3800[7]_i_4_n_0\,
      S(4) => \add_ln66_6_reg_3800[7]_i_5_n_0\,
      S(3) => \add_ln66_6_reg_3800[7]_i_6_n_0\,
      S(2) => \add_ln66_6_reg_3800[7]_i_7_n_0\,
      S(1) => \add_ln66_6_reg_3800[7]_i_8_n_0\,
      S(0) => \add_ln66_6_reg_3800[7]_i_9_n_0\
    );
\add_ln66_6_reg_3800_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(8),
      Q => add_ln66_6_reg_3800(8),
      R => '0'
    );
\add_ln66_6_reg_3800_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln66_6_fu_2663_p2(9),
      Q => add_ln66_6_reg_3800(9),
      R => '0'
    );
am_addmul_16s_16s_10ns_27_4_1_U38: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_29,
      PCOUT(47) => am_addmul_16s_16s_10ns_27_4_1_U38_n_0,
      PCOUT(46) => am_addmul_16s_16s_10ns_27_4_1_U38_n_1,
      PCOUT(45) => am_addmul_16s_16s_10ns_27_4_1_U38_n_2,
      PCOUT(44) => am_addmul_16s_16s_10ns_27_4_1_U38_n_3,
      PCOUT(43) => am_addmul_16s_16s_10ns_27_4_1_U38_n_4,
      PCOUT(42) => am_addmul_16s_16s_10ns_27_4_1_U38_n_5,
      PCOUT(41) => am_addmul_16s_16s_10ns_27_4_1_U38_n_6,
      PCOUT(40) => am_addmul_16s_16s_10ns_27_4_1_U38_n_7,
      PCOUT(39) => am_addmul_16s_16s_10ns_27_4_1_U38_n_8,
      PCOUT(38) => am_addmul_16s_16s_10ns_27_4_1_U38_n_9,
      PCOUT(37) => am_addmul_16s_16s_10ns_27_4_1_U38_n_10,
      PCOUT(36) => am_addmul_16s_16s_10ns_27_4_1_U38_n_11,
      PCOUT(35) => am_addmul_16s_16s_10ns_27_4_1_U38_n_12,
      PCOUT(34) => am_addmul_16s_16s_10ns_27_4_1_U38_n_13,
      PCOUT(33) => am_addmul_16s_16s_10ns_27_4_1_U38_n_14,
      PCOUT(32) => am_addmul_16s_16s_10ns_27_4_1_U38_n_15,
      PCOUT(31) => am_addmul_16s_16s_10ns_27_4_1_U38_n_16,
      PCOUT(30) => am_addmul_16s_16s_10ns_27_4_1_U38_n_17,
      PCOUT(29) => am_addmul_16s_16s_10ns_27_4_1_U38_n_18,
      PCOUT(28) => am_addmul_16s_16s_10ns_27_4_1_U38_n_19,
      PCOUT(27) => am_addmul_16s_16s_10ns_27_4_1_U38_n_20,
      PCOUT(26) => am_addmul_16s_16s_10ns_27_4_1_U38_n_21,
      PCOUT(25) => am_addmul_16s_16s_10ns_27_4_1_U38_n_22,
      PCOUT(24) => am_addmul_16s_16s_10ns_27_4_1_U38_n_23,
      PCOUT(23) => am_addmul_16s_16s_10ns_27_4_1_U38_n_24,
      PCOUT(22) => am_addmul_16s_16s_10ns_27_4_1_U38_n_25,
      PCOUT(21) => am_addmul_16s_16s_10ns_27_4_1_U38_n_26,
      PCOUT(20) => am_addmul_16s_16s_10ns_27_4_1_U38_n_27,
      PCOUT(19) => am_addmul_16s_16s_10ns_27_4_1_U38_n_28,
      PCOUT(18) => am_addmul_16s_16s_10ns_27_4_1_U38_n_29,
      PCOUT(17) => am_addmul_16s_16s_10ns_27_4_1_U38_n_30,
      PCOUT(16) => am_addmul_16s_16s_10ns_27_4_1_U38_n_31,
      PCOUT(15) => am_addmul_16s_16s_10ns_27_4_1_U38_n_32,
      PCOUT(14) => am_addmul_16s_16s_10ns_27_4_1_U38_n_33,
      PCOUT(13) => am_addmul_16s_16s_10ns_27_4_1_U38_n_34,
      PCOUT(12) => am_addmul_16s_16s_10ns_27_4_1_U38_n_35,
      PCOUT(11) => am_addmul_16s_16s_10ns_27_4_1_U38_n_36,
      PCOUT(10) => am_addmul_16s_16s_10ns_27_4_1_U38_n_37,
      PCOUT(9) => am_addmul_16s_16s_10ns_27_4_1_U38_n_38,
      PCOUT(8) => am_addmul_16s_16s_10ns_27_4_1_U38_n_39,
      PCOUT(7) => am_addmul_16s_16s_10ns_27_4_1_U38_n_40,
      PCOUT(6) => am_addmul_16s_16s_10ns_27_4_1_U38_n_41,
      PCOUT(5) => am_addmul_16s_16s_10ns_27_4_1_U38_n_42,
      PCOUT(4) => am_addmul_16s_16s_10ns_27_4_1_U38_n_43,
      PCOUT(3) => am_addmul_16s_16s_10ns_27_4_1_U38_n_44,
      PCOUT(2) => am_addmul_16s_16s_10ns_27_4_1_U38_n_45,
      PCOUT(1) => am_addmul_16s_16s_10ns_27_4_1_U38_n_46,
      PCOUT(0) => am_addmul_16s_16s_10ns_27_4_1_U38_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_87(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_10ns_28_4_1_U36: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_43(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_10ns_28_4_1_U36_n_0,
      PCOUT(46) => am_addmul_16s_16s_10ns_28_4_1_U36_n_1,
      PCOUT(45) => am_addmul_16s_16s_10ns_28_4_1_U36_n_2,
      PCOUT(44) => am_addmul_16s_16s_10ns_28_4_1_U36_n_3,
      PCOUT(43) => am_addmul_16s_16s_10ns_28_4_1_U36_n_4,
      PCOUT(42) => am_addmul_16s_16s_10ns_28_4_1_U36_n_5,
      PCOUT(41) => am_addmul_16s_16s_10ns_28_4_1_U36_n_6,
      PCOUT(40) => am_addmul_16s_16s_10ns_28_4_1_U36_n_7,
      PCOUT(39) => am_addmul_16s_16s_10ns_28_4_1_U36_n_8,
      PCOUT(38) => am_addmul_16s_16s_10ns_28_4_1_U36_n_9,
      PCOUT(37) => am_addmul_16s_16s_10ns_28_4_1_U36_n_10,
      PCOUT(36) => am_addmul_16s_16s_10ns_28_4_1_U36_n_11,
      PCOUT(35) => am_addmul_16s_16s_10ns_28_4_1_U36_n_12,
      PCOUT(34) => am_addmul_16s_16s_10ns_28_4_1_U36_n_13,
      PCOUT(33) => am_addmul_16s_16s_10ns_28_4_1_U36_n_14,
      PCOUT(32) => am_addmul_16s_16s_10ns_28_4_1_U36_n_15,
      PCOUT(31) => am_addmul_16s_16s_10ns_28_4_1_U36_n_16,
      PCOUT(30) => am_addmul_16s_16s_10ns_28_4_1_U36_n_17,
      PCOUT(29) => am_addmul_16s_16s_10ns_28_4_1_U36_n_18,
      PCOUT(28) => am_addmul_16s_16s_10ns_28_4_1_U36_n_19,
      PCOUT(27) => am_addmul_16s_16s_10ns_28_4_1_U36_n_20,
      PCOUT(26) => am_addmul_16s_16s_10ns_28_4_1_U36_n_21,
      PCOUT(25) => am_addmul_16s_16s_10ns_28_4_1_U36_n_22,
      PCOUT(24) => am_addmul_16s_16s_10ns_28_4_1_U36_n_23,
      PCOUT(23) => am_addmul_16s_16s_10ns_28_4_1_U36_n_24,
      PCOUT(22) => am_addmul_16s_16s_10ns_28_4_1_U36_n_25,
      PCOUT(21) => am_addmul_16s_16s_10ns_28_4_1_U36_n_26,
      PCOUT(20) => am_addmul_16s_16s_10ns_28_4_1_U36_n_27,
      PCOUT(19) => am_addmul_16s_16s_10ns_28_4_1_U36_n_28,
      PCOUT(18) => am_addmul_16s_16s_10ns_28_4_1_U36_n_29,
      PCOUT(17) => am_addmul_16s_16s_10ns_28_4_1_U36_n_30,
      PCOUT(16) => am_addmul_16s_16s_10ns_28_4_1_U36_n_31,
      PCOUT(15) => am_addmul_16s_16s_10ns_28_4_1_U36_n_32,
      PCOUT(14) => am_addmul_16s_16s_10ns_28_4_1_U36_n_33,
      PCOUT(13) => am_addmul_16s_16s_10ns_28_4_1_U36_n_34,
      PCOUT(12) => am_addmul_16s_16s_10ns_28_4_1_U36_n_35,
      PCOUT(11) => am_addmul_16s_16s_10ns_28_4_1_U36_n_36,
      PCOUT(10) => am_addmul_16s_16s_10ns_28_4_1_U36_n_37,
      PCOUT(9) => am_addmul_16s_16s_10ns_28_4_1_U36_n_38,
      PCOUT(8) => am_addmul_16s_16s_10ns_28_4_1_U36_n_39,
      PCOUT(7) => am_addmul_16s_16s_10ns_28_4_1_U36_n_40,
      PCOUT(6) => am_addmul_16s_16s_10ns_28_4_1_U36_n_41,
      PCOUT(5) => am_addmul_16s_16s_10ns_28_4_1_U36_n_42,
      PCOUT(4) => am_addmul_16s_16s_10ns_28_4_1_U36_n_43,
      PCOUT(3) => am_addmul_16s_16s_10ns_28_4_1_U36_n_44,
      PCOUT(2) => am_addmul_16s_16s_10ns_28_4_1_U36_n_45,
      PCOUT(1) => am_addmul_16s_16s_10ns_28_4_1_U36_n_46,
      PCOUT(0) => am_addmul_16s_16s_10ns_28_4_1_U36_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_83(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_10s_27_4_1_U37: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_85(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_10s_27_4_1_U37_n_0,
      PCOUT(46) => am_addmul_16s_16s_10s_27_4_1_U37_n_1,
      PCOUT(45) => am_addmul_16s_16s_10s_27_4_1_U37_n_2,
      PCOUT(44) => am_addmul_16s_16s_10s_27_4_1_U37_n_3,
      PCOUT(43) => am_addmul_16s_16s_10s_27_4_1_U37_n_4,
      PCOUT(42) => am_addmul_16s_16s_10s_27_4_1_U37_n_5,
      PCOUT(41) => am_addmul_16s_16s_10s_27_4_1_U37_n_6,
      PCOUT(40) => am_addmul_16s_16s_10s_27_4_1_U37_n_7,
      PCOUT(39) => am_addmul_16s_16s_10s_27_4_1_U37_n_8,
      PCOUT(38) => am_addmul_16s_16s_10s_27_4_1_U37_n_9,
      PCOUT(37) => am_addmul_16s_16s_10s_27_4_1_U37_n_10,
      PCOUT(36) => am_addmul_16s_16s_10s_27_4_1_U37_n_11,
      PCOUT(35) => am_addmul_16s_16s_10s_27_4_1_U37_n_12,
      PCOUT(34) => am_addmul_16s_16s_10s_27_4_1_U37_n_13,
      PCOUT(33) => am_addmul_16s_16s_10s_27_4_1_U37_n_14,
      PCOUT(32) => am_addmul_16s_16s_10s_27_4_1_U37_n_15,
      PCOUT(31) => am_addmul_16s_16s_10s_27_4_1_U37_n_16,
      PCOUT(30) => am_addmul_16s_16s_10s_27_4_1_U37_n_17,
      PCOUT(29) => am_addmul_16s_16s_10s_27_4_1_U37_n_18,
      PCOUT(28) => am_addmul_16s_16s_10s_27_4_1_U37_n_19,
      PCOUT(27) => am_addmul_16s_16s_10s_27_4_1_U37_n_20,
      PCOUT(26) => am_addmul_16s_16s_10s_27_4_1_U37_n_21,
      PCOUT(25) => am_addmul_16s_16s_10s_27_4_1_U37_n_22,
      PCOUT(24) => am_addmul_16s_16s_10s_27_4_1_U37_n_23,
      PCOUT(23) => am_addmul_16s_16s_10s_27_4_1_U37_n_24,
      PCOUT(22) => am_addmul_16s_16s_10s_27_4_1_U37_n_25,
      PCOUT(21) => am_addmul_16s_16s_10s_27_4_1_U37_n_26,
      PCOUT(20) => am_addmul_16s_16s_10s_27_4_1_U37_n_27,
      PCOUT(19) => am_addmul_16s_16s_10s_27_4_1_U37_n_28,
      PCOUT(18) => am_addmul_16s_16s_10s_27_4_1_U37_n_29,
      PCOUT(17) => am_addmul_16s_16s_10s_27_4_1_U37_n_30,
      PCOUT(16) => am_addmul_16s_16s_10s_27_4_1_U37_n_31,
      PCOUT(15) => am_addmul_16s_16s_10s_27_4_1_U37_n_32,
      PCOUT(14) => am_addmul_16s_16s_10s_27_4_1_U37_n_33,
      PCOUT(13) => am_addmul_16s_16s_10s_27_4_1_U37_n_34,
      PCOUT(12) => am_addmul_16s_16s_10s_27_4_1_U37_n_35,
      PCOUT(11) => am_addmul_16s_16s_10s_27_4_1_U37_n_36,
      PCOUT(10) => am_addmul_16s_16s_10s_27_4_1_U37_n_37,
      PCOUT(9) => am_addmul_16s_16s_10s_27_4_1_U37_n_38,
      PCOUT(8) => am_addmul_16s_16s_10s_27_4_1_U37_n_39,
      PCOUT(7) => am_addmul_16s_16s_10s_27_4_1_U37_n_40,
      PCOUT(6) => am_addmul_16s_16s_10s_27_4_1_U37_n_41,
      PCOUT(5) => am_addmul_16s_16s_10s_27_4_1_U37_n_42,
      PCOUT(4) => am_addmul_16s_16s_10s_27_4_1_U37_n_43,
      PCOUT(3) => am_addmul_16s_16s_10s_27_4_1_U37_n_44,
      PCOUT(2) => am_addmul_16s_16s_10s_27_4_1_U37_n_45,
      PCOUT(1) => am_addmul_16s_16s_10s_27_4_1_U37_n_46,
      PCOUT(0) => am_addmul_16s_16s_10s_27_4_1_U37_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_41(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_10s_27_4_1_U39: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_37(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_10s_27_4_1_U39_n_0,
      PCOUT(46) => am_addmul_16s_16s_10s_27_4_1_U39_n_1,
      PCOUT(45) => am_addmul_16s_16s_10s_27_4_1_U39_n_2,
      PCOUT(44) => am_addmul_16s_16s_10s_27_4_1_U39_n_3,
      PCOUT(43) => am_addmul_16s_16s_10s_27_4_1_U39_n_4,
      PCOUT(42) => am_addmul_16s_16s_10s_27_4_1_U39_n_5,
      PCOUT(41) => am_addmul_16s_16s_10s_27_4_1_U39_n_6,
      PCOUT(40) => am_addmul_16s_16s_10s_27_4_1_U39_n_7,
      PCOUT(39) => am_addmul_16s_16s_10s_27_4_1_U39_n_8,
      PCOUT(38) => am_addmul_16s_16s_10s_27_4_1_U39_n_9,
      PCOUT(37) => am_addmul_16s_16s_10s_27_4_1_U39_n_10,
      PCOUT(36) => am_addmul_16s_16s_10s_27_4_1_U39_n_11,
      PCOUT(35) => am_addmul_16s_16s_10s_27_4_1_U39_n_12,
      PCOUT(34) => am_addmul_16s_16s_10s_27_4_1_U39_n_13,
      PCOUT(33) => am_addmul_16s_16s_10s_27_4_1_U39_n_14,
      PCOUT(32) => am_addmul_16s_16s_10s_27_4_1_U39_n_15,
      PCOUT(31) => am_addmul_16s_16s_10s_27_4_1_U39_n_16,
      PCOUT(30) => am_addmul_16s_16s_10s_27_4_1_U39_n_17,
      PCOUT(29) => am_addmul_16s_16s_10s_27_4_1_U39_n_18,
      PCOUT(28) => am_addmul_16s_16s_10s_27_4_1_U39_n_19,
      PCOUT(27) => am_addmul_16s_16s_10s_27_4_1_U39_n_20,
      PCOUT(26) => am_addmul_16s_16s_10s_27_4_1_U39_n_21,
      PCOUT(25) => am_addmul_16s_16s_10s_27_4_1_U39_n_22,
      PCOUT(24) => am_addmul_16s_16s_10s_27_4_1_U39_n_23,
      PCOUT(23) => am_addmul_16s_16s_10s_27_4_1_U39_n_24,
      PCOUT(22) => am_addmul_16s_16s_10s_27_4_1_U39_n_25,
      PCOUT(21) => am_addmul_16s_16s_10s_27_4_1_U39_n_26,
      PCOUT(20) => am_addmul_16s_16s_10s_27_4_1_U39_n_27,
      PCOUT(19) => am_addmul_16s_16s_10s_27_4_1_U39_n_28,
      PCOUT(18) => am_addmul_16s_16s_10s_27_4_1_U39_n_29,
      PCOUT(17) => am_addmul_16s_16s_10s_27_4_1_U39_n_30,
      PCOUT(16) => am_addmul_16s_16s_10s_27_4_1_U39_n_31,
      PCOUT(15) => am_addmul_16s_16s_10s_27_4_1_U39_n_32,
      PCOUT(14) => am_addmul_16s_16s_10s_27_4_1_U39_n_33,
      PCOUT(13) => am_addmul_16s_16s_10s_27_4_1_U39_n_34,
      PCOUT(12) => am_addmul_16s_16s_10s_27_4_1_U39_n_35,
      PCOUT(11) => am_addmul_16s_16s_10s_27_4_1_U39_n_36,
      PCOUT(10) => am_addmul_16s_16s_10s_27_4_1_U39_n_37,
      PCOUT(9) => am_addmul_16s_16s_10s_27_4_1_U39_n_38,
      PCOUT(8) => am_addmul_16s_16s_10s_27_4_1_U39_n_39,
      PCOUT(7) => am_addmul_16s_16s_10s_27_4_1_U39_n_40,
      PCOUT(6) => am_addmul_16s_16s_10s_27_4_1_U39_n_41,
      PCOUT(5) => am_addmul_16s_16s_10s_27_4_1_U39_n_42,
      PCOUT(4) => am_addmul_16s_16s_10s_27_4_1_U39_n_43,
      PCOUT(3) => am_addmul_16s_16s_10s_27_4_1_U39_n_44,
      PCOUT(2) => am_addmul_16s_16s_10s_27_4_1_U39_n_45,
      PCOUT(1) => am_addmul_16s_16s_10s_27_4_1_U39_n_46,
      PCOUT(0) => am_addmul_16s_16s_10s_27_4_1_U39_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_89(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_11ns_28_4_1_U34: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_47(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_11ns_28_4_1_U34_n_0,
      PCOUT(46) => am_addmul_16s_16s_11ns_28_4_1_U34_n_1,
      PCOUT(45) => am_addmul_16s_16s_11ns_28_4_1_U34_n_2,
      PCOUT(44) => am_addmul_16s_16s_11ns_28_4_1_U34_n_3,
      PCOUT(43) => am_addmul_16s_16s_11ns_28_4_1_U34_n_4,
      PCOUT(42) => am_addmul_16s_16s_11ns_28_4_1_U34_n_5,
      PCOUT(41) => am_addmul_16s_16s_11ns_28_4_1_U34_n_6,
      PCOUT(40) => am_addmul_16s_16s_11ns_28_4_1_U34_n_7,
      PCOUT(39) => am_addmul_16s_16s_11ns_28_4_1_U34_n_8,
      PCOUT(38) => am_addmul_16s_16s_11ns_28_4_1_U34_n_9,
      PCOUT(37) => am_addmul_16s_16s_11ns_28_4_1_U34_n_10,
      PCOUT(36) => am_addmul_16s_16s_11ns_28_4_1_U34_n_11,
      PCOUT(35) => am_addmul_16s_16s_11ns_28_4_1_U34_n_12,
      PCOUT(34) => am_addmul_16s_16s_11ns_28_4_1_U34_n_13,
      PCOUT(33) => am_addmul_16s_16s_11ns_28_4_1_U34_n_14,
      PCOUT(32) => am_addmul_16s_16s_11ns_28_4_1_U34_n_15,
      PCOUT(31) => am_addmul_16s_16s_11ns_28_4_1_U34_n_16,
      PCOUT(30) => am_addmul_16s_16s_11ns_28_4_1_U34_n_17,
      PCOUT(29) => am_addmul_16s_16s_11ns_28_4_1_U34_n_18,
      PCOUT(28) => am_addmul_16s_16s_11ns_28_4_1_U34_n_19,
      PCOUT(27) => am_addmul_16s_16s_11ns_28_4_1_U34_n_20,
      PCOUT(26) => am_addmul_16s_16s_11ns_28_4_1_U34_n_21,
      PCOUT(25) => am_addmul_16s_16s_11ns_28_4_1_U34_n_22,
      PCOUT(24) => am_addmul_16s_16s_11ns_28_4_1_U34_n_23,
      PCOUT(23) => am_addmul_16s_16s_11ns_28_4_1_U34_n_24,
      PCOUT(22) => am_addmul_16s_16s_11ns_28_4_1_U34_n_25,
      PCOUT(21) => am_addmul_16s_16s_11ns_28_4_1_U34_n_26,
      PCOUT(20) => am_addmul_16s_16s_11ns_28_4_1_U34_n_27,
      PCOUT(19) => am_addmul_16s_16s_11ns_28_4_1_U34_n_28,
      PCOUT(18) => am_addmul_16s_16s_11ns_28_4_1_U34_n_29,
      PCOUT(17) => am_addmul_16s_16s_11ns_28_4_1_U34_n_30,
      PCOUT(16) => am_addmul_16s_16s_11ns_28_4_1_U34_n_31,
      PCOUT(15) => am_addmul_16s_16s_11ns_28_4_1_U34_n_32,
      PCOUT(14) => am_addmul_16s_16s_11ns_28_4_1_U34_n_33,
      PCOUT(13) => am_addmul_16s_16s_11ns_28_4_1_U34_n_34,
      PCOUT(12) => am_addmul_16s_16s_11ns_28_4_1_U34_n_35,
      PCOUT(11) => am_addmul_16s_16s_11ns_28_4_1_U34_n_36,
      PCOUT(10) => am_addmul_16s_16s_11ns_28_4_1_U34_n_37,
      PCOUT(9) => am_addmul_16s_16s_11ns_28_4_1_U34_n_38,
      PCOUT(8) => am_addmul_16s_16s_11ns_28_4_1_U34_n_39,
      PCOUT(7) => am_addmul_16s_16s_11ns_28_4_1_U34_n_40,
      PCOUT(6) => am_addmul_16s_16s_11ns_28_4_1_U34_n_41,
      PCOUT(5) => am_addmul_16s_16s_11ns_28_4_1_U34_n_42,
      PCOUT(4) => am_addmul_16s_16s_11ns_28_4_1_U34_n_43,
      PCOUT(3) => am_addmul_16s_16s_11ns_28_4_1_U34_n_44,
      PCOUT(2) => am_addmul_16s_16s_11ns_28_4_1_U34_n_45,
      PCOUT(1) => am_addmul_16s_16s_11ns_28_4_1_U34_n_46,
      PCOUT(0) => am_addmul_16s_16s_11ns_28_4_1_U34_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_79(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_11s_28_4_1_U35: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_45(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_11s_28_4_1_U35_n_0,
      PCOUT(46) => am_addmul_16s_16s_11s_28_4_1_U35_n_1,
      PCOUT(45) => am_addmul_16s_16s_11s_28_4_1_U35_n_2,
      PCOUT(44) => am_addmul_16s_16s_11s_28_4_1_U35_n_3,
      PCOUT(43) => am_addmul_16s_16s_11s_28_4_1_U35_n_4,
      PCOUT(42) => am_addmul_16s_16s_11s_28_4_1_U35_n_5,
      PCOUT(41) => am_addmul_16s_16s_11s_28_4_1_U35_n_6,
      PCOUT(40) => am_addmul_16s_16s_11s_28_4_1_U35_n_7,
      PCOUT(39) => am_addmul_16s_16s_11s_28_4_1_U35_n_8,
      PCOUT(38) => am_addmul_16s_16s_11s_28_4_1_U35_n_9,
      PCOUT(37) => am_addmul_16s_16s_11s_28_4_1_U35_n_10,
      PCOUT(36) => am_addmul_16s_16s_11s_28_4_1_U35_n_11,
      PCOUT(35) => am_addmul_16s_16s_11s_28_4_1_U35_n_12,
      PCOUT(34) => am_addmul_16s_16s_11s_28_4_1_U35_n_13,
      PCOUT(33) => am_addmul_16s_16s_11s_28_4_1_U35_n_14,
      PCOUT(32) => am_addmul_16s_16s_11s_28_4_1_U35_n_15,
      PCOUT(31) => am_addmul_16s_16s_11s_28_4_1_U35_n_16,
      PCOUT(30) => am_addmul_16s_16s_11s_28_4_1_U35_n_17,
      PCOUT(29) => am_addmul_16s_16s_11s_28_4_1_U35_n_18,
      PCOUT(28) => am_addmul_16s_16s_11s_28_4_1_U35_n_19,
      PCOUT(27) => am_addmul_16s_16s_11s_28_4_1_U35_n_20,
      PCOUT(26) => am_addmul_16s_16s_11s_28_4_1_U35_n_21,
      PCOUT(25) => am_addmul_16s_16s_11s_28_4_1_U35_n_22,
      PCOUT(24) => am_addmul_16s_16s_11s_28_4_1_U35_n_23,
      PCOUT(23) => am_addmul_16s_16s_11s_28_4_1_U35_n_24,
      PCOUT(22) => am_addmul_16s_16s_11s_28_4_1_U35_n_25,
      PCOUT(21) => am_addmul_16s_16s_11s_28_4_1_U35_n_26,
      PCOUT(20) => am_addmul_16s_16s_11s_28_4_1_U35_n_27,
      PCOUT(19) => am_addmul_16s_16s_11s_28_4_1_U35_n_28,
      PCOUT(18) => am_addmul_16s_16s_11s_28_4_1_U35_n_29,
      PCOUT(17) => am_addmul_16s_16s_11s_28_4_1_U35_n_30,
      PCOUT(16) => am_addmul_16s_16s_11s_28_4_1_U35_n_31,
      PCOUT(15) => am_addmul_16s_16s_11s_28_4_1_U35_n_32,
      PCOUT(14) => am_addmul_16s_16s_11s_28_4_1_U35_n_33,
      PCOUT(13) => am_addmul_16s_16s_11s_28_4_1_U35_n_34,
      PCOUT(12) => am_addmul_16s_16s_11s_28_4_1_U35_n_35,
      PCOUT(11) => am_addmul_16s_16s_11s_28_4_1_U35_n_36,
      PCOUT(10) => am_addmul_16s_16s_11s_28_4_1_U35_n_37,
      PCOUT(9) => am_addmul_16s_16s_11s_28_4_1_U35_n_38,
      PCOUT(8) => am_addmul_16s_16s_11s_28_4_1_U35_n_39,
      PCOUT(7) => am_addmul_16s_16s_11s_28_4_1_U35_n_40,
      PCOUT(6) => am_addmul_16s_16s_11s_28_4_1_U35_n_41,
      PCOUT(5) => am_addmul_16s_16s_11s_28_4_1_U35_n_42,
      PCOUT(4) => am_addmul_16s_16s_11s_28_4_1_U35_n_43,
      PCOUT(3) => am_addmul_16s_16s_11s_28_4_1_U35_n_44,
      PCOUT(2) => am_addmul_16s_16s_11s_28_4_1_U35_n_45,
      PCOUT(1) => am_addmul_16s_16s_11s_28_4_1_U35_n_46,
      PCOUT(0) => am_addmul_16s_16s_11s_28_4_1_U35_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_81(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_12s_29_4_1_U32: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_53(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_12s_29_4_1_U32_n_0,
      PCOUT(46) => am_addmul_16s_16s_12s_29_4_1_U32_n_1,
      PCOUT(45) => am_addmul_16s_16s_12s_29_4_1_U32_n_2,
      PCOUT(44) => am_addmul_16s_16s_12s_29_4_1_U32_n_3,
      PCOUT(43) => am_addmul_16s_16s_12s_29_4_1_U32_n_4,
      PCOUT(42) => am_addmul_16s_16s_12s_29_4_1_U32_n_5,
      PCOUT(41) => am_addmul_16s_16s_12s_29_4_1_U32_n_6,
      PCOUT(40) => am_addmul_16s_16s_12s_29_4_1_U32_n_7,
      PCOUT(39) => am_addmul_16s_16s_12s_29_4_1_U32_n_8,
      PCOUT(38) => am_addmul_16s_16s_12s_29_4_1_U32_n_9,
      PCOUT(37) => am_addmul_16s_16s_12s_29_4_1_U32_n_10,
      PCOUT(36) => am_addmul_16s_16s_12s_29_4_1_U32_n_11,
      PCOUT(35) => am_addmul_16s_16s_12s_29_4_1_U32_n_12,
      PCOUT(34) => am_addmul_16s_16s_12s_29_4_1_U32_n_13,
      PCOUT(33) => am_addmul_16s_16s_12s_29_4_1_U32_n_14,
      PCOUT(32) => am_addmul_16s_16s_12s_29_4_1_U32_n_15,
      PCOUT(31) => am_addmul_16s_16s_12s_29_4_1_U32_n_16,
      PCOUT(30) => am_addmul_16s_16s_12s_29_4_1_U32_n_17,
      PCOUT(29) => am_addmul_16s_16s_12s_29_4_1_U32_n_18,
      PCOUT(28) => am_addmul_16s_16s_12s_29_4_1_U32_n_19,
      PCOUT(27) => am_addmul_16s_16s_12s_29_4_1_U32_n_20,
      PCOUT(26) => am_addmul_16s_16s_12s_29_4_1_U32_n_21,
      PCOUT(25) => am_addmul_16s_16s_12s_29_4_1_U32_n_22,
      PCOUT(24) => am_addmul_16s_16s_12s_29_4_1_U32_n_23,
      PCOUT(23) => am_addmul_16s_16s_12s_29_4_1_U32_n_24,
      PCOUT(22) => am_addmul_16s_16s_12s_29_4_1_U32_n_25,
      PCOUT(21) => am_addmul_16s_16s_12s_29_4_1_U32_n_26,
      PCOUT(20) => am_addmul_16s_16s_12s_29_4_1_U32_n_27,
      PCOUT(19) => am_addmul_16s_16s_12s_29_4_1_U32_n_28,
      PCOUT(18) => am_addmul_16s_16s_12s_29_4_1_U32_n_29,
      PCOUT(17) => am_addmul_16s_16s_12s_29_4_1_U32_n_30,
      PCOUT(16) => am_addmul_16s_16s_12s_29_4_1_U32_n_31,
      PCOUT(15) => am_addmul_16s_16s_12s_29_4_1_U32_n_32,
      PCOUT(14) => am_addmul_16s_16s_12s_29_4_1_U32_n_33,
      PCOUT(13) => am_addmul_16s_16s_12s_29_4_1_U32_n_34,
      PCOUT(12) => am_addmul_16s_16s_12s_29_4_1_U32_n_35,
      PCOUT(11) => am_addmul_16s_16s_12s_29_4_1_U32_n_36,
      PCOUT(10) => am_addmul_16s_16s_12s_29_4_1_U32_n_37,
      PCOUT(9) => am_addmul_16s_16s_12s_29_4_1_U32_n_38,
      PCOUT(8) => am_addmul_16s_16s_12s_29_4_1_U32_n_39,
      PCOUT(7) => am_addmul_16s_16s_12s_29_4_1_U32_n_40,
      PCOUT(6) => am_addmul_16s_16s_12s_29_4_1_U32_n_41,
      PCOUT(5) => am_addmul_16s_16s_12s_29_4_1_U32_n_42,
      PCOUT(4) => am_addmul_16s_16s_12s_29_4_1_U32_n_43,
      PCOUT(3) => am_addmul_16s_16s_12s_29_4_1_U32_n_44,
      PCOUT(2) => am_addmul_16s_16s_12s_29_4_1_U32_n_45,
      PCOUT(1) => am_addmul_16s_16s_12s_29_4_1_U32_n_46,
      PCOUT(0) => am_addmul_16s_16s_12s_29_4_1_U32_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_73(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_13s_30_4_1_U30: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_57(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_13s_30_4_1_U30_n_0,
      PCOUT(46) => am_addmul_16s_16s_13s_30_4_1_U30_n_1,
      PCOUT(45) => am_addmul_16s_16s_13s_30_4_1_U30_n_2,
      PCOUT(44) => am_addmul_16s_16s_13s_30_4_1_U30_n_3,
      PCOUT(43) => am_addmul_16s_16s_13s_30_4_1_U30_n_4,
      PCOUT(42) => am_addmul_16s_16s_13s_30_4_1_U30_n_5,
      PCOUT(41) => am_addmul_16s_16s_13s_30_4_1_U30_n_6,
      PCOUT(40) => am_addmul_16s_16s_13s_30_4_1_U30_n_7,
      PCOUT(39) => am_addmul_16s_16s_13s_30_4_1_U30_n_8,
      PCOUT(38) => am_addmul_16s_16s_13s_30_4_1_U30_n_9,
      PCOUT(37) => am_addmul_16s_16s_13s_30_4_1_U30_n_10,
      PCOUT(36) => am_addmul_16s_16s_13s_30_4_1_U30_n_11,
      PCOUT(35) => am_addmul_16s_16s_13s_30_4_1_U30_n_12,
      PCOUT(34) => am_addmul_16s_16s_13s_30_4_1_U30_n_13,
      PCOUT(33) => am_addmul_16s_16s_13s_30_4_1_U30_n_14,
      PCOUT(32) => am_addmul_16s_16s_13s_30_4_1_U30_n_15,
      PCOUT(31) => am_addmul_16s_16s_13s_30_4_1_U30_n_16,
      PCOUT(30) => am_addmul_16s_16s_13s_30_4_1_U30_n_17,
      PCOUT(29) => am_addmul_16s_16s_13s_30_4_1_U30_n_18,
      PCOUT(28) => am_addmul_16s_16s_13s_30_4_1_U30_n_19,
      PCOUT(27) => am_addmul_16s_16s_13s_30_4_1_U30_n_20,
      PCOUT(26) => am_addmul_16s_16s_13s_30_4_1_U30_n_21,
      PCOUT(25) => am_addmul_16s_16s_13s_30_4_1_U30_n_22,
      PCOUT(24) => am_addmul_16s_16s_13s_30_4_1_U30_n_23,
      PCOUT(23) => am_addmul_16s_16s_13s_30_4_1_U30_n_24,
      PCOUT(22) => am_addmul_16s_16s_13s_30_4_1_U30_n_25,
      PCOUT(21) => am_addmul_16s_16s_13s_30_4_1_U30_n_26,
      PCOUT(20) => am_addmul_16s_16s_13s_30_4_1_U30_n_27,
      PCOUT(19) => am_addmul_16s_16s_13s_30_4_1_U30_n_28,
      PCOUT(18) => am_addmul_16s_16s_13s_30_4_1_U30_n_29,
      PCOUT(17) => am_addmul_16s_16s_13s_30_4_1_U30_n_30,
      PCOUT(16) => am_addmul_16s_16s_13s_30_4_1_U30_n_31,
      PCOUT(15) => am_addmul_16s_16s_13s_30_4_1_U30_n_32,
      PCOUT(14) => am_addmul_16s_16s_13s_30_4_1_U30_n_33,
      PCOUT(13) => am_addmul_16s_16s_13s_30_4_1_U30_n_34,
      PCOUT(12) => am_addmul_16s_16s_13s_30_4_1_U30_n_35,
      PCOUT(11) => am_addmul_16s_16s_13s_30_4_1_U30_n_36,
      PCOUT(10) => am_addmul_16s_16s_13s_30_4_1_U30_n_37,
      PCOUT(9) => am_addmul_16s_16s_13s_30_4_1_U30_n_38,
      PCOUT(8) => am_addmul_16s_16s_13s_30_4_1_U30_n_39,
      PCOUT(7) => am_addmul_16s_16s_13s_30_4_1_U30_n_40,
      PCOUT(6) => am_addmul_16s_16s_13s_30_4_1_U30_n_41,
      PCOUT(5) => am_addmul_16s_16s_13s_30_4_1_U30_n_42,
      PCOUT(4) => am_addmul_16s_16s_13s_30_4_1_U30_n_43,
      PCOUT(3) => am_addmul_16s_16s_13s_30_4_1_U30_n_44,
      PCOUT(2) => am_addmul_16s_16s_13s_30_4_1_U30_n_45,
      PCOUT(1) => am_addmul_16s_16s_13s_30_4_1_U30_n_46,
      PCOUT(0) => am_addmul_16s_16s_13s_30_4_1_U30_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_69(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_15ns_32_4_0_U28: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0
     port map (
      PCOUT(47) => am_addmul_16s_16s_15ns_32_4_0_U28_n_0,
      PCOUT(46) => am_addmul_16s_16s_15ns_32_4_0_U28_n_1,
      PCOUT(45) => am_addmul_16s_16s_15ns_32_4_0_U28_n_2,
      PCOUT(44) => am_addmul_16s_16s_15ns_32_4_0_U28_n_3,
      PCOUT(43) => am_addmul_16s_16s_15ns_32_4_0_U28_n_4,
      PCOUT(42) => am_addmul_16s_16s_15ns_32_4_0_U28_n_5,
      PCOUT(41) => am_addmul_16s_16s_15ns_32_4_0_U28_n_6,
      PCOUT(40) => am_addmul_16s_16s_15ns_32_4_0_U28_n_7,
      PCOUT(39) => am_addmul_16s_16s_15ns_32_4_0_U28_n_8,
      PCOUT(38) => am_addmul_16s_16s_15ns_32_4_0_U28_n_9,
      PCOUT(37) => am_addmul_16s_16s_15ns_32_4_0_U28_n_10,
      PCOUT(36) => am_addmul_16s_16s_15ns_32_4_0_U28_n_11,
      PCOUT(35) => am_addmul_16s_16s_15ns_32_4_0_U28_n_12,
      PCOUT(34) => am_addmul_16s_16s_15ns_32_4_0_U28_n_13,
      PCOUT(33) => am_addmul_16s_16s_15ns_32_4_0_U28_n_14,
      PCOUT(32) => am_addmul_16s_16s_15ns_32_4_0_U28_n_15,
      PCOUT(31) => am_addmul_16s_16s_15ns_32_4_0_U28_n_16,
      PCOUT(30) => am_addmul_16s_16s_15ns_32_4_0_U28_n_17,
      PCOUT(29) => am_addmul_16s_16s_15ns_32_4_0_U28_n_18,
      PCOUT(28) => am_addmul_16s_16s_15ns_32_4_0_U28_n_19,
      PCOUT(27) => am_addmul_16s_16s_15ns_32_4_0_U28_n_20,
      PCOUT(26) => am_addmul_16s_16s_15ns_32_4_0_U28_n_21,
      PCOUT(25) => am_addmul_16s_16s_15ns_32_4_0_U28_n_22,
      PCOUT(24) => am_addmul_16s_16s_15ns_32_4_0_U28_n_23,
      PCOUT(23) => am_addmul_16s_16s_15ns_32_4_0_U28_n_24,
      PCOUT(22) => am_addmul_16s_16s_15ns_32_4_0_U28_n_25,
      PCOUT(21) => am_addmul_16s_16s_15ns_32_4_0_U28_n_26,
      PCOUT(20) => am_addmul_16s_16s_15ns_32_4_0_U28_n_27,
      PCOUT(19) => am_addmul_16s_16s_15ns_32_4_0_U28_n_28,
      PCOUT(18) => am_addmul_16s_16s_15ns_32_4_0_U28_n_29,
      PCOUT(17) => am_addmul_16s_16s_15ns_32_4_0_U28_n_30,
      PCOUT(16) => am_addmul_16s_16s_15ns_32_4_0_U28_n_31,
      PCOUT(15) => am_addmul_16s_16s_15ns_32_4_0_U28_n_32,
      PCOUT(14) => am_addmul_16s_16s_15ns_32_4_0_U28_n_33,
      PCOUT(13) => am_addmul_16s_16s_15ns_32_4_0_U28_n_34,
      PCOUT(12) => am_addmul_16s_16s_15ns_32_4_0_U28_n_35,
      PCOUT(11) => am_addmul_16s_16s_15ns_32_4_0_U28_n_36,
      PCOUT(10) => am_addmul_16s_16s_15ns_32_4_0_U28_n_37,
      PCOUT(9) => am_addmul_16s_16s_15ns_32_4_0_U28_n_38,
      PCOUT(8) => am_addmul_16s_16s_15ns_32_4_0_U28_n_39,
      PCOUT(7) => am_addmul_16s_16s_15ns_32_4_0_U28_n_40,
      PCOUT(6) => am_addmul_16s_16s_15ns_32_4_0_U28_n_41,
      PCOUT(5) => am_addmul_16s_16s_15ns_32_4_0_U28_n_42,
      PCOUT(4) => am_addmul_16s_16s_15ns_32_4_0_U28_n_43,
      PCOUT(3) => am_addmul_16s_16s_15ns_32_4_0_U28_n_44,
      PCOUT(2) => am_addmul_16s_16s_15ns_32_4_0_U28_n_45,
      PCOUT(1) => am_addmul_16s_16s_15ns_32_4_0_U28_n_46,
      PCOUT(0) => am_addmul_16s_16s_15ns_32_4_0_U28_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_63(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_8ns_25_4_1_U45: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_29,
      PCOUT(47) => am_addmul_16s_16s_8ns_25_4_1_U45_n_0,
      PCOUT(46) => am_addmul_16s_16s_8ns_25_4_1_U45_n_1,
      PCOUT(45) => am_addmul_16s_16s_8ns_25_4_1_U45_n_2,
      PCOUT(44) => am_addmul_16s_16s_8ns_25_4_1_U45_n_3,
      PCOUT(43) => am_addmul_16s_16s_8ns_25_4_1_U45_n_4,
      PCOUT(42) => am_addmul_16s_16s_8ns_25_4_1_U45_n_5,
      PCOUT(41) => am_addmul_16s_16s_8ns_25_4_1_U45_n_6,
      PCOUT(40) => am_addmul_16s_16s_8ns_25_4_1_U45_n_7,
      PCOUT(39) => am_addmul_16s_16s_8ns_25_4_1_U45_n_8,
      PCOUT(38) => am_addmul_16s_16s_8ns_25_4_1_U45_n_9,
      PCOUT(37) => am_addmul_16s_16s_8ns_25_4_1_U45_n_10,
      PCOUT(36) => am_addmul_16s_16s_8ns_25_4_1_U45_n_11,
      PCOUT(35) => am_addmul_16s_16s_8ns_25_4_1_U45_n_12,
      PCOUT(34) => am_addmul_16s_16s_8ns_25_4_1_U45_n_13,
      PCOUT(33) => am_addmul_16s_16s_8ns_25_4_1_U45_n_14,
      PCOUT(32) => am_addmul_16s_16s_8ns_25_4_1_U45_n_15,
      PCOUT(31) => am_addmul_16s_16s_8ns_25_4_1_U45_n_16,
      PCOUT(30) => am_addmul_16s_16s_8ns_25_4_1_U45_n_17,
      PCOUT(29) => am_addmul_16s_16s_8ns_25_4_1_U45_n_18,
      PCOUT(28) => am_addmul_16s_16s_8ns_25_4_1_U45_n_19,
      PCOUT(27) => am_addmul_16s_16s_8ns_25_4_1_U45_n_20,
      PCOUT(26) => am_addmul_16s_16s_8ns_25_4_1_U45_n_21,
      PCOUT(25) => am_addmul_16s_16s_8ns_25_4_1_U45_n_22,
      PCOUT(24) => am_addmul_16s_16s_8ns_25_4_1_U45_n_23,
      PCOUT(23) => am_addmul_16s_16s_8ns_25_4_1_U45_n_24,
      PCOUT(22) => am_addmul_16s_16s_8ns_25_4_1_U45_n_25,
      PCOUT(21) => am_addmul_16s_16s_8ns_25_4_1_U45_n_26,
      PCOUT(20) => am_addmul_16s_16s_8ns_25_4_1_U45_n_27,
      PCOUT(19) => am_addmul_16s_16s_8ns_25_4_1_U45_n_28,
      PCOUT(18) => am_addmul_16s_16s_8ns_25_4_1_U45_n_29,
      PCOUT(17) => am_addmul_16s_16s_8ns_25_4_1_U45_n_30,
      PCOUT(16) => am_addmul_16s_16s_8ns_25_4_1_U45_n_31,
      PCOUT(15) => am_addmul_16s_16s_8ns_25_4_1_U45_n_32,
      PCOUT(14) => am_addmul_16s_16s_8ns_25_4_1_U45_n_33,
      PCOUT(13) => am_addmul_16s_16s_8ns_25_4_1_U45_n_34,
      PCOUT(12) => am_addmul_16s_16s_8ns_25_4_1_U45_n_35,
      PCOUT(11) => am_addmul_16s_16s_8ns_25_4_1_U45_n_36,
      PCOUT(10) => am_addmul_16s_16s_8ns_25_4_1_U45_n_37,
      PCOUT(9) => am_addmul_16s_16s_8ns_25_4_1_U45_n_38,
      PCOUT(8) => am_addmul_16s_16s_8ns_25_4_1_U45_n_39,
      PCOUT(7) => am_addmul_16s_16s_8ns_25_4_1_U45_n_40,
      PCOUT(6) => am_addmul_16s_16s_8ns_25_4_1_U45_n_41,
      PCOUT(5) => am_addmul_16s_16s_8ns_25_4_1_U45_n_42,
      PCOUT(4) => am_addmul_16s_16s_8ns_25_4_1_U45_n_43,
      PCOUT(3) => am_addmul_16s_16s_8ns_25_4_1_U45_n_44,
      PCOUT(2) => am_addmul_16s_16s_8ns_25_4_1_U45_n_45,
      PCOUT(1) => am_addmul_16s_16s_8ns_25_4_1_U45_n_46,
      PCOUT(0) => am_addmul_16s_16s_8ns_25_4_1_U45_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_106(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_9ns_26_4_1_U42: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_29,
      PCOUT(47) => am_addmul_16s_16s_9ns_26_4_1_U42_n_0,
      PCOUT(46) => am_addmul_16s_16s_9ns_26_4_1_U42_n_1,
      PCOUT(45) => am_addmul_16s_16s_9ns_26_4_1_U42_n_2,
      PCOUT(44) => am_addmul_16s_16s_9ns_26_4_1_U42_n_3,
      PCOUT(43) => am_addmul_16s_16s_9ns_26_4_1_U42_n_4,
      PCOUT(42) => am_addmul_16s_16s_9ns_26_4_1_U42_n_5,
      PCOUT(41) => am_addmul_16s_16s_9ns_26_4_1_U42_n_6,
      PCOUT(40) => am_addmul_16s_16s_9ns_26_4_1_U42_n_7,
      PCOUT(39) => am_addmul_16s_16s_9ns_26_4_1_U42_n_8,
      PCOUT(38) => am_addmul_16s_16s_9ns_26_4_1_U42_n_9,
      PCOUT(37) => am_addmul_16s_16s_9ns_26_4_1_U42_n_10,
      PCOUT(36) => am_addmul_16s_16s_9ns_26_4_1_U42_n_11,
      PCOUT(35) => am_addmul_16s_16s_9ns_26_4_1_U42_n_12,
      PCOUT(34) => am_addmul_16s_16s_9ns_26_4_1_U42_n_13,
      PCOUT(33) => am_addmul_16s_16s_9ns_26_4_1_U42_n_14,
      PCOUT(32) => am_addmul_16s_16s_9ns_26_4_1_U42_n_15,
      PCOUT(31) => am_addmul_16s_16s_9ns_26_4_1_U42_n_16,
      PCOUT(30) => am_addmul_16s_16s_9ns_26_4_1_U42_n_17,
      PCOUT(29) => am_addmul_16s_16s_9ns_26_4_1_U42_n_18,
      PCOUT(28) => am_addmul_16s_16s_9ns_26_4_1_U42_n_19,
      PCOUT(27) => am_addmul_16s_16s_9ns_26_4_1_U42_n_20,
      PCOUT(26) => am_addmul_16s_16s_9ns_26_4_1_U42_n_21,
      PCOUT(25) => am_addmul_16s_16s_9ns_26_4_1_U42_n_22,
      PCOUT(24) => am_addmul_16s_16s_9ns_26_4_1_U42_n_23,
      PCOUT(23) => am_addmul_16s_16s_9ns_26_4_1_U42_n_24,
      PCOUT(22) => am_addmul_16s_16s_9ns_26_4_1_U42_n_25,
      PCOUT(21) => am_addmul_16s_16s_9ns_26_4_1_U42_n_26,
      PCOUT(20) => am_addmul_16s_16s_9ns_26_4_1_U42_n_27,
      PCOUT(19) => am_addmul_16s_16s_9ns_26_4_1_U42_n_28,
      PCOUT(18) => am_addmul_16s_16s_9ns_26_4_1_U42_n_29,
      PCOUT(17) => am_addmul_16s_16s_9ns_26_4_1_U42_n_30,
      PCOUT(16) => am_addmul_16s_16s_9ns_26_4_1_U42_n_31,
      PCOUT(15) => am_addmul_16s_16s_9ns_26_4_1_U42_n_32,
      PCOUT(14) => am_addmul_16s_16s_9ns_26_4_1_U42_n_33,
      PCOUT(13) => am_addmul_16s_16s_9ns_26_4_1_U42_n_34,
      PCOUT(12) => am_addmul_16s_16s_9ns_26_4_1_U42_n_35,
      PCOUT(11) => am_addmul_16s_16s_9ns_26_4_1_U42_n_36,
      PCOUT(10) => am_addmul_16s_16s_9ns_26_4_1_U42_n_37,
      PCOUT(9) => am_addmul_16s_16s_9ns_26_4_1_U42_n_38,
      PCOUT(8) => am_addmul_16s_16s_9ns_26_4_1_U42_n_39,
      PCOUT(7) => am_addmul_16s_16s_9ns_26_4_1_U42_n_40,
      PCOUT(6) => am_addmul_16s_16s_9ns_26_4_1_U42_n_41,
      PCOUT(5) => am_addmul_16s_16s_9ns_26_4_1_U42_n_42,
      PCOUT(4) => am_addmul_16s_16s_9ns_26_4_1_U42_n_43,
      PCOUT(3) => am_addmul_16s_16s_9ns_26_4_1_U42_n_44,
      PCOUT(2) => am_addmul_16s_16s_9ns_26_4_1_U42_n_45,
      PCOUT(1) => am_addmul_16s_16s_9ns_26_4_1_U42_n_46,
      PCOUT(0) => am_addmul_16s_16s_9ns_26_4_1_U42_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_98(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_9ns_27_4_1_U40: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_35(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_9ns_27_4_1_U40_n_0,
      PCOUT(46) => am_addmul_16s_16s_9ns_27_4_1_U40_n_1,
      PCOUT(45) => am_addmul_16s_16s_9ns_27_4_1_U40_n_2,
      PCOUT(44) => am_addmul_16s_16s_9ns_27_4_1_U40_n_3,
      PCOUT(43) => am_addmul_16s_16s_9ns_27_4_1_U40_n_4,
      PCOUT(42) => am_addmul_16s_16s_9ns_27_4_1_U40_n_5,
      PCOUT(41) => am_addmul_16s_16s_9ns_27_4_1_U40_n_6,
      PCOUT(40) => am_addmul_16s_16s_9ns_27_4_1_U40_n_7,
      PCOUT(39) => am_addmul_16s_16s_9ns_27_4_1_U40_n_8,
      PCOUT(38) => am_addmul_16s_16s_9ns_27_4_1_U40_n_9,
      PCOUT(37) => am_addmul_16s_16s_9ns_27_4_1_U40_n_10,
      PCOUT(36) => am_addmul_16s_16s_9ns_27_4_1_U40_n_11,
      PCOUT(35) => am_addmul_16s_16s_9ns_27_4_1_U40_n_12,
      PCOUT(34) => am_addmul_16s_16s_9ns_27_4_1_U40_n_13,
      PCOUT(33) => am_addmul_16s_16s_9ns_27_4_1_U40_n_14,
      PCOUT(32) => am_addmul_16s_16s_9ns_27_4_1_U40_n_15,
      PCOUT(31) => am_addmul_16s_16s_9ns_27_4_1_U40_n_16,
      PCOUT(30) => am_addmul_16s_16s_9ns_27_4_1_U40_n_17,
      PCOUT(29) => am_addmul_16s_16s_9ns_27_4_1_U40_n_18,
      PCOUT(28) => am_addmul_16s_16s_9ns_27_4_1_U40_n_19,
      PCOUT(27) => am_addmul_16s_16s_9ns_27_4_1_U40_n_20,
      PCOUT(26) => am_addmul_16s_16s_9ns_27_4_1_U40_n_21,
      PCOUT(25) => am_addmul_16s_16s_9ns_27_4_1_U40_n_22,
      PCOUT(24) => am_addmul_16s_16s_9ns_27_4_1_U40_n_23,
      PCOUT(23) => am_addmul_16s_16s_9ns_27_4_1_U40_n_24,
      PCOUT(22) => am_addmul_16s_16s_9ns_27_4_1_U40_n_25,
      PCOUT(21) => am_addmul_16s_16s_9ns_27_4_1_U40_n_26,
      PCOUT(20) => am_addmul_16s_16s_9ns_27_4_1_U40_n_27,
      PCOUT(19) => am_addmul_16s_16s_9ns_27_4_1_U40_n_28,
      PCOUT(18) => am_addmul_16s_16s_9ns_27_4_1_U40_n_29,
      PCOUT(17) => am_addmul_16s_16s_9ns_27_4_1_U40_n_30,
      PCOUT(16) => am_addmul_16s_16s_9ns_27_4_1_U40_n_31,
      PCOUT(15) => am_addmul_16s_16s_9ns_27_4_1_U40_n_32,
      PCOUT(14) => am_addmul_16s_16s_9ns_27_4_1_U40_n_33,
      PCOUT(13) => am_addmul_16s_16s_9ns_27_4_1_U40_n_34,
      PCOUT(12) => am_addmul_16s_16s_9ns_27_4_1_U40_n_35,
      PCOUT(11) => am_addmul_16s_16s_9ns_27_4_1_U40_n_36,
      PCOUT(10) => am_addmul_16s_16s_9ns_27_4_1_U40_n_37,
      PCOUT(9) => am_addmul_16s_16s_9ns_27_4_1_U40_n_38,
      PCOUT(8) => am_addmul_16s_16s_9ns_27_4_1_U40_n_39,
      PCOUT(7) => am_addmul_16s_16s_9ns_27_4_1_U40_n_40,
      PCOUT(6) => am_addmul_16s_16s_9ns_27_4_1_U40_n_41,
      PCOUT(5) => am_addmul_16s_16s_9ns_27_4_1_U40_n_42,
      PCOUT(4) => am_addmul_16s_16s_9ns_27_4_1_U40_n_43,
      PCOUT(3) => am_addmul_16s_16s_9ns_27_4_1_U40_n_44,
      PCOUT(2) => am_addmul_16s_16s_9ns_27_4_1_U40_n_45,
      PCOUT(1) => am_addmul_16s_16s_9ns_27_4_1_U40_n_46,
      PCOUT(0) => am_addmul_16s_16s_9ns_27_4_1_U40_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_91(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_16s_16s_9s_26_4_1_U46: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_18(15 downto 0),
      PCOUT(47) => am_addmul_16s_16s_9s_26_4_1_U46_n_0,
      PCOUT(46) => am_addmul_16s_16s_9s_26_4_1_U46_n_1,
      PCOUT(45) => am_addmul_16s_16s_9s_26_4_1_U46_n_2,
      PCOUT(44) => am_addmul_16s_16s_9s_26_4_1_U46_n_3,
      PCOUT(43) => am_addmul_16s_16s_9s_26_4_1_U46_n_4,
      PCOUT(42) => am_addmul_16s_16s_9s_26_4_1_U46_n_5,
      PCOUT(41) => am_addmul_16s_16s_9s_26_4_1_U46_n_6,
      PCOUT(40) => am_addmul_16s_16s_9s_26_4_1_U46_n_7,
      PCOUT(39) => am_addmul_16s_16s_9s_26_4_1_U46_n_8,
      PCOUT(38) => am_addmul_16s_16s_9s_26_4_1_U46_n_9,
      PCOUT(37) => am_addmul_16s_16s_9s_26_4_1_U46_n_10,
      PCOUT(36) => am_addmul_16s_16s_9s_26_4_1_U46_n_11,
      PCOUT(35) => am_addmul_16s_16s_9s_26_4_1_U46_n_12,
      PCOUT(34) => am_addmul_16s_16s_9s_26_4_1_U46_n_13,
      PCOUT(33) => am_addmul_16s_16s_9s_26_4_1_U46_n_14,
      PCOUT(32) => am_addmul_16s_16s_9s_26_4_1_U46_n_15,
      PCOUT(31) => am_addmul_16s_16s_9s_26_4_1_U46_n_16,
      PCOUT(30) => am_addmul_16s_16s_9s_26_4_1_U46_n_17,
      PCOUT(29) => am_addmul_16s_16s_9s_26_4_1_U46_n_18,
      PCOUT(28) => am_addmul_16s_16s_9s_26_4_1_U46_n_19,
      PCOUT(27) => am_addmul_16s_16s_9s_26_4_1_U46_n_20,
      PCOUT(26) => am_addmul_16s_16s_9s_26_4_1_U46_n_21,
      PCOUT(25) => am_addmul_16s_16s_9s_26_4_1_U46_n_22,
      PCOUT(24) => am_addmul_16s_16s_9s_26_4_1_U46_n_23,
      PCOUT(23) => am_addmul_16s_16s_9s_26_4_1_U46_n_24,
      PCOUT(22) => am_addmul_16s_16s_9s_26_4_1_U46_n_25,
      PCOUT(21) => am_addmul_16s_16s_9s_26_4_1_U46_n_26,
      PCOUT(20) => am_addmul_16s_16s_9s_26_4_1_U46_n_27,
      PCOUT(19) => am_addmul_16s_16s_9s_26_4_1_U46_n_28,
      PCOUT(18) => am_addmul_16s_16s_9s_26_4_1_U46_n_29,
      PCOUT(17) => am_addmul_16s_16s_9s_26_4_1_U46_n_30,
      PCOUT(16) => am_addmul_16s_16s_9s_26_4_1_U46_n_31,
      PCOUT(15) => am_addmul_16s_16s_9s_26_4_1_U46_n_32,
      PCOUT(14) => am_addmul_16s_16s_9s_26_4_1_U46_n_33,
      PCOUT(13) => am_addmul_16s_16s_9s_26_4_1_U46_n_34,
      PCOUT(12) => am_addmul_16s_16s_9s_26_4_1_U46_n_35,
      PCOUT(11) => am_addmul_16s_16s_9s_26_4_1_U46_n_36,
      PCOUT(10) => am_addmul_16s_16s_9s_26_4_1_U46_n_37,
      PCOUT(9) => am_addmul_16s_16s_9s_26_4_1_U46_n_38,
      PCOUT(8) => am_addmul_16s_16s_9s_26_4_1_U46_n_39,
      PCOUT(7) => am_addmul_16s_16s_9s_26_4_1_U46_n_40,
      PCOUT(6) => am_addmul_16s_16s_9s_26_4_1_U46_n_41,
      PCOUT(5) => am_addmul_16s_16s_9s_26_4_1_U46_n_42,
      PCOUT(4) => am_addmul_16s_16s_9s_26_4_1_U46_n_43,
      PCOUT(3) => am_addmul_16s_16s_9s_26_4_1_U46_n_44,
      PCOUT(2) => am_addmul_16s_16s_9s_26_4_1_U46_n_45,
      PCOUT(1) => am_addmul_16s_16s_9s_26_4_1_U46_n_46,
      PCOUT(0) => am_addmul_16s_16s_9s_26_4_1_U46_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_108(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
am_addmul_17s_17s_9ns_27_4_1_U25: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(16 downto 0) => D(16 downto 0),
      PCOUT(47) => am_addmul_17s_17s_9ns_27_4_1_U25_n_0,
      PCOUT(46) => am_addmul_17s_17s_9ns_27_4_1_U25_n_1,
      PCOUT(45) => am_addmul_17s_17s_9ns_27_4_1_U25_n_2,
      PCOUT(44) => am_addmul_17s_17s_9ns_27_4_1_U25_n_3,
      PCOUT(43) => am_addmul_17s_17s_9ns_27_4_1_U25_n_4,
      PCOUT(42) => am_addmul_17s_17s_9ns_27_4_1_U25_n_5,
      PCOUT(41) => am_addmul_17s_17s_9ns_27_4_1_U25_n_6,
      PCOUT(40) => am_addmul_17s_17s_9ns_27_4_1_U25_n_7,
      PCOUT(39) => am_addmul_17s_17s_9ns_27_4_1_U25_n_8,
      PCOUT(38) => am_addmul_17s_17s_9ns_27_4_1_U25_n_9,
      PCOUT(37) => am_addmul_17s_17s_9ns_27_4_1_U25_n_10,
      PCOUT(36) => am_addmul_17s_17s_9ns_27_4_1_U25_n_11,
      PCOUT(35) => am_addmul_17s_17s_9ns_27_4_1_U25_n_12,
      PCOUT(34) => am_addmul_17s_17s_9ns_27_4_1_U25_n_13,
      PCOUT(33) => am_addmul_17s_17s_9ns_27_4_1_U25_n_14,
      PCOUT(32) => am_addmul_17s_17s_9ns_27_4_1_U25_n_15,
      PCOUT(31) => am_addmul_17s_17s_9ns_27_4_1_U25_n_16,
      PCOUT(30) => am_addmul_17s_17s_9ns_27_4_1_U25_n_17,
      PCOUT(29) => am_addmul_17s_17s_9ns_27_4_1_U25_n_18,
      PCOUT(28) => am_addmul_17s_17s_9ns_27_4_1_U25_n_19,
      PCOUT(27) => am_addmul_17s_17s_9ns_27_4_1_U25_n_20,
      PCOUT(26) => am_addmul_17s_17s_9ns_27_4_1_U25_n_21,
      PCOUT(25) => am_addmul_17s_17s_9ns_27_4_1_U25_n_22,
      PCOUT(24) => am_addmul_17s_17s_9ns_27_4_1_U25_n_23,
      PCOUT(23) => am_addmul_17s_17s_9ns_27_4_1_U25_n_24,
      PCOUT(22) => am_addmul_17s_17s_9ns_27_4_1_U25_n_25,
      PCOUT(21) => am_addmul_17s_17s_9ns_27_4_1_U25_n_26,
      PCOUT(20) => am_addmul_17s_17s_9ns_27_4_1_U25_n_27,
      PCOUT(19) => am_addmul_17s_17s_9ns_27_4_1_U25_n_28,
      PCOUT(18) => am_addmul_17s_17s_9ns_27_4_1_U25_n_29,
      PCOUT(17) => am_addmul_17s_17s_9ns_27_4_1_U25_n_30,
      PCOUT(16) => am_addmul_17s_17s_9ns_27_4_1_U25_n_31,
      PCOUT(15) => am_addmul_17s_17s_9ns_27_4_1_U25_n_32,
      PCOUT(14) => am_addmul_17s_17s_9ns_27_4_1_U25_n_33,
      PCOUT(13) => am_addmul_17s_17s_9ns_27_4_1_U25_n_34,
      PCOUT(12) => am_addmul_17s_17s_9ns_27_4_1_U25_n_35,
      PCOUT(11) => am_addmul_17s_17s_9ns_27_4_1_U25_n_36,
      PCOUT(10) => am_addmul_17s_17s_9ns_27_4_1_U25_n_37,
      PCOUT(9) => am_addmul_17s_17s_9ns_27_4_1_U25_n_38,
      PCOUT(8) => am_addmul_17s_17s_9ns_27_4_1_U25_n_39,
      PCOUT(7) => am_addmul_17s_17s_9ns_27_4_1_U25_n_40,
      PCOUT(6) => am_addmul_17s_17s_9ns_27_4_1_U25_n_41,
      PCOUT(5) => am_addmul_17s_17s_9ns_27_4_1_U25_n_42,
      PCOUT(4) => am_addmul_17s_17s_9ns_27_4_1_U25_n_43,
      PCOUT(3) => am_addmul_17s_17s_9ns_27_4_1_U25_n_44,
      PCOUT(2) => am_addmul_17s_17s_9ns_27_4_1_U25_n_45,
      PCOUT(1) => am_addmul_17s_17s_9ns_27_4_1_U25_n_46,
      PCOUT(0) => am_addmul_17s_17s_9ns_27_4_1_U25_n_47,
      ap_clk => ap_clk
    );
ama_addmuladd_16s_16s_10s_26s_26_4_1_U41: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_29,
      D(25) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_30,
      D(24) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_31,
      D(23) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_32,
      D(22) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_33,
      D(21) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_34,
      D(20) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_35,
      D(19) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_36,
      D(18) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_37,
      D(17) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_38,
      D(16) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_39,
      D(15) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_40,
      D(14) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_41,
      D(13) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_42,
      D(12) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_43,
      D(11) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_44,
      D(10) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_45,
      D(9) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_46,
      D(8) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_47,
      D(7) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_48,
      D(6) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_49,
      D(5) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_50,
      D(4) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_51,
      D(3) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_52,
      D(2) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_53,
      D(1) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_54,
      D(0) => ama_addmuladd_16s_16s_10s_26s_26_4_1_U41_n_55,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_30(15 downto 0),
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_96(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      tmp81_reg_3584_pp0_iter1_reg(16 downto 0) => tmp81_reg_3584_pp0_iter1_reg(16 downto 0)
    );
ama_addmuladd_16s_16s_10s_26s_27_4_1_U63: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1
     port map (
      CO(0) => \add_ln66_41_reg_3835_reg[27]_i_2_n_6\,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_25(15 downto 0),
      DSP_ALU_INST_0(25) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_0,
      DSP_ALU_INST_0(24) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_1,
      DSP_ALU_INST_0(23) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_2,
      DSP_ALU_INST_0(22) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_3,
      DSP_ALU_INST_0(21) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_4,
      DSP_ALU_INST_0(20) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_5,
      DSP_ALU_INST_0(19) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_6,
      DSP_ALU_INST_0(18) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_7,
      DSP_ALU_INST_0(17) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_8,
      DSP_ALU_INST_0(16) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_9,
      DSP_ALU_INST_0(15) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_10,
      DSP_ALU_INST_0(14) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_11,
      DSP_ALU_INST_0(13) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_12,
      DSP_ALU_INST_0(12) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_13,
      DSP_ALU_INST_0(11) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_14,
      DSP_ALU_INST_0(10) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_15,
      DSP_ALU_INST_0(9) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_16,
      DSP_ALU_INST_0(8) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_17,
      DSP_ALU_INST_0(7) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_18,
      DSP_ALU_INST_0(6) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_19,
      DSP_ALU_INST_0(5) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_20,
      DSP_ALU_INST_0(4) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_21,
      DSP_ALU_INST_0(3) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_22,
      DSP_ALU_INST_0(2) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_23,
      DSP_ALU_INST_0(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_24,
      DSP_ALU_INST_0(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_25,
      P(25) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_0,
      P(24) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_1,
      P(23) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_2,
      P(22) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_3,
      P(21) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_4,
      P(20) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_5,
      P(19) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_6,
      P(18) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_7,
      P(17) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_8,
      P(16) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_9,
      P(15) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_10,
      P(14) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_11,
      P(13) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_12,
      P(12) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_13,
      P(11) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_14,
      P(10) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_15,
      P(9) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_16,
      P(8) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_17,
      P(7) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_18,
      P(6) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_19,
      P(5) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_20,
      P(4) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_21,
      P(3) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_22,
      P(2) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_23,
      P(1) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_24,
      P(0) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_25,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_99(15 downto 0),
      S(1) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_26,
      S(0) => ama_addmuladd_16s_16s_10s_26s_27_4_1_U63_n_27,
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_10s_27s_27_4_1_U58: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1
     port map (
      DI(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_28,
      DI(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_29,
      DI(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_30,
      DI(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_31,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_37(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_0,
      P(25) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_1,
      P(24) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_2,
      P(23) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_3,
      P(22) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_4,
      P(21) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_5,
      P(20) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_6,
      P(19) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_7,
      P(18) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_8,
      P(17) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_9,
      P(16) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_10,
      P(15) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_11,
      P(14) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_12,
      P(13) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_13,
      P(12) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_14,
      P(11) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_15,
      P(10) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_16,
      P(9) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_17,
      P(8) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_18,
      P(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_19,
      P(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_20,
      P(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_21,
      P(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_22,
      P(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_23,
      P(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_24,
      P(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_25,
      P(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_26,
      PCOUT(47) => am_addmul_16s_16s_10ns_27_4_1_U38_n_0,
      PCOUT(46) => am_addmul_16s_16s_10ns_27_4_1_U38_n_1,
      PCOUT(45) => am_addmul_16s_16s_10ns_27_4_1_U38_n_2,
      PCOUT(44) => am_addmul_16s_16s_10ns_27_4_1_U38_n_3,
      PCOUT(43) => am_addmul_16s_16s_10ns_27_4_1_U38_n_4,
      PCOUT(42) => am_addmul_16s_16s_10ns_27_4_1_U38_n_5,
      PCOUT(41) => am_addmul_16s_16s_10ns_27_4_1_U38_n_6,
      PCOUT(40) => am_addmul_16s_16s_10ns_27_4_1_U38_n_7,
      PCOUT(39) => am_addmul_16s_16s_10ns_27_4_1_U38_n_8,
      PCOUT(38) => am_addmul_16s_16s_10ns_27_4_1_U38_n_9,
      PCOUT(37) => am_addmul_16s_16s_10ns_27_4_1_U38_n_10,
      PCOUT(36) => am_addmul_16s_16s_10ns_27_4_1_U38_n_11,
      PCOUT(35) => am_addmul_16s_16s_10ns_27_4_1_U38_n_12,
      PCOUT(34) => am_addmul_16s_16s_10ns_27_4_1_U38_n_13,
      PCOUT(33) => am_addmul_16s_16s_10ns_27_4_1_U38_n_14,
      PCOUT(32) => am_addmul_16s_16s_10ns_27_4_1_U38_n_15,
      PCOUT(31) => am_addmul_16s_16s_10ns_27_4_1_U38_n_16,
      PCOUT(30) => am_addmul_16s_16s_10ns_27_4_1_U38_n_17,
      PCOUT(29) => am_addmul_16s_16s_10ns_27_4_1_U38_n_18,
      PCOUT(28) => am_addmul_16s_16s_10ns_27_4_1_U38_n_19,
      PCOUT(27) => am_addmul_16s_16s_10ns_27_4_1_U38_n_20,
      PCOUT(26) => am_addmul_16s_16s_10ns_27_4_1_U38_n_21,
      PCOUT(25) => am_addmul_16s_16s_10ns_27_4_1_U38_n_22,
      PCOUT(24) => am_addmul_16s_16s_10ns_27_4_1_U38_n_23,
      PCOUT(23) => am_addmul_16s_16s_10ns_27_4_1_U38_n_24,
      PCOUT(22) => am_addmul_16s_16s_10ns_27_4_1_U38_n_25,
      PCOUT(21) => am_addmul_16s_16s_10ns_27_4_1_U38_n_26,
      PCOUT(20) => am_addmul_16s_16s_10ns_27_4_1_U38_n_27,
      PCOUT(19) => am_addmul_16s_16s_10ns_27_4_1_U38_n_28,
      PCOUT(18) => am_addmul_16s_16s_10ns_27_4_1_U38_n_29,
      PCOUT(17) => am_addmul_16s_16s_10ns_27_4_1_U38_n_30,
      PCOUT(16) => am_addmul_16s_16s_10ns_27_4_1_U38_n_31,
      PCOUT(15) => am_addmul_16s_16s_10ns_27_4_1_U38_n_32,
      PCOUT(14) => am_addmul_16s_16s_10ns_27_4_1_U38_n_33,
      PCOUT(13) => am_addmul_16s_16s_10ns_27_4_1_U38_n_34,
      PCOUT(12) => am_addmul_16s_16s_10ns_27_4_1_U38_n_35,
      PCOUT(11) => am_addmul_16s_16s_10ns_27_4_1_U38_n_36,
      PCOUT(10) => am_addmul_16s_16s_10ns_27_4_1_U38_n_37,
      PCOUT(9) => am_addmul_16s_16s_10ns_27_4_1_U38_n_38,
      PCOUT(8) => am_addmul_16s_16s_10ns_27_4_1_U38_n_39,
      PCOUT(7) => am_addmul_16s_16s_10ns_27_4_1_U38_n_40,
      PCOUT(6) => am_addmul_16s_16s_10ns_27_4_1_U38_n_41,
      PCOUT(5) => am_addmul_16s_16s_10ns_27_4_1_U38_n_42,
      PCOUT(4) => am_addmul_16s_16s_10ns_27_4_1_U38_n_43,
      PCOUT(3) => am_addmul_16s_16s_10ns_27_4_1_U38_n_44,
      PCOUT(2) => am_addmul_16s_16s_10ns_27_4_1_U38_n_45,
      PCOUT(1) => am_addmul_16s_16s_10ns_27_4_1_U38_n_46,
      PCOUT(0) => am_addmul_16s_16s_10ns_27_4_1_U38_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_87(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_27,
      \add_ln66_27_reg_3820[28]_i_7\(25) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_30,
      \add_ln66_27_reg_3820[28]_i_7\(24) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_31,
      \add_ln66_27_reg_3820[28]_i_7\(23) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_32,
      \add_ln66_27_reg_3820[28]_i_7\(22) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_33,
      \add_ln66_27_reg_3820[28]_i_7\(21) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_34,
      \add_ln66_27_reg_3820[28]_i_7\(20) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_35,
      \add_ln66_27_reg_3820[28]_i_7\(19) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_36,
      \add_ln66_27_reg_3820[28]_i_7\(18) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_37,
      \add_ln66_27_reg_3820[28]_i_7\(17) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_38,
      \add_ln66_27_reg_3820[28]_i_7\(16) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_39,
      \add_ln66_27_reg_3820[28]_i_7\(15) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_40,
      \add_ln66_27_reg_3820[28]_i_7\(14) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_41,
      \add_ln66_27_reg_3820[28]_i_7\(13) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_42,
      \add_ln66_27_reg_3820[28]_i_7\(12) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_43,
      \add_ln66_27_reg_3820[28]_i_7\(11) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_44,
      \add_ln66_27_reg_3820[28]_i_7\(10) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_45,
      \add_ln66_27_reg_3820[28]_i_7\(9) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_46,
      \add_ln66_27_reg_3820[28]_i_7\(8) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_47,
      \add_ln66_27_reg_3820[28]_i_7\(7) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_48,
      \add_ln66_27_reg_3820[28]_i_7\(6) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_49,
      \add_ln66_27_reg_3820[28]_i_7\(5) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_50,
      \add_ln66_27_reg_3820[28]_i_7\(4) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_51,
      \add_ln66_27_reg_3820[28]_i_7\(3) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_52,
      \add_ln66_27_reg_3820[28]_i_7\(2) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_53,
      \add_ln66_27_reg_3820[28]_i_7\(1) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_54,
      \add_ln66_27_reg_3820[28]_i_7\(0) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55,
      \add_ln66_27_reg_3820[28]_i_7_0\(25) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_0,
      \add_ln66_27_reg_3820[28]_i_7_0\(24) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_1,
      \add_ln66_27_reg_3820[28]_i_7_0\(23) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_2,
      \add_ln66_27_reg_3820[28]_i_7_0\(22) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_3,
      \add_ln66_27_reg_3820[28]_i_7_0\(21) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_4,
      \add_ln66_27_reg_3820[28]_i_7_0\(20) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_5,
      \add_ln66_27_reg_3820[28]_i_7_0\(19) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_6,
      \add_ln66_27_reg_3820[28]_i_7_0\(18) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_7,
      \add_ln66_27_reg_3820[28]_i_7_0\(17) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_8,
      \add_ln66_27_reg_3820[28]_i_7_0\(16) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_9,
      \add_ln66_27_reg_3820[28]_i_7_0\(15) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_10,
      \add_ln66_27_reg_3820[28]_i_7_0\(14) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_11,
      \add_ln66_27_reg_3820[28]_i_7_0\(13) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_12,
      \add_ln66_27_reg_3820[28]_i_7_0\(12) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_13,
      \add_ln66_27_reg_3820[28]_i_7_0\(11) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_14,
      \add_ln66_27_reg_3820[28]_i_7_0\(10) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_15,
      \add_ln66_27_reg_3820[28]_i_7_0\(9) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_16,
      \add_ln66_27_reg_3820[28]_i_7_0\(8) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_17,
      \add_ln66_27_reg_3820[28]_i_7_0\(7) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_18,
      \add_ln66_27_reg_3820[28]_i_7_0\(6) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_19,
      \add_ln66_27_reg_3820[28]_i_7_0\(5) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_20,
      \add_ln66_27_reg_3820[28]_i_7_0\(4) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_21,
      \add_ln66_27_reg_3820[28]_i_7_0\(3) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_22,
      \add_ln66_27_reg_3820[28]_i_7_0\(2) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_23,
      \add_ln66_27_reg_3820[28]_i_7_0\(1) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_24,
      \add_ln66_27_reg_3820[28]_i_7_0\(0) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25,
      \add_ln66_27_reg_3820_reg[28]\(24) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_0,
      \add_ln66_27_reg_3820_reg[28]\(23) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_1,
      \add_ln66_27_reg_3820_reg[28]\(22) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_2,
      \add_ln66_27_reg_3820_reg[28]\(21) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_3,
      \add_ln66_27_reg_3820_reg[28]\(20) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_4,
      \add_ln66_27_reg_3820_reg[28]\(19) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_5,
      \add_ln66_27_reg_3820_reg[28]\(18) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_6,
      \add_ln66_27_reg_3820_reg[28]\(17) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_7,
      \add_ln66_27_reg_3820_reg[28]\(16) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_8,
      \add_ln66_27_reg_3820_reg[28]\(15) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_9,
      \add_ln66_27_reg_3820_reg[28]\(14) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_10,
      \add_ln66_27_reg_3820_reg[28]\(13) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_11,
      \add_ln66_27_reg_3820_reg[28]\(12) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_12,
      \add_ln66_27_reg_3820_reg[28]\(11) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_13,
      \add_ln66_27_reg_3820_reg[28]\(10) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_14,
      \add_ln66_27_reg_3820_reg[28]\(9) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_15,
      \add_ln66_27_reg_3820_reg[28]\(8) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_16,
      \add_ln66_27_reg_3820_reg[28]\(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_17,
      \add_ln66_27_reg_3820_reg[28]\(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_18,
      \add_ln66_27_reg_3820_reg[28]\(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_19,
      \add_ln66_27_reg_3820_reg[28]\(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_20,
      \add_ln66_27_reg_3820_reg[28]\(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_21,
      \add_ln66_27_reg_3820_reg[28]\(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_22,
      \add_ln66_27_reg_3820_reg[28]\(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_23,
      \add_ln66_27_reg_3820_reg[28]\(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_24,
      ap_clk => ap_clk,
      ap_clk_0(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_32,
      ap_clk_0(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_33,
      ap_clk_0(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_34,
      ap_clk_0(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_35,
      ap_clk_0(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_36,
      ap_clk_1 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_37,
      ap_clk_10 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_53,
      ap_clk_11 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_54,
      ap_clk_12 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_55,
      ap_clk_13 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_56,
      ap_clk_14 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_57,
      ap_clk_15(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_58,
      ap_clk_15(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_59,
      ap_clk_15(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_60,
      ap_clk_15(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_61,
      ap_clk_15(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_62,
      ap_clk_15(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_63,
      ap_clk_15(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_64,
      ap_clk_15(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_65,
      ap_clk_16 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_66,
      ap_clk_17 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_67,
      ap_clk_18 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_68,
      ap_clk_19 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_69,
      ap_clk_2 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_38,
      ap_clk_20 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_70,
      ap_clk_21 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_71,
      ap_clk_22 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_72,
      ap_clk_23 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_73,
      ap_clk_24 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_74,
      ap_clk_25 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_75,
      ap_clk_26 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_76,
      ap_clk_3 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_39,
      ap_clk_4 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_40,
      ap_clk_5 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_41,
      ap_clk_6(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_42,
      ap_clk_6(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_43,
      ap_clk_6(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_44,
      ap_clk_6(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_45,
      ap_clk_6(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_46,
      ap_clk_6(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_47,
      ap_clk_6(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_48,
      ap_clk_6(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_49,
      ap_clk_7 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_50,
      ap_clk_8 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_51,
      ap_clk_9 => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_52,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_10s_27s_27_4_1_U60: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_33(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_0,
      P(25) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_1,
      P(24) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_2,
      P(23) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_3,
      P(22) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_4,
      P(21) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_5,
      P(20) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_6,
      P(19) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_7,
      P(18) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_8,
      P(17) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_9,
      P(16) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_10,
      P(15) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_11,
      P(14) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_12,
      P(13) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_13,
      P(12) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_14,
      P(11) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_15,
      P(10) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_16,
      P(9) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_17,
      P(8) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_18,
      P(7) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_19,
      P(6) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_20,
      P(5) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_21,
      P(4) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_22,
      P(3) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_23,
      P(2) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_24,
      P(1) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_25,
      P(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U60_n_26,
      PCOUT(47) => am_addmul_16s_16s_9ns_27_4_1_U40_n_0,
      PCOUT(46) => am_addmul_16s_16s_9ns_27_4_1_U40_n_1,
      PCOUT(45) => am_addmul_16s_16s_9ns_27_4_1_U40_n_2,
      PCOUT(44) => am_addmul_16s_16s_9ns_27_4_1_U40_n_3,
      PCOUT(43) => am_addmul_16s_16s_9ns_27_4_1_U40_n_4,
      PCOUT(42) => am_addmul_16s_16s_9ns_27_4_1_U40_n_5,
      PCOUT(41) => am_addmul_16s_16s_9ns_27_4_1_U40_n_6,
      PCOUT(40) => am_addmul_16s_16s_9ns_27_4_1_U40_n_7,
      PCOUT(39) => am_addmul_16s_16s_9ns_27_4_1_U40_n_8,
      PCOUT(38) => am_addmul_16s_16s_9ns_27_4_1_U40_n_9,
      PCOUT(37) => am_addmul_16s_16s_9ns_27_4_1_U40_n_10,
      PCOUT(36) => am_addmul_16s_16s_9ns_27_4_1_U40_n_11,
      PCOUT(35) => am_addmul_16s_16s_9ns_27_4_1_U40_n_12,
      PCOUT(34) => am_addmul_16s_16s_9ns_27_4_1_U40_n_13,
      PCOUT(33) => am_addmul_16s_16s_9ns_27_4_1_U40_n_14,
      PCOUT(32) => am_addmul_16s_16s_9ns_27_4_1_U40_n_15,
      PCOUT(31) => am_addmul_16s_16s_9ns_27_4_1_U40_n_16,
      PCOUT(30) => am_addmul_16s_16s_9ns_27_4_1_U40_n_17,
      PCOUT(29) => am_addmul_16s_16s_9ns_27_4_1_U40_n_18,
      PCOUT(28) => am_addmul_16s_16s_9ns_27_4_1_U40_n_19,
      PCOUT(27) => am_addmul_16s_16s_9ns_27_4_1_U40_n_20,
      PCOUT(26) => am_addmul_16s_16s_9ns_27_4_1_U40_n_21,
      PCOUT(25) => am_addmul_16s_16s_9ns_27_4_1_U40_n_22,
      PCOUT(24) => am_addmul_16s_16s_9ns_27_4_1_U40_n_23,
      PCOUT(23) => am_addmul_16s_16s_9ns_27_4_1_U40_n_24,
      PCOUT(22) => am_addmul_16s_16s_9ns_27_4_1_U40_n_25,
      PCOUT(21) => am_addmul_16s_16s_9ns_27_4_1_U40_n_26,
      PCOUT(20) => am_addmul_16s_16s_9ns_27_4_1_U40_n_27,
      PCOUT(19) => am_addmul_16s_16s_9ns_27_4_1_U40_n_28,
      PCOUT(18) => am_addmul_16s_16s_9ns_27_4_1_U40_n_29,
      PCOUT(17) => am_addmul_16s_16s_9ns_27_4_1_U40_n_30,
      PCOUT(16) => am_addmul_16s_16s_9ns_27_4_1_U40_n_31,
      PCOUT(15) => am_addmul_16s_16s_9ns_27_4_1_U40_n_32,
      PCOUT(14) => am_addmul_16s_16s_9ns_27_4_1_U40_n_33,
      PCOUT(13) => am_addmul_16s_16s_9ns_27_4_1_U40_n_34,
      PCOUT(12) => am_addmul_16s_16s_9ns_27_4_1_U40_n_35,
      PCOUT(11) => am_addmul_16s_16s_9ns_27_4_1_U40_n_36,
      PCOUT(10) => am_addmul_16s_16s_9ns_27_4_1_U40_n_37,
      PCOUT(9) => am_addmul_16s_16s_9ns_27_4_1_U40_n_38,
      PCOUT(8) => am_addmul_16s_16s_9ns_27_4_1_U40_n_39,
      PCOUT(7) => am_addmul_16s_16s_9ns_27_4_1_U40_n_40,
      PCOUT(6) => am_addmul_16s_16s_9ns_27_4_1_U40_n_41,
      PCOUT(5) => am_addmul_16s_16s_9ns_27_4_1_U40_n_42,
      PCOUT(4) => am_addmul_16s_16s_9ns_27_4_1_U40_n_43,
      PCOUT(3) => am_addmul_16s_16s_9ns_27_4_1_U40_n_44,
      PCOUT(2) => am_addmul_16s_16s_9ns_27_4_1_U40_n_45,
      PCOUT(1) => am_addmul_16s_16s_9ns_27_4_1_U40_n_46,
      PCOUT(0) => am_addmul_16s_16s_9ns_27_4_1_U40_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_91(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_10s_27s_28_4_1_U68: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1
     port map (
      CO(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_0,
      D(15 downto 0) => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_0,
      P(25) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_1,
      P(24) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_2,
      P(23) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_3,
      P(22) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_4,
      P(21) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_5,
      P(20) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_6,
      P(19) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_7,
      P(18) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_8,
      P(17) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_9,
      P(16) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_10,
      P(15) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_11,
      P(14) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_12,
      P(13) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_13,
      P(12) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_14,
      P(11) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_15,
      P(10) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_16,
      P(9) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_17,
      P(8) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_18,
      P(7) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_19,
      P(6) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_20,
      P(5) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_21,
      P(4) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_22,
      P(3) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_23,
      P(2) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_24,
      P(1) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_25,
      P(0) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_26,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_31(15 downto 0),
      S(1) => ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_0,
      S(0) => ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_1,
      \add_ln66_41_reg_3835_reg[26]\(27 downto 0) => sext_ln66_171_fu_2856_p1(27 downto 0),
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]_i_77\(27 downto 0) => add_ln66_41_reg_3835(27 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_77_0\(26 downto 0) => add_ln66_34_reg_3830(26 downto 0)
    );
ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1
     port map (
      D(27) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_0,
      D(26) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_1,
      D(25) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_2,
      D(24) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_3,
      D(23) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_4,
      D(22) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_5,
      D(21) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_6,
      D(20) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_7,
      D(19) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_8,
      D(18) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_9,
      D(17) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_10,
      D(16) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_11,
      D(15) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_12,
      D(14) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_13,
      D(13) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_14,
      D(12) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_15,
      D(11) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_16,
      D(10) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_17,
      D(9) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_18,
      D(8) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_19,
      D(7) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_20,
      D(6) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_21,
      D(5) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_22,
      D(4) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_23,
      D(3) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_24,
      D(2) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_25,
      D(1) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_26,
      D(0) => ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33_n_27,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_51(15 downto 0),
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_75(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl197_fu_2388_p1(16 downto 0) => p_shl197_fu_2388_p1(21 downto 5)
    );
ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_57(15 downto 0),
      P(29) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_0,
      P(28) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_1,
      P(27) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_2,
      P(26) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_3,
      P(25) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_4,
      P(24) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_5,
      P(23) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_6,
      P(22) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_7,
      P(21) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_8,
      P(20) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_9,
      P(19) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_10,
      P(18) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_11,
      P(17) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_12,
      P(16) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_13,
      P(15) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_14,
      P(14) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_15,
      P(13) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_16,
      P(12) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_17,
      P(11) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_18,
      P(10) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_19,
      P(9) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_20,
      P(8) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_21,
      P(7) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_22,
      P(6) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_23,
      P(5) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_24,
      P(4) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_25,
      P(3) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_26,
      P(2) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_27,
      P(1) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_28,
      P(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_29,
      PCOUT(47) => am_addmul_16s_16s_13s_30_4_1_U30_n_0,
      PCOUT(46) => am_addmul_16s_16s_13s_30_4_1_U30_n_1,
      PCOUT(45) => am_addmul_16s_16s_13s_30_4_1_U30_n_2,
      PCOUT(44) => am_addmul_16s_16s_13s_30_4_1_U30_n_3,
      PCOUT(43) => am_addmul_16s_16s_13s_30_4_1_U30_n_4,
      PCOUT(42) => am_addmul_16s_16s_13s_30_4_1_U30_n_5,
      PCOUT(41) => am_addmul_16s_16s_13s_30_4_1_U30_n_6,
      PCOUT(40) => am_addmul_16s_16s_13s_30_4_1_U30_n_7,
      PCOUT(39) => am_addmul_16s_16s_13s_30_4_1_U30_n_8,
      PCOUT(38) => am_addmul_16s_16s_13s_30_4_1_U30_n_9,
      PCOUT(37) => am_addmul_16s_16s_13s_30_4_1_U30_n_10,
      PCOUT(36) => am_addmul_16s_16s_13s_30_4_1_U30_n_11,
      PCOUT(35) => am_addmul_16s_16s_13s_30_4_1_U30_n_12,
      PCOUT(34) => am_addmul_16s_16s_13s_30_4_1_U30_n_13,
      PCOUT(33) => am_addmul_16s_16s_13s_30_4_1_U30_n_14,
      PCOUT(32) => am_addmul_16s_16s_13s_30_4_1_U30_n_15,
      PCOUT(31) => am_addmul_16s_16s_13s_30_4_1_U30_n_16,
      PCOUT(30) => am_addmul_16s_16s_13s_30_4_1_U30_n_17,
      PCOUT(29) => am_addmul_16s_16s_13s_30_4_1_U30_n_18,
      PCOUT(28) => am_addmul_16s_16s_13s_30_4_1_U30_n_19,
      PCOUT(27) => am_addmul_16s_16s_13s_30_4_1_U30_n_20,
      PCOUT(26) => am_addmul_16s_16s_13s_30_4_1_U30_n_21,
      PCOUT(25) => am_addmul_16s_16s_13s_30_4_1_U30_n_22,
      PCOUT(24) => am_addmul_16s_16s_13s_30_4_1_U30_n_23,
      PCOUT(23) => am_addmul_16s_16s_13s_30_4_1_U30_n_24,
      PCOUT(22) => am_addmul_16s_16s_13s_30_4_1_U30_n_25,
      PCOUT(21) => am_addmul_16s_16s_13s_30_4_1_U30_n_26,
      PCOUT(20) => am_addmul_16s_16s_13s_30_4_1_U30_n_27,
      PCOUT(19) => am_addmul_16s_16s_13s_30_4_1_U30_n_28,
      PCOUT(18) => am_addmul_16s_16s_13s_30_4_1_U30_n_29,
      PCOUT(17) => am_addmul_16s_16s_13s_30_4_1_U30_n_30,
      PCOUT(16) => am_addmul_16s_16s_13s_30_4_1_U30_n_31,
      PCOUT(15) => am_addmul_16s_16s_13s_30_4_1_U30_n_32,
      PCOUT(14) => am_addmul_16s_16s_13s_30_4_1_U30_n_33,
      PCOUT(13) => am_addmul_16s_16s_13s_30_4_1_U30_n_34,
      PCOUT(12) => am_addmul_16s_16s_13s_30_4_1_U30_n_35,
      PCOUT(11) => am_addmul_16s_16s_13s_30_4_1_U30_n_36,
      PCOUT(10) => am_addmul_16s_16s_13s_30_4_1_U30_n_37,
      PCOUT(9) => am_addmul_16s_16s_13s_30_4_1_U30_n_38,
      PCOUT(8) => am_addmul_16s_16s_13s_30_4_1_U30_n_39,
      PCOUT(7) => am_addmul_16s_16s_13s_30_4_1_U30_n_40,
      PCOUT(6) => am_addmul_16s_16s_13s_30_4_1_U30_n_41,
      PCOUT(5) => am_addmul_16s_16s_13s_30_4_1_U30_n_42,
      PCOUT(4) => am_addmul_16s_16s_13s_30_4_1_U30_n_43,
      PCOUT(3) => am_addmul_16s_16s_13s_30_4_1_U30_n_44,
      PCOUT(2) => am_addmul_16s_16s_13s_30_4_1_U30_n_45,
      PCOUT(1) => am_addmul_16s_16s_13s_30_4_1_U30_n_46,
      PCOUT(0) => am_addmul_16s_16s_13s_30_4_1_U30_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_67(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51_n_30,
      \add_ln66_6_reg_3800_reg[30]\(0) => add_ln66_4_reg_3755(29),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_11s_27s_27_4_1_U57: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_29,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_40(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_30,
      P(25) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_31,
      P(24) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_32,
      P(23) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_33,
      P(22) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_34,
      P(21) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_35,
      P(20) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_36,
      P(19) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_37,
      P(18) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_38,
      P(17) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_39,
      P(16) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_40,
      P(15) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_41,
      P(14) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_42,
      P(13) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_43,
      P(12) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_44,
      P(11) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_45,
      P(10) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_46,
      P(9) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_47,
      P(8) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_48,
      P(7) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_49,
      P(6) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_50,
      P(5) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_51,
      P(4) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_52,
      P(3) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_53,
      P(2) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_54,
      P(1) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_55,
      P(0) => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_56,
      PCOUT(47) => am_addmul_16s_16s_10s_27_4_1_U37_n_0,
      PCOUT(46) => am_addmul_16s_16s_10s_27_4_1_U37_n_1,
      PCOUT(45) => am_addmul_16s_16s_10s_27_4_1_U37_n_2,
      PCOUT(44) => am_addmul_16s_16s_10s_27_4_1_U37_n_3,
      PCOUT(43) => am_addmul_16s_16s_10s_27_4_1_U37_n_4,
      PCOUT(42) => am_addmul_16s_16s_10s_27_4_1_U37_n_5,
      PCOUT(41) => am_addmul_16s_16s_10s_27_4_1_U37_n_6,
      PCOUT(40) => am_addmul_16s_16s_10s_27_4_1_U37_n_7,
      PCOUT(39) => am_addmul_16s_16s_10s_27_4_1_U37_n_8,
      PCOUT(38) => am_addmul_16s_16s_10s_27_4_1_U37_n_9,
      PCOUT(37) => am_addmul_16s_16s_10s_27_4_1_U37_n_10,
      PCOUT(36) => am_addmul_16s_16s_10s_27_4_1_U37_n_11,
      PCOUT(35) => am_addmul_16s_16s_10s_27_4_1_U37_n_12,
      PCOUT(34) => am_addmul_16s_16s_10s_27_4_1_U37_n_13,
      PCOUT(33) => am_addmul_16s_16s_10s_27_4_1_U37_n_14,
      PCOUT(32) => am_addmul_16s_16s_10s_27_4_1_U37_n_15,
      PCOUT(31) => am_addmul_16s_16s_10s_27_4_1_U37_n_16,
      PCOUT(30) => am_addmul_16s_16s_10s_27_4_1_U37_n_17,
      PCOUT(29) => am_addmul_16s_16s_10s_27_4_1_U37_n_18,
      PCOUT(28) => am_addmul_16s_16s_10s_27_4_1_U37_n_19,
      PCOUT(27) => am_addmul_16s_16s_10s_27_4_1_U37_n_20,
      PCOUT(26) => am_addmul_16s_16s_10s_27_4_1_U37_n_21,
      PCOUT(25) => am_addmul_16s_16s_10s_27_4_1_U37_n_22,
      PCOUT(24) => am_addmul_16s_16s_10s_27_4_1_U37_n_23,
      PCOUT(23) => am_addmul_16s_16s_10s_27_4_1_U37_n_24,
      PCOUT(22) => am_addmul_16s_16s_10s_27_4_1_U37_n_25,
      PCOUT(21) => am_addmul_16s_16s_10s_27_4_1_U37_n_26,
      PCOUT(20) => am_addmul_16s_16s_10s_27_4_1_U37_n_27,
      PCOUT(19) => am_addmul_16s_16s_10s_27_4_1_U37_n_28,
      PCOUT(18) => am_addmul_16s_16s_10s_27_4_1_U37_n_29,
      PCOUT(17) => am_addmul_16s_16s_10s_27_4_1_U37_n_30,
      PCOUT(16) => am_addmul_16s_16s_10s_27_4_1_U37_n_31,
      PCOUT(15) => am_addmul_16s_16s_10s_27_4_1_U37_n_32,
      PCOUT(14) => am_addmul_16s_16s_10s_27_4_1_U37_n_33,
      PCOUT(13) => am_addmul_16s_16s_10s_27_4_1_U37_n_34,
      PCOUT(12) => am_addmul_16s_16s_10s_27_4_1_U37_n_35,
      PCOUT(11) => am_addmul_16s_16s_10s_27_4_1_U37_n_36,
      PCOUT(10) => am_addmul_16s_16s_10s_27_4_1_U37_n_37,
      PCOUT(9) => am_addmul_16s_16s_10s_27_4_1_U37_n_38,
      PCOUT(8) => am_addmul_16s_16s_10s_27_4_1_U37_n_39,
      PCOUT(7) => am_addmul_16s_16s_10s_27_4_1_U37_n_40,
      PCOUT(6) => am_addmul_16s_16s_10s_27_4_1_U37_n_41,
      PCOUT(5) => am_addmul_16s_16s_10s_27_4_1_U37_n_42,
      PCOUT(4) => am_addmul_16s_16s_10s_27_4_1_U37_n_43,
      PCOUT(3) => am_addmul_16s_16s_10s_27_4_1_U37_n_44,
      PCOUT(2) => am_addmul_16s_16s_10s_27_4_1_U37_n_45,
      PCOUT(1) => am_addmul_16s_16s_10s_27_4_1_U37_n_46,
      PCOUT(0) => am_addmul_16s_16s_10s_27_4_1_U37_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_84(15 downto 0),
      \add_ln66_27_reg_3820[28]_i_6\(0) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_1,
      \add_ln66_27_reg_3820[28]_i_6_0\(0) => ama_addmuladd_16s_16s_10s_27s_27_4_1_U58_n_1,
      ap_clk => ap_clk,
      ap_clk_0 => ama_addmuladd_16s_16s_11s_27s_27_4_1_U57_n_57,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_11s_29s_29_4_1_U52: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_55(15 downto 0),
      P(28) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_0,
      P(27) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_1,
      P(26) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_2,
      P(25) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_3,
      P(24) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_4,
      P(23) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_5,
      P(22) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_6,
      P(21) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_7,
      P(20) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_8,
      P(19) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_9,
      P(18) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_10,
      P(17) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_11,
      P(16) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_12,
      P(15) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_13,
      P(14) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_14,
      P(13) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_15,
      P(12) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_16,
      P(11) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_17,
      P(10) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_18,
      P(9) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_19,
      P(8) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_20,
      P(7) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_21,
      P(6) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_22,
      P(5) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_23,
      P(4) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_24,
      P(3) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_25,
      P(2) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_26,
      P(1) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_27,
      P(0) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_28,
      PCOUT(47) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_69(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1
     port map (
      C(25) => \p_reg_reg_i_1__2_n_13\,
      C(24) => \p_reg_reg_i_1__2_n_14\,
      C(23) => \p_reg_reg_i_1__2_n_15\,
      C(22) => \p_reg_reg_i_2__2_n_8\,
      C(21) => \p_reg_reg_i_2__2_n_9\,
      C(20) => \p_reg_reg_i_2__2_n_10\,
      C(19) => \p_reg_reg_i_2__2_n_11\,
      C(18) => \p_reg_reg_i_2__2_n_12\,
      C(17) => \p_reg_reg_i_2__2_n_13\,
      C(16) => \p_reg_reg_i_2__2_n_14\,
      C(15) => \p_reg_reg_i_2__2_n_15\,
      C(14) => \p_reg_reg_i_3__2_n_8\,
      C(13) => \p_reg_reg_i_3__2_n_9\,
      C(12) => \p_reg_reg_i_3__2_n_10\,
      C(11) => \p_reg_reg_i_3__2_n_11\,
      C(10) => \p_reg_reg_i_3__2_n_12\,
      C(9) => \p_reg_reg_i_3__2_n_13\,
      C(8) => \p_reg_reg_i_3__2_n_14\,
      C(7) => \p_reg_reg_i_3__2_n_15\,
      C(6 downto 0) => p_shl199_fu_2356_p1(15 downto 9),
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_55(15 downto 0),
      PCOUT(47) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_71(15 downto 0),
      S(1) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_48,
      S(0) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_49,
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl199_fu_2356_p1(2 downto 0) => p_shl199_fu_2356_p1(25 downto 23)
    );
ama_addmuladd_16s_16s_12s_28s_29_4_1_U67: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1
     port map (
      CO(0) => ama_addmuladd_16s_16s_12s_28s_29_4_1_U67_n_29,
      D(15 downto 0) => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(15 downto 0),
      DI(0) => \ref_tmp_reg_1230[15]_i_30_n_0\,
      P(27) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_0,
      P(26) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_1,
      P(25) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_2,
      P(24) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_3,
      P(23) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_4,
      P(22) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_5,
      P(21) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_6,
      P(20) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_7,
      P(19) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_8,
      P(18) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_9,
      P(17) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_10,
      P(16) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_11,
      P(15) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_12,
      P(14) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_13,
      P(13) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_14,
      P(12) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_15,
      P(11) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_16,
      P(10) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_17,
      P(9) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_18,
      P(8) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_19,
      P(7) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_20,
      P(6) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_21,
      P(5) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_22,
      P(4) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_23,
      P(3) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_24,
      P(2) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_25,
      P(1) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_26,
      P(0) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_27,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_47(15 downto 0),
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]_i_17\(28 downto 0) => add_ln66_19_reg_3815(28 downto 0),
      sext_ln66_140_fu_2812_p1(28 downto 0) => sext_ln66_140_fu_2812_p1(28 downto 0)
    );
ama_addmuladd_16s_16s_13s_30s_30_4_1_U29: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_60(15 downto 0),
      D(29) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_0,
      D(28) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_1,
      D(27) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_2,
      D(26) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_3,
      D(25) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_4,
      D(24) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_5,
      D(23) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_6,
      D(22) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_7,
      D(21) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_8,
      D(20) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_9,
      D(19) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_10,
      D(18) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_11,
      D(17) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_12,
      D(16) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_13,
      D(15) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_14,
      D(14) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_15,
      D(13) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_16,
      D(12) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_17,
      D(11) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_18,
      D(10) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_19,
      D(9) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_20,
      D(8) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_21,
      D(7) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_22,
      D(6) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_23,
      D(5) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_24,
      D(4) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_25,
      D(3) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_26,
      D(2) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_27,
      D(1) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_28,
      D(0) => ama_addmuladd_16s_16s_13s_30s_30_4_1_U29_n_29,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_66(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl201_fu_2328_p1(16 downto 0) => p_shl201_fu_2328_p1(28 downto 12)
    );
ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_60(15 downto 0),
      CO(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_3,
      D(15 downto 0) => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(15 downto 0),
      DI(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_32,
      O(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_4,
      O(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_5,
      P(29) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_0,
      P(28) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_1,
      P(27) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_2,
      P(26) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_3,
      P(25) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_4,
      P(24) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_5,
      P(23) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_6,
      P(22) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_7,
      P(21) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_8,
      P(20) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_9,
      P(19) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_10,
      P(18) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_11,
      P(17) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_12,
      P(16) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_13,
      P(15) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_14,
      P(14) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_15,
      P(13) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_16,
      P(12) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_17,
      P(11) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_18,
      P(10) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_19,
      P(9) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_20,
      P(8) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_21,
      P(7) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_22,
      P(6) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_23,
      P(5) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_24,
      P(4) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_25,
      P(3) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_26,
      P(2) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_27,
      P(1) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_28,
      P(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_29,
      PCOUT(47) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_47,
      Q(3 downto 2) => add_ln66_6_reg_3800(30 downto 29),
      Q(1 downto 0) => add_ln66_6_reg_3800(1 downto 0),
      S(1) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_30,
      S(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_31,
      \add_ln66_6_reg_3800_reg[29]\(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_33,
      ap_clk => ap_clk,
      \ref_tmp_reg_1230_reg[15]\(0) => ama_addmuladd_16s_16s_12s_28s_29_4_1_U67_n_29,
      \ref_tmp_reg_1230_reg[15]_0\ => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_22,
      \ref_tmp_reg_1230_reg[7]_i_19\(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_1,
      \ref_tmp_reg_1230_reg[7]_i_19\(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_2,
      sext_ln66_140_fu_2812_p1(1 downto 0) => sext_ln66_140_fu_2812_p1(1 downto 0)
    );
ama_addmuladd_16s_16s_14s_32s_32_4_0_U50: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_60(15 downto 0),
      DSP_OUTPUT_INST(47) => am_addmul_16s_16s_15ns_32_4_0_U28_n_0,
      DSP_OUTPUT_INST(46) => am_addmul_16s_16s_15ns_32_4_0_U28_n_1,
      DSP_OUTPUT_INST(45) => am_addmul_16s_16s_15ns_32_4_0_U28_n_2,
      DSP_OUTPUT_INST(44) => am_addmul_16s_16s_15ns_32_4_0_U28_n_3,
      DSP_OUTPUT_INST(43) => am_addmul_16s_16s_15ns_32_4_0_U28_n_4,
      DSP_OUTPUT_INST(42) => am_addmul_16s_16s_15ns_32_4_0_U28_n_5,
      DSP_OUTPUT_INST(41) => am_addmul_16s_16s_15ns_32_4_0_U28_n_6,
      DSP_OUTPUT_INST(40) => am_addmul_16s_16s_15ns_32_4_0_U28_n_7,
      DSP_OUTPUT_INST(39) => am_addmul_16s_16s_15ns_32_4_0_U28_n_8,
      DSP_OUTPUT_INST(38) => am_addmul_16s_16s_15ns_32_4_0_U28_n_9,
      DSP_OUTPUT_INST(37) => am_addmul_16s_16s_15ns_32_4_0_U28_n_10,
      DSP_OUTPUT_INST(36) => am_addmul_16s_16s_15ns_32_4_0_U28_n_11,
      DSP_OUTPUT_INST(35) => am_addmul_16s_16s_15ns_32_4_0_U28_n_12,
      DSP_OUTPUT_INST(34) => am_addmul_16s_16s_15ns_32_4_0_U28_n_13,
      DSP_OUTPUT_INST(33) => am_addmul_16s_16s_15ns_32_4_0_U28_n_14,
      DSP_OUTPUT_INST(32) => am_addmul_16s_16s_15ns_32_4_0_U28_n_15,
      DSP_OUTPUT_INST(31) => am_addmul_16s_16s_15ns_32_4_0_U28_n_16,
      DSP_OUTPUT_INST(30) => am_addmul_16s_16s_15ns_32_4_0_U28_n_17,
      DSP_OUTPUT_INST(29) => am_addmul_16s_16s_15ns_32_4_0_U28_n_18,
      DSP_OUTPUT_INST(28) => am_addmul_16s_16s_15ns_32_4_0_U28_n_19,
      DSP_OUTPUT_INST(27) => am_addmul_16s_16s_15ns_32_4_0_U28_n_20,
      DSP_OUTPUT_INST(26) => am_addmul_16s_16s_15ns_32_4_0_U28_n_21,
      DSP_OUTPUT_INST(25) => am_addmul_16s_16s_15ns_32_4_0_U28_n_22,
      DSP_OUTPUT_INST(24) => am_addmul_16s_16s_15ns_32_4_0_U28_n_23,
      DSP_OUTPUT_INST(23) => am_addmul_16s_16s_15ns_32_4_0_U28_n_24,
      DSP_OUTPUT_INST(22) => am_addmul_16s_16s_15ns_32_4_0_U28_n_25,
      DSP_OUTPUT_INST(21) => am_addmul_16s_16s_15ns_32_4_0_U28_n_26,
      DSP_OUTPUT_INST(20) => am_addmul_16s_16s_15ns_32_4_0_U28_n_27,
      DSP_OUTPUT_INST(19) => am_addmul_16s_16s_15ns_32_4_0_U28_n_28,
      DSP_OUTPUT_INST(18) => am_addmul_16s_16s_15ns_32_4_0_U28_n_29,
      DSP_OUTPUT_INST(17) => am_addmul_16s_16s_15ns_32_4_0_U28_n_30,
      DSP_OUTPUT_INST(16) => am_addmul_16s_16s_15ns_32_4_0_U28_n_31,
      DSP_OUTPUT_INST(15) => am_addmul_16s_16s_15ns_32_4_0_U28_n_32,
      DSP_OUTPUT_INST(14) => am_addmul_16s_16s_15ns_32_4_0_U28_n_33,
      DSP_OUTPUT_INST(13) => am_addmul_16s_16s_15ns_32_4_0_U28_n_34,
      DSP_OUTPUT_INST(12) => am_addmul_16s_16s_15ns_32_4_0_U28_n_35,
      DSP_OUTPUT_INST(11) => am_addmul_16s_16s_15ns_32_4_0_U28_n_36,
      DSP_OUTPUT_INST(10) => am_addmul_16s_16s_15ns_32_4_0_U28_n_37,
      DSP_OUTPUT_INST(9) => am_addmul_16s_16s_15ns_32_4_0_U28_n_38,
      DSP_OUTPUT_INST(8) => am_addmul_16s_16s_15ns_32_4_0_U28_n_39,
      DSP_OUTPUT_INST(7) => am_addmul_16s_16s_15ns_32_4_0_U28_n_40,
      DSP_OUTPUT_INST(6) => am_addmul_16s_16s_15ns_32_4_0_U28_n_41,
      DSP_OUTPUT_INST(5) => am_addmul_16s_16s_15ns_32_4_0_U28_n_42,
      DSP_OUTPUT_INST(4) => am_addmul_16s_16s_15ns_32_4_0_U28_n_43,
      DSP_OUTPUT_INST(3) => am_addmul_16s_16s_15ns_32_4_0_U28_n_44,
      DSP_OUTPUT_INST(2) => am_addmul_16s_16s_15ns_32_4_0_U28_n_45,
      DSP_OUTPUT_INST(1) => am_addmul_16s_16s_15ns_32_4_0_U28_n_46,
      DSP_OUTPUT_INST(0) => am_addmul_16s_16s_15ns_32_4_0_U28_n_47,
      PCOUT(47) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U50_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_64(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_20(15 downto 0),
      P(24) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_0,
      P(23) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_1,
      P(22) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_2,
      P(21) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_3,
      P(20) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_4,
      P(19) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_5,
      P(18) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_6,
      P(17) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_7,
      P(16) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_8,
      P(15) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_9,
      P(14) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_10,
      P(13) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_11,
      P(12) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_12,
      P(11) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_13,
      P(10) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_14,
      P(9) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_15,
      P(8) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_16,
      P(7) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_17,
      P(6) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_18,
      P(5) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_19,
      P(4) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_20,
      P(3) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_21,
      P(2) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_22,
      P(1) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_23,
      P(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_24,
      PCOUT(47) => am_addmul_16s_16s_8ns_25_4_1_U45_n_0,
      PCOUT(46) => am_addmul_16s_16s_8ns_25_4_1_U45_n_1,
      PCOUT(45) => am_addmul_16s_16s_8ns_25_4_1_U45_n_2,
      PCOUT(44) => am_addmul_16s_16s_8ns_25_4_1_U45_n_3,
      PCOUT(43) => am_addmul_16s_16s_8ns_25_4_1_U45_n_4,
      PCOUT(42) => am_addmul_16s_16s_8ns_25_4_1_U45_n_5,
      PCOUT(41) => am_addmul_16s_16s_8ns_25_4_1_U45_n_6,
      PCOUT(40) => am_addmul_16s_16s_8ns_25_4_1_U45_n_7,
      PCOUT(39) => am_addmul_16s_16s_8ns_25_4_1_U45_n_8,
      PCOUT(38) => am_addmul_16s_16s_8ns_25_4_1_U45_n_9,
      PCOUT(37) => am_addmul_16s_16s_8ns_25_4_1_U45_n_10,
      PCOUT(36) => am_addmul_16s_16s_8ns_25_4_1_U45_n_11,
      PCOUT(35) => am_addmul_16s_16s_8ns_25_4_1_U45_n_12,
      PCOUT(34) => am_addmul_16s_16s_8ns_25_4_1_U45_n_13,
      PCOUT(33) => am_addmul_16s_16s_8ns_25_4_1_U45_n_14,
      PCOUT(32) => am_addmul_16s_16s_8ns_25_4_1_U45_n_15,
      PCOUT(31) => am_addmul_16s_16s_8ns_25_4_1_U45_n_16,
      PCOUT(30) => am_addmul_16s_16s_8ns_25_4_1_U45_n_17,
      PCOUT(29) => am_addmul_16s_16s_8ns_25_4_1_U45_n_18,
      PCOUT(28) => am_addmul_16s_16s_8ns_25_4_1_U45_n_19,
      PCOUT(27) => am_addmul_16s_16s_8ns_25_4_1_U45_n_20,
      PCOUT(26) => am_addmul_16s_16s_8ns_25_4_1_U45_n_21,
      PCOUT(25) => am_addmul_16s_16s_8ns_25_4_1_U45_n_22,
      PCOUT(24) => am_addmul_16s_16s_8ns_25_4_1_U45_n_23,
      PCOUT(23) => am_addmul_16s_16s_8ns_25_4_1_U45_n_24,
      PCOUT(22) => am_addmul_16s_16s_8ns_25_4_1_U45_n_25,
      PCOUT(21) => am_addmul_16s_16s_8ns_25_4_1_U45_n_26,
      PCOUT(20) => am_addmul_16s_16s_8ns_25_4_1_U45_n_27,
      PCOUT(19) => am_addmul_16s_16s_8ns_25_4_1_U45_n_28,
      PCOUT(18) => am_addmul_16s_16s_8ns_25_4_1_U45_n_29,
      PCOUT(17) => am_addmul_16s_16s_8ns_25_4_1_U45_n_30,
      PCOUT(16) => am_addmul_16s_16s_8ns_25_4_1_U45_n_31,
      PCOUT(15) => am_addmul_16s_16s_8ns_25_4_1_U45_n_32,
      PCOUT(14) => am_addmul_16s_16s_8ns_25_4_1_U45_n_33,
      PCOUT(13) => am_addmul_16s_16s_8ns_25_4_1_U45_n_34,
      PCOUT(12) => am_addmul_16s_16s_8ns_25_4_1_U45_n_35,
      PCOUT(11) => am_addmul_16s_16s_8ns_25_4_1_U45_n_36,
      PCOUT(10) => am_addmul_16s_16s_8ns_25_4_1_U45_n_37,
      PCOUT(9) => am_addmul_16s_16s_8ns_25_4_1_U45_n_38,
      PCOUT(8) => am_addmul_16s_16s_8ns_25_4_1_U45_n_39,
      PCOUT(7) => am_addmul_16s_16s_8ns_25_4_1_U45_n_40,
      PCOUT(6) => am_addmul_16s_16s_8ns_25_4_1_U45_n_41,
      PCOUT(5) => am_addmul_16s_16s_8ns_25_4_1_U45_n_42,
      PCOUT(4) => am_addmul_16s_16s_8ns_25_4_1_U45_n_43,
      PCOUT(3) => am_addmul_16s_16s_8ns_25_4_1_U45_n_44,
      PCOUT(2) => am_addmul_16s_16s_8ns_25_4_1_U45_n_45,
      PCOUT(1) => am_addmul_16s_16s_8ns_25_4_1_U45_n_46,
      PCOUT(0) => am_addmul_16s_16s_8ns_25_4_1_U45_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_104(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64_n_25,
      \add_ln66_41_reg_3835_reg[27]_i_2\(0) => add_ln66_38_reg_3780(24),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_29,
      DI(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_56,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_4(15 downto 0),
      P(23) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_30,
      P(22) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_31,
      P(21) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_32,
      P(20) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_33,
      P(19) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_34,
      P(18) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_35,
      P(17) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_36,
      P(16) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_37,
      P(15) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_38,
      P(14) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_39,
      P(13) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_40,
      P(12) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_41,
      P(11) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_42,
      P(10) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_43,
      P(9) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_44,
      P(8) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_45,
      P(7) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_46,
      P(6) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_47,
      P(5) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_48,
      P(4) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_49,
      P(3) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_50,
      P(2) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_51,
      P(1) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_52,
      P(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_53,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_122(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_54,
      \add_ln66_55_reg_3790_reg[26]_i_6\(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_0,
      \add_ln66_55_reg_3790_reg[26]_i_6\(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_1,
      ap_clk => ap_clk,
      ap_clk_0(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_55,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl179_fu_2559_p1(16 downto 0) => p_shl179_fu_2559_p1(22 downto 6)
    );
ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_12(15 downto 0),
      P(24) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_0,
      P(23) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_1,
      P(22) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_2,
      P(21) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_3,
      P(20) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_4,
      P(19) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_5,
      P(18) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_6,
      P(17) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_7,
      P(16) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_8,
      P(15) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_9,
      P(14) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_10,
      P(13) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_11,
      P(12) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_12,
      P(11) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_13,
      P(10) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_14,
      P(9) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_15,
      P(8) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_16,
      P(7) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_17,
      P(6) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_18,
      P(5) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_19,
      P(4) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_20,
      P(3) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_21,
      P(2) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_22,
      P(1) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_23,
      P(0) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_24,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_114(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47_n_25,
      \add_ln66_47_reg_3785_reg[25]\(0) => sext_ln66_159_fu_2611_p1(24),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      tmp113_reg_3601_pp0_iter1_reg(16 downto 0) => tmp113_reg_3601_pp0_iter1_reg(16 downto 0)
    );
ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_29,
      DI(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_56,
      P(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_0,
      P(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_1,
      S(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_2,
      \add_ln66_55_reg_3790[23]_i_8\(23) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_30,
      \add_ln66_55_reg_3790[23]_i_8\(22) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_31,
      \add_ln66_55_reg_3790[23]_i_8\(21) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_32,
      \add_ln66_55_reg_3790[23]_i_8\(20) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_33,
      \add_ln66_55_reg_3790[23]_i_8\(19) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_34,
      \add_ln66_55_reg_3790[23]_i_8\(18) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_35,
      \add_ln66_55_reg_3790[23]_i_8\(17) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_36,
      \add_ln66_55_reg_3790[23]_i_8\(16) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_37,
      \add_ln66_55_reg_3790[23]_i_8\(15) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_38,
      \add_ln66_55_reg_3790[23]_i_8\(14) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_39,
      \add_ln66_55_reg_3790[23]_i_8\(13) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_40,
      \add_ln66_55_reg_3790[23]_i_8\(12) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_41,
      \add_ln66_55_reg_3790[23]_i_8\(11) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_42,
      \add_ln66_55_reg_3790[23]_i_8\(10) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_43,
      \add_ln66_55_reg_3790[23]_i_8\(9) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_44,
      \add_ln66_55_reg_3790[23]_i_8\(8) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_45,
      \add_ln66_55_reg_3790[23]_i_8\(7) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_46,
      \add_ln66_55_reg_3790[23]_i_8\(6) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_47,
      \add_ln66_55_reg_3790[23]_i_8\(5) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_48,
      \add_ln66_55_reg_3790[23]_i_8\(4) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_49,
      \add_ln66_55_reg_3790[23]_i_8\(3) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_50,
      \add_ln66_55_reg_3790[23]_i_8\(2) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_51,
      \add_ln66_55_reg_3790[23]_i_8\(1) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_52,
      \add_ln66_55_reg_3790[23]_i_8\(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_53,
      \add_ln66_55_reg_3790[23]_i_8_0\(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_55,
      \add_ln66_55_reg_3790[26]_i_10\(24 downto 0) => sext_ln66_167_fu_2647_p1(24 downto 0),
      \add_ln66_55_reg_3790[26]_i_5\(0) => ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48_n_54,
      \add_ln66_55_reg_3790_reg[26]\(0) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_0,
      \add_ln66_55_reg_3790_reg[26]_0\(0) => ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26_n_0,
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl178_fu_2598_p1(16 downto 0) => p_shl178_fu_2598_p1(22 downto 6),
      x_n(15 downto 0) => x_n(15 downto 0)
    );
ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_29,
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_26(15 downto 0),
      P(25) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_30,
      P(24) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_31,
      P(23) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_32,
      P(22) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_33,
      P(21) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_34,
      P(20) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_35,
      P(19) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_36,
      P(18) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_37,
      P(17) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_38,
      P(16) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_39,
      P(15) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_40,
      P(14) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_41,
      P(13) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_42,
      P(12) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_43,
      P(11) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_44,
      P(10) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_45,
      P(9) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_46,
      P(8) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_47,
      P(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_48,
      P(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_49,
      P(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_50,
      P(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_51,
      P(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_52,
      P(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_53,
      P(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_54,
      P(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_55,
      PCOUT(47) => am_addmul_16s_16s_9ns_26_4_1_U42_n_0,
      PCOUT(46) => am_addmul_16s_16s_9ns_26_4_1_U42_n_1,
      PCOUT(45) => am_addmul_16s_16s_9ns_26_4_1_U42_n_2,
      PCOUT(44) => am_addmul_16s_16s_9ns_26_4_1_U42_n_3,
      PCOUT(43) => am_addmul_16s_16s_9ns_26_4_1_U42_n_4,
      PCOUT(42) => am_addmul_16s_16s_9ns_26_4_1_U42_n_5,
      PCOUT(41) => am_addmul_16s_16s_9ns_26_4_1_U42_n_6,
      PCOUT(40) => am_addmul_16s_16s_9ns_26_4_1_U42_n_7,
      PCOUT(39) => am_addmul_16s_16s_9ns_26_4_1_U42_n_8,
      PCOUT(38) => am_addmul_16s_16s_9ns_26_4_1_U42_n_9,
      PCOUT(37) => am_addmul_16s_16s_9ns_26_4_1_U42_n_10,
      PCOUT(36) => am_addmul_16s_16s_9ns_26_4_1_U42_n_11,
      PCOUT(35) => am_addmul_16s_16s_9ns_26_4_1_U42_n_12,
      PCOUT(34) => am_addmul_16s_16s_9ns_26_4_1_U42_n_13,
      PCOUT(33) => am_addmul_16s_16s_9ns_26_4_1_U42_n_14,
      PCOUT(32) => am_addmul_16s_16s_9ns_26_4_1_U42_n_15,
      PCOUT(31) => am_addmul_16s_16s_9ns_26_4_1_U42_n_16,
      PCOUT(30) => am_addmul_16s_16s_9ns_26_4_1_U42_n_17,
      PCOUT(29) => am_addmul_16s_16s_9ns_26_4_1_U42_n_18,
      PCOUT(28) => am_addmul_16s_16s_9ns_26_4_1_U42_n_19,
      PCOUT(27) => am_addmul_16s_16s_9ns_26_4_1_U42_n_20,
      PCOUT(26) => am_addmul_16s_16s_9ns_26_4_1_U42_n_21,
      PCOUT(25) => am_addmul_16s_16s_9ns_26_4_1_U42_n_22,
      PCOUT(24) => am_addmul_16s_16s_9ns_26_4_1_U42_n_23,
      PCOUT(23) => am_addmul_16s_16s_9ns_26_4_1_U42_n_24,
      PCOUT(22) => am_addmul_16s_16s_9ns_26_4_1_U42_n_25,
      PCOUT(21) => am_addmul_16s_16s_9ns_26_4_1_U42_n_26,
      PCOUT(20) => am_addmul_16s_16s_9ns_26_4_1_U42_n_27,
      PCOUT(19) => am_addmul_16s_16s_9ns_26_4_1_U42_n_28,
      PCOUT(18) => am_addmul_16s_16s_9ns_26_4_1_U42_n_29,
      PCOUT(17) => am_addmul_16s_16s_9ns_26_4_1_U42_n_30,
      PCOUT(16) => am_addmul_16s_16s_9ns_26_4_1_U42_n_31,
      PCOUT(15) => am_addmul_16s_16s_9ns_26_4_1_U42_n_32,
      PCOUT(14) => am_addmul_16s_16s_9ns_26_4_1_U42_n_33,
      PCOUT(13) => am_addmul_16s_16s_9ns_26_4_1_U42_n_34,
      PCOUT(12) => am_addmul_16s_16s_9ns_26_4_1_U42_n_35,
      PCOUT(11) => am_addmul_16s_16s_9ns_26_4_1_U42_n_36,
      PCOUT(10) => am_addmul_16s_16s_9ns_26_4_1_U42_n_37,
      PCOUT(9) => am_addmul_16s_16s_9ns_26_4_1_U42_n_38,
      PCOUT(8) => am_addmul_16s_16s_9ns_26_4_1_U42_n_39,
      PCOUT(7) => am_addmul_16s_16s_9ns_26_4_1_U42_n_40,
      PCOUT(6) => am_addmul_16s_16s_9ns_26_4_1_U42_n_41,
      PCOUT(5) => am_addmul_16s_16s_9ns_26_4_1_U42_n_42,
      PCOUT(4) => am_addmul_16s_16s_9ns_26_4_1_U42_n_43,
      PCOUT(3) => am_addmul_16s_16s_9ns_26_4_1_U42_n_44,
      PCOUT(2) => am_addmul_16s_16s_9ns_26_4_1_U42_n_45,
      PCOUT(1) => am_addmul_16s_16s_9ns_26_4_1_U42_n_46,
      PCOUT(0) => am_addmul_16s_16s_9ns_26_4_1_U42_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_98(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_56,
      \add_ln66_34_reg_3830_reg[26]\(0) => add_ln66_32_reg_3770(25),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_47(15 downto 0),
      P(27) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_0,
      P(26) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_1,
      P(25) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_2,
      P(24) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_3,
      P(23) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_4,
      P(22) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_5,
      P(21) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_6,
      P(20) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_7,
      P(19) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_8,
      P(18) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_9,
      P(17) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_10,
      P(16) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_11,
      P(15) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_12,
      P(14) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_13,
      P(13) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_14,
      P(12) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_15,
      P(11) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_16,
      P(10) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_17,
      P(9) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_18,
      P(8) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_19,
      P(7) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_20,
      P(6) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_21,
      P(5) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_22,
      P(4) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_23,
      P(3) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_24,
      P(2) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_25,
      P(1) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_26,
      P(0) => ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54_n_27,
      PCOUT(47) => am_addmul_16s_16s_11ns_28_4_1_U34_n_0,
      PCOUT(46) => am_addmul_16s_16s_11ns_28_4_1_U34_n_1,
      PCOUT(45) => am_addmul_16s_16s_11ns_28_4_1_U34_n_2,
      PCOUT(44) => am_addmul_16s_16s_11ns_28_4_1_U34_n_3,
      PCOUT(43) => am_addmul_16s_16s_11ns_28_4_1_U34_n_4,
      PCOUT(42) => am_addmul_16s_16s_11ns_28_4_1_U34_n_5,
      PCOUT(41) => am_addmul_16s_16s_11ns_28_4_1_U34_n_6,
      PCOUT(40) => am_addmul_16s_16s_11ns_28_4_1_U34_n_7,
      PCOUT(39) => am_addmul_16s_16s_11ns_28_4_1_U34_n_8,
      PCOUT(38) => am_addmul_16s_16s_11ns_28_4_1_U34_n_9,
      PCOUT(37) => am_addmul_16s_16s_11ns_28_4_1_U34_n_10,
      PCOUT(36) => am_addmul_16s_16s_11ns_28_4_1_U34_n_11,
      PCOUT(35) => am_addmul_16s_16s_11ns_28_4_1_U34_n_12,
      PCOUT(34) => am_addmul_16s_16s_11ns_28_4_1_U34_n_13,
      PCOUT(33) => am_addmul_16s_16s_11ns_28_4_1_U34_n_14,
      PCOUT(32) => am_addmul_16s_16s_11ns_28_4_1_U34_n_15,
      PCOUT(31) => am_addmul_16s_16s_11ns_28_4_1_U34_n_16,
      PCOUT(30) => am_addmul_16s_16s_11ns_28_4_1_U34_n_17,
      PCOUT(29) => am_addmul_16s_16s_11ns_28_4_1_U34_n_18,
      PCOUT(28) => am_addmul_16s_16s_11ns_28_4_1_U34_n_19,
      PCOUT(27) => am_addmul_16s_16s_11ns_28_4_1_U34_n_20,
      PCOUT(26) => am_addmul_16s_16s_11ns_28_4_1_U34_n_21,
      PCOUT(25) => am_addmul_16s_16s_11ns_28_4_1_U34_n_22,
      PCOUT(24) => am_addmul_16s_16s_11ns_28_4_1_U34_n_23,
      PCOUT(23) => am_addmul_16s_16s_11ns_28_4_1_U34_n_24,
      PCOUT(22) => am_addmul_16s_16s_11ns_28_4_1_U34_n_25,
      PCOUT(21) => am_addmul_16s_16s_11ns_28_4_1_U34_n_26,
      PCOUT(20) => am_addmul_16s_16s_11ns_28_4_1_U34_n_27,
      PCOUT(19) => am_addmul_16s_16s_11ns_28_4_1_U34_n_28,
      PCOUT(18) => am_addmul_16s_16s_11ns_28_4_1_U34_n_29,
      PCOUT(17) => am_addmul_16s_16s_11ns_28_4_1_U34_n_30,
      PCOUT(16) => am_addmul_16s_16s_11ns_28_4_1_U34_n_31,
      PCOUT(15) => am_addmul_16s_16s_11ns_28_4_1_U34_n_32,
      PCOUT(14) => am_addmul_16s_16s_11ns_28_4_1_U34_n_33,
      PCOUT(13) => am_addmul_16s_16s_11ns_28_4_1_U34_n_34,
      PCOUT(12) => am_addmul_16s_16s_11ns_28_4_1_U34_n_35,
      PCOUT(11) => am_addmul_16s_16s_11ns_28_4_1_U34_n_36,
      PCOUT(10) => am_addmul_16s_16s_11ns_28_4_1_U34_n_37,
      PCOUT(9) => am_addmul_16s_16s_11ns_28_4_1_U34_n_38,
      PCOUT(8) => am_addmul_16s_16s_11ns_28_4_1_U34_n_39,
      PCOUT(7) => am_addmul_16s_16s_11ns_28_4_1_U34_n_40,
      PCOUT(6) => am_addmul_16s_16s_11ns_28_4_1_U34_n_41,
      PCOUT(5) => am_addmul_16s_16s_11ns_28_4_1_U34_n_42,
      PCOUT(4) => am_addmul_16s_16s_11ns_28_4_1_U34_n_43,
      PCOUT(3) => am_addmul_16s_16s_11ns_28_4_1_U34_n_44,
      PCOUT(2) => am_addmul_16s_16s_11ns_28_4_1_U34_n_45,
      PCOUT(1) => am_addmul_16s_16s_11ns_28_4_1_U34_n_46,
      PCOUT(0) => am_addmul_16s_16s_11ns_28_4_1_U34_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_77(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_7s_26s_26_4_1_U43: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1
     port map (
      ACOUT(29) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62_n_29,
      C(21) => \p_reg_reg_i_1__1_n_13\,
      C(20) => \p_reg_reg_i_1__1_n_14\,
      C(19) => \p_reg_reg_i_1__1_n_15\,
      C(18) => \p_reg_reg_i_2__1_n_8\,
      C(17) => \p_reg_reg_i_2__1_n_9\,
      C(16) => \p_reg_reg_i_2__1_n_10\,
      C(15) => \p_reg_reg_i_2__1_n_11\,
      C(14) => \p_reg_reg_i_2__1_n_12\,
      C(13) => \p_reg_reg_i_2__1_n_13\,
      C(12) => \p_reg_reg_i_2__1_n_14\,
      C(11) => \p_reg_reg_i_2__1_n_15\,
      C(10) => \p_reg_reg_i_3__1_n_8\,
      C(9) => \p_reg_reg_i_3__1_n_9\,
      C(8) => \p_reg_reg_i_3__1_n_10\,
      C(7) => \p_reg_reg_i_3__1_n_11\,
      C(6) => \p_reg_reg_i_3__1_n_12\,
      C(5) => \p_reg_reg_i_3__1_n_13\,
      C(4) => \p_reg_reg_i_3__1_n_14\,
      C(3) => \p_reg_reg_i_3__1_n_15\,
      C(2 downto 0) => p_shl192_fu_2454_p1(10 downto 8),
      P(25) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_0,
      P(24) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_1,
      P(23) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_2,
      P(22) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_3,
      P(21) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_4,
      P(20) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_5,
      P(19) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_6,
      P(18) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_7,
      P(17) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_8,
      P(16) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_9,
      P(15) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_10,
      P(14) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_11,
      P(13) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_12,
      P(12) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_13,
      P(11) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_14,
      P(10) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_15,
      P(9) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_16,
      P(8) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_17,
      P(7) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_18,
      P(6) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_19,
      P(5) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_20,
      P(4) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_21,
      P(3) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_22,
      P(2) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_23,
      P(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_24,
      P(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_25,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_101(15 downto 0),
      S(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_26,
      S(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_27,
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      p_shl192_fu_2454_p1(2 downto 0) => p_shl192_fu_2454_p1(24 downto 22)
    );
ama_addmuladd_16s_16s_7s_26s_26_4_1_U69: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5
     port map (
      CO(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_0,
      D(15 downto 0) => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(15 downto 0),
      DI(0) => \ref_tmp_reg_1230[15]_i_150_n_0\,
      O(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_4,
      O(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_5,
      P(29) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_0,
      P(28) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_1,
      P(27) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_2,
      P(26) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_3,
      P(25) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_4,
      P(24) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_5,
      P(23) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_6,
      P(22) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_7,
      P(21) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_8,
      P(20) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_9,
      P(19) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_10,
      P(18) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_11,
      P(17) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_12,
      P(16) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_13,
      P(15) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_14,
      P(14) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_15,
      P(13) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_16,
      P(12) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_17,
      P(11) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_18,
      P(10) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_19,
      P(9) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_20,
      P(8) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_21,
      P(7) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_22,
      P(6) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_23,
      P(5) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_24,
      P(4) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_25,
      P(3) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_26,
      P(2) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_27,
      P(1) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_28,
      P(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_29,
      PCOUT(47) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_17(15 downto 0),
      S(1) => ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_0,
      S(0) => ama_addmuladd_16s_16s_10s_27s_28_4_1_U68_n_1,
      \add_ln66_13_reg_3805_reg[6]\(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_1,
      \add_ln66_13_reg_3805_reg[6]\(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_2,
      \add_ln66_27_reg_3820_reg[28]\(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_3,
      \add_ln66_6_reg_3800_reg[30]\ => ama_addmuladd_16s_16s_7s_26s_26_4_1_U69_n_22,
      ap_clk => ap_clk,
      ap_return(15 downto 0) => ap_return(15 downto 0),
      \ref_tmp_reg_1230[15]_i_41\(27 downto 0) => sext_ln66_171_fu_2856_p1(27 downto 0),
      \ref_tmp_reg_1230[15]_i_9\(29 downto 0) => add_ln66_6_reg_3800(30 downto 1),
      \ref_tmp_reg_1230_reg[15]\(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_33,
      \ref_tmp_reg_1230_reg[15]_0\(0) => ama_addmuladd_16s_16s_12s_28s_29_4_1_U67_n_29,
      \ref_tmp_reg_1230_reg[15]_i_112\(25 downto 0) => add_ln66_47_reg_3785_pp0_iter4_reg(25 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_18\(28 downto 0) => add_ln66_27_reg_3820(28 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_18_0\(29 downto 0) => add_ln66_13_reg_3805(29 downto 0),
      \ref_tmp_reg_1230_reg[15]_i_78\(26 downto 0) => add_ln66_55_reg_3790_pp0_iter4_reg(26 downto 0),
      \ref_tmp_reg_1230_reg[7]_i_2\(1) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_32,
      \ref_tmp_reg_1230_reg[7]_i_2\(0) => sext_ln66_140_fu_2812_p1(0),
      \ref_tmp_reg_1230_reg[7]_i_2_0\(1) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_30,
      \ref_tmp_reg_1230_reg[7]_i_2_0\(0) => ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66_n_31,
      sext_ln66_140_fu_2812_p1(27 downto 0) => sext_ln66_140_fu_2812_p1(28 downto 1)
    );
ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_15(15 downto 0),
      DSP_OUTPUT_INST(47) => am_addmul_16s_16s_9s_26_4_1_U46_n_0,
      DSP_OUTPUT_INST(46) => am_addmul_16s_16s_9s_26_4_1_U46_n_1,
      DSP_OUTPUT_INST(45) => am_addmul_16s_16s_9s_26_4_1_U46_n_2,
      DSP_OUTPUT_INST(44) => am_addmul_16s_16s_9s_26_4_1_U46_n_3,
      DSP_OUTPUT_INST(43) => am_addmul_16s_16s_9s_26_4_1_U46_n_4,
      DSP_OUTPUT_INST(42) => am_addmul_16s_16s_9s_26_4_1_U46_n_5,
      DSP_OUTPUT_INST(41) => am_addmul_16s_16s_9s_26_4_1_U46_n_6,
      DSP_OUTPUT_INST(40) => am_addmul_16s_16s_9s_26_4_1_U46_n_7,
      DSP_OUTPUT_INST(39) => am_addmul_16s_16s_9s_26_4_1_U46_n_8,
      DSP_OUTPUT_INST(38) => am_addmul_16s_16s_9s_26_4_1_U46_n_9,
      DSP_OUTPUT_INST(37) => am_addmul_16s_16s_9s_26_4_1_U46_n_10,
      DSP_OUTPUT_INST(36) => am_addmul_16s_16s_9s_26_4_1_U46_n_11,
      DSP_OUTPUT_INST(35) => am_addmul_16s_16s_9s_26_4_1_U46_n_12,
      DSP_OUTPUT_INST(34) => am_addmul_16s_16s_9s_26_4_1_U46_n_13,
      DSP_OUTPUT_INST(33) => am_addmul_16s_16s_9s_26_4_1_U46_n_14,
      DSP_OUTPUT_INST(32) => am_addmul_16s_16s_9s_26_4_1_U46_n_15,
      DSP_OUTPUT_INST(31) => am_addmul_16s_16s_9s_26_4_1_U46_n_16,
      DSP_OUTPUT_INST(30) => am_addmul_16s_16s_9s_26_4_1_U46_n_17,
      DSP_OUTPUT_INST(29) => am_addmul_16s_16s_9s_26_4_1_U46_n_18,
      DSP_OUTPUT_INST(28) => am_addmul_16s_16s_9s_26_4_1_U46_n_19,
      DSP_OUTPUT_INST(27) => am_addmul_16s_16s_9s_26_4_1_U46_n_20,
      DSP_OUTPUT_INST(26) => am_addmul_16s_16s_9s_26_4_1_U46_n_21,
      DSP_OUTPUT_INST(25) => am_addmul_16s_16s_9s_26_4_1_U46_n_22,
      DSP_OUTPUT_INST(24) => am_addmul_16s_16s_9s_26_4_1_U46_n_23,
      DSP_OUTPUT_INST(23) => am_addmul_16s_16s_9s_26_4_1_U46_n_24,
      DSP_OUTPUT_INST(22) => am_addmul_16s_16s_9s_26_4_1_U46_n_25,
      DSP_OUTPUT_INST(21) => am_addmul_16s_16s_9s_26_4_1_U46_n_26,
      DSP_OUTPUT_INST(20) => am_addmul_16s_16s_9s_26_4_1_U46_n_27,
      DSP_OUTPUT_INST(19) => am_addmul_16s_16s_9s_26_4_1_U46_n_28,
      DSP_OUTPUT_INST(18) => am_addmul_16s_16s_9s_26_4_1_U46_n_29,
      DSP_OUTPUT_INST(17) => am_addmul_16s_16s_9s_26_4_1_U46_n_30,
      DSP_OUTPUT_INST(16) => am_addmul_16s_16s_9s_26_4_1_U46_n_31,
      DSP_OUTPUT_INST(15) => am_addmul_16s_16s_9s_26_4_1_U46_n_32,
      DSP_OUTPUT_INST(14) => am_addmul_16s_16s_9s_26_4_1_U46_n_33,
      DSP_OUTPUT_INST(13) => am_addmul_16s_16s_9s_26_4_1_U46_n_34,
      DSP_OUTPUT_INST(12) => am_addmul_16s_16s_9s_26_4_1_U46_n_35,
      DSP_OUTPUT_INST(11) => am_addmul_16s_16s_9s_26_4_1_U46_n_36,
      DSP_OUTPUT_INST(10) => am_addmul_16s_16s_9s_26_4_1_U46_n_37,
      DSP_OUTPUT_INST(9) => am_addmul_16s_16s_9s_26_4_1_U46_n_38,
      DSP_OUTPUT_INST(8) => am_addmul_16s_16s_9s_26_4_1_U46_n_39,
      DSP_OUTPUT_INST(7) => am_addmul_16s_16s_9s_26_4_1_U46_n_40,
      DSP_OUTPUT_INST(6) => am_addmul_16s_16s_9s_26_4_1_U46_n_41,
      DSP_OUTPUT_INST(5) => am_addmul_16s_16s_9s_26_4_1_U46_n_42,
      DSP_OUTPUT_INST(4) => am_addmul_16s_16s_9s_26_4_1_U46_n_43,
      DSP_OUTPUT_INST(3) => am_addmul_16s_16s_9s_26_4_1_U46_n_44,
      DSP_OUTPUT_INST(2) => am_addmul_16s_16s_9s_26_4_1_U46_n_45,
      DSP_OUTPUT_INST(1) => am_addmul_16s_16s_9s_26_4_1_U46_n_46,
      DSP_OUTPUT_INST(0) => am_addmul_16s_16s_9s_26_4_1_U46_n_47,
      PCOUT(47) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_109(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_30(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_0,
      P(25) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_1,
      P(24) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_2,
      P(23) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_3,
      P(22) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_4,
      P(21) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_5,
      P(20) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_6,
      P(19) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_7,
      P(18) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_8,
      P(17) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_9,
      P(16) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_10,
      P(15) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_11,
      P(14) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_12,
      P(13) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_13,
      P(12) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_14,
      P(11) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_15,
      P(10) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_16,
      P(9) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_17,
      P(8) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_18,
      P(7) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_19,
      P(6) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_20,
      P(5) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_21,
      P(4) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_22,
      P(3) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_23,
      P(2) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_24,
      P(1) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_25,
      P(0) => ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61_n_26,
      PCOUT(47) => am_addmul_17s_17s_9ns_27_4_1_U25_n_0,
      PCOUT(46) => am_addmul_17s_17s_9ns_27_4_1_U25_n_1,
      PCOUT(45) => am_addmul_17s_17s_9ns_27_4_1_U25_n_2,
      PCOUT(44) => am_addmul_17s_17s_9ns_27_4_1_U25_n_3,
      PCOUT(43) => am_addmul_17s_17s_9ns_27_4_1_U25_n_4,
      PCOUT(42) => am_addmul_17s_17s_9ns_27_4_1_U25_n_5,
      PCOUT(41) => am_addmul_17s_17s_9ns_27_4_1_U25_n_6,
      PCOUT(40) => am_addmul_17s_17s_9ns_27_4_1_U25_n_7,
      PCOUT(39) => am_addmul_17s_17s_9ns_27_4_1_U25_n_8,
      PCOUT(38) => am_addmul_17s_17s_9ns_27_4_1_U25_n_9,
      PCOUT(37) => am_addmul_17s_17s_9ns_27_4_1_U25_n_10,
      PCOUT(36) => am_addmul_17s_17s_9ns_27_4_1_U25_n_11,
      PCOUT(35) => am_addmul_17s_17s_9ns_27_4_1_U25_n_12,
      PCOUT(34) => am_addmul_17s_17s_9ns_27_4_1_U25_n_13,
      PCOUT(33) => am_addmul_17s_17s_9ns_27_4_1_U25_n_14,
      PCOUT(32) => am_addmul_17s_17s_9ns_27_4_1_U25_n_15,
      PCOUT(31) => am_addmul_17s_17s_9ns_27_4_1_U25_n_16,
      PCOUT(30) => am_addmul_17s_17s_9ns_27_4_1_U25_n_17,
      PCOUT(29) => am_addmul_17s_17s_9ns_27_4_1_U25_n_18,
      PCOUT(28) => am_addmul_17s_17s_9ns_27_4_1_U25_n_19,
      PCOUT(27) => am_addmul_17s_17s_9ns_27_4_1_U25_n_20,
      PCOUT(26) => am_addmul_17s_17s_9ns_27_4_1_U25_n_21,
      PCOUT(25) => am_addmul_17s_17s_9ns_27_4_1_U25_n_22,
      PCOUT(24) => am_addmul_17s_17s_9ns_27_4_1_U25_n_23,
      PCOUT(23) => am_addmul_17s_17s_9ns_27_4_1_U25_n_24,
      PCOUT(22) => am_addmul_17s_17s_9ns_27_4_1_U25_n_25,
      PCOUT(21) => am_addmul_17s_17s_9ns_27_4_1_U25_n_26,
      PCOUT(20) => am_addmul_17s_17s_9ns_27_4_1_U25_n_27,
      PCOUT(19) => am_addmul_17s_17s_9ns_27_4_1_U25_n_28,
      PCOUT(18) => am_addmul_17s_17s_9ns_27_4_1_U25_n_29,
      PCOUT(17) => am_addmul_17s_17s_9ns_27_4_1_U25_n_30,
      PCOUT(16) => am_addmul_17s_17s_9ns_27_4_1_U25_n_31,
      PCOUT(15) => am_addmul_17s_17s_9ns_27_4_1_U25_n_32,
      PCOUT(14) => am_addmul_17s_17s_9ns_27_4_1_U25_n_33,
      PCOUT(13) => am_addmul_17s_17s_9ns_27_4_1_U25_n_34,
      PCOUT(12) => am_addmul_17s_17s_9ns_27_4_1_U25_n_35,
      PCOUT(11) => am_addmul_17s_17s_9ns_27_4_1_U25_n_36,
      PCOUT(10) => am_addmul_17s_17s_9ns_27_4_1_U25_n_37,
      PCOUT(9) => am_addmul_17s_17s_9ns_27_4_1_U25_n_38,
      PCOUT(8) => am_addmul_17s_17s_9ns_27_4_1_U25_n_39,
      PCOUT(7) => am_addmul_17s_17s_9ns_27_4_1_U25_n_40,
      PCOUT(6) => am_addmul_17s_17s_9ns_27_4_1_U25_n_41,
      PCOUT(5) => am_addmul_17s_17s_9ns_27_4_1_U25_n_42,
      PCOUT(4) => am_addmul_17s_17s_9ns_27_4_1_U25_n_43,
      PCOUT(3) => am_addmul_17s_17s_9ns_27_4_1_U25_n_44,
      PCOUT(2) => am_addmul_17s_17s_9ns_27_4_1_U25_n_45,
      PCOUT(1) => am_addmul_17s_17s_9ns_27_4_1_U25_n_46,
      PCOUT(0) => am_addmul_17s_17s_9ns_27_4_1_U25_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_94(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_35(15 downto 0),
      P(26) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_0,
      P(25) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_1,
      P(24) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_2,
      P(23) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_3,
      P(22) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_4,
      P(21) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_5,
      P(20) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_6,
      P(19) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_7,
      P(18) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_8,
      P(17) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_9,
      P(16) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_10,
      P(15) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_11,
      P(14) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_12,
      P(13) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_13,
      P(12) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_14,
      P(11) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_15,
      P(10) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_16,
      P(9) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_17,
      P(8) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_18,
      P(7) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_19,
      P(6) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_20,
      P(5) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_21,
      P(4) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_22,
      P(3) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_23,
      P(2) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_24,
      P(1) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_25,
      P(0) => ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59_n_26,
      PCOUT(47) => am_addmul_16s_16s_10s_27_4_1_U39_n_0,
      PCOUT(46) => am_addmul_16s_16s_10s_27_4_1_U39_n_1,
      PCOUT(45) => am_addmul_16s_16s_10s_27_4_1_U39_n_2,
      PCOUT(44) => am_addmul_16s_16s_10s_27_4_1_U39_n_3,
      PCOUT(43) => am_addmul_16s_16s_10s_27_4_1_U39_n_4,
      PCOUT(42) => am_addmul_16s_16s_10s_27_4_1_U39_n_5,
      PCOUT(41) => am_addmul_16s_16s_10s_27_4_1_U39_n_6,
      PCOUT(40) => am_addmul_16s_16s_10s_27_4_1_U39_n_7,
      PCOUT(39) => am_addmul_16s_16s_10s_27_4_1_U39_n_8,
      PCOUT(38) => am_addmul_16s_16s_10s_27_4_1_U39_n_9,
      PCOUT(37) => am_addmul_16s_16s_10s_27_4_1_U39_n_10,
      PCOUT(36) => am_addmul_16s_16s_10s_27_4_1_U39_n_11,
      PCOUT(35) => am_addmul_16s_16s_10s_27_4_1_U39_n_12,
      PCOUT(34) => am_addmul_16s_16s_10s_27_4_1_U39_n_13,
      PCOUT(33) => am_addmul_16s_16s_10s_27_4_1_U39_n_14,
      PCOUT(32) => am_addmul_16s_16s_10s_27_4_1_U39_n_15,
      PCOUT(31) => am_addmul_16s_16s_10s_27_4_1_U39_n_16,
      PCOUT(30) => am_addmul_16s_16s_10s_27_4_1_U39_n_17,
      PCOUT(29) => am_addmul_16s_16s_10s_27_4_1_U39_n_18,
      PCOUT(28) => am_addmul_16s_16s_10s_27_4_1_U39_n_19,
      PCOUT(27) => am_addmul_16s_16s_10s_27_4_1_U39_n_20,
      PCOUT(26) => am_addmul_16s_16s_10s_27_4_1_U39_n_21,
      PCOUT(25) => am_addmul_16s_16s_10s_27_4_1_U39_n_22,
      PCOUT(24) => am_addmul_16s_16s_10s_27_4_1_U39_n_23,
      PCOUT(23) => am_addmul_16s_16s_10s_27_4_1_U39_n_24,
      PCOUT(22) => am_addmul_16s_16s_10s_27_4_1_U39_n_25,
      PCOUT(21) => am_addmul_16s_16s_10s_27_4_1_U39_n_26,
      PCOUT(20) => am_addmul_16s_16s_10s_27_4_1_U39_n_27,
      PCOUT(19) => am_addmul_16s_16s_10s_27_4_1_U39_n_28,
      PCOUT(18) => am_addmul_16s_16s_10s_27_4_1_U39_n_29,
      PCOUT(17) => am_addmul_16s_16s_10s_27_4_1_U39_n_30,
      PCOUT(16) => am_addmul_16s_16s_10s_27_4_1_U39_n_31,
      PCOUT(15) => am_addmul_16s_16s_10s_27_4_1_U39_n_32,
      PCOUT(14) => am_addmul_16s_16s_10s_27_4_1_U39_n_33,
      PCOUT(13) => am_addmul_16s_16s_10s_27_4_1_U39_n_34,
      PCOUT(12) => am_addmul_16s_16s_10s_27_4_1_U39_n_35,
      PCOUT(11) => am_addmul_16s_16s_10s_27_4_1_U39_n_36,
      PCOUT(10) => am_addmul_16s_16s_10s_27_4_1_U39_n_37,
      PCOUT(9) => am_addmul_16s_16s_10s_27_4_1_U39_n_38,
      PCOUT(8) => am_addmul_16s_16s_10s_27_4_1_U39_n_39,
      PCOUT(7) => am_addmul_16s_16s_10s_27_4_1_U39_n_40,
      PCOUT(6) => am_addmul_16s_16s_10s_27_4_1_U39_n_41,
      PCOUT(5) => am_addmul_16s_16s_10s_27_4_1_U39_n_42,
      PCOUT(4) => am_addmul_16s_16s_10s_27_4_1_U39_n_43,
      PCOUT(3) => am_addmul_16s_16s_10s_27_4_1_U39_n_44,
      PCOUT(2) => am_addmul_16s_16s_10s_27_4_1_U39_n_45,
      PCOUT(1) => am_addmul_16s_16s_10s_27_4_1_U39_n_46,
      PCOUT(0) => am_addmul_16s_16s_10s_27_4_1_U39_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_89(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_43(15 downto 0),
      P(27) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_0,
      P(26) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_1,
      P(25) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_2,
      P(24) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_3,
      P(23) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_4,
      P(22) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_5,
      P(21) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_6,
      P(20) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_7,
      P(19) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_8,
      P(18) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_9,
      P(17) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_10,
      P(16) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_11,
      P(15) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_12,
      P(14) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_13,
      P(13) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_14,
      P(12) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_15,
      P(11) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_16,
      P(10) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_17,
      P(9) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_18,
      P(8) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_19,
      P(7) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_20,
      P(6) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_21,
      P(5) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_22,
      P(4) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_23,
      P(3) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_24,
      P(2) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_25,
      P(1) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_26,
      P(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_27,
      PCOUT(47) => am_addmul_16s_16s_10ns_28_4_1_U36_n_0,
      PCOUT(46) => am_addmul_16s_16s_10ns_28_4_1_U36_n_1,
      PCOUT(45) => am_addmul_16s_16s_10ns_28_4_1_U36_n_2,
      PCOUT(44) => am_addmul_16s_16s_10ns_28_4_1_U36_n_3,
      PCOUT(43) => am_addmul_16s_16s_10ns_28_4_1_U36_n_4,
      PCOUT(42) => am_addmul_16s_16s_10ns_28_4_1_U36_n_5,
      PCOUT(41) => am_addmul_16s_16s_10ns_28_4_1_U36_n_6,
      PCOUT(40) => am_addmul_16s_16s_10ns_28_4_1_U36_n_7,
      PCOUT(39) => am_addmul_16s_16s_10ns_28_4_1_U36_n_8,
      PCOUT(38) => am_addmul_16s_16s_10ns_28_4_1_U36_n_9,
      PCOUT(37) => am_addmul_16s_16s_10ns_28_4_1_U36_n_10,
      PCOUT(36) => am_addmul_16s_16s_10ns_28_4_1_U36_n_11,
      PCOUT(35) => am_addmul_16s_16s_10ns_28_4_1_U36_n_12,
      PCOUT(34) => am_addmul_16s_16s_10ns_28_4_1_U36_n_13,
      PCOUT(33) => am_addmul_16s_16s_10ns_28_4_1_U36_n_14,
      PCOUT(32) => am_addmul_16s_16s_10ns_28_4_1_U36_n_15,
      PCOUT(31) => am_addmul_16s_16s_10ns_28_4_1_U36_n_16,
      PCOUT(30) => am_addmul_16s_16s_10ns_28_4_1_U36_n_17,
      PCOUT(29) => am_addmul_16s_16s_10ns_28_4_1_U36_n_18,
      PCOUT(28) => am_addmul_16s_16s_10ns_28_4_1_U36_n_19,
      PCOUT(27) => am_addmul_16s_16s_10ns_28_4_1_U36_n_20,
      PCOUT(26) => am_addmul_16s_16s_10ns_28_4_1_U36_n_21,
      PCOUT(25) => am_addmul_16s_16s_10ns_28_4_1_U36_n_22,
      PCOUT(24) => am_addmul_16s_16s_10ns_28_4_1_U36_n_23,
      PCOUT(23) => am_addmul_16s_16s_10ns_28_4_1_U36_n_24,
      PCOUT(22) => am_addmul_16s_16s_10ns_28_4_1_U36_n_25,
      PCOUT(21) => am_addmul_16s_16s_10ns_28_4_1_U36_n_26,
      PCOUT(20) => am_addmul_16s_16s_10ns_28_4_1_U36_n_27,
      PCOUT(19) => am_addmul_16s_16s_10ns_28_4_1_U36_n_28,
      PCOUT(18) => am_addmul_16s_16s_10ns_28_4_1_U36_n_29,
      PCOUT(17) => am_addmul_16s_16s_10ns_28_4_1_U36_n_30,
      PCOUT(16) => am_addmul_16s_16s_10ns_28_4_1_U36_n_31,
      PCOUT(15) => am_addmul_16s_16s_10ns_28_4_1_U36_n_32,
      PCOUT(14) => am_addmul_16s_16s_10ns_28_4_1_U36_n_33,
      PCOUT(13) => am_addmul_16s_16s_10ns_28_4_1_U36_n_34,
      PCOUT(12) => am_addmul_16s_16s_10ns_28_4_1_U36_n_35,
      PCOUT(11) => am_addmul_16s_16s_10ns_28_4_1_U36_n_36,
      PCOUT(10) => am_addmul_16s_16s_10ns_28_4_1_U36_n_37,
      PCOUT(9) => am_addmul_16s_16s_10ns_28_4_1_U36_n_38,
      PCOUT(8) => am_addmul_16s_16s_10ns_28_4_1_U36_n_39,
      PCOUT(7) => am_addmul_16s_16s_10ns_28_4_1_U36_n_40,
      PCOUT(6) => am_addmul_16s_16s_10ns_28_4_1_U36_n_41,
      PCOUT(5) => am_addmul_16s_16s_10ns_28_4_1_U36_n_42,
      PCOUT(4) => am_addmul_16s_16s_10ns_28_4_1_U36_n_43,
      PCOUT(3) => am_addmul_16s_16s_10ns_28_4_1_U36_n_44,
      PCOUT(2) => am_addmul_16s_16s_10ns_28_4_1_U36_n_45,
      PCOUT(1) => am_addmul_16s_16s_10ns_28_4_1_U36_n_46,
      PCOUT(0) => am_addmul_16s_16s_10ns_28_4_1_U36_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_81(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56_n_28,
      \add_ln66_19_reg_3815_reg[28]\(0) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_0,
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_9s_19s_25_4_1_U44: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1
     port map (
      A(15 downto 0) => p_ZL19H_filter_FIR_kernel_22(15 downto 0),
      ACOUT(29) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_0,
      ACOUT(28) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_1,
      ACOUT(27) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_2,
      ACOUT(26) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_3,
      ACOUT(25) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_4,
      ACOUT(24) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_5,
      ACOUT(23) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_6,
      ACOUT(22) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_7,
      ACOUT(21) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_8,
      ACOUT(20) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_9,
      ACOUT(19) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_10,
      ACOUT(18) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_11,
      ACOUT(17) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_12,
      ACOUT(16) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_13,
      ACOUT(15) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_14,
      ACOUT(14) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_15,
      ACOUT(13) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_16,
      ACOUT(12) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_17,
      ACOUT(11) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_18,
      ACOUT(10) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_19,
      ACOUT(9) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_20,
      ACOUT(8) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_21,
      ACOUT(7) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_22,
      ACOUT(6) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_23,
      ACOUT(5) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_24,
      ACOUT(4) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_25,
      ACOUT(3) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_26,
      ACOUT(2) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_27,
      ACOUT(1) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_28,
      ACOUT(0) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_29,
      C(16 downto 0) => tmp931_reg_3596(16 downto 0),
      D(24) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_30,
      D(23) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_31,
      D(22) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_32,
      D(21) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_33,
      D(20) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_34,
      D(19) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_35,
      D(18) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_36,
      D(17) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_37,
      D(16) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_38,
      D(15) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_39,
      D(14) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_40,
      D(13) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_41,
      D(12) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_42,
      D(11) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_43,
      D(10) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_44,
      D(9) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_45,
      D(8) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_46,
      D(7) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_47,
      D(6) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_48,
      D(5) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_49,
      D(4) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_50,
      D(3) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_51,
      D(2) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_52,
      D(1) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_53,
      D(0) => ama_addmuladd_16s_16s_9s_19s_25_4_1_U44_n_54,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_104(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_9s_28s_28_4_1_U55: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1
     port map (
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_45(15 downto 0),
      P(27) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_0,
      P(26) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_1,
      P(25) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_2,
      P(24) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_3,
      P(23) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_4,
      P(22) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_5,
      P(21) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_6,
      P(20) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_7,
      P(19) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_8,
      P(18) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_9,
      P(17) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_10,
      P(16) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_11,
      P(15) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_12,
      P(14) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_13,
      P(13) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_14,
      P(12) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_15,
      P(11) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_16,
      P(10) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_17,
      P(9) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_18,
      P(8) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_19,
      P(7) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_20,
      P(6) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_21,
      P(5) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_22,
      P(4) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_23,
      P(3) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_24,
      P(2) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_25,
      P(1) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_26,
      P(0) => ama_addmuladd_16s_16s_9s_28s_28_4_1_U55_n_27,
      PCOUT(47) => am_addmul_16s_16s_11s_28_4_1_U35_n_0,
      PCOUT(46) => am_addmul_16s_16s_11s_28_4_1_U35_n_1,
      PCOUT(45) => am_addmul_16s_16s_11s_28_4_1_U35_n_2,
      PCOUT(44) => am_addmul_16s_16s_11s_28_4_1_U35_n_3,
      PCOUT(43) => am_addmul_16s_16s_11s_28_4_1_U35_n_4,
      PCOUT(42) => am_addmul_16s_16s_11s_28_4_1_U35_n_5,
      PCOUT(41) => am_addmul_16s_16s_11s_28_4_1_U35_n_6,
      PCOUT(40) => am_addmul_16s_16s_11s_28_4_1_U35_n_7,
      PCOUT(39) => am_addmul_16s_16s_11s_28_4_1_U35_n_8,
      PCOUT(38) => am_addmul_16s_16s_11s_28_4_1_U35_n_9,
      PCOUT(37) => am_addmul_16s_16s_11s_28_4_1_U35_n_10,
      PCOUT(36) => am_addmul_16s_16s_11s_28_4_1_U35_n_11,
      PCOUT(35) => am_addmul_16s_16s_11s_28_4_1_U35_n_12,
      PCOUT(34) => am_addmul_16s_16s_11s_28_4_1_U35_n_13,
      PCOUT(33) => am_addmul_16s_16s_11s_28_4_1_U35_n_14,
      PCOUT(32) => am_addmul_16s_16s_11s_28_4_1_U35_n_15,
      PCOUT(31) => am_addmul_16s_16s_11s_28_4_1_U35_n_16,
      PCOUT(30) => am_addmul_16s_16s_11s_28_4_1_U35_n_17,
      PCOUT(29) => am_addmul_16s_16s_11s_28_4_1_U35_n_18,
      PCOUT(28) => am_addmul_16s_16s_11s_28_4_1_U35_n_19,
      PCOUT(27) => am_addmul_16s_16s_11s_28_4_1_U35_n_20,
      PCOUT(26) => am_addmul_16s_16s_11s_28_4_1_U35_n_21,
      PCOUT(25) => am_addmul_16s_16s_11s_28_4_1_U35_n_22,
      PCOUT(24) => am_addmul_16s_16s_11s_28_4_1_U35_n_23,
      PCOUT(23) => am_addmul_16s_16s_11s_28_4_1_U35_n_24,
      PCOUT(22) => am_addmul_16s_16s_11s_28_4_1_U35_n_25,
      PCOUT(21) => am_addmul_16s_16s_11s_28_4_1_U35_n_26,
      PCOUT(20) => am_addmul_16s_16s_11s_28_4_1_U35_n_27,
      PCOUT(19) => am_addmul_16s_16s_11s_28_4_1_U35_n_28,
      PCOUT(18) => am_addmul_16s_16s_11s_28_4_1_U35_n_29,
      PCOUT(17) => am_addmul_16s_16s_11s_28_4_1_U35_n_30,
      PCOUT(16) => am_addmul_16s_16s_11s_28_4_1_U35_n_31,
      PCOUT(15) => am_addmul_16s_16s_11s_28_4_1_U35_n_32,
      PCOUT(14) => am_addmul_16s_16s_11s_28_4_1_U35_n_33,
      PCOUT(13) => am_addmul_16s_16s_11s_28_4_1_U35_n_34,
      PCOUT(12) => am_addmul_16s_16s_11s_28_4_1_U35_n_35,
      PCOUT(11) => am_addmul_16s_16s_11s_28_4_1_U35_n_36,
      PCOUT(10) => am_addmul_16s_16s_11s_28_4_1_U35_n_37,
      PCOUT(9) => am_addmul_16s_16s_11s_28_4_1_U35_n_38,
      PCOUT(8) => am_addmul_16s_16s_11s_28_4_1_U35_n_39,
      PCOUT(7) => am_addmul_16s_16s_11s_28_4_1_U35_n_40,
      PCOUT(6) => am_addmul_16s_16s_11s_28_4_1_U35_n_41,
      PCOUT(5) => am_addmul_16s_16s_11s_28_4_1_U35_n_42,
      PCOUT(4) => am_addmul_16s_16s_11s_28_4_1_U35_n_43,
      PCOUT(3) => am_addmul_16s_16s_11s_28_4_1_U35_n_44,
      PCOUT(2) => am_addmul_16s_16s_11s_28_4_1_U35_n_45,
      PCOUT(1) => am_addmul_16s_16s_11s_28_4_1_U35_n_46,
      PCOUT(0) => am_addmul_16s_16s_11s_28_4_1_U35_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_79(15 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_16s_16s_9s_29s_29_4_1_U53: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1
     port map (
      D(29 downto 0) => add_ln66_13_fu_2684_p2(29 downto 0),
      DSP_ALU_INST(15 downto 0) => p_ZL19H_filter_FIR_kernel_51(15 downto 0),
      P(28) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_0,
      P(27) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_1,
      P(26) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_2,
      P(25) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_3,
      P(24) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_4,
      P(23) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_5,
      P(22) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_6,
      P(21) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_7,
      P(20) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_8,
      P(19) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_9,
      P(18) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_10,
      P(17) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_11,
      P(16) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_12,
      P(15) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_13,
      P(14) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_14,
      P(13) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_15,
      P(12) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_16,
      P(11) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_17,
      P(10) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_18,
      P(9) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_19,
      P(8) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_20,
      P(7) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_21,
      P(6) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_22,
      P(5) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_23,
      P(4) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_24,
      P(3) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_25,
      P(2) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_26,
      P(1) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_27,
      P(0) => ama_addmuladd_16s_16s_11s_29s_29_4_1_U52_n_28,
      PCOUT(47) => am_addmul_16s_16s_12s_29_4_1_U32_n_0,
      PCOUT(46) => am_addmul_16s_16s_12s_29_4_1_U32_n_1,
      PCOUT(45) => am_addmul_16s_16s_12s_29_4_1_U32_n_2,
      PCOUT(44) => am_addmul_16s_16s_12s_29_4_1_U32_n_3,
      PCOUT(43) => am_addmul_16s_16s_12s_29_4_1_U32_n_4,
      PCOUT(42) => am_addmul_16s_16s_12s_29_4_1_U32_n_5,
      PCOUT(41) => am_addmul_16s_16s_12s_29_4_1_U32_n_6,
      PCOUT(40) => am_addmul_16s_16s_12s_29_4_1_U32_n_7,
      PCOUT(39) => am_addmul_16s_16s_12s_29_4_1_U32_n_8,
      PCOUT(38) => am_addmul_16s_16s_12s_29_4_1_U32_n_9,
      PCOUT(37) => am_addmul_16s_16s_12s_29_4_1_U32_n_10,
      PCOUT(36) => am_addmul_16s_16s_12s_29_4_1_U32_n_11,
      PCOUT(35) => am_addmul_16s_16s_12s_29_4_1_U32_n_12,
      PCOUT(34) => am_addmul_16s_16s_12s_29_4_1_U32_n_13,
      PCOUT(33) => am_addmul_16s_16s_12s_29_4_1_U32_n_14,
      PCOUT(32) => am_addmul_16s_16s_12s_29_4_1_U32_n_15,
      PCOUT(31) => am_addmul_16s_16s_12s_29_4_1_U32_n_16,
      PCOUT(30) => am_addmul_16s_16s_12s_29_4_1_U32_n_17,
      PCOUT(29) => am_addmul_16s_16s_12s_29_4_1_U32_n_18,
      PCOUT(28) => am_addmul_16s_16s_12s_29_4_1_U32_n_19,
      PCOUT(27) => am_addmul_16s_16s_12s_29_4_1_U32_n_20,
      PCOUT(26) => am_addmul_16s_16s_12s_29_4_1_U32_n_21,
      PCOUT(25) => am_addmul_16s_16s_12s_29_4_1_U32_n_22,
      PCOUT(24) => am_addmul_16s_16s_12s_29_4_1_U32_n_23,
      PCOUT(23) => am_addmul_16s_16s_12s_29_4_1_U32_n_24,
      PCOUT(22) => am_addmul_16s_16s_12s_29_4_1_U32_n_25,
      PCOUT(21) => am_addmul_16s_16s_12s_29_4_1_U32_n_26,
      PCOUT(20) => am_addmul_16s_16s_12s_29_4_1_U32_n_27,
      PCOUT(19) => am_addmul_16s_16s_12s_29_4_1_U32_n_28,
      PCOUT(18) => am_addmul_16s_16s_12s_29_4_1_U32_n_29,
      PCOUT(17) => am_addmul_16s_16s_12s_29_4_1_U32_n_30,
      PCOUT(16) => am_addmul_16s_16s_12s_29_4_1_U32_n_31,
      PCOUT(15) => am_addmul_16s_16s_12s_29_4_1_U32_n_32,
      PCOUT(14) => am_addmul_16s_16s_12s_29_4_1_U32_n_33,
      PCOUT(13) => am_addmul_16s_16s_12s_29_4_1_U32_n_34,
      PCOUT(12) => am_addmul_16s_16s_12s_29_4_1_U32_n_35,
      PCOUT(11) => am_addmul_16s_16s_12s_29_4_1_U32_n_36,
      PCOUT(10) => am_addmul_16s_16s_12s_29_4_1_U32_n_37,
      PCOUT(9) => am_addmul_16s_16s_12s_29_4_1_U32_n_38,
      PCOUT(8) => am_addmul_16s_16s_12s_29_4_1_U32_n_39,
      PCOUT(7) => am_addmul_16s_16s_12s_29_4_1_U32_n_40,
      PCOUT(6) => am_addmul_16s_16s_12s_29_4_1_U32_n_41,
      PCOUT(5) => am_addmul_16s_16s_12s_29_4_1_U32_n_42,
      PCOUT(4) => am_addmul_16s_16s_12s_29_4_1_U32_n_43,
      PCOUT(3) => am_addmul_16s_16s_12s_29_4_1_U32_n_44,
      PCOUT(2) => am_addmul_16s_16s_12s_29_4_1_U32_n_45,
      PCOUT(1) => am_addmul_16s_16s_12s_29_4_1_U32_n_46,
      PCOUT(0) => am_addmul_16s_16s_12s_29_4_1_U32_n_47,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_73(15 downto 0),
      \add_ln66_13_reg_3805_reg[29]_i_3\(27 downto 0) => add_ln66_11_reg_3765(27 downto 0),
      ap_clk => ap_clk,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg
    );
ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1
     port map (
      A(16) => m_reg_reg_i_1_n_15,
      A(15) => m_reg_reg_i_2_n_8,
      A(14) => m_reg_reg_i_2_n_9,
      A(13) => m_reg_reg_i_2_n_10,
      A(12) => m_reg_reg_i_2_n_11,
      A(11) => m_reg_reg_i_2_n_12,
      A(10) => m_reg_reg_i_2_n_13,
      A(9) => m_reg_reg_i_2_n_14,
      A(8) => m_reg_reg_i_2_n_15,
      A(7) => m_reg_reg_i_3_n_8,
      A(6) => m_reg_reg_i_3_n_9,
      A(5) => m_reg_reg_i_3_n_10,
      A(4) => m_reg_reg_i_3_n_11,
      A(3) => m_reg_reg_i_3_n_12,
      A(2) => m_reg_reg_i_3_n_13,
      A(1) => m_reg_reg_i_3_n_14,
      A(0) => m_reg_reg_i_3_n_15,
      D(16) => m_reg_reg_i_4_n_15,
      D(15) => m_reg_reg_i_5_n_8,
      D(14) => m_reg_reg_i_5_n_9,
      D(13) => m_reg_reg_i_5_n_10,
      D(12) => m_reg_reg_i_5_n_11,
      D(11) => m_reg_reg_i_5_n_12,
      D(10) => m_reg_reg_i_5_n_13,
      D(9) => m_reg_reg_i_5_n_14,
      D(8) => m_reg_reg_i_5_n_15,
      D(7) => m_reg_reg_i_6_n_8,
      D(6) => m_reg_reg_i_6_n_9,
      D(5) => m_reg_reg_i_6_n_10,
      D(4) => m_reg_reg_i_6_n_11,
      D(3) => m_reg_reg_i_6_n_12,
      D(2) => m_reg_reg_i_6_n_13,
      D(1) => m_reg_reg_i_6_n_14,
      D(0) => m_reg_reg_i_6_n_15,
      P(0) => ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26_n_0,
      Q(15 downto 0) => p_ZL19H_filter_FIR_kernel_116(15 downto 0),
      S(0) => ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49_n_2,
      \add_ln66_55_reg_3790[26]_i_5\(26 downto 0) => add_ln66_55_fu_2651_p2(26 downto 0),
      \add_ln66_55_reg_3790_reg[26]\(24) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_0,
      \add_ln66_55_reg_3790_reg[26]\(23) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_1,
      \add_ln66_55_reg_3790_reg[26]\(22) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_2,
      \add_ln66_55_reg_3790_reg[26]\(21) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_3,
      \add_ln66_55_reg_3790_reg[26]\(20) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_4,
      \add_ln66_55_reg_3790_reg[26]\(19) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_5,
      \add_ln66_55_reg_3790_reg[26]\(18) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_6,
      \add_ln66_55_reg_3790_reg[26]\(17) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_7,
      \add_ln66_55_reg_3790_reg[26]\(16) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_8,
      \add_ln66_55_reg_3790_reg[26]\(15) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_9,
      \add_ln66_55_reg_3790_reg[26]\(14) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_10,
      \add_ln66_55_reg_3790_reg[26]\(13) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_11,
      \add_ln66_55_reg_3790_reg[26]\(12) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_12,
      \add_ln66_55_reg_3790_reg[26]\(11) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_13,
      \add_ln66_55_reg_3790_reg[26]\(10) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_14,
      \add_ln66_55_reg_3790_reg[26]\(9) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_15,
      \add_ln66_55_reg_3790_reg[26]\(8) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_16,
      \add_ln66_55_reg_3790_reg[26]\(7) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_17,
      \add_ln66_55_reg_3790_reg[26]\(6) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_18,
      \add_ln66_55_reg_3790_reg[26]\(5) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_19,
      \add_ln66_55_reg_3790_reg[26]\(4) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_20,
      \add_ln66_55_reg_3790_reg[26]\(3) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_21,
      \add_ln66_55_reg_3790_reg[26]\(2) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_22,
      \add_ln66_55_reg_3790_reg[26]\(1) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_23,
      \add_ln66_55_reg_3790_reg[26]\(0) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_24,
      \add_ln66_55_reg_3790_reg[26]_0\(24 downto 0) => sext_ln66_167_fu_2647_p1(24 downto 0),
      ap_clk => ap_clk,
      \p_reg_reg_i_12__2\(15 downto 0) => p_ZL19H_filter_FIR_kernel_110(15 downto 0),
      \p_reg_reg_i_2__0__0\(15 downto 0) => p_ZL19H_filter_FIR_kernel_7(15 downto 0),
      \p_reg_reg_i_2__0__0_0\(15 downto 0) => p_ZL19H_filter_FIR_kernel_13(15 downto 0)
    );
ama_addmuladd_17s_17s_8s_24s_25_4_1_U27: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1
     port map (
      A(16) => p_reg_reg_i_1_n_15,
      A(15) => p_reg_reg_i_2_n_8,
      A(14) => p_reg_reg_i_2_n_9,
      A(13) => p_reg_reg_i_2_n_10,
      A(12) => p_reg_reg_i_2_n_11,
      A(11) => p_reg_reg_i_2_n_12,
      A(10) => p_reg_reg_i_2_n_13,
      A(9) => p_reg_reg_i_2_n_14,
      A(8) => p_reg_reg_i_2_n_15,
      A(7) => p_reg_reg_i_3_n_8,
      A(6) => p_reg_reg_i_3_n_9,
      A(5) => p_reg_reg_i_3_n_10,
      A(4) => p_reg_reg_i_3_n_11,
      A(3) => p_reg_reg_i_3_n_12,
      A(2) => p_reg_reg_i_3_n_13,
      A(1) => p_reg_reg_i_3_n_14,
      A(0) => p_reg_reg_i_3_n_15,
      D(16) => p_reg_reg_i_4_n_15,
      D(15) => p_reg_reg_i_5_n_8,
      D(14) => p_reg_reg_i_5_n_9,
      D(13) => p_reg_reg_i_5_n_10,
      D(12) => p_reg_reg_i_5_n_11,
      D(11) => p_reg_reg_i_5_n_12,
      D(10) => p_reg_reg_i_5_n_13,
      D(9) => p_reg_reg_i_5_n_14,
      D(8) => p_reg_reg_i_5_n_15,
      D(7) => p_reg_reg_i_6_n_8,
      D(6) => p_reg_reg_i_6_n_9,
      D(5) => p_reg_reg_i_6_n_10,
      D(4) => p_reg_reg_i_6_n_11,
      D(3) => p_reg_reg_i_6_n_12,
      D(2) => p_reg_reg_i_6_n_13,
      D(1) => p_reg_reg_i_6_n_14,
      D(0) => p_reg_reg_i_6_n_15,
      P(24) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_0,
      P(23) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_1,
      P(22) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_2,
      P(21) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_3,
      P(20) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_4,
      P(19) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_5,
      P(18) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_6,
      P(17) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_7,
      P(16) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_8,
      P(15) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_9,
      P(14) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_10,
      P(13) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_11,
      P(12) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_12,
      P(11) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_13,
      P(10) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_14,
      P(9) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_15,
      P(8) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_16,
      P(7) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_17,
      P(6) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_18,
      P(5) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_19,
      P(4) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_20,
      P(3) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_21,
      P(2) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_22,
      P(1) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_23,
      P(0) => ama_addmuladd_17s_17s_8s_24s_25_4_1_U27_n_24,
      ap_clk => ap_clk,
      p_shl183_fu_2538_p1(16 downto 0) => p_shl183_fu_2538_p1(17 downto 1)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_FIR_filter_fu_449_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
m_reg_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => m_reg_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_m_reg_reg_i_1_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_m_reg_reg_i_1_O_UNCONNECTED(7 downto 1),
      O(0) => m_reg_reg_i_1_n_15,
      S(7 downto 0) => B"00000001"
    );
m_reg_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(13),
      I1 => p_ZL19H_filter_FIR_kernel_6(13),
      O => m_reg_reg_i_10_n_0
    );
m_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(12),
      I1 => p_ZL19H_filter_FIR_kernel_6(12),
      O => m_reg_reg_i_11_n_0
    );
m_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(11),
      I1 => p_ZL19H_filter_FIR_kernel_6(11),
      O => m_reg_reg_i_12_n_0
    );
m_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(10),
      I1 => p_ZL19H_filter_FIR_kernel_6(10),
      O => m_reg_reg_i_13_n_0
    );
m_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(9),
      I1 => p_ZL19H_filter_FIR_kernel_6(9),
      O => m_reg_reg_i_14_n_0
    );
m_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(8),
      I1 => p_ZL19H_filter_FIR_kernel_6(8),
      O => m_reg_reg_i_15_n_0
    );
m_reg_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(7),
      I1 => p_ZL19H_filter_FIR_kernel_6(7),
      O => m_reg_reg_i_16_n_0
    );
m_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(6),
      I1 => p_ZL19H_filter_FIR_kernel_6(6),
      O => m_reg_reg_i_17_n_0
    );
m_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(5),
      I1 => p_ZL19H_filter_FIR_kernel_6(5),
      O => m_reg_reg_i_18_n_0
    );
m_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(4),
      I1 => p_ZL19H_filter_FIR_kernel_6(4),
      O => m_reg_reg_i_19_n_0
    );
m_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => m_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7) => m_reg_reg_i_2_n_0,
      CO(6) => m_reg_reg_i_2_n_1,
      CO(5) => m_reg_reg_i_2_n_2,
      CO(4) => m_reg_reg_i_2_n_3,
      CO(3) => m_reg_reg_i_2_n_4,
      CO(2) => m_reg_reg_i_2_n_5,
      CO(1) => m_reg_reg_i_2_n_6,
      CO(0) => m_reg_reg_i_2_n_7,
      DI(7) => m_reg_reg_i_7_n_0,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_15(14 downto 8),
      O(7) => m_reg_reg_i_2_n_8,
      O(6) => m_reg_reg_i_2_n_9,
      O(5) => m_reg_reg_i_2_n_10,
      O(4) => m_reg_reg_i_2_n_11,
      O(3) => m_reg_reg_i_2_n_12,
      O(2) => m_reg_reg_i_2_n_13,
      O(1) => m_reg_reg_i_2_n_14,
      O(0) => m_reg_reg_i_2_n_15,
      S(7) => \m_reg_reg_i_8__0_n_0\,
      S(6) => m_reg_reg_i_9_n_0,
      S(5) => m_reg_reg_i_10_n_0,
      S(4) => m_reg_reg_i_11_n_0,
      S(3) => m_reg_reg_i_12_n_0,
      S(2) => m_reg_reg_i_13_n_0,
      S(1) => m_reg_reg_i_14_n_0,
      S(0) => m_reg_reg_i_15_n_0
    );
m_reg_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(3),
      I1 => p_ZL19H_filter_FIR_kernel_6(3),
      O => m_reg_reg_i_20_n_0
    );
m_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(2),
      I1 => p_ZL19H_filter_FIR_kernel_6(2),
      O => m_reg_reg_i_21_n_0
    );
m_reg_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(1),
      I1 => p_ZL19H_filter_FIR_kernel_6(1),
      O => m_reg_reg_i_22_n_0
    );
m_reg_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(0),
      I1 => p_ZL19H_filter_FIR_kernel_6(0),
      O => m_reg_reg_i_23_n_0
    );
m_reg_reg_i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(15),
      O => m_reg_reg_i_24_n_0
    );
m_reg_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(15),
      I1 => p_ZL19H_filter_FIR_kernel_117(15),
      O => m_reg_reg_i_25_n_0
    );
m_reg_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(14),
      I1 => p_ZL19H_filter_FIR_kernel_117(14),
      O => m_reg_reg_i_26_n_0
    );
m_reg_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(13),
      I1 => p_ZL19H_filter_FIR_kernel_117(13),
      O => m_reg_reg_i_27_n_0
    );
m_reg_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(12),
      I1 => p_ZL19H_filter_FIR_kernel_117(12),
      O => m_reg_reg_i_28_n_0
    );
m_reg_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(11),
      I1 => p_ZL19H_filter_FIR_kernel_117(11),
      O => m_reg_reg_i_29_n_0
    );
m_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => m_reg_reg_i_3_n_0,
      CO(6) => m_reg_reg_i_3_n_1,
      CO(5) => m_reg_reg_i_3_n_2,
      CO(4) => m_reg_reg_i_3_n_3,
      CO(3) => m_reg_reg_i_3_n_4,
      CO(2) => m_reg_reg_i_3_n_5,
      CO(1) => m_reg_reg_i_3_n_6,
      CO(0) => m_reg_reg_i_3_n_7,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_15(7 downto 0),
      O(7) => m_reg_reg_i_3_n_8,
      O(6) => m_reg_reg_i_3_n_9,
      O(5) => m_reg_reg_i_3_n_10,
      O(4) => m_reg_reg_i_3_n_11,
      O(3) => m_reg_reg_i_3_n_12,
      O(2) => m_reg_reg_i_3_n_13,
      O(1) => m_reg_reg_i_3_n_14,
      O(0) => m_reg_reg_i_3_n_15,
      S(7) => m_reg_reg_i_16_n_0,
      S(6) => m_reg_reg_i_17_n_0,
      S(5) => m_reg_reg_i_18_n_0,
      S(4) => m_reg_reg_i_19_n_0,
      S(3) => m_reg_reg_i_20_n_0,
      S(2) => m_reg_reg_i_21_n_0,
      S(1) => m_reg_reg_i_22_n_0,
      S(0) => m_reg_reg_i_23_n_0
    );
m_reg_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(10),
      I1 => p_ZL19H_filter_FIR_kernel_117(10),
      O => m_reg_reg_i_30_n_0
    );
m_reg_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(9),
      I1 => p_ZL19H_filter_FIR_kernel_117(9),
      O => m_reg_reg_i_31_n_0
    );
m_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(8),
      I1 => p_ZL19H_filter_FIR_kernel_117(8),
      O => m_reg_reg_i_32_n_0
    );
m_reg_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(7),
      I1 => p_ZL19H_filter_FIR_kernel_117(7),
      O => m_reg_reg_i_33_n_0
    );
m_reg_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(6),
      I1 => p_ZL19H_filter_FIR_kernel_117(6),
      O => m_reg_reg_i_34_n_0
    );
m_reg_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(5),
      I1 => p_ZL19H_filter_FIR_kernel_117(5),
      O => m_reg_reg_i_35_n_0
    );
m_reg_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(4),
      I1 => p_ZL19H_filter_FIR_kernel_117(4),
      O => m_reg_reg_i_36_n_0
    );
m_reg_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(3),
      I1 => p_ZL19H_filter_FIR_kernel_117(3),
      O => m_reg_reg_i_37_n_0
    );
m_reg_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(2),
      I1 => p_ZL19H_filter_FIR_kernel_117(2),
      O => m_reg_reg_i_38_n_0
    );
m_reg_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(1),
      I1 => p_ZL19H_filter_FIR_kernel_117(1),
      O => m_reg_reg_i_39_n_0
    );
m_reg_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => m_reg_reg_i_5_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_m_reg_reg_i_4_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_m_reg_reg_i_4_O_UNCONNECTED(7 downto 1),
      O(0) => m_reg_reg_i_4_n_15,
      S(7 downto 0) => B"00000001"
    );
m_reg_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_108(0),
      I1 => p_ZL19H_filter_FIR_kernel_117(0),
      O => m_reg_reg_i_40_n_0
    );
m_reg_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => m_reg_reg_i_6_n_0,
      CI_TOP => '0',
      CO(7) => m_reg_reg_i_5_n_0,
      CO(6) => m_reg_reg_i_5_n_1,
      CO(5) => m_reg_reg_i_5_n_2,
      CO(4) => m_reg_reg_i_5_n_3,
      CO(3) => m_reg_reg_i_5_n_4,
      CO(2) => m_reg_reg_i_5_n_5,
      CO(1) => m_reg_reg_i_5_n_6,
      CO(0) => m_reg_reg_i_5_n_7,
      DI(7) => m_reg_reg_i_24_n_0,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_108(14 downto 8),
      O(7) => m_reg_reg_i_5_n_8,
      O(6) => m_reg_reg_i_5_n_9,
      O(5) => m_reg_reg_i_5_n_10,
      O(4) => m_reg_reg_i_5_n_11,
      O(3) => m_reg_reg_i_5_n_12,
      O(2) => m_reg_reg_i_5_n_13,
      O(1) => m_reg_reg_i_5_n_14,
      O(0) => m_reg_reg_i_5_n_15,
      S(7) => m_reg_reg_i_25_n_0,
      S(6) => m_reg_reg_i_26_n_0,
      S(5) => m_reg_reg_i_27_n_0,
      S(4) => m_reg_reg_i_28_n_0,
      S(3) => m_reg_reg_i_29_n_0,
      S(2) => m_reg_reg_i_30_n_0,
      S(1) => m_reg_reg_i_31_n_0,
      S(0) => m_reg_reg_i_32_n_0
    );
m_reg_reg_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => m_reg_reg_i_6_n_0,
      CO(6) => m_reg_reg_i_6_n_1,
      CO(5) => m_reg_reg_i_6_n_2,
      CO(4) => m_reg_reg_i_6_n_3,
      CO(3) => m_reg_reg_i_6_n_4,
      CO(2) => m_reg_reg_i_6_n_5,
      CO(1) => m_reg_reg_i_6_n_6,
      CO(0) => m_reg_reg_i_6_n_7,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_108(7 downto 0),
      O(7) => m_reg_reg_i_6_n_8,
      O(6) => m_reg_reg_i_6_n_9,
      O(5) => m_reg_reg_i_6_n_10,
      O(4) => m_reg_reg_i_6_n_11,
      O(3) => m_reg_reg_i_6_n_12,
      O(2) => m_reg_reg_i_6_n_13,
      O(1) => m_reg_reg_i_6_n_14,
      O(0) => m_reg_reg_i_6_n_15,
      S(7) => m_reg_reg_i_33_n_0,
      S(6) => m_reg_reg_i_34_n_0,
      S(5) => m_reg_reg_i_35_n_0,
      S(4) => m_reg_reg_i_36_n_0,
      S(3) => m_reg_reg_i_37_n_0,
      S(2) => m_reg_reg_i_38_n_0,
      S(1) => m_reg_reg_i_39_n_0,
      S(0) => m_reg_reg_i_40_n_0
    );
m_reg_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(15),
      O => m_reg_reg_i_7_n_0
    );
\m_reg_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(15),
      I1 => p_ZL19H_filter_FIR_kernel_6(15),
      O => \m_reg_reg_i_8__0_n_0\
    );
m_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_15(14),
      I1 => p_ZL19H_filter_FIR_kernel_6(14),
      O => m_reg_reg_i_9_n_0
    );
\p_ZL19H_filter_FIR_kernel_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(0),
      Q => p_ZL19H_filter_FIR_kernel_100(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(10),
      Q => p_ZL19H_filter_FIR_kernel_100(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(11),
      Q => p_ZL19H_filter_FIR_kernel_100(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(12),
      Q => p_ZL19H_filter_FIR_kernel_100(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(13),
      Q => p_ZL19H_filter_FIR_kernel_100(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(14),
      Q => p_ZL19H_filter_FIR_kernel_100(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(15),
      Q => p_ZL19H_filter_FIR_kernel_100(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(1),
      Q => p_ZL19H_filter_FIR_kernel_100(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(2),
      Q => p_ZL19H_filter_FIR_kernel_100(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(3),
      Q => p_ZL19H_filter_FIR_kernel_100(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(4),
      Q => p_ZL19H_filter_FIR_kernel_100(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(5),
      Q => p_ZL19H_filter_FIR_kernel_100(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(6),
      Q => p_ZL19H_filter_FIR_kernel_100(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(7),
      Q => p_ZL19H_filter_FIR_kernel_100(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(8),
      Q => p_ZL19H_filter_FIR_kernel_100(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_100_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_101(9),
      Q => p_ZL19H_filter_FIR_kernel_100(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(0),
      Q => p_ZL19H_filter_FIR_kernel_101(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(10),
      Q => p_ZL19H_filter_FIR_kernel_101(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(11),
      Q => p_ZL19H_filter_FIR_kernel_101(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(12),
      Q => p_ZL19H_filter_FIR_kernel_101(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(13),
      Q => p_ZL19H_filter_FIR_kernel_101(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(14),
      Q => p_ZL19H_filter_FIR_kernel_101(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(15),
      Q => p_ZL19H_filter_FIR_kernel_101(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(1),
      Q => p_ZL19H_filter_FIR_kernel_101(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(2),
      Q => p_ZL19H_filter_FIR_kernel_101(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(3),
      Q => p_ZL19H_filter_FIR_kernel_101(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(4),
      Q => p_ZL19H_filter_FIR_kernel_101(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(5),
      Q => p_ZL19H_filter_FIR_kernel_101(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(6),
      Q => p_ZL19H_filter_FIR_kernel_101(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(7),
      Q => p_ZL19H_filter_FIR_kernel_101(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(8),
      Q => p_ZL19H_filter_FIR_kernel_101(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_101_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_102(9),
      Q => p_ZL19H_filter_FIR_kernel_101(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(0),
      Q => p_ZL19H_filter_FIR_kernel_102(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(10),
      Q => p_ZL19H_filter_FIR_kernel_102(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(11),
      Q => p_ZL19H_filter_FIR_kernel_102(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(12),
      Q => p_ZL19H_filter_FIR_kernel_102(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(13),
      Q => p_ZL19H_filter_FIR_kernel_102(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(14),
      Q => p_ZL19H_filter_FIR_kernel_102(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(15),
      Q => p_ZL19H_filter_FIR_kernel_102(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(1),
      Q => p_ZL19H_filter_FIR_kernel_102(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(2),
      Q => p_ZL19H_filter_FIR_kernel_102(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(3),
      Q => p_ZL19H_filter_FIR_kernel_102(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(4),
      Q => p_ZL19H_filter_FIR_kernel_102(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(5),
      Q => p_ZL19H_filter_FIR_kernel_102(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(6),
      Q => p_ZL19H_filter_FIR_kernel_102(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(7),
      Q => p_ZL19H_filter_FIR_kernel_102(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(8),
      Q => p_ZL19H_filter_FIR_kernel_102(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_102_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_103(9),
      Q => p_ZL19H_filter_FIR_kernel_102(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(0),
      Q => p_ZL19H_filter_FIR_kernel_103(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(10),
      Q => p_ZL19H_filter_FIR_kernel_103(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(11),
      Q => p_ZL19H_filter_FIR_kernel_103(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(12),
      Q => p_ZL19H_filter_FIR_kernel_103(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(13),
      Q => p_ZL19H_filter_FIR_kernel_103(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(14),
      Q => p_ZL19H_filter_FIR_kernel_103(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(15),
      Q => p_ZL19H_filter_FIR_kernel_103(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(1),
      Q => p_ZL19H_filter_FIR_kernel_103(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(2),
      Q => p_ZL19H_filter_FIR_kernel_103(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(3),
      Q => p_ZL19H_filter_FIR_kernel_103(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(4),
      Q => p_ZL19H_filter_FIR_kernel_103(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(5),
      Q => p_ZL19H_filter_FIR_kernel_103(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(6),
      Q => p_ZL19H_filter_FIR_kernel_103(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(7),
      Q => p_ZL19H_filter_FIR_kernel_103(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(8),
      Q => p_ZL19H_filter_FIR_kernel_103(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_103_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_104(9),
      Q => p_ZL19H_filter_FIR_kernel_103(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(0),
      Q => p_ZL19H_filter_FIR_kernel_104(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(10),
      Q => p_ZL19H_filter_FIR_kernel_104(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(11),
      Q => p_ZL19H_filter_FIR_kernel_104(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(12),
      Q => p_ZL19H_filter_FIR_kernel_104(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(13),
      Q => p_ZL19H_filter_FIR_kernel_104(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(14),
      Q => p_ZL19H_filter_FIR_kernel_104(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(15),
      Q => p_ZL19H_filter_FIR_kernel_104(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(1),
      Q => p_ZL19H_filter_FIR_kernel_104(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(2),
      Q => p_ZL19H_filter_FIR_kernel_104(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(3),
      Q => p_ZL19H_filter_FIR_kernel_104(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(4),
      Q => p_ZL19H_filter_FIR_kernel_104(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(5),
      Q => p_ZL19H_filter_FIR_kernel_104(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(6),
      Q => p_ZL19H_filter_FIR_kernel_104(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(7),
      Q => p_ZL19H_filter_FIR_kernel_104(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(8),
      Q => p_ZL19H_filter_FIR_kernel_104(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_104_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_105(9),
      Q => p_ZL19H_filter_FIR_kernel_104(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(0),
      Q => p_ZL19H_filter_FIR_kernel_105(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(10),
      Q => p_ZL19H_filter_FIR_kernel_105(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(11),
      Q => p_ZL19H_filter_FIR_kernel_105(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(12),
      Q => p_ZL19H_filter_FIR_kernel_105(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(13),
      Q => p_ZL19H_filter_FIR_kernel_105(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(14),
      Q => p_ZL19H_filter_FIR_kernel_105(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(15),
      Q => p_ZL19H_filter_FIR_kernel_105(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(1),
      Q => p_ZL19H_filter_FIR_kernel_105(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(2),
      Q => p_ZL19H_filter_FIR_kernel_105(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(3),
      Q => p_ZL19H_filter_FIR_kernel_105(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(4),
      Q => p_ZL19H_filter_FIR_kernel_105(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(5),
      Q => p_ZL19H_filter_FIR_kernel_105(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(6),
      Q => p_ZL19H_filter_FIR_kernel_105(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(7),
      Q => p_ZL19H_filter_FIR_kernel_105(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(8),
      Q => p_ZL19H_filter_FIR_kernel_105(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_105_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_106(9),
      Q => p_ZL19H_filter_FIR_kernel_105(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(0),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(10),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(11),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(12),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(13),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(14),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(15),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(1),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(2),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(3),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(4),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(5),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(6),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(7),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(8),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_load_reg_3366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_106(9),
      Q => p_ZL19H_filter_FIR_kernel_106_load_reg_3366(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(0),
      Q => p_ZL19H_filter_FIR_kernel_106(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(10),
      Q => p_ZL19H_filter_FIR_kernel_106(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(11),
      Q => p_ZL19H_filter_FIR_kernel_106(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(12),
      Q => p_ZL19H_filter_FIR_kernel_106(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(13),
      Q => p_ZL19H_filter_FIR_kernel_106(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(14),
      Q => p_ZL19H_filter_FIR_kernel_106(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(15),
      Q => p_ZL19H_filter_FIR_kernel_106(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(1),
      Q => p_ZL19H_filter_FIR_kernel_106(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(2),
      Q => p_ZL19H_filter_FIR_kernel_106(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(3),
      Q => p_ZL19H_filter_FIR_kernel_106(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(4),
      Q => p_ZL19H_filter_FIR_kernel_106(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(5),
      Q => p_ZL19H_filter_FIR_kernel_106(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(6),
      Q => p_ZL19H_filter_FIR_kernel_106(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(7),
      Q => p_ZL19H_filter_FIR_kernel_106(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(8),
      Q => p_ZL19H_filter_FIR_kernel_106(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_106_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_107(9),
      Q => p_ZL19H_filter_FIR_kernel_106(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(0),
      Q => p_ZL19H_filter_FIR_kernel_107(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(10),
      Q => p_ZL19H_filter_FIR_kernel_107(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(11),
      Q => p_ZL19H_filter_FIR_kernel_107(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(12),
      Q => p_ZL19H_filter_FIR_kernel_107(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(13),
      Q => p_ZL19H_filter_FIR_kernel_107(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(14),
      Q => p_ZL19H_filter_FIR_kernel_107(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(15),
      Q => p_ZL19H_filter_FIR_kernel_107(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(1),
      Q => p_ZL19H_filter_FIR_kernel_107(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(2),
      Q => p_ZL19H_filter_FIR_kernel_107(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(3),
      Q => p_ZL19H_filter_FIR_kernel_107(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(4),
      Q => p_ZL19H_filter_FIR_kernel_107(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(5),
      Q => p_ZL19H_filter_FIR_kernel_107(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(6),
      Q => p_ZL19H_filter_FIR_kernel_107(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(7),
      Q => p_ZL19H_filter_FIR_kernel_107(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(8),
      Q => p_ZL19H_filter_FIR_kernel_107(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_107_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_108(9),
      Q => p_ZL19H_filter_FIR_kernel_107(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(0),
      Q => p_ZL19H_filter_FIR_kernel_108(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(10),
      Q => p_ZL19H_filter_FIR_kernel_108(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(11),
      Q => p_ZL19H_filter_FIR_kernel_108(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(12),
      Q => p_ZL19H_filter_FIR_kernel_108(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(13),
      Q => p_ZL19H_filter_FIR_kernel_108(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(14),
      Q => p_ZL19H_filter_FIR_kernel_108(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(15),
      Q => p_ZL19H_filter_FIR_kernel_108(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(1),
      Q => p_ZL19H_filter_FIR_kernel_108(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(2),
      Q => p_ZL19H_filter_FIR_kernel_108(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(3),
      Q => p_ZL19H_filter_FIR_kernel_108(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(4),
      Q => p_ZL19H_filter_FIR_kernel_108(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(5),
      Q => p_ZL19H_filter_FIR_kernel_108(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(6),
      Q => p_ZL19H_filter_FIR_kernel_108(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(7),
      Q => p_ZL19H_filter_FIR_kernel_108(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(8),
      Q => p_ZL19H_filter_FIR_kernel_108(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_108_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_109(9),
      Q => p_ZL19H_filter_FIR_kernel_108(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(0),
      Q => p_ZL19H_filter_FIR_kernel_109(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(10),
      Q => p_ZL19H_filter_FIR_kernel_109(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(11),
      Q => p_ZL19H_filter_FIR_kernel_109(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(12),
      Q => p_ZL19H_filter_FIR_kernel_109(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(13),
      Q => p_ZL19H_filter_FIR_kernel_109(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(14),
      Q => p_ZL19H_filter_FIR_kernel_109(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(15),
      Q => p_ZL19H_filter_FIR_kernel_109(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(1),
      Q => p_ZL19H_filter_FIR_kernel_109(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(2),
      Q => p_ZL19H_filter_FIR_kernel_109(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(3),
      Q => p_ZL19H_filter_FIR_kernel_109(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(4),
      Q => p_ZL19H_filter_FIR_kernel_109(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(5),
      Q => p_ZL19H_filter_FIR_kernel_109(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(6),
      Q => p_ZL19H_filter_FIR_kernel_109(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(7),
      Q => p_ZL19H_filter_FIR_kernel_109(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(8),
      Q => p_ZL19H_filter_FIR_kernel_109(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_109_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_110(9),
      Q => p_ZL19H_filter_FIR_kernel_109(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(0),
      Q => p_ZL19H_filter_FIR_kernel_10(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(10),
      Q => p_ZL19H_filter_FIR_kernel_10(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(11),
      Q => p_ZL19H_filter_FIR_kernel_10(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(12),
      Q => p_ZL19H_filter_FIR_kernel_10(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(13),
      Q => p_ZL19H_filter_FIR_kernel_10(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(14),
      Q => p_ZL19H_filter_FIR_kernel_10(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(15),
      Q => p_ZL19H_filter_FIR_kernel_10(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(1),
      Q => p_ZL19H_filter_FIR_kernel_10(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(2),
      Q => p_ZL19H_filter_FIR_kernel_10(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(3),
      Q => p_ZL19H_filter_FIR_kernel_10(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(4),
      Q => p_ZL19H_filter_FIR_kernel_10(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(5),
      Q => p_ZL19H_filter_FIR_kernel_10(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(6),
      Q => p_ZL19H_filter_FIR_kernel_10(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(7),
      Q => p_ZL19H_filter_FIR_kernel_10(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(8),
      Q => p_ZL19H_filter_FIR_kernel_10(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_11(9),
      Q => p_ZL19H_filter_FIR_kernel_10(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(0),
      Q => p_ZL19H_filter_FIR_kernel_110(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(10),
      Q => p_ZL19H_filter_FIR_kernel_110(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(11),
      Q => p_ZL19H_filter_FIR_kernel_110(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(12),
      Q => p_ZL19H_filter_FIR_kernel_110(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(13),
      Q => p_ZL19H_filter_FIR_kernel_110(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(14),
      Q => p_ZL19H_filter_FIR_kernel_110(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(15),
      Q => p_ZL19H_filter_FIR_kernel_110(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(1),
      Q => p_ZL19H_filter_FIR_kernel_110(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(2),
      Q => p_ZL19H_filter_FIR_kernel_110(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(3),
      Q => p_ZL19H_filter_FIR_kernel_110(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(4),
      Q => p_ZL19H_filter_FIR_kernel_110(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(5),
      Q => p_ZL19H_filter_FIR_kernel_110(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(6),
      Q => p_ZL19H_filter_FIR_kernel_110(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(7),
      Q => p_ZL19H_filter_FIR_kernel_110(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(8),
      Q => p_ZL19H_filter_FIR_kernel_110(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_111(9),
      Q => p_ZL19H_filter_FIR_kernel_110(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(0),
      Q => p_ZL19H_filter_FIR_kernel_111(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(10),
      Q => p_ZL19H_filter_FIR_kernel_111(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(11),
      Q => p_ZL19H_filter_FIR_kernel_111(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(12),
      Q => p_ZL19H_filter_FIR_kernel_111(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(13),
      Q => p_ZL19H_filter_FIR_kernel_111(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(14),
      Q => p_ZL19H_filter_FIR_kernel_111(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(15),
      Q => p_ZL19H_filter_FIR_kernel_111(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(1),
      Q => p_ZL19H_filter_FIR_kernel_111(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(2),
      Q => p_ZL19H_filter_FIR_kernel_111(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(3),
      Q => p_ZL19H_filter_FIR_kernel_111(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(4),
      Q => p_ZL19H_filter_FIR_kernel_111(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(5),
      Q => p_ZL19H_filter_FIR_kernel_111(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(6),
      Q => p_ZL19H_filter_FIR_kernel_111(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(7),
      Q => p_ZL19H_filter_FIR_kernel_111(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(8),
      Q => p_ZL19H_filter_FIR_kernel_111(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_111_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_112(9),
      Q => p_ZL19H_filter_FIR_kernel_111(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(0),
      Q => p_ZL19H_filter_FIR_kernel_112(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(10),
      Q => p_ZL19H_filter_FIR_kernel_112(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(11),
      Q => p_ZL19H_filter_FIR_kernel_112(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(12),
      Q => p_ZL19H_filter_FIR_kernel_112(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(13),
      Q => p_ZL19H_filter_FIR_kernel_112(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(14),
      Q => p_ZL19H_filter_FIR_kernel_112(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(15),
      Q => p_ZL19H_filter_FIR_kernel_112(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(1),
      Q => p_ZL19H_filter_FIR_kernel_112(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(2),
      Q => p_ZL19H_filter_FIR_kernel_112(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(3),
      Q => p_ZL19H_filter_FIR_kernel_112(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(4),
      Q => p_ZL19H_filter_FIR_kernel_112(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(5),
      Q => p_ZL19H_filter_FIR_kernel_112(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(6),
      Q => p_ZL19H_filter_FIR_kernel_112(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(7),
      Q => p_ZL19H_filter_FIR_kernel_112(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(8),
      Q => p_ZL19H_filter_FIR_kernel_112(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_112_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_113(9),
      Q => p_ZL19H_filter_FIR_kernel_112(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(0),
      Q => p_ZL19H_filter_FIR_kernel_113(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(10),
      Q => p_ZL19H_filter_FIR_kernel_113(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(11),
      Q => p_ZL19H_filter_FIR_kernel_113(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(12),
      Q => p_ZL19H_filter_FIR_kernel_113(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(13),
      Q => p_ZL19H_filter_FIR_kernel_113(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(14),
      Q => p_ZL19H_filter_FIR_kernel_113(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(15),
      Q => p_ZL19H_filter_FIR_kernel_113(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(1),
      Q => p_ZL19H_filter_FIR_kernel_113(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(2),
      Q => p_ZL19H_filter_FIR_kernel_113(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(3),
      Q => p_ZL19H_filter_FIR_kernel_113(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(4),
      Q => p_ZL19H_filter_FIR_kernel_113(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(5),
      Q => p_ZL19H_filter_FIR_kernel_113(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(6),
      Q => p_ZL19H_filter_FIR_kernel_113(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(7),
      Q => p_ZL19H_filter_FIR_kernel_113(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(8),
      Q => p_ZL19H_filter_FIR_kernel_113(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_113_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_114(9),
      Q => p_ZL19H_filter_FIR_kernel_113(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(0),
      Q => p_ZL19H_filter_FIR_kernel_114(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(10),
      Q => p_ZL19H_filter_FIR_kernel_114(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(11),
      Q => p_ZL19H_filter_FIR_kernel_114(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(12),
      Q => p_ZL19H_filter_FIR_kernel_114(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(13),
      Q => p_ZL19H_filter_FIR_kernel_114(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(14),
      Q => p_ZL19H_filter_FIR_kernel_114(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(15),
      Q => p_ZL19H_filter_FIR_kernel_114(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(1),
      Q => p_ZL19H_filter_FIR_kernel_114(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(2),
      Q => p_ZL19H_filter_FIR_kernel_114(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(3),
      Q => p_ZL19H_filter_FIR_kernel_114(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(4),
      Q => p_ZL19H_filter_FIR_kernel_114(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(5),
      Q => p_ZL19H_filter_FIR_kernel_114(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(6),
      Q => p_ZL19H_filter_FIR_kernel_114(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(7),
      Q => p_ZL19H_filter_FIR_kernel_114(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(8),
      Q => p_ZL19H_filter_FIR_kernel_114(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_114_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_115(9),
      Q => p_ZL19H_filter_FIR_kernel_114(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(0),
      Q => p_ZL19H_filter_FIR_kernel_115(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(10),
      Q => p_ZL19H_filter_FIR_kernel_115(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(11),
      Q => p_ZL19H_filter_FIR_kernel_115(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(12),
      Q => p_ZL19H_filter_FIR_kernel_115(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(13),
      Q => p_ZL19H_filter_FIR_kernel_115(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(14),
      Q => p_ZL19H_filter_FIR_kernel_115(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(15),
      Q => p_ZL19H_filter_FIR_kernel_115(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(1),
      Q => p_ZL19H_filter_FIR_kernel_115(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(2),
      Q => p_ZL19H_filter_FIR_kernel_115(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(3),
      Q => p_ZL19H_filter_FIR_kernel_115(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(4),
      Q => p_ZL19H_filter_FIR_kernel_115(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(5),
      Q => p_ZL19H_filter_FIR_kernel_115(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(6),
      Q => p_ZL19H_filter_FIR_kernel_115(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(7),
      Q => p_ZL19H_filter_FIR_kernel_115(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(8),
      Q => p_ZL19H_filter_FIR_kernel_115(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_115_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_116(9),
      Q => p_ZL19H_filter_FIR_kernel_115(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(0),
      Q => p_ZL19H_filter_FIR_kernel_116(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(10),
      Q => p_ZL19H_filter_FIR_kernel_116(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(11),
      Q => p_ZL19H_filter_FIR_kernel_116(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(12),
      Q => p_ZL19H_filter_FIR_kernel_116(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(13),
      Q => p_ZL19H_filter_FIR_kernel_116(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(14),
      Q => p_ZL19H_filter_FIR_kernel_116(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(15),
      Q => p_ZL19H_filter_FIR_kernel_116(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(1),
      Q => p_ZL19H_filter_FIR_kernel_116(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(2),
      Q => p_ZL19H_filter_FIR_kernel_116(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(3),
      Q => p_ZL19H_filter_FIR_kernel_116(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(4),
      Q => p_ZL19H_filter_FIR_kernel_116(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(5),
      Q => p_ZL19H_filter_FIR_kernel_116(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(6),
      Q => p_ZL19H_filter_FIR_kernel_116(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(7),
      Q => p_ZL19H_filter_FIR_kernel_116(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(8),
      Q => p_ZL19H_filter_FIR_kernel_116(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_116_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_117(9),
      Q => p_ZL19H_filter_FIR_kernel_116(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(0),
      Q => p_ZL19H_filter_FIR_kernel_117(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(10),
      Q => p_ZL19H_filter_FIR_kernel_117(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(11),
      Q => p_ZL19H_filter_FIR_kernel_117(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(12),
      Q => p_ZL19H_filter_FIR_kernel_117(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(13),
      Q => p_ZL19H_filter_FIR_kernel_117(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(14),
      Q => p_ZL19H_filter_FIR_kernel_117(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(15),
      Q => p_ZL19H_filter_FIR_kernel_117(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(1),
      Q => p_ZL19H_filter_FIR_kernel_117(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(2),
      Q => p_ZL19H_filter_FIR_kernel_117(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(3),
      Q => p_ZL19H_filter_FIR_kernel_117(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(4),
      Q => p_ZL19H_filter_FIR_kernel_117(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(5),
      Q => p_ZL19H_filter_FIR_kernel_117(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(6),
      Q => p_ZL19H_filter_FIR_kernel_117(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(7),
      Q => p_ZL19H_filter_FIR_kernel_117(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(8),
      Q => p_ZL19H_filter_FIR_kernel_117(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_117_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_118(9),
      Q => p_ZL19H_filter_FIR_kernel_117(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(0),
      Q => p_ZL19H_filter_FIR_kernel_118(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(10),
      Q => p_ZL19H_filter_FIR_kernel_118(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(11),
      Q => p_ZL19H_filter_FIR_kernel_118(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(12),
      Q => p_ZL19H_filter_FIR_kernel_118(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(13),
      Q => p_ZL19H_filter_FIR_kernel_118(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(14),
      Q => p_ZL19H_filter_FIR_kernel_118(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(15),
      Q => p_ZL19H_filter_FIR_kernel_118(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(1),
      Q => p_ZL19H_filter_FIR_kernel_118(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(2),
      Q => p_ZL19H_filter_FIR_kernel_118(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(3),
      Q => p_ZL19H_filter_FIR_kernel_118(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(4),
      Q => p_ZL19H_filter_FIR_kernel_118(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(5),
      Q => p_ZL19H_filter_FIR_kernel_118(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(6),
      Q => p_ZL19H_filter_FIR_kernel_118(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(7),
      Q => p_ZL19H_filter_FIR_kernel_118(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(8),
      Q => p_ZL19H_filter_FIR_kernel_118(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_119(9),
      Q => p_ZL19H_filter_FIR_kernel_118(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(0),
      Q => p_ZL19H_filter_FIR_kernel_119(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(10),
      Q => p_ZL19H_filter_FIR_kernel_119(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(11),
      Q => p_ZL19H_filter_FIR_kernel_119(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(12),
      Q => p_ZL19H_filter_FIR_kernel_119(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(13),
      Q => p_ZL19H_filter_FIR_kernel_119(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(14),
      Q => p_ZL19H_filter_FIR_kernel_119(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(15),
      Q => p_ZL19H_filter_FIR_kernel_119(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(1),
      Q => p_ZL19H_filter_FIR_kernel_119(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(2),
      Q => p_ZL19H_filter_FIR_kernel_119(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(3),
      Q => p_ZL19H_filter_FIR_kernel_119(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(4),
      Q => p_ZL19H_filter_FIR_kernel_119(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(5),
      Q => p_ZL19H_filter_FIR_kernel_119(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(6),
      Q => p_ZL19H_filter_FIR_kernel_119(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(7),
      Q => p_ZL19H_filter_FIR_kernel_119(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(8),
      Q => p_ZL19H_filter_FIR_kernel_119(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_119_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_120(9),
      Q => p_ZL19H_filter_FIR_kernel_119(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(0),
      Q => p_ZL19H_filter_FIR_kernel_11(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(10),
      Q => p_ZL19H_filter_FIR_kernel_11(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(11),
      Q => p_ZL19H_filter_FIR_kernel_11(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(12),
      Q => p_ZL19H_filter_FIR_kernel_11(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(13),
      Q => p_ZL19H_filter_FIR_kernel_11(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(14),
      Q => p_ZL19H_filter_FIR_kernel_11(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(15),
      Q => p_ZL19H_filter_FIR_kernel_11(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(1),
      Q => p_ZL19H_filter_FIR_kernel_11(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(2),
      Q => p_ZL19H_filter_FIR_kernel_11(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(3),
      Q => p_ZL19H_filter_FIR_kernel_11(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(4),
      Q => p_ZL19H_filter_FIR_kernel_11(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(5),
      Q => p_ZL19H_filter_FIR_kernel_11(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(6),
      Q => p_ZL19H_filter_FIR_kernel_11(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(7),
      Q => p_ZL19H_filter_FIR_kernel_11(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(8),
      Q => p_ZL19H_filter_FIR_kernel_11(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_12(9),
      Q => p_ZL19H_filter_FIR_kernel_11(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(0),
      Q => p_ZL19H_filter_FIR_kernel_120(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(10),
      Q => p_ZL19H_filter_FIR_kernel_120(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(11),
      Q => p_ZL19H_filter_FIR_kernel_120(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(12),
      Q => p_ZL19H_filter_FIR_kernel_120(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(13),
      Q => p_ZL19H_filter_FIR_kernel_120(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(14),
      Q => p_ZL19H_filter_FIR_kernel_120(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(15),
      Q => p_ZL19H_filter_FIR_kernel_120(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(1),
      Q => p_ZL19H_filter_FIR_kernel_120(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(2),
      Q => p_ZL19H_filter_FIR_kernel_120(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(3),
      Q => p_ZL19H_filter_FIR_kernel_120(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(4),
      Q => p_ZL19H_filter_FIR_kernel_120(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(5),
      Q => p_ZL19H_filter_FIR_kernel_120(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(6),
      Q => p_ZL19H_filter_FIR_kernel_120(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(7),
      Q => p_ZL19H_filter_FIR_kernel_120(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(8),
      Q => p_ZL19H_filter_FIR_kernel_120(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_120_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_121(9),
      Q => p_ZL19H_filter_FIR_kernel_120(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(0),
      Q => p_ZL19H_filter_FIR_kernel_121(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(10),
      Q => p_ZL19H_filter_FIR_kernel_121(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(11),
      Q => p_ZL19H_filter_FIR_kernel_121(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(12),
      Q => p_ZL19H_filter_FIR_kernel_121(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(13),
      Q => p_ZL19H_filter_FIR_kernel_121(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(14),
      Q => p_ZL19H_filter_FIR_kernel_121(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(15),
      Q => p_ZL19H_filter_FIR_kernel_121(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(1),
      Q => p_ZL19H_filter_FIR_kernel_121(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(2),
      Q => p_ZL19H_filter_FIR_kernel_121(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(3),
      Q => p_ZL19H_filter_FIR_kernel_121(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(4),
      Q => p_ZL19H_filter_FIR_kernel_121(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(5),
      Q => p_ZL19H_filter_FIR_kernel_121(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(6),
      Q => p_ZL19H_filter_FIR_kernel_121(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(7),
      Q => p_ZL19H_filter_FIR_kernel_121(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(8),
      Q => p_ZL19H_filter_FIR_kernel_121(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_121_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_122(9),
      Q => p_ZL19H_filter_FIR_kernel_121(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(0),
      Q => p_ZL19H_filter_FIR_kernel_122(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(10),
      Q => p_ZL19H_filter_FIR_kernel_122(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(11),
      Q => p_ZL19H_filter_FIR_kernel_122(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(12),
      Q => p_ZL19H_filter_FIR_kernel_122(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(13),
      Q => p_ZL19H_filter_FIR_kernel_122(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(14),
      Q => p_ZL19H_filter_FIR_kernel_122(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(15),
      Q => p_ZL19H_filter_FIR_kernel_122(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(1),
      Q => p_ZL19H_filter_FIR_kernel_122(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(2),
      Q => p_ZL19H_filter_FIR_kernel_122(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(3),
      Q => p_ZL19H_filter_FIR_kernel_122(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(4),
      Q => p_ZL19H_filter_FIR_kernel_122(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(5),
      Q => p_ZL19H_filter_FIR_kernel_122(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(6),
      Q => p_ZL19H_filter_FIR_kernel_122(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(7),
      Q => p_ZL19H_filter_FIR_kernel_122(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(8),
      Q => p_ZL19H_filter_FIR_kernel_122(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_122_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => x_n(9),
      Q => p_ZL19H_filter_FIR_kernel_122(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(0),
      Q => p_ZL19H_filter_FIR_kernel_12(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(10),
      Q => p_ZL19H_filter_FIR_kernel_12(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(11),
      Q => p_ZL19H_filter_FIR_kernel_12(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(12),
      Q => p_ZL19H_filter_FIR_kernel_12(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(13),
      Q => p_ZL19H_filter_FIR_kernel_12(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(14),
      Q => p_ZL19H_filter_FIR_kernel_12(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(15),
      Q => p_ZL19H_filter_FIR_kernel_12(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(1),
      Q => p_ZL19H_filter_FIR_kernel_12(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(2),
      Q => p_ZL19H_filter_FIR_kernel_12(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(3),
      Q => p_ZL19H_filter_FIR_kernel_12(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(4),
      Q => p_ZL19H_filter_FIR_kernel_12(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(5),
      Q => p_ZL19H_filter_FIR_kernel_12(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(6),
      Q => p_ZL19H_filter_FIR_kernel_12(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(7),
      Q => p_ZL19H_filter_FIR_kernel_12(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(8),
      Q => p_ZL19H_filter_FIR_kernel_12(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_13(9),
      Q => p_ZL19H_filter_FIR_kernel_12(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(0),
      Q => p_ZL19H_filter_FIR_kernel_13(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(10),
      Q => p_ZL19H_filter_FIR_kernel_13(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(11),
      Q => p_ZL19H_filter_FIR_kernel_13(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(12),
      Q => p_ZL19H_filter_FIR_kernel_13(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(13),
      Q => p_ZL19H_filter_FIR_kernel_13(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(14),
      Q => p_ZL19H_filter_FIR_kernel_13(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(15),
      Q => p_ZL19H_filter_FIR_kernel_13(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(1),
      Q => p_ZL19H_filter_FIR_kernel_13(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(2),
      Q => p_ZL19H_filter_FIR_kernel_13(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(3),
      Q => p_ZL19H_filter_FIR_kernel_13(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(4),
      Q => p_ZL19H_filter_FIR_kernel_13(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(5),
      Q => p_ZL19H_filter_FIR_kernel_13(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(6),
      Q => p_ZL19H_filter_FIR_kernel_13(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(7),
      Q => p_ZL19H_filter_FIR_kernel_13(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(8),
      Q => p_ZL19H_filter_FIR_kernel_13(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_14(9),
      Q => p_ZL19H_filter_FIR_kernel_13(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(0),
      Q => p_ZL19H_filter_FIR_kernel_14(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(10),
      Q => p_ZL19H_filter_FIR_kernel_14(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(11),
      Q => p_ZL19H_filter_FIR_kernel_14(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(12),
      Q => p_ZL19H_filter_FIR_kernel_14(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(13),
      Q => p_ZL19H_filter_FIR_kernel_14(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(14),
      Q => p_ZL19H_filter_FIR_kernel_14(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(15),
      Q => p_ZL19H_filter_FIR_kernel_14(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(1),
      Q => p_ZL19H_filter_FIR_kernel_14(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(2),
      Q => p_ZL19H_filter_FIR_kernel_14(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(3),
      Q => p_ZL19H_filter_FIR_kernel_14(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(4),
      Q => p_ZL19H_filter_FIR_kernel_14(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(5),
      Q => p_ZL19H_filter_FIR_kernel_14(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(6),
      Q => p_ZL19H_filter_FIR_kernel_14(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(7),
      Q => p_ZL19H_filter_FIR_kernel_14(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(8),
      Q => p_ZL19H_filter_FIR_kernel_14(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_15(9),
      Q => p_ZL19H_filter_FIR_kernel_14(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(0),
      Q => p_ZL19H_filter_FIR_kernel_15(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(10),
      Q => p_ZL19H_filter_FIR_kernel_15(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(11),
      Q => p_ZL19H_filter_FIR_kernel_15(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(12),
      Q => p_ZL19H_filter_FIR_kernel_15(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(13),
      Q => p_ZL19H_filter_FIR_kernel_15(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(14),
      Q => p_ZL19H_filter_FIR_kernel_15(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(15),
      Q => p_ZL19H_filter_FIR_kernel_15(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(1),
      Q => p_ZL19H_filter_FIR_kernel_15(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(2),
      Q => p_ZL19H_filter_FIR_kernel_15(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(3),
      Q => p_ZL19H_filter_FIR_kernel_15(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(4),
      Q => p_ZL19H_filter_FIR_kernel_15(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(5),
      Q => p_ZL19H_filter_FIR_kernel_15(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(6),
      Q => p_ZL19H_filter_FIR_kernel_15(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(7),
      Q => p_ZL19H_filter_FIR_kernel_15(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(8),
      Q => p_ZL19H_filter_FIR_kernel_15(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_16(9),
      Q => p_ZL19H_filter_FIR_kernel_15(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(0),
      Q => p_ZL19H_filter_FIR_kernel_16(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(10),
      Q => p_ZL19H_filter_FIR_kernel_16(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(11),
      Q => p_ZL19H_filter_FIR_kernel_16(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(12),
      Q => p_ZL19H_filter_FIR_kernel_16(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(13),
      Q => p_ZL19H_filter_FIR_kernel_16(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(14),
      Q => p_ZL19H_filter_FIR_kernel_16(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(15),
      Q => p_ZL19H_filter_FIR_kernel_16(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(1),
      Q => p_ZL19H_filter_FIR_kernel_16(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(2),
      Q => p_ZL19H_filter_FIR_kernel_16(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(3),
      Q => p_ZL19H_filter_FIR_kernel_16(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(4),
      Q => p_ZL19H_filter_FIR_kernel_16(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(5),
      Q => p_ZL19H_filter_FIR_kernel_16(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(6),
      Q => p_ZL19H_filter_FIR_kernel_16(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(7),
      Q => p_ZL19H_filter_FIR_kernel_16(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(8),
      Q => p_ZL19H_filter_FIR_kernel_16(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_16_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_17(9),
      Q => p_ZL19H_filter_FIR_kernel_16(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(0),
      Q => p_ZL19H_filter_FIR_kernel_17(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(10),
      Q => p_ZL19H_filter_FIR_kernel_17(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(11),
      Q => p_ZL19H_filter_FIR_kernel_17(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(12),
      Q => p_ZL19H_filter_FIR_kernel_17(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(13),
      Q => p_ZL19H_filter_FIR_kernel_17(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(14),
      Q => p_ZL19H_filter_FIR_kernel_17(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(15),
      Q => p_ZL19H_filter_FIR_kernel_17(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(1),
      Q => p_ZL19H_filter_FIR_kernel_17(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(2),
      Q => p_ZL19H_filter_FIR_kernel_17(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(3),
      Q => p_ZL19H_filter_FIR_kernel_17(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(4),
      Q => p_ZL19H_filter_FIR_kernel_17(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(5),
      Q => p_ZL19H_filter_FIR_kernel_17(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(6),
      Q => p_ZL19H_filter_FIR_kernel_17(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(7),
      Q => p_ZL19H_filter_FIR_kernel_17(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(8),
      Q => p_ZL19H_filter_FIR_kernel_17(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_17_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_18(9),
      Q => p_ZL19H_filter_FIR_kernel_17(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(0),
      Q => p_ZL19H_filter_FIR_kernel_18(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(10),
      Q => p_ZL19H_filter_FIR_kernel_18(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(11),
      Q => p_ZL19H_filter_FIR_kernel_18(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(12),
      Q => p_ZL19H_filter_FIR_kernel_18(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(13),
      Q => p_ZL19H_filter_FIR_kernel_18(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(14),
      Q => p_ZL19H_filter_FIR_kernel_18(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(15),
      Q => p_ZL19H_filter_FIR_kernel_18(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(1),
      Q => p_ZL19H_filter_FIR_kernel_18(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(2),
      Q => p_ZL19H_filter_FIR_kernel_18(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(3),
      Q => p_ZL19H_filter_FIR_kernel_18(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(4),
      Q => p_ZL19H_filter_FIR_kernel_18(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(5),
      Q => p_ZL19H_filter_FIR_kernel_18(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(6),
      Q => p_ZL19H_filter_FIR_kernel_18(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(7),
      Q => p_ZL19H_filter_FIR_kernel_18(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(8),
      Q => p_ZL19H_filter_FIR_kernel_18(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_18_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_19(9),
      Q => p_ZL19H_filter_FIR_kernel_18(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(0),
      Q => p_ZL19H_filter_FIR_kernel_19(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(10),
      Q => p_ZL19H_filter_FIR_kernel_19(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(11),
      Q => p_ZL19H_filter_FIR_kernel_19(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(12),
      Q => p_ZL19H_filter_FIR_kernel_19(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(13),
      Q => p_ZL19H_filter_FIR_kernel_19(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(14),
      Q => p_ZL19H_filter_FIR_kernel_19(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(15),
      Q => p_ZL19H_filter_FIR_kernel_19(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(1),
      Q => p_ZL19H_filter_FIR_kernel_19(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(2),
      Q => p_ZL19H_filter_FIR_kernel_19(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(3),
      Q => p_ZL19H_filter_FIR_kernel_19(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(4),
      Q => p_ZL19H_filter_FIR_kernel_19(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(5),
      Q => p_ZL19H_filter_FIR_kernel_19(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(6),
      Q => p_ZL19H_filter_FIR_kernel_19(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(7),
      Q => p_ZL19H_filter_FIR_kernel_19(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(8),
      Q => p_ZL19H_filter_FIR_kernel_19(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_19_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_20(9),
      Q => p_ZL19H_filter_FIR_kernel_19(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(0),
      Q => p_ZL19H_filter_FIR_kernel_1(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(10),
      Q => p_ZL19H_filter_FIR_kernel_1(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(11),
      Q => p_ZL19H_filter_FIR_kernel_1(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(12),
      Q => p_ZL19H_filter_FIR_kernel_1(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(13),
      Q => p_ZL19H_filter_FIR_kernel_1(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(14),
      Q => p_ZL19H_filter_FIR_kernel_1(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(15),
      Q => p_ZL19H_filter_FIR_kernel_1(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(1),
      Q => p_ZL19H_filter_FIR_kernel_1(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(2),
      Q => p_ZL19H_filter_FIR_kernel_1(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(3),
      Q => p_ZL19H_filter_FIR_kernel_1(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(4),
      Q => p_ZL19H_filter_FIR_kernel_1(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(5),
      Q => p_ZL19H_filter_FIR_kernel_1(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(6),
      Q => p_ZL19H_filter_FIR_kernel_1(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(7),
      Q => p_ZL19H_filter_FIR_kernel_1(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(8),
      Q => p_ZL19H_filter_FIR_kernel_1(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_2(9),
      Q => p_ZL19H_filter_FIR_kernel_1(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(0),
      Q => p_ZL19H_filter_FIR_kernel_20(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(10),
      Q => p_ZL19H_filter_FIR_kernel_20(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(11),
      Q => p_ZL19H_filter_FIR_kernel_20(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(12),
      Q => p_ZL19H_filter_FIR_kernel_20(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(13),
      Q => p_ZL19H_filter_FIR_kernel_20(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(14),
      Q => p_ZL19H_filter_FIR_kernel_20(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(15),
      Q => p_ZL19H_filter_FIR_kernel_20(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(1),
      Q => p_ZL19H_filter_FIR_kernel_20(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(2),
      Q => p_ZL19H_filter_FIR_kernel_20(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(3),
      Q => p_ZL19H_filter_FIR_kernel_20(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(4),
      Q => p_ZL19H_filter_FIR_kernel_20(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(5),
      Q => p_ZL19H_filter_FIR_kernel_20(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(6),
      Q => p_ZL19H_filter_FIR_kernel_20(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(7),
      Q => p_ZL19H_filter_FIR_kernel_20(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(8),
      Q => p_ZL19H_filter_FIR_kernel_20(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_21(9),
      Q => p_ZL19H_filter_FIR_kernel_20(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(0),
      Q => p_ZL19H_filter_FIR_kernel_21(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(10),
      Q => p_ZL19H_filter_FIR_kernel_21(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(11),
      Q => p_ZL19H_filter_FIR_kernel_21(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(12),
      Q => p_ZL19H_filter_FIR_kernel_21(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(13),
      Q => p_ZL19H_filter_FIR_kernel_21(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(14),
      Q => p_ZL19H_filter_FIR_kernel_21(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(15),
      Q => p_ZL19H_filter_FIR_kernel_21(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(1),
      Q => p_ZL19H_filter_FIR_kernel_21(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(2),
      Q => p_ZL19H_filter_FIR_kernel_21(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(3),
      Q => p_ZL19H_filter_FIR_kernel_21(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(4),
      Q => p_ZL19H_filter_FIR_kernel_21(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(5),
      Q => p_ZL19H_filter_FIR_kernel_21(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(6),
      Q => p_ZL19H_filter_FIR_kernel_21(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(7),
      Q => p_ZL19H_filter_FIR_kernel_21(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(8),
      Q => p_ZL19H_filter_FIR_kernel_21(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_22(9),
      Q => p_ZL19H_filter_FIR_kernel_21(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_22_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_22(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(0),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[0]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(10),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[10]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(11),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[11]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(12),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[12]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(13),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[13]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(14),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[14]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(15),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[15]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(1),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[1]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(2),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[2]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(3),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[3]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(4),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[4]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(5),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[5]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(6),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[6]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(7),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[7]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(8),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[8]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_25(9),
      Q => \p_ZL19H_filter_FIR_kernel_23_reg[9]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_25_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(0),
      Q => p_ZL19H_filter_FIR_kernel_25(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(10),
      Q => p_ZL19H_filter_FIR_kernel_25(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(11),
      Q => p_ZL19H_filter_FIR_kernel_25(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(12),
      Q => p_ZL19H_filter_FIR_kernel_25(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(13),
      Q => p_ZL19H_filter_FIR_kernel_25(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(14),
      Q => p_ZL19H_filter_FIR_kernel_25(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(15),
      Q => p_ZL19H_filter_FIR_kernel_25(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(1),
      Q => p_ZL19H_filter_FIR_kernel_25(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(2),
      Q => p_ZL19H_filter_FIR_kernel_25(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(3),
      Q => p_ZL19H_filter_FIR_kernel_25(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(4),
      Q => p_ZL19H_filter_FIR_kernel_25(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(5),
      Q => p_ZL19H_filter_FIR_kernel_25(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(6),
      Q => p_ZL19H_filter_FIR_kernel_25(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(7),
      Q => p_ZL19H_filter_FIR_kernel_25(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(8),
      Q => p_ZL19H_filter_FIR_kernel_25(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_25_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_26(9),
      Q => p_ZL19H_filter_FIR_kernel_25(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(0),
      Q => p_ZL19H_filter_FIR_kernel_26(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(10),
      Q => p_ZL19H_filter_FIR_kernel_26(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(11),
      Q => p_ZL19H_filter_FIR_kernel_26(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(12),
      Q => p_ZL19H_filter_FIR_kernel_26(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(13),
      Q => p_ZL19H_filter_FIR_kernel_26(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(14),
      Q => p_ZL19H_filter_FIR_kernel_26(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(15),
      Q => p_ZL19H_filter_FIR_kernel_26(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(1),
      Q => p_ZL19H_filter_FIR_kernel_26(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(2),
      Q => p_ZL19H_filter_FIR_kernel_26(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(3),
      Q => p_ZL19H_filter_FIR_kernel_26(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(4),
      Q => p_ZL19H_filter_FIR_kernel_26(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(5),
      Q => p_ZL19H_filter_FIR_kernel_26(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(6),
      Q => p_ZL19H_filter_FIR_kernel_26(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(7),
      Q => p_ZL19H_filter_FIR_kernel_26(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(8),
      Q => p_ZL19H_filter_FIR_kernel_26(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_26_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_27(9),
      Q => p_ZL19H_filter_FIR_kernel_26(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_27_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_27(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(0),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[0]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(10),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[10]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(11),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[11]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(12),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[12]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(13),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[13]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(14),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[14]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(15),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[15]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(1),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[1]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(2),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[2]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(3),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[3]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(4),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[4]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(5),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[5]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(6),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[6]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(7),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[7]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(8),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[8]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_30(9),
      Q => \p_ZL19H_filter_FIR_kernel_28_reg[9]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(0),
      Q => p_ZL19H_filter_FIR_kernel_2(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(10),
      Q => p_ZL19H_filter_FIR_kernel_2(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(11),
      Q => p_ZL19H_filter_FIR_kernel_2(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(12),
      Q => p_ZL19H_filter_FIR_kernel_2(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(13),
      Q => p_ZL19H_filter_FIR_kernel_2(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(14),
      Q => p_ZL19H_filter_FIR_kernel_2(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(15),
      Q => p_ZL19H_filter_FIR_kernel_2(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(1),
      Q => p_ZL19H_filter_FIR_kernel_2(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(2),
      Q => p_ZL19H_filter_FIR_kernel_2(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(3),
      Q => p_ZL19H_filter_FIR_kernel_2(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(4),
      Q => p_ZL19H_filter_FIR_kernel_2(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(5),
      Q => p_ZL19H_filter_FIR_kernel_2(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(6),
      Q => p_ZL19H_filter_FIR_kernel_2(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(7),
      Q => p_ZL19H_filter_FIR_kernel_2(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(8),
      Q => p_ZL19H_filter_FIR_kernel_2(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_3(9),
      Q => p_ZL19H_filter_FIR_kernel_2(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(0),
      Q => p_ZL19H_filter_FIR_kernel_30(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(10),
      Q => p_ZL19H_filter_FIR_kernel_30(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(11),
      Q => p_ZL19H_filter_FIR_kernel_30(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(12),
      Q => p_ZL19H_filter_FIR_kernel_30(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(13),
      Q => p_ZL19H_filter_FIR_kernel_30(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(14),
      Q => p_ZL19H_filter_FIR_kernel_30(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(15),
      Q => p_ZL19H_filter_FIR_kernel_30(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(1),
      Q => p_ZL19H_filter_FIR_kernel_30(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(2),
      Q => p_ZL19H_filter_FIR_kernel_30(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(3),
      Q => p_ZL19H_filter_FIR_kernel_30(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(4),
      Q => p_ZL19H_filter_FIR_kernel_30(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(5),
      Q => p_ZL19H_filter_FIR_kernel_30(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(6),
      Q => p_ZL19H_filter_FIR_kernel_30(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(7),
      Q => p_ZL19H_filter_FIR_kernel_30(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(8),
      Q => p_ZL19H_filter_FIR_kernel_30(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_30_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_31(9),
      Q => p_ZL19H_filter_FIR_kernel_30(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(0),
      Q => p_ZL19H_filter_FIR_kernel_31(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(10),
      Q => p_ZL19H_filter_FIR_kernel_31(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(11),
      Q => p_ZL19H_filter_FIR_kernel_31(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(12),
      Q => p_ZL19H_filter_FIR_kernel_31(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(13),
      Q => p_ZL19H_filter_FIR_kernel_31(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(14),
      Q => p_ZL19H_filter_FIR_kernel_31(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(15),
      Q => p_ZL19H_filter_FIR_kernel_31(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(1),
      Q => p_ZL19H_filter_FIR_kernel_31(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(2),
      Q => p_ZL19H_filter_FIR_kernel_31(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(3),
      Q => p_ZL19H_filter_FIR_kernel_31(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(4),
      Q => p_ZL19H_filter_FIR_kernel_31(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(5),
      Q => p_ZL19H_filter_FIR_kernel_31(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(6),
      Q => p_ZL19H_filter_FIR_kernel_31(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(7),
      Q => p_ZL19H_filter_FIR_kernel_31(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(8),
      Q => p_ZL19H_filter_FIR_kernel_31(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_32(9),
      Q => p_ZL19H_filter_FIR_kernel_31(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(0),
      Q => p_ZL19H_filter_FIR_kernel_32(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(10),
      Q => p_ZL19H_filter_FIR_kernel_32(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(11),
      Q => p_ZL19H_filter_FIR_kernel_32(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(12),
      Q => p_ZL19H_filter_FIR_kernel_32(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(13),
      Q => p_ZL19H_filter_FIR_kernel_32(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(14),
      Q => p_ZL19H_filter_FIR_kernel_32(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(15),
      Q => p_ZL19H_filter_FIR_kernel_32(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(1),
      Q => p_ZL19H_filter_FIR_kernel_32(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(2),
      Q => p_ZL19H_filter_FIR_kernel_32(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(3),
      Q => p_ZL19H_filter_FIR_kernel_32(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(4),
      Q => p_ZL19H_filter_FIR_kernel_32(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(5),
      Q => p_ZL19H_filter_FIR_kernel_32(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(6),
      Q => p_ZL19H_filter_FIR_kernel_32(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(7),
      Q => p_ZL19H_filter_FIR_kernel_32(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(8),
      Q => p_ZL19H_filter_FIR_kernel_32(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_33(9),
      Q => p_ZL19H_filter_FIR_kernel_32(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(0),
      Q => p_ZL19H_filter_FIR_kernel_33(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(10),
      Q => p_ZL19H_filter_FIR_kernel_33(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(11),
      Q => p_ZL19H_filter_FIR_kernel_33(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(12),
      Q => p_ZL19H_filter_FIR_kernel_33(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(13),
      Q => p_ZL19H_filter_FIR_kernel_33(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(14),
      Q => p_ZL19H_filter_FIR_kernel_33(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(15),
      Q => p_ZL19H_filter_FIR_kernel_33(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(1),
      Q => p_ZL19H_filter_FIR_kernel_33(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(2),
      Q => p_ZL19H_filter_FIR_kernel_33(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(3),
      Q => p_ZL19H_filter_FIR_kernel_33(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(4),
      Q => p_ZL19H_filter_FIR_kernel_33(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(5),
      Q => p_ZL19H_filter_FIR_kernel_33(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(6),
      Q => p_ZL19H_filter_FIR_kernel_33(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(7),
      Q => p_ZL19H_filter_FIR_kernel_33(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(8),
      Q => p_ZL19H_filter_FIR_kernel_33(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_34(9),
      Q => p_ZL19H_filter_FIR_kernel_33(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(0),
      Q => p_ZL19H_filter_FIR_kernel_34(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(10),
      Q => p_ZL19H_filter_FIR_kernel_34(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(11),
      Q => p_ZL19H_filter_FIR_kernel_34(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(12),
      Q => p_ZL19H_filter_FIR_kernel_34(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(13),
      Q => p_ZL19H_filter_FIR_kernel_34(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(14),
      Q => p_ZL19H_filter_FIR_kernel_34(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(15),
      Q => p_ZL19H_filter_FIR_kernel_34(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(1),
      Q => p_ZL19H_filter_FIR_kernel_34(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(2),
      Q => p_ZL19H_filter_FIR_kernel_34(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(3),
      Q => p_ZL19H_filter_FIR_kernel_34(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(4),
      Q => p_ZL19H_filter_FIR_kernel_34(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(5),
      Q => p_ZL19H_filter_FIR_kernel_34(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(6),
      Q => p_ZL19H_filter_FIR_kernel_34(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(7),
      Q => p_ZL19H_filter_FIR_kernel_34(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(8),
      Q => p_ZL19H_filter_FIR_kernel_34(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_34_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_35(9),
      Q => p_ZL19H_filter_FIR_kernel_34(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(0),
      Q => p_ZL19H_filter_FIR_kernel_35(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(10),
      Q => p_ZL19H_filter_FIR_kernel_35(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(11),
      Q => p_ZL19H_filter_FIR_kernel_35(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(12),
      Q => p_ZL19H_filter_FIR_kernel_35(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(13),
      Q => p_ZL19H_filter_FIR_kernel_35(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(14),
      Q => p_ZL19H_filter_FIR_kernel_35(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(15),
      Q => p_ZL19H_filter_FIR_kernel_35(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(1),
      Q => p_ZL19H_filter_FIR_kernel_35(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(2),
      Q => p_ZL19H_filter_FIR_kernel_35(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(3),
      Q => p_ZL19H_filter_FIR_kernel_35(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(4),
      Q => p_ZL19H_filter_FIR_kernel_35(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(5),
      Q => p_ZL19H_filter_FIR_kernel_35(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(6),
      Q => p_ZL19H_filter_FIR_kernel_35(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(7),
      Q => p_ZL19H_filter_FIR_kernel_35(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(8),
      Q => p_ZL19H_filter_FIR_kernel_35(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_35_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_36(9),
      Q => p_ZL19H_filter_FIR_kernel_35(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(0),
      Q => p_ZL19H_filter_FIR_kernel_36(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(10),
      Q => p_ZL19H_filter_FIR_kernel_36(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(11),
      Q => p_ZL19H_filter_FIR_kernel_36(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(12),
      Q => p_ZL19H_filter_FIR_kernel_36(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(13),
      Q => p_ZL19H_filter_FIR_kernel_36(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(14),
      Q => p_ZL19H_filter_FIR_kernel_36(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(15),
      Q => p_ZL19H_filter_FIR_kernel_36(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(1),
      Q => p_ZL19H_filter_FIR_kernel_36(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(2),
      Q => p_ZL19H_filter_FIR_kernel_36(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(3),
      Q => p_ZL19H_filter_FIR_kernel_36(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(4),
      Q => p_ZL19H_filter_FIR_kernel_36(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(5),
      Q => p_ZL19H_filter_FIR_kernel_36(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(6),
      Q => p_ZL19H_filter_FIR_kernel_36(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(7),
      Q => p_ZL19H_filter_FIR_kernel_36(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(8),
      Q => p_ZL19H_filter_FIR_kernel_36(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_36_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_37(9),
      Q => p_ZL19H_filter_FIR_kernel_36(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(0),
      Q => p_ZL19H_filter_FIR_kernel_37(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(10),
      Q => p_ZL19H_filter_FIR_kernel_37(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(11),
      Q => p_ZL19H_filter_FIR_kernel_37(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(12),
      Q => p_ZL19H_filter_FIR_kernel_37(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(13),
      Q => p_ZL19H_filter_FIR_kernel_37(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(14),
      Q => p_ZL19H_filter_FIR_kernel_37(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(15),
      Q => p_ZL19H_filter_FIR_kernel_37(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(1),
      Q => p_ZL19H_filter_FIR_kernel_37(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(2),
      Q => p_ZL19H_filter_FIR_kernel_37(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(3),
      Q => p_ZL19H_filter_FIR_kernel_37(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(4),
      Q => p_ZL19H_filter_FIR_kernel_37(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(5),
      Q => p_ZL19H_filter_FIR_kernel_37(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(6),
      Q => p_ZL19H_filter_FIR_kernel_37(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(7),
      Q => p_ZL19H_filter_FIR_kernel_37(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(8),
      Q => p_ZL19H_filter_FIR_kernel_37(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_37_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_38(9),
      Q => p_ZL19H_filter_FIR_kernel_37(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(0),
      Q => p_ZL19H_filter_FIR_kernel_38(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(10),
      Q => p_ZL19H_filter_FIR_kernel_38(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(11),
      Q => p_ZL19H_filter_FIR_kernel_38(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(12),
      Q => p_ZL19H_filter_FIR_kernel_38(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(13),
      Q => p_ZL19H_filter_FIR_kernel_38(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(14),
      Q => p_ZL19H_filter_FIR_kernel_38(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(15),
      Q => p_ZL19H_filter_FIR_kernel_38(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(1),
      Q => p_ZL19H_filter_FIR_kernel_38(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(2),
      Q => p_ZL19H_filter_FIR_kernel_38(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(3),
      Q => p_ZL19H_filter_FIR_kernel_38(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(4),
      Q => p_ZL19H_filter_FIR_kernel_38(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(5),
      Q => p_ZL19H_filter_FIR_kernel_38(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(6),
      Q => p_ZL19H_filter_FIR_kernel_38(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(7),
      Q => p_ZL19H_filter_FIR_kernel_38(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(8),
      Q => p_ZL19H_filter_FIR_kernel_38(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_38_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_39(9),
      Q => p_ZL19H_filter_FIR_kernel_38(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(0),
      Q => p_ZL19H_filter_FIR_kernel_39(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(10),
      Q => p_ZL19H_filter_FIR_kernel_39(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(11),
      Q => p_ZL19H_filter_FIR_kernel_39(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(12),
      Q => p_ZL19H_filter_FIR_kernel_39(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(13),
      Q => p_ZL19H_filter_FIR_kernel_39(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(14),
      Q => p_ZL19H_filter_FIR_kernel_39(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(15),
      Q => p_ZL19H_filter_FIR_kernel_39(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(1),
      Q => p_ZL19H_filter_FIR_kernel_39(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(2),
      Q => p_ZL19H_filter_FIR_kernel_39(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(3),
      Q => p_ZL19H_filter_FIR_kernel_39(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(4),
      Q => p_ZL19H_filter_FIR_kernel_39(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(5),
      Q => p_ZL19H_filter_FIR_kernel_39(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(6),
      Q => p_ZL19H_filter_FIR_kernel_39(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(7),
      Q => p_ZL19H_filter_FIR_kernel_39(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(8),
      Q => p_ZL19H_filter_FIR_kernel_39(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_39_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_40(9),
      Q => p_ZL19H_filter_FIR_kernel_39(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(0),
      Q => p_ZL19H_filter_FIR_kernel_3(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(10),
      Q => p_ZL19H_filter_FIR_kernel_3(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(11),
      Q => p_ZL19H_filter_FIR_kernel_3(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(12),
      Q => p_ZL19H_filter_FIR_kernel_3(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(13),
      Q => p_ZL19H_filter_FIR_kernel_3(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(14),
      Q => p_ZL19H_filter_FIR_kernel_3(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(15),
      Q => p_ZL19H_filter_FIR_kernel_3(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(1),
      Q => p_ZL19H_filter_FIR_kernel_3(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(2),
      Q => p_ZL19H_filter_FIR_kernel_3(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(3),
      Q => p_ZL19H_filter_FIR_kernel_3(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(4),
      Q => p_ZL19H_filter_FIR_kernel_3(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(5),
      Q => p_ZL19H_filter_FIR_kernel_3(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(6),
      Q => p_ZL19H_filter_FIR_kernel_3(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(7),
      Q => p_ZL19H_filter_FIR_kernel_3(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(8),
      Q => p_ZL19H_filter_FIR_kernel_3(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_4(9),
      Q => p_ZL19H_filter_FIR_kernel_3(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(0),
      Q => p_ZL19H_filter_FIR_kernel_40(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(10),
      Q => p_ZL19H_filter_FIR_kernel_40(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(11),
      Q => p_ZL19H_filter_FIR_kernel_40(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(12),
      Q => p_ZL19H_filter_FIR_kernel_40(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(13),
      Q => p_ZL19H_filter_FIR_kernel_40(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(14),
      Q => p_ZL19H_filter_FIR_kernel_40(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(15),
      Q => p_ZL19H_filter_FIR_kernel_40(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(1),
      Q => p_ZL19H_filter_FIR_kernel_40(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(2),
      Q => p_ZL19H_filter_FIR_kernel_40(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(3),
      Q => p_ZL19H_filter_FIR_kernel_40(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(4),
      Q => p_ZL19H_filter_FIR_kernel_40(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(5),
      Q => p_ZL19H_filter_FIR_kernel_40(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(6),
      Q => p_ZL19H_filter_FIR_kernel_40(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(7),
      Q => p_ZL19H_filter_FIR_kernel_40(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(8),
      Q => p_ZL19H_filter_FIR_kernel_40(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_40_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_41(9),
      Q => p_ZL19H_filter_FIR_kernel_40(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(0),
      Q => p_ZL19H_filter_FIR_kernel_41(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(10),
      Q => p_ZL19H_filter_FIR_kernel_41(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(11),
      Q => p_ZL19H_filter_FIR_kernel_41(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(12),
      Q => p_ZL19H_filter_FIR_kernel_41(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(13),
      Q => p_ZL19H_filter_FIR_kernel_41(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(14),
      Q => p_ZL19H_filter_FIR_kernel_41(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(15),
      Q => p_ZL19H_filter_FIR_kernel_41(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(1),
      Q => p_ZL19H_filter_FIR_kernel_41(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(2),
      Q => p_ZL19H_filter_FIR_kernel_41(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(3),
      Q => p_ZL19H_filter_FIR_kernel_41(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(4),
      Q => p_ZL19H_filter_FIR_kernel_41(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(5),
      Q => p_ZL19H_filter_FIR_kernel_41(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(6),
      Q => p_ZL19H_filter_FIR_kernel_41(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(7),
      Q => p_ZL19H_filter_FIR_kernel_41(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(8),
      Q => p_ZL19H_filter_FIR_kernel_41(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_41_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_42(9),
      Q => p_ZL19H_filter_FIR_kernel_41(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(0),
      Q => p_ZL19H_filter_FIR_kernel_42(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(10),
      Q => p_ZL19H_filter_FIR_kernel_42(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(11),
      Q => p_ZL19H_filter_FIR_kernel_42(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(12),
      Q => p_ZL19H_filter_FIR_kernel_42(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(13),
      Q => p_ZL19H_filter_FIR_kernel_42(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(14),
      Q => p_ZL19H_filter_FIR_kernel_42(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(15),
      Q => p_ZL19H_filter_FIR_kernel_42(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(1),
      Q => p_ZL19H_filter_FIR_kernel_42(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(2),
      Q => p_ZL19H_filter_FIR_kernel_42(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(3),
      Q => p_ZL19H_filter_FIR_kernel_42(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(4),
      Q => p_ZL19H_filter_FIR_kernel_42(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(5),
      Q => p_ZL19H_filter_FIR_kernel_42(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(6),
      Q => p_ZL19H_filter_FIR_kernel_42(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(7),
      Q => p_ZL19H_filter_FIR_kernel_42(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(8),
      Q => p_ZL19H_filter_FIR_kernel_42(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_42_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_43(9),
      Q => p_ZL19H_filter_FIR_kernel_42(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(0),
      Q => p_ZL19H_filter_FIR_kernel_43(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(10),
      Q => p_ZL19H_filter_FIR_kernel_43(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(11),
      Q => p_ZL19H_filter_FIR_kernel_43(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(12),
      Q => p_ZL19H_filter_FIR_kernel_43(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(13),
      Q => p_ZL19H_filter_FIR_kernel_43(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(14),
      Q => p_ZL19H_filter_FIR_kernel_43(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(15),
      Q => p_ZL19H_filter_FIR_kernel_43(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(1),
      Q => p_ZL19H_filter_FIR_kernel_43(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(2),
      Q => p_ZL19H_filter_FIR_kernel_43(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(3),
      Q => p_ZL19H_filter_FIR_kernel_43(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(4),
      Q => p_ZL19H_filter_FIR_kernel_43(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(5),
      Q => p_ZL19H_filter_FIR_kernel_43(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(6),
      Q => p_ZL19H_filter_FIR_kernel_43(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(7),
      Q => p_ZL19H_filter_FIR_kernel_43(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(8),
      Q => p_ZL19H_filter_FIR_kernel_43(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_43_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_44(9),
      Q => p_ZL19H_filter_FIR_kernel_43(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(0),
      Q => p_ZL19H_filter_FIR_kernel_44(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(10),
      Q => p_ZL19H_filter_FIR_kernel_44(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(11),
      Q => p_ZL19H_filter_FIR_kernel_44(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(12),
      Q => p_ZL19H_filter_FIR_kernel_44(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(13),
      Q => p_ZL19H_filter_FIR_kernel_44(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(14),
      Q => p_ZL19H_filter_FIR_kernel_44(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(15),
      Q => p_ZL19H_filter_FIR_kernel_44(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(1),
      Q => p_ZL19H_filter_FIR_kernel_44(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(2),
      Q => p_ZL19H_filter_FIR_kernel_44(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(3),
      Q => p_ZL19H_filter_FIR_kernel_44(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(4),
      Q => p_ZL19H_filter_FIR_kernel_44(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(5),
      Q => p_ZL19H_filter_FIR_kernel_44(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(6),
      Q => p_ZL19H_filter_FIR_kernel_44(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(7),
      Q => p_ZL19H_filter_FIR_kernel_44(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(8),
      Q => p_ZL19H_filter_FIR_kernel_44(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_44_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_45(9),
      Q => p_ZL19H_filter_FIR_kernel_44(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(0),
      Q => p_ZL19H_filter_FIR_kernel_45(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(10),
      Q => p_ZL19H_filter_FIR_kernel_45(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(11),
      Q => p_ZL19H_filter_FIR_kernel_45(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(12),
      Q => p_ZL19H_filter_FIR_kernel_45(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(13),
      Q => p_ZL19H_filter_FIR_kernel_45(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(14),
      Q => p_ZL19H_filter_FIR_kernel_45(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(15),
      Q => p_ZL19H_filter_FIR_kernel_45(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(1),
      Q => p_ZL19H_filter_FIR_kernel_45(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(2),
      Q => p_ZL19H_filter_FIR_kernel_45(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(3),
      Q => p_ZL19H_filter_FIR_kernel_45(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(4),
      Q => p_ZL19H_filter_FIR_kernel_45(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(5),
      Q => p_ZL19H_filter_FIR_kernel_45(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(6),
      Q => p_ZL19H_filter_FIR_kernel_45(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(7),
      Q => p_ZL19H_filter_FIR_kernel_45(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(8),
      Q => p_ZL19H_filter_FIR_kernel_45(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_45_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_46(9),
      Q => p_ZL19H_filter_FIR_kernel_45(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(0),
      Q => p_ZL19H_filter_FIR_kernel_46(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(10),
      Q => p_ZL19H_filter_FIR_kernel_46(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(11),
      Q => p_ZL19H_filter_FIR_kernel_46(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(12),
      Q => p_ZL19H_filter_FIR_kernel_46(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(13),
      Q => p_ZL19H_filter_FIR_kernel_46(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(14),
      Q => p_ZL19H_filter_FIR_kernel_46(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(15),
      Q => p_ZL19H_filter_FIR_kernel_46(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(1),
      Q => p_ZL19H_filter_FIR_kernel_46(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(2),
      Q => p_ZL19H_filter_FIR_kernel_46(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(3),
      Q => p_ZL19H_filter_FIR_kernel_46(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(4),
      Q => p_ZL19H_filter_FIR_kernel_46(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(5),
      Q => p_ZL19H_filter_FIR_kernel_46(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(6),
      Q => p_ZL19H_filter_FIR_kernel_46(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(7),
      Q => p_ZL19H_filter_FIR_kernel_46(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(8),
      Q => p_ZL19H_filter_FIR_kernel_46(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_47(9),
      Q => p_ZL19H_filter_FIR_kernel_46(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(0),
      Q => p_ZL19H_filter_FIR_kernel_47(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(10),
      Q => p_ZL19H_filter_FIR_kernel_47(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(11),
      Q => p_ZL19H_filter_FIR_kernel_47(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(12),
      Q => p_ZL19H_filter_FIR_kernel_47(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(13),
      Q => p_ZL19H_filter_FIR_kernel_47(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(14),
      Q => p_ZL19H_filter_FIR_kernel_47(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(15),
      Q => p_ZL19H_filter_FIR_kernel_47(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(1),
      Q => p_ZL19H_filter_FIR_kernel_47(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(2),
      Q => p_ZL19H_filter_FIR_kernel_47(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(3),
      Q => p_ZL19H_filter_FIR_kernel_47(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(4),
      Q => p_ZL19H_filter_FIR_kernel_47(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(5),
      Q => p_ZL19H_filter_FIR_kernel_47(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(6),
      Q => p_ZL19H_filter_FIR_kernel_47(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(7),
      Q => p_ZL19H_filter_FIR_kernel_47(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(8),
      Q => p_ZL19H_filter_FIR_kernel_47(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_47_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_48(9),
      Q => p_ZL19H_filter_FIR_kernel_47(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_48_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_48(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(0),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[0]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(10),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[10]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(11),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[11]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(12),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[12]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(13),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[13]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(14),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[14]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(15),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[15]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(1),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[1]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(2),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[2]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(3),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[3]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(4),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[4]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(5),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[5]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(6),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[6]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(7),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[7]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(8),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[8]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_51(9),
      Q => \p_ZL19H_filter_FIR_kernel_49_reg[9]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(0),
      Q => p_ZL19H_filter_FIR_kernel_4(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(10),
      Q => p_ZL19H_filter_FIR_kernel_4(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(11),
      Q => p_ZL19H_filter_FIR_kernel_4(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(12),
      Q => p_ZL19H_filter_FIR_kernel_4(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(13),
      Q => p_ZL19H_filter_FIR_kernel_4(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(14),
      Q => p_ZL19H_filter_FIR_kernel_4(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(15),
      Q => p_ZL19H_filter_FIR_kernel_4(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(1),
      Q => p_ZL19H_filter_FIR_kernel_4(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(2),
      Q => p_ZL19H_filter_FIR_kernel_4(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(3),
      Q => p_ZL19H_filter_FIR_kernel_4(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(4),
      Q => p_ZL19H_filter_FIR_kernel_4(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(5),
      Q => p_ZL19H_filter_FIR_kernel_4(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(6),
      Q => p_ZL19H_filter_FIR_kernel_4(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(7),
      Q => p_ZL19H_filter_FIR_kernel_4(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(8),
      Q => p_ZL19H_filter_FIR_kernel_4(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_5(9),
      Q => p_ZL19H_filter_FIR_kernel_4(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(0),
      Q => p_ZL19H_filter_FIR_kernel_51(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(10),
      Q => p_ZL19H_filter_FIR_kernel_51(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(11),
      Q => p_ZL19H_filter_FIR_kernel_51(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(12),
      Q => p_ZL19H_filter_FIR_kernel_51(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(13),
      Q => p_ZL19H_filter_FIR_kernel_51(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(14),
      Q => p_ZL19H_filter_FIR_kernel_51(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(15),
      Q => p_ZL19H_filter_FIR_kernel_51(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(1),
      Q => p_ZL19H_filter_FIR_kernel_51(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(2),
      Q => p_ZL19H_filter_FIR_kernel_51(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(3),
      Q => p_ZL19H_filter_FIR_kernel_51(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(4),
      Q => p_ZL19H_filter_FIR_kernel_51(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(5),
      Q => p_ZL19H_filter_FIR_kernel_51(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(6),
      Q => p_ZL19H_filter_FIR_kernel_51(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(7),
      Q => p_ZL19H_filter_FIR_kernel_51(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(8),
      Q => p_ZL19H_filter_FIR_kernel_51(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_51_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_52(9),
      Q => p_ZL19H_filter_FIR_kernel_51(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(0),
      Q => p_ZL19H_filter_FIR_kernel_52(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(10),
      Q => p_ZL19H_filter_FIR_kernel_52(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(11),
      Q => p_ZL19H_filter_FIR_kernel_52(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(12),
      Q => p_ZL19H_filter_FIR_kernel_52(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(13),
      Q => p_ZL19H_filter_FIR_kernel_52(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(14),
      Q => p_ZL19H_filter_FIR_kernel_52(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(15),
      Q => p_ZL19H_filter_FIR_kernel_52(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(1),
      Q => p_ZL19H_filter_FIR_kernel_52(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(2),
      Q => p_ZL19H_filter_FIR_kernel_52(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(3),
      Q => p_ZL19H_filter_FIR_kernel_52(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(4),
      Q => p_ZL19H_filter_FIR_kernel_52(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(5),
      Q => p_ZL19H_filter_FIR_kernel_52(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(6),
      Q => p_ZL19H_filter_FIR_kernel_52(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(7),
      Q => p_ZL19H_filter_FIR_kernel_52(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(8),
      Q => p_ZL19H_filter_FIR_kernel_52(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_52_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_53(9),
      Q => p_ZL19H_filter_FIR_kernel_52(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(0),
      Q => p_ZL19H_filter_FIR_kernel_53(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(10),
      Q => p_ZL19H_filter_FIR_kernel_53(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(11),
      Q => p_ZL19H_filter_FIR_kernel_53(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(12),
      Q => p_ZL19H_filter_FIR_kernel_53(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(13),
      Q => p_ZL19H_filter_FIR_kernel_53(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(14),
      Q => p_ZL19H_filter_FIR_kernel_53(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(15),
      Q => p_ZL19H_filter_FIR_kernel_53(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(1),
      Q => p_ZL19H_filter_FIR_kernel_53(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(2),
      Q => p_ZL19H_filter_FIR_kernel_53(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(3),
      Q => p_ZL19H_filter_FIR_kernel_53(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(4),
      Q => p_ZL19H_filter_FIR_kernel_53(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(5),
      Q => p_ZL19H_filter_FIR_kernel_53(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(6),
      Q => p_ZL19H_filter_FIR_kernel_53(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(7),
      Q => p_ZL19H_filter_FIR_kernel_53(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(8),
      Q => p_ZL19H_filter_FIR_kernel_53(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_53_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_54(9),
      Q => p_ZL19H_filter_FIR_kernel_53(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(0),
      Q => p_ZL19H_filter_FIR_kernel_54(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(10),
      Q => p_ZL19H_filter_FIR_kernel_54(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(11),
      Q => p_ZL19H_filter_FIR_kernel_54(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(12),
      Q => p_ZL19H_filter_FIR_kernel_54(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(13),
      Q => p_ZL19H_filter_FIR_kernel_54(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(14),
      Q => p_ZL19H_filter_FIR_kernel_54(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(15),
      Q => p_ZL19H_filter_FIR_kernel_54(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(1),
      Q => p_ZL19H_filter_FIR_kernel_54(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(2),
      Q => p_ZL19H_filter_FIR_kernel_54(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(3),
      Q => p_ZL19H_filter_FIR_kernel_54(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(4),
      Q => p_ZL19H_filter_FIR_kernel_54(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(5),
      Q => p_ZL19H_filter_FIR_kernel_54(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(6),
      Q => p_ZL19H_filter_FIR_kernel_54(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(7),
      Q => p_ZL19H_filter_FIR_kernel_54(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(8),
      Q => p_ZL19H_filter_FIR_kernel_54(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_54_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_55(9),
      Q => p_ZL19H_filter_FIR_kernel_54(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(0),
      Q => p_ZL19H_filter_FIR_kernel_55(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(10),
      Q => p_ZL19H_filter_FIR_kernel_55(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(11),
      Q => p_ZL19H_filter_FIR_kernel_55(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(12),
      Q => p_ZL19H_filter_FIR_kernel_55(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(13),
      Q => p_ZL19H_filter_FIR_kernel_55(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(14),
      Q => p_ZL19H_filter_FIR_kernel_55(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(15),
      Q => p_ZL19H_filter_FIR_kernel_55(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(1),
      Q => p_ZL19H_filter_FIR_kernel_55(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(2),
      Q => p_ZL19H_filter_FIR_kernel_55(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(3),
      Q => p_ZL19H_filter_FIR_kernel_55(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(4),
      Q => p_ZL19H_filter_FIR_kernel_55(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(5),
      Q => p_ZL19H_filter_FIR_kernel_55(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(6),
      Q => p_ZL19H_filter_FIR_kernel_55(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(7),
      Q => p_ZL19H_filter_FIR_kernel_55(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(8),
      Q => p_ZL19H_filter_FIR_kernel_55(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_55_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_56(9),
      Q => p_ZL19H_filter_FIR_kernel_55(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(0),
      Q => p_ZL19H_filter_FIR_kernel_56(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(10),
      Q => p_ZL19H_filter_FIR_kernel_56(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(11),
      Q => p_ZL19H_filter_FIR_kernel_56(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(12),
      Q => p_ZL19H_filter_FIR_kernel_56(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(13),
      Q => p_ZL19H_filter_FIR_kernel_56(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(14),
      Q => p_ZL19H_filter_FIR_kernel_56(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(15),
      Q => p_ZL19H_filter_FIR_kernel_56(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(1),
      Q => p_ZL19H_filter_FIR_kernel_56(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(2),
      Q => p_ZL19H_filter_FIR_kernel_56(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(3),
      Q => p_ZL19H_filter_FIR_kernel_56(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(4),
      Q => p_ZL19H_filter_FIR_kernel_56(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(5),
      Q => p_ZL19H_filter_FIR_kernel_56(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(6),
      Q => p_ZL19H_filter_FIR_kernel_56(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(7),
      Q => p_ZL19H_filter_FIR_kernel_56(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(8),
      Q => p_ZL19H_filter_FIR_kernel_56(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_57(9),
      Q => p_ZL19H_filter_FIR_kernel_56(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_57_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_57(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(0),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[0]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(10),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[10]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(11),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[11]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(12),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[12]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(13),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[13]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(14),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[14]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(15),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[15]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(1),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[1]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(2),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[2]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(3),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[3]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(4),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[4]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(5),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[5]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(6),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[6]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(7),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[7]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(8),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[8]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_60(9),
      Q => \p_ZL19H_filter_FIR_kernel_58_reg[9]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(0),
      Q => p_ZL19H_filter_FIR_kernel_5(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(10),
      Q => p_ZL19H_filter_FIR_kernel_5(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(11),
      Q => p_ZL19H_filter_FIR_kernel_5(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(12),
      Q => p_ZL19H_filter_FIR_kernel_5(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(13),
      Q => p_ZL19H_filter_FIR_kernel_5(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(14),
      Q => p_ZL19H_filter_FIR_kernel_5(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(15),
      Q => p_ZL19H_filter_FIR_kernel_5(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(1),
      Q => p_ZL19H_filter_FIR_kernel_5(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(2),
      Q => p_ZL19H_filter_FIR_kernel_5(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(3),
      Q => p_ZL19H_filter_FIR_kernel_5(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(4),
      Q => p_ZL19H_filter_FIR_kernel_5(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(5),
      Q => p_ZL19H_filter_FIR_kernel_5(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(6),
      Q => p_ZL19H_filter_FIR_kernel_5(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(7),
      Q => p_ZL19H_filter_FIR_kernel_5(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(8),
      Q => p_ZL19H_filter_FIR_kernel_5(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_6(9),
      Q => p_ZL19H_filter_FIR_kernel_5(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_60_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => \p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2_n_0\,
      Q => p_ZL19H_filter_FIR_kernel_60(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(0),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[0]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(10),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[10]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(11),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[11]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(12),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[12]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(13),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[13]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(14),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[14]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(15),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[15]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(1),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[1]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(2),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[2]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(3),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[3]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(4),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[4]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(5),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[5]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(6),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[6]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(7),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[7]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(8),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[8]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      CLK => ap_clk,
      D => p_ZL19H_filter_FIR_kernel_63(9),
      Q => \p_ZL19H_filter_FIR_kernel_61_reg[9]_srl2_n_0\
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(0),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(10),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(11),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(12),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(13),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(14),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(15),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(1),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(2),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(3),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(4),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(5),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(6),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(7),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(8),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_load_reg_3456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_63(9),
      Q => p_ZL19H_filter_FIR_kernel_63_load_reg_3456(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(0),
      Q => p_ZL19H_filter_FIR_kernel_63(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(10),
      Q => p_ZL19H_filter_FIR_kernel_63(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(11),
      Q => p_ZL19H_filter_FIR_kernel_63(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(12),
      Q => p_ZL19H_filter_FIR_kernel_63(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(13),
      Q => p_ZL19H_filter_FIR_kernel_63(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(14),
      Q => p_ZL19H_filter_FIR_kernel_63(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(15),
      Q => p_ZL19H_filter_FIR_kernel_63(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(1),
      Q => p_ZL19H_filter_FIR_kernel_63(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(2),
      Q => p_ZL19H_filter_FIR_kernel_63(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(3),
      Q => p_ZL19H_filter_FIR_kernel_63(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(4),
      Q => p_ZL19H_filter_FIR_kernel_63(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(5),
      Q => p_ZL19H_filter_FIR_kernel_63(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(6),
      Q => p_ZL19H_filter_FIR_kernel_63(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(7),
      Q => p_ZL19H_filter_FIR_kernel_63(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(8),
      Q => p_ZL19H_filter_FIR_kernel_63(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_63_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_64(9),
      Q => p_ZL19H_filter_FIR_kernel_63(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(0),
      Q => p_ZL19H_filter_FIR_kernel_64(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(10),
      Q => p_ZL19H_filter_FIR_kernel_64(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(11),
      Q => p_ZL19H_filter_FIR_kernel_64(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(12),
      Q => p_ZL19H_filter_FIR_kernel_64(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(13),
      Q => p_ZL19H_filter_FIR_kernel_64(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(14),
      Q => p_ZL19H_filter_FIR_kernel_64(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(15),
      Q => p_ZL19H_filter_FIR_kernel_64(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(1),
      Q => p_ZL19H_filter_FIR_kernel_64(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(2),
      Q => p_ZL19H_filter_FIR_kernel_64(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(3),
      Q => p_ZL19H_filter_FIR_kernel_64(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(4),
      Q => p_ZL19H_filter_FIR_kernel_64(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(5),
      Q => p_ZL19H_filter_FIR_kernel_64(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(6),
      Q => p_ZL19H_filter_FIR_kernel_64(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(7),
      Q => p_ZL19H_filter_FIR_kernel_64(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(8),
      Q => p_ZL19H_filter_FIR_kernel_64(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_65(9),
      Q => p_ZL19H_filter_FIR_kernel_64(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(0),
      Q => p_ZL19H_filter_FIR_kernel_65(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(10),
      Q => p_ZL19H_filter_FIR_kernel_65(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(11),
      Q => p_ZL19H_filter_FIR_kernel_65(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(12),
      Q => p_ZL19H_filter_FIR_kernel_65(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(13),
      Q => p_ZL19H_filter_FIR_kernel_65(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(14),
      Q => p_ZL19H_filter_FIR_kernel_65(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(15),
      Q => p_ZL19H_filter_FIR_kernel_65(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(1),
      Q => p_ZL19H_filter_FIR_kernel_65(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(2),
      Q => p_ZL19H_filter_FIR_kernel_65(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(3),
      Q => p_ZL19H_filter_FIR_kernel_65(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(4),
      Q => p_ZL19H_filter_FIR_kernel_65(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(5),
      Q => p_ZL19H_filter_FIR_kernel_65(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(6),
      Q => p_ZL19H_filter_FIR_kernel_65(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(7),
      Q => p_ZL19H_filter_FIR_kernel_65(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(8),
      Q => p_ZL19H_filter_FIR_kernel_65(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_65_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_66(9),
      Q => p_ZL19H_filter_FIR_kernel_65(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(0),
      Q => p_ZL19H_filter_FIR_kernel_66(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(10),
      Q => p_ZL19H_filter_FIR_kernel_66(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(11),
      Q => p_ZL19H_filter_FIR_kernel_66(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(12),
      Q => p_ZL19H_filter_FIR_kernel_66(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(13),
      Q => p_ZL19H_filter_FIR_kernel_66(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(14),
      Q => p_ZL19H_filter_FIR_kernel_66(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(15),
      Q => p_ZL19H_filter_FIR_kernel_66(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(1),
      Q => p_ZL19H_filter_FIR_kernel_66(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(2),
      Q => p_ZL19H_filter_FIR_kernel_66(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(3),
      Q => p_ZL19H_filter_FIR_kernel_66(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(4),
      Q => p_ZL19H_filter_FIR_kernel_66(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(5),
      Q => p_ZL19H_filter_FIR_kernel_66(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(6),
      Q => p_ZL19H_filter_FIR_kernel_66(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(7),
      Q => p_ZL19H_filter_FIR_kernel_66(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(8),
      Q => p_ZL19H_filter_FIR_kernel_66(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_66_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_67(9),
      Q => p_ZL19H_filter_FIR_kernel_66(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(0),
      Q => p_ZL19H_filter_FIR_kernel_67(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(10),
      Q => p_ZL19H_filter_FIR_kernel_67(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(11),
      Q => p_ZL19H_filter_FIR_kernel_67(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(12),
      Q => p_ZL19H_filter_FIR_kernel_67(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(13),
      Q => p_ZL19H_filter_FIR_kernel_67(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(14),
      Q => p_ZL19H_filter_FIR_kernel_67(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(15),
      Q => p_ZL19H_filter_FIR_kernel_67(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(1),
      Q => p_ZL19H_filter_FIR_kernel_67(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(2),
      Q => p_ZL19H_filter_FIR_kernel_67(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(3),
      Q => p_ZL19H_filter_FIR_kernel_67(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(4),
      Q => p_ZL19H_filter_FIR_kernel_67(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(5),
      Q => p_ZL19H_filter_FIR_kernel_67(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(6),
      Q => p_ZL19H_filter_FIR_kernel_67(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(7),
      Q => p_ZL19H_filter_FIR_kernel_67(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(8),
      Q => p_ZL19H_filter_FIR_kernel_67(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_67_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_68(9),
      Q => p_ZL19H_filter_FIR_kernel_67(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(0),
      Q => p_ZL19H_filter_FIR_kernel_68(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(10),
      Q => p_ZL19H_filter_FIR_kernel_68(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(11),
      Q => p_ZL19H_filter_FIR_kernel_68(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(12),
      Q => p_ZL19H_filter_FIR_kernel_68(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(13),
      Q => p_ZL19H_filter_FIR_kernel_68(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(14),
      Q => p_ZL19H_filter_FIR_kernel_68(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(15),
      Q => p_ZL19H_filter_FIR_kernel_68(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(1),
      Q => p_ZL19H_filter_FIR_kernel_68(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(2),
      Q => p_ZL19H_filter_FIR_kernel_68(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(3),
      Q => p_ZL19H_filter_FIR_kernel_68(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(4),
      Q => p_ZL19H_filter_FIR_kernel_68(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(5),
      Q => p_ZL19H_filter_FIR_kernel_68(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(6),
      Q => p_ZL19H_filter_FIR_kernel_68(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(7),
      Q => p_ZL19H_filter_FIR_kernel_68(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(8),
      Q => p_ZL19H_filter_FIR_kernel_68(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_69(9),
      Q => p_ZL19H_filter_FIR_kernel_68(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(0),
      Q => p_ZL19H_filter_FIR_kernel_69(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(10),
      Q => p_ZL19H_filter_FIR_kernel_69(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(11),
      Q => p_ZL19H_filter_FIR_kernel_69(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(12),
      Q => p_ZL19H_filter_FIR_kernel_69(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(13),
      Q => p_ZL19H_filter_FIR_kernel_69(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(14),
      Q => p_ZL19H_filter_FIR_kernel_69(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(15),
      Q => p_ZL19H_filter_FIR_kernel_69(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(1),
      Q => p_ZL19H_filter_FIR_kernel_69(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(2),
      Q => p_ZL19H_filter_FIR_kernel_69(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(3),
      Q => p_ZL19H_filter_FIR_kernel_69(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(4),
      Q => p_ZL19H_filter_FIR_kernel_69(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(5),
      Q => p_ZL19H_filter_FIR_kernel_69(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(6),
      Q => p_ZL19H_filter_FIR_kernel_69(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(7),
      Q => p_ZL19H_filter_FIR_kernel_69(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(8),
      Q => p_ZL19H_filter_FIR_kernel_69(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_69_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_70(9),
      Q => p_ZL19H_filter_FIR_kernel_69(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(0),
      Q => p_ZL19H_filter_FIR_kernel_6(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(10),
      Q => p_ZL19H_filter_FIR_kernel_6(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(11),
      Q => p_ZL19H_filter_FIR_kernel_6(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(12),
      Q => p_ZL19H_filter_FIR_kernel_6(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(13),
      Q => p_ZL19H_filter_FIR_kernel_6(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(14),
      Q => p_ZL19H_filter_FIR_kernel_6(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(15),
      Q => p_ZL19H_filter_FIR_kernel_6(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(1),
      Q => p_ZL19H_filter_FIR_kernel_6(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(2),
      Q => p_ZL19H_filter_FIR_kernel_6(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(3),
      Q => p_ZL19H_filter_FIR_kernel_6(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(4),
      Q => p_ZL19H_filter_FIR_kernel_6(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(5),
      Q => p_ZL19H_filter_FIR_kernel_6(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(6),
      Q => p_ZL19H_filter_FIR_kernel_6(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(7),
      Q => p_ZL19H_filter_FIR_kernel_6(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(8),
      Q => p_ZL19H_filter_FIR_kernel_6(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_7(9),
      Q => p_ZL19H_filter_FIR_kernel_6(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(0),
      Q => p_ZL19H_filter_FIR_kernel_70(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(10),
      Q => p_ZL19H_filter_FIR_kernel_70(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(11),
      Q => p_ZL19H_filter_FIR_kernel_70(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(12),
      Q => p_ZL19H_filter_FIR_kernel_70(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(13),
      Q => p_ZL19H_filter_FIR_kernel_70(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(14),
      Q => p_ZL19H_filter_FIR_kernel_70(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(15),
      Q => p_ZL19H_filter_FIR_kernel_70(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(1),
      Q => p_ZL19H_filter_FIR_kernel_70(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(2),
      Q => p_ZL19H_filter_FIR_kernel_70(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(3),
      Q => p_ZL19H_filter_FIR_kernel_70(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(4),
      Q => p_ZL19H_filter_FIR_kernel_70(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(5),
      Q => p_ZL19H_filter_FIR_kernel_70(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(6),
      Q => p_ZL19H_filter_FIR_kernel_70(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(7),
      Q => p_ZL19H_filter_FIR_kernel_70(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(8),
      Q => p_ZL19H_filter_FIR_kernel_70(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_70_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_71(9),
      Q => p_ZL19H_filter_FIR_kernel_70(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(0),
      Q => p_ZL19H_filter_FIR_kernel_71(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(10),
      Q => p_ZL19H_filter_FIR_kernel_71(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(11),
      Q => p_ZL19H_filter_FIR_kernel_71(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(12),
      Q => p_ZL19H_filter_FIR_kernel_71(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(13),
      Q => p_ZL19H_filter_FIR_kernel_71(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(14),
      Q => p_ZL19H_filter_FIR_kernel_71(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(15),
      Q => p_ZL19H_filter_FIR_kernel_71(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(1),
      Q => p_ZL19H_filter_FIR_kernel_71(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(2),
      Q => p_ZL19H_filter_FIR_kernel_71(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(3),
      Q => p_ZL19H_filter_FIR_kernel_71(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(4),
      Q => p_ZL19H_filter_FIR_kernel_71(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(5),
      Q => p_ZL19H_filter_FIR_kernel_71(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(6),
      Q => p_ZL19H_filter_FIR_kernel_71(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(7),
      Q => p_ZL19H_filter_FIR_kernel_71(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(8),
      Q => p_ZL19H_filter_FIR_kernel_71(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_71_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_72(9),
      Q => p_ZL19H_filter_FIR_kernel_71(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(0),
      Q => p_ZL19H_filter_FIR_kernel_72(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(10),
      Q => p_ZL19H_filter_FIR_kernel_72(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(11),
      Q => p_ZL19H_filter_FIR_kernel_72(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(12),
      Q => p_ZL19H_filter_FIR_kernel_72(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(13),
      Q => p_ZL19H_filter_FIR_kernel_72(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(14),
      Q => p_ZL19H_filter_FIR_kernel_72(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(15),
      Q => p_ZL19H_filter_FIR_kernel_72(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(1),
      Q => p_ZL19H_filter_FIR_kernel_72(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(2),
      Q => p_ZL19H_filter_FIR_kernel_72(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(3),
      Q => p_ZL19H_filter_FIR_kernel_72(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(4),
      Q => p_ZL19H_filter_FIR_kernel_72(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(5),
      Q => p_ZL19H_filter_FIR_kernel_72(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(6),
      Q => p_ZL19H_filter_FIR_kernel_72(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(7),
      Q => p_ZL19H_filter_FIR_kernel_72(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(8),
      Q => p_ZL19H_filter_FIR_kernel_72(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_73(9),
      Q => p_ZL19H_filter_FIR_kernel_72(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(0),
      Q => p_ZL19H_filter_FIR_kernel_73(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(10),
      Q => p_ZL19H_filter_FIR_kernel_73(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(11),
      Q => p_ZL19H_filter_FIR_kernel_73(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(12),
      Q => p_ZL19H_filter_FIR_kernel_73(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(13),
      Q => p_ZL19H_filter_FIR_kernel_73(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(14),
      Q => p_ZL19H_filter_FIR_kernel_73(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(15),
      Q => p_ZL19H_filter_FIR_kernel_73(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(1),
      Q => p_ZL19H_filter_FIR_kernel_73(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(2),
      Q => p_ZL19H_filter_FIR_kernel_73(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(3),
      Q => p_ZL19H_filter_FIR_kernel_73(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(4),
      Q => p_ZL19H_filter_FIR_kernel_73(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(5),
      Q => p_ZL19H_filter_FIR_kernel_73(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(6),
      Q => p_ZL19H_filter_FIR_kernel_73(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(7),
      Q => p_ZL19H_filter_FIR_kernel_73(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(8),
      Q => p_ZL19H_filter_FIR_kernel_73(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_73_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_74(9),
      Q => p_ZL19H_filter_FIR_kernel_73(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(0),
      Q => p_ZL19H_filter_FIR_kernel_74(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(10),
      Q => p_ZL19H_filter_FIR_kernel_74(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(11),
      Q => p_ZL19H_filter_FIR_kernel_74(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(12),
      Q => p_ZL19H_filter_FIR_kernel_74(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(13),
      Q => p_ZL19H_filter_FIR_kernel_74(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(14),
      Q => p_ZL19H_filter_FIR_kernel_74(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(15),
      Q => p_ZL19H_filter_FIR_kernel_74(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(1),
      Q => p_ZL19H_filter_FIR_kernel_74(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(2),
      Q => p_ZL19H_filter_FIR_kernel_74(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(3),
      Q => p_ZL19H_filter_FIR_kernel_74(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(4),
      Q => p_ZL19H_filter_FIR_kernel_74(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(5),
      Q => p_ZL19H_filter_FIR_kernel_74(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(6),
      Q => p_ZL19H_filter_FIR_kernel_74(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(7),
      Q => p_ZL19H_filter_FIR_kernel_74(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(8),
      Q => p_ZL19H_filter_FIR_kernel_74(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_74_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_75(9),
      Q => p_ZL19H_filter_FIR_kernel_74(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(0),
      Q => p_ZL19H_filter_FIR_kernel_75(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(10),
      Q => p_ZL19H_filter_FIR_kernel_75(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(11),
      Q => p_ZL19H_filter_FIR_kernel_75(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(12),
      Q => p_ZL19H_filter_FIR_kernel_75(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(13),
      Q => p_ZL19H_filter_FIR_kernel_75(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(14),
      Q => p_ZL19H_filter_FIR_kernel_75(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(15),
      Q => p_ZL19H_filter_FIR_kernel_75(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(1),
      Q => p_ZL19H_filter_FIR_kernel_75(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(2),
      Q => p_ZL19H_filter_FIR_kernel_75(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(3),
      Q => p_ZL19H_filter_FIR_kernel_75(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(4),
      Q => p_ZL19H_filter_FIR_kernel_75(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(5),
      Q => p_ZL19H_filter_FIR_kernel_75(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(6),
      Q => p_ZL19H_filter_FIR_kernel_75(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(7),
      Q => p_ZL19H_filter_FIR_kernel_75(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(8),
      Q => p_ZL19H_filter_FIR_kernel_75(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_75_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_76(9),
      Q => p_ZL19H_filter_FIR_kernel_75(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(0),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(10),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(11),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(12),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(13),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(14),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(15),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(1),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(2),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(3),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(4),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(5),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(6),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(7),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(8),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_load_reg_3431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_76(9),
      Q => p_ZL19H_filter_FIR_kernel_76_load_reg_3431(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(0),
      Q => p_ZL19H_filter_FIR_kernel_76(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(10),
      Q => p_ZL19H_filter_FIR_kernel_76(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(11),
      Q => p_ZL19H_filter_FIR_kernel_76(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(12),
      Q => p_ZL19H_filter_FIR_kernel_76(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(13),
      Q => p_ZL19H_filter_FIR_kernel_76(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(14),
      Q => p_ZL19H_filter_FIR_kernel_76(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(15),
      Q => p_ZL19H_filter_FIR_kernel_76(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(1),
      Q => p_ZL19H_filter_FIR_kernel_76(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(2),
      Q => p_ZL19H_filter_FIR_kernel_76(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(3),
      Q => p_ZL19H_filter_FIR_kernel_76(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(4),
      Q => p_ZL19H_filter_FIR_kernel_76(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(5),
      Q => p_ZL19H_filter_FIR_kernel_76(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(6),
      Q => p_ZL19H_filter_FIR_kernel_76(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(7),
      Q => p_ZL19H_filter_FIR_kernel_76(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(8),
      Q => p_ZL19H_filter_FIR_kernel_76(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_76_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_77(9),
      Q => p_ZL19H_filter_FIR_kernel_76(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(0),
      Q => p_ZL19H_filter_FIR_kernel_77(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(10),
      Q => p_ZL19H_filter_FIR_kernel_77(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(11),
      Q => p_ZL19H_filter_FIR_kernel_77(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(12),
      Q => p_ZL19H_filter_FIR_kernel_77(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(13),
      Q => p_ZL19H_filter_FIR_kernel_77(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(14),
      Q => p_ZL19H_filter_FIR_kernel_77(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(15),
      Q => p_ZL19H_filter_FIR_kernel_77(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(1),
      Q => p_ZL19H_filter_FIR_kernel_77(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(2),
      Q => p_ZL19H_filter_FIR_kernel_77(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(3),
      Q => p_ZL19H_filter_FIR_kernel_77(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(4),
      Q => p_ZL19H_filter_FIR_kernel_77(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(5),
      Q => p_ZL19H_filter_FIR_kernel_77(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(6),
      Q => p_ZL19H_filter_FIR_kernel_77(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(7),
      Q => p_ZL19H_filter_FIR_kernel_77(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(8),
      Q => p_ZL19H_filter_FIR_kernel_77(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_77_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_78(9),
      Q => p_ZL19H_filter_FIR_kernel_77(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(0),
      Q => p_ZL19H_filter_FIR_kernel_78(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(10),
      Q => p_ZL19H_filter_FIR_kernel_78(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(11),
      Q => p_ZL19H_filter_FIR_kernel_78(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(12),
      Q => p_ZL19H_filter_FIR_kernel_78(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(13),
      Q => p_ZL19H_filter_FIR_kernel_78(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(14),
      Q => p_ZL19H_filter_FIR_kernel_78(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(15),
      Q => p_ZL19H_filter_FIR_kernel_78(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(1),
      Q => p_ZL19H_filter_FIR_kernel_78(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(2),
      Q => p_ZL19H_filter_FIR_kernel_78(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(3),
      Q => p_ZL19H_filter_FIR_kernel_78(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(4),
      Q => p_ZL19H_filter_FIR_kernel_78(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(5),
      Q => p_ZL19H_filter_FIR_kernel_78(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(6),
      Q => p_ZL19H_filter_FIR_kernel_78(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(7),
      Q => p_ZL19H_filter_FIR_kernel_78(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(8),
      Q => p_ZL19H_filter_FIR_kernel_78(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_78_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_79(9),
      Q => p_ZL19H_filter_FIR_kernel_78(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(0),
      Q => p_ZL19H_filter_FIR_kernel_79(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(10),
      Q => p_ZL19H_filter_FIR_kernel_79(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(11),
      Q => p_ZL19H_filter_FIR_kernel_79(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(12),
      Q => p_ZL19H_filter_FIR_kernel_79(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(13),
      Q => p_ZL19H_filter_FIR_kernel_79(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(14),
      Q => p_ZL19H_filter_FIR_kernel_79(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(15),
      Q => p_ZL19H_filter_FIR_kernel_79(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(1),
      Q => p_ZL19H_filter_FIR_kernel_79(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(2),
      Q => p_ZL19H_filter_FIR_kernel_79(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(3),
      Q => p_ZL19H_filter_FIR_kernel_79(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(4),
      Q => p_ZL19H_filter_FIR_kernel_79(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(5),
      Q => p_ZL19H_filter_FIR_kernel_79(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(6),
      Q => p_ZL19H_filter_FIR_kernel_79(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(7),
      Q => p_ZL19H_filter_FIR_kernel_79(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(8),
      Q => p_ZL19H_filter_FIR_kernel_79(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_79_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_80(9),
      Q => p_ZL19H_filter_FIR_kernel_79(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(0),
      Q => p_ZL19H_filter_FIR_kernel_7(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(10),
      Q => p_ZL19H_filter_FIR_kernel_7(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(11),
      Q => p_ZL19H_filter_FIR_kernel_7(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(12),
      Q => p_ZL19H_filter_FIR_kernel_7(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(13),
      Q => p_ZL19H_filter_FIR_kernel_7(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(14),
      Q => p_ZL19H_filter_FIR_kernel_7(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(15),
      Q => p_ZL19H_filter_FIR_kernel_7(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(1),
      Q => p_ZL19H_filter_FIR_kernel_7(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(2),
      Q => p_ZL19H_filter_FIR_kernel_7(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(3),
      Q => p_ZL19H_filter_FIR_kernel_7(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(4),
      Q => p_ZL19H_filter_FIR_kernel_7(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(5),
      Q => p_ZL19H_filter_FIR_kernel_7(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(6),
      Q => p_ZL19H_filter_FIR_kernel_7(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(7),
      Q => p_ZL19H_filter_FIR_kernel_7(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(8),
      Q => p_ZL19H_filter_FIR_kernel_7(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_8(9),
      Q => p_ZL19H_filter_FIR_kernel_7(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(0),
      Q => p_ZL19H_filter_FIR_kernel_80(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(10),
      Q => p_ZL19H_filter_FIR_kernel_80(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(11),
      Q => p_ZL19H_filter_FIR_kernel_80(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(12),
      Q => p_ZL19H_filter_FIR_kernel_80(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(13),
      Q => p_ZL19H_filter_FIR_kernel_80(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(14),
      Q => p_ZL19H_filter_FIR_kernel_80(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(15),
      Q => p_ZL19H_filter_FIR_kernel_80(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(1),
      Q => p_ZL19H_filter_FIR_kernel_80(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(2),
      Q => p_ZL19H_filter_FIR_kernel_80(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(3),
      Q => p_ZL19H_filter_FIR_kernel_80(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(4),
      Q => p_ZL19H_filter_FIR_kernel_80(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(5),
      Q => p_ZL19H_filter_FIR_kernel_80(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(6),
      Q => p_ZL19H_filter_FIR_kernel_80(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(7),
      Q => p_ZL19H_filter_FIR_kernel_80(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(8),
      Q => p_ZL19H_filter_FIR_kernel_80(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_81(9),
      Q => p_ZL19H_filter_FIR_kernel_80(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(0),
      Q => p_ZL19H_filter_FIR_kernel_81(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(10),
      Q => p_ZL19H_filter_FIR_kernel_81(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(11),
      Q => p_ZL19H_filter_FIR_kernel_81(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(12),
      Q => p_ZL19H_filter_FIR_kernel_81(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(13),
      Q => p_ZL19H_filter_FIR_kernel_81(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(14),
      Q => p_ZL19H_filter_FIR_kernel_81(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(15),
      Q => p_ZL19H_filter_FIR_kernel_81(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(1),
      Q => p_ZL19H_filter_FIR_kernel_81(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(2),
      Q => p_ZL19H_filter_FIR_kernel_81(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(3),
      Q => p_ZL19H_filter_FIR_kernel_81(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(4),
      Q => p_ZL19H_filter_FIR_kernel_81(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(5),
      Q => p_ZL19H_filter_FIR_kernel_81(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(6),
      Q => p_ZL19H_filter_FIR_kernel_81(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(7),
      Q => p_ZL19H_filter_FIR_kernel_81(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(8),
      Q => p_ZL19H_filter_FIR_kernel_81(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_81_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_82(9),
      Q => p_ZL19H_filter_FIR_kernel_81(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(0),
      Q => p_ZL19H_filter_FIR_kernel_82(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(10),
      Q => p_ZL19H_filter_FIR_kernel_82(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(11),
      Q => p_ZL19H_filter_FIR_kernel_82(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(12),
      Q => p_ZL19H_filter_FIR_kernel_82(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(13),
      Q => p_ZL19H_filter_FIR_kernel_82(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(14),
      Q => p_ZL19H_filter_FIR_kernel_82(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(15),
      Q => p_ZL19H_filter_FIR_kernel_82(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(1),
      Q => p_ZL19H_filter_FIR_kernel_82(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(2),
      Q => p_ZL19H_filter_FIR_kernel_82(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(3),
      Q => p_ZL19H_filter_FIR_kernel_82(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(4),
      Q => p_ZL19H_filter_FIR_kernel_82(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(5),
      Q => p_ZL19H_filter_FIR_kernel_82(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(6),
      Q => p_ZL19H_filter_FIR_kernel_82(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(7),
      Q => p_ZL19H_filter_FIR_kernel_82(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(8),
      Q => p_ZL19H_filter_FIR_kernel_82(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_82_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_83(9),
      Q => p_ZL19H_filter_FIR_kernel_82(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(0),
      Q => p_ZL19H_filter_FIR_kernel_83(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(10),
      Q => p_ZL19H_filter_FIR_kernel_83(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(11),
      Q => p_ZL19H_filter_FIR_kernel_83(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(12),
      Q => p_ZL19H_filter_FIR_kernel_83(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(13),
      Q => p_ZL19H_filter_FIR_kernel_83(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(14),
      Q => p_ZL19H_filter_FIR_kernel_83(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(15),
      Q => p_ZL19H_filter_FIR_kernel_83(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(1),
      Q => p_ZL19H_filter_FIR_kernel_83(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(2),
      Q => p_ZL19H_filter_FIR_kernel_83(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(3),
      Q => p_ZL19H_filter_FIR_kernel_83(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(4),
      Q => p_ZL19H_filter_FIR_kernel_83(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(5),
      Q => p_ZL19H_filter_FIR_kernel_83(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(6),
      Q => p_ZL19H_filter_FIR_kernel_83(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(7),
      Q => p_ZL19H_filter_FIR_kernel_83(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(8),
      Q => p_ZL19H_filter_FIR_kernel_83(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_83_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_84(9),
      Q => p_ZL19H_filter_FIR_kernel_83(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(0),
      Q => p_ZL19H_filter_FIR_kernel_84(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(10),
      Q => p_ZL19H_filter_FIR_kernel_84(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(11),
      Q => p_ZL19H_filter_FIR_kernel_84(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(12),
      Q => p_ZL19H_filter_FIR_kernel_84(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(13),
      Q => p_ZL19H_filter_FIR_kernel_84(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(14),
      Q => p_ZL19H_filter_FIR_kernel_84(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(15),
      Q => p_ZL19H_filter_FIR_kernel_84(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(1),
      Q => p_ZL19H_filter_FIR_kernel_84(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(2),
      Q => p_ZL19H_filter_FIR_kernel_84(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(3),
      Q => p_ZL19H_filter_FIR_kernel_84(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(4),
      Q => p_ZL19H_filter_FIR_kernel_84(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(5),
      Q => p_ZL19H_filter_FIR_kernel_84(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(6),
      Q => p_ZL19H_filter_FIR_kernel_84(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(7),
      Q => p_ZL19H_filter_FIR_kernel_84(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(8),
      Q => p_ZL19H_filter_FIR_kernel_84(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_85(9),
      Q => p_ZL19H_filter_FIR_kernel_84(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(0),
      Q => p_ZL19H_filter_FIR_kernel_85(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(10),
      Q => p_ZL19H_filter_FIR_kernel_85(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(11),
      Q => p_ZL19H_filter_FIR_kernel_85(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(12),
      Q => p_ZL19H_filter_FIR_kernel_85(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(13),
      Q => p_ZL19H_filter_FIR_kernel_85(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(14),
      Q => p_ZL19H_filter_FIR_kernel_85(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(15),
      Q => p_ZL19H_filter_FIR_kernel_85(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(1),
      Q => p_ZL19H_filter_FIR_kernel_85(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(2),
      Q => p_ZL19H_filter_FIR_kernel_85(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(3),
      Q => p_ZL19H_filter_FIR_kernel_85(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(4),
      Q => p_ZL19H_filter_FIR_kernel_85(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(5),
      Q => p_ZL19H_filter_FIR_kernel_85(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(6),
      Q => p_ZL19H_filter_FIR_kernel_85(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(7),
      Q => p_ZL19H_filter_FIR_kernel_85(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(8),
      Q => p_ZL19H_filter_FIR_kernel_85(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_85_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_86(9),
      Q => p_ZL19H_filter_FIR_kernel_85(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(0),
      Q => p_ZL19H_filter_FIR_kernel_86(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(10),
      Q => p_ZL19H_filter_FIR_kernel_86(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(11),
      Q => p_ZL19H_filter_FIR_kernel_86(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(12),
      Q => p_ZL19H_filter_FIR_kernel_86(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(13),
      Q => p_ZL19H_filter_FIR_kernel_86(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(14),
      Q => p_ZL19H_filter_FIR_kernel_86(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(15),
      Q => p_ZL19H_filter_FIR_kernel_86(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(1),
      Q => p_ZL19H_filter_FIR_kernel_86(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(2),
      Q => p_ZL19H_filter_FIR_kernel_86(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(3),
      Q => p_ZL19H_filter_FIR_kernel_86(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(4),
      Q => p_ZL19H_filter_FIR_kernel_86(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(5),
      Q => p_ZL19H_filter_FIR_kernel_86(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(6),
      Q => p_ZL19H_filter_FIR_kernel_86(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(7),
      Q => p_ZL19H_filter_FIR_kernel_86(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(8),
      Q => p_ZL19H_filter_FIR_kernel_86(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_86_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_87(9),
      Q => p_ZL19H_filter_FIR_kernel_86(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(0),
      Q => p_ZL19H_filter_FIR_kernel_87(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(10),
      Q => p_ZL19H_filter_FIR_kernel_87(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(11),
      Q => p_ZL19H_filter_FIR_kernel_87(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(12),
      Q => p_ZL19H_filter_FIR_kernel_87(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(13),
      Q => p_ZL19H_filter_FIR_kernel_87(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(14),
      Q => p_ZL19H_filter_FIR_kernel_87(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(15),
      Q => p_ZL19H_filter_FIR_kernel_87(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(1),
      Q => p_ZL19H_filter_FIR_kernel_87(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(2),
      Q => p_ZL19H_filter_FIR_kernel_87(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(3),
      Q => p_ZL19H_filter_FIR_kernel_87(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(4),
      Q => p_ZL19H_filter_FIR_kernel_87(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(5),
      Q => p_ZL19H_filter_FIR_kernel_87(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(6),
      Q => p_ZL19H_filter_FIR_kernel_87(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(7),
      Q => p_ZL19H_filter_FIR_kernel_87(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(8),
      Q => p_ZL19H_filter_FIR_kernel_87(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_87_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_88(9),
      Q => p_ZL19H_filter_FIR_kernel_87(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(0),
      Q => p_ZL19H_filter_FIR_kernel_88(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(10),
      Q => p_ZL19H_filter_FIR_kernel_88(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(11),
      Q => p_ZL19H_filter_FIR_kernel_88(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(12),
      Q => p_ZL19H_filter_FIR_kernel_88(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(13),
      Q => p_ZL19H_filter_FIR_kernel_88(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(14),
      Q => p_ZL19H_filter_FIR_kernel_88(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(15),
      Q => p_ZL19H_filter_FIR_kernel_88(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(1),
      Q => p_ZL19H_filter_FIR_kernel_88(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(2),
      Q => p_ZL19H_filter_FIR_kernel_88(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(3),
      Q => p_ZL19H_filter_FIR_kernel_88(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(4),
      Q => p_ZL19H_filter_FIR_kernel_88(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(5),
      Q => p_ZL19H_filter_FIR_kernel_88(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(6),
      Q => p_ZL19H_filter_FIR_kernel_88(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(7),
      Q => p_ZL19H_filter_FIR_kernel_88(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(8),
      Q => p_ZL19H_filter_FIR_kernel_88(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_89(9),
      Q => p_ZL19H_filter_FIR_kernel_88(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(0),
      Q => p_ZL19H_filter_FIR_kernel_89(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(10),
      Q => p_ZL19H_filter_FIR_kernel_89(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(11),
      Q => p_ZL19H_filter_FIR_kernel_89(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(12),
      Q => p_ZL19H_filter_FIR_kernel_89(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(13),
      Q => p_ZL19H_filter_FIR_kernel_89(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(14),
      Q => p_ZL19H_filter_FIR_kernel_89(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(15),
      Q => p_ZL19H_filter_FIR_kernel_89(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(1),
      Q => p_ZL19H_filter_FIR_kernel_89(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(2),
      Q => p_ZL19H_filter_FIR_kernel_89(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(3),
      Q => p_ZL19H_filter_FIR_kernel_89(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(4),
      Q => p_ZL19H_filter_FIR_kernel_89(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(5),
      Q => p_ZL19H_filter_FIR_kernel_89(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(6),
      Q => p_ZL19H_filter_FIR_kernel_89(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(7),
      Q => p_ZL19H_filter_FIR_kernel_89(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(8),
      Q => p_ZL19H_filter_FIR_kernel_89(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_89_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_90(9),
      Q => p_ZL19H_filter_FIR_kernel_89(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(0),
      Q => p_ZL19H_filter_FIR_kernel_8(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(10),
      Q => p_ZL19H_filter_FIR_kernel_8(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(11),
      Q => p_ZL19H_filter_FIR_kernel_8(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(12),
      Q => p_ZL19H_filter_FIR_kernel_8(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(13),
      Q => p_ZL19H_filter_FIR_kernel_8(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(14),
      Q => p_ZL19H_filter_FIR_kernel_8(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(15),
      Q => p_ZL19H_filter_FIR_kernel_8(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(1),
      Q => p_ZL19H_filter_FIR_kernel_8(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(2),
      Q => p_ZL19H_filter_FIR_kernel_8(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(3),
      Q => p_ZL19H_filter_FIR_kernel_8(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(4),
      Q => p_ZL19H_filter_FIR_kernel_8(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(5),
      Q => p_ZL19H_filter_FIR_kernel_8(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(6),
      Q => p_ZL19H_filter_FIR_kernel_8(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(7),
      Q => p_ZL19H_filter_FIR_kernel_8(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(8),
      Q => p_ZL19H_filter_FIR_kernel_8(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_9(9),
      Q => p_ZL19H_filter_FIR_kernel_8(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(0),
      Q => p_ZL19H_filter_FIR_kernel_90(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(10),
      Q => p_ZL19H_filter_FIR_kernel_90(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(11),
      Q => p_ZL19H_filter_FIR_kernel_90(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(12),
      Q => p_ZL19H_filter_FIR_kernel_90(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(13),
      Q => p_ZL19H_filter_FIR_kernel_90(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(14),
      Q => p_ZL19H_filter_FIR_kernel_90(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(15),
      Q => p_ZL19H_filter_FIR_kernel_90(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(1),
      Q => p_ZL19H_filter_FIR_kernel_90(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(2),
      Q => p_ZL19H_filter_FIR_kernel_90(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(3),
      Q => p_ZL19H_filter_FIR_kernel_90(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(4),
      Q => p_ZL19H_filter_FIR_kernel_90(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(5),
      Q => p_ZL19H_filter_FIR_kernel_90(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(6),
      Q => p_ZL19H_filter_FIR_kernel_90(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(7),
      Q => p_ZL19H_filter_FIR_kernel_90(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(8),
      Q => p_ZL19H_filter_FIR_kernel_90(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_90_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_91(9),
      Q => p_ZL19H_filter_FIR_kernel_90(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(0),
      Q => p_ZL19H_filter_FIR_kernel_91(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(10),
      Q => p_ZL19H_filter_FIR_kernel_91(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(11),
      Q => p_ZL19H_filter_FIR_kernel_91(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(12),
      Q => p_ZL19H_filter_FIR_kernel_91(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(13),
      Q => p_ZL19H_filter_FIR_kernel_91(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(14),
      Q => p_ZL19H_filter_FIR_kernel_91(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(15),
      Q => p_ZL19H_filter_FIR_kernel_91(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(1),
      Q => p_ZL19H_filter_FIR_kernel_91(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(2),
      Q => p_ZL19H_filter_FIR_kernel_91(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(3),
      Q => p_ZL19H_filter_FIR_kernel_91(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(4),
      Q => p_ZL19H_filter_FIR_kernel_91(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(5),
      Q => p_ZL19H_filter_FIR_kernel_91(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(6),
      Q => p_ZL19H_filter_FIR_kernel_91(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(7),
      Q => p_ZL19H_filter_FIR_kernel_91(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(8),
      Q => p_ZL19H_filter_FIR_kernel_91(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_91_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_92(9),
      Q => p_ZL19H_filter_FIR_kernel_91(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(0),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(10),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(11),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(12),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(13),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(14),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(15),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(1),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(2),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(3),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(4),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(5),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(6),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(7),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(8),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_load_reg_3391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_ZL19H_filter_FIR_kernel_92(9),
      Q => p_ZL19H_filter_FIR_kernel_92_load_reg_3391(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(0),
      Q => p_ZL19H_filter_FIR_kernel_92(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(10),
      Q => p_ZL19H_filter_FIR_kernel_92(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(11),
      Q => p_ZL19H_filter_FIR_kernel_92(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(12),
      Q => p_ZL19H_filter_FIR_kernel_92(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(13),
      Q => p_ZL19H_filter_FIR_kernel_92(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(14),
      Q => p_ZL19H_filter_FIR_kernel_92(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(15),
      Q => p_ZL19H_filter_FIR_kernel_92(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(1),
      Q => p_ZL19H_filter_FIR_kernel_92(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(2),
      Q => p_ZL19H_filter_FIR_kernel_92(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(3),
      Q => p_ZL19H_filter_FIR_kernel_92(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(4),
      Q => p_ZL19H_filter_FIR_kernel_92(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(5),
      Q => p_ZL19H_filter_FIR_kernel_92(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(6),
      Q => p_ZL19H_filter_FIR_kernel_92(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(7),
      Q => p_ZL19H_filter_FIR_kernel_92(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(8),
      Q => p_ZL19H_filter_FIR_kernel_92(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_93(9),
      Q => p_ZL19H_filter_FIR_kernel_92(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(0),
      Q => p_ZL19H_filter_FIR_kernel_93(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(10),
      Q => p_ZL19H_filter_FIR_kernel_93(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(11),
      Q => p_ZL19H_filter_FIR_kernel_93(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(12),
      Q => p_ZL19H_filter_FIR_kernel_93(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(13),
      Q => p_ZL19H_filter_FIR_kernel_93(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(14),
      Q => p_ZL19H_filter_FIR_kernel_93(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(15),
      Q => p_ZL19H_filter_FIR_kernel_93(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(1),
      Q => p_ZL19H_filter_FIR_kernel_93(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(2),
      Q => p_ZL19H_filter_FIR_kernel_93(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(3),
      Q => p_ZL19H_filter_FIR_kernel_93(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(4),
      Q => p_ZL19H_filter_FIR_kernel_93(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(5),
      Q => p_ZL19H_filter_FIR_kernel_93(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(6),
      Q => p_ZL19H_filter_FIR_kernel_93(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(7),
      Q => p_ZL19H_filter_FIR_kernel_93(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(8),
      Q => p_ZL19H_filter_FIR_kernel_93(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_93_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_94(9),
      Q => p_ZL19H_filter_FIR_kernel_93(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(0),
      Q => p_ZL19H_filter_FIR_kernel_94(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(10),
      Q => p_ZL19H_filter_FIR_kernel_94(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(11),
      Q => p_ZL19H_filter_FIR_kernel_94(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(12),
      Q => p_ZL19H_filter_FIR_kernel_94(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(13),
      Q => p_ZL19H_filter_FIR_kernel_94(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(14),
      Q => p_ZL19H_filter_FIR_kernel_94(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(15),
      Q => p_ZL19H_filter_FIR_kernel_94(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(1),
      Q => p_ZL19H_filter_FIR_kernel_94(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(2),
      Q => p_ZL19H_filter_FIR_kernel_94(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(3),
      Q => p_ZL19H_filter_FIR_kernel_94(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(4),
      Q => p_ZL19H_filter_FIR_kernel_94(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(5),
      Q => p_ZL19H_filter_FIR_kernel_94(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(6),
      Q => p_ZL19H_filter_FIR_kernel_94(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(7),
      Q => p_ZL19H_filter_FIR_kernel_94(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(8),
      Q => p_ZL19H_filter_FIR_kernel_94(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_94_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_95(9),
      Q => p_ZL19H_filter_FIR_kernel_94(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(0),
      Q => p_ZL19H_filter_FIR_kernel_95(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(10),
      Q => p_ZL19H_filter_FIR_kernel_95(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(11),
      Q => p_ZL19H_filter_FIR_kernel_95(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(12),
      Q => p_ZL19H_filter_FIR_kernel_95(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(13),
      Q => p_ZL19H_filter_FIR_kernel_95(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(14),
      Q => p_ZL19H_filter_FIR_kernel_95(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(15),
      Q => p_ZL19H_filter_FIR_kernel_95(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(1),
      Q => p_ZL19H_filter_FIR_kernel_95(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(2),
      Q => p_ZL19H_filter_FIR_kernel_95(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(3),
      Q => p_ZL19H_filter_FIR_kernel_95(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(4),
      Q => p_ZL19H_filter_FIR_kernel_95(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(5),
      Q => p_ZL19H_filter_FIR_kernel_95(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(6),
      Q => p_ZL19H_filter_FIR_kernel_95(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(7),
      Q => p_ZL19H_filter_FIR_kernel_95(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(8),
      Q => p_ZL19H_filter_FIR_kernel_95(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_95_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_96(9),
      Q => p_ZL19H_filter_FIR_kernel_95(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(0),
      Q => p_ZL19H_filter_FIR_kernel_96(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(10),
      Q => p_ZL19H_filter_FIR_kernel_96(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(11),
      Q => p_ZL19H_filter_FIR_kernel_96(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(12),
      Q => p_ZL19H_filter_FIR_kernel_96(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(13),
      Q => p_ZL19H_filter_FIR_kernel_96(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(14),
      Q => p_ZL19H_filter_FIR_kernel_96(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(15),
      Q => p_ZL19H_filter_FIR_kernel_96(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(1),
      Q => p_ZL19H_filter_FIR_kernel_96(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(2),
      Q => p_ZL19H_filter_FIR_kernel_96(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(3),
      Q => p_ZL19H_filter_FIR_kernel_96(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(4),
      Q => p_ZL19H_filter_FIR_kernel_96(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(5),
      Q => p_ZL19H_filter_FIR_kernel_96(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(6),
      Q => p_ZL19H_filter_FIR_kernel_96(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(7),
      Q => p_ZL19H_filter_FIR_kernel_96(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(8),
      Q => p_ZL19H_filter_FIR_kernel_96(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_96_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_97(9),
      Q => p_ZL19H_filter_FIR_kernel_96(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(0),
      Q => p_ZL19H_filter_FIR_kernel_97(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(10),
      Q => p_ZL19H_filter_FIR_kernel_97(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(11),
      Q => p_ZL19H_filter_FIR_kernel_97(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(12),
      Q => p_ZL19H_filter_FIR_kernel_97(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(13),
      Q => p_ZL19H_filter_FIR_kernel_97(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(14),
      Q => p_ZL19H_filter_FIR_kernel_97(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(15),
      Q => p_ZL19H_filter_FIR_kernel_97(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(1),
      Q => p_ZL19H_filter_FIR_kernel_97(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(2),
      Q => p_ZL19H_filter_FIR_kernel_97(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(3),
      Q => p_ZL19H_filter_FIR_kernel_97(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(4),
      Q => p_ZL19H_filter_FIR_kernel_97(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(5),
      Q => p_ZL19H_filter_FIR_kernel_97(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(6),
      Q => p_ZL19H_filter_FIR_kernel_97(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(7),
      Q => p_ZL19H_filter_FIR_kernel_97(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(8),
      Q => p_ZL19H_filter_FIR_kernel_97(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_97_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_98(9),
      Q => p_ZL19H_filter_FIR_kernel_97(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(0),
      Q => p_ZL19H_filter_FIR_kernel_98(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(10),
      Q => p_ZL19H_filter_FIR_kernel_98(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(11),
      Q => p_ZL19H_filter_FIR_kernel_98(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(12),
      Q => p_ZL19H_filter_FIR_kernel_98(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(13),
      Q => p_ZL19H_filter_FIR_kernel_98(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(14),
      Q => p_ZL19H_filter_FIR_kernel_98(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(15),
      Q => p_ZL19H_filter_FIR_kernel_98(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(1),
      Q => p_ZL19H_filter_FIR_kernel_98(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(2),
      Q => p_ZL19H_filter_FIR_kernel_98(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(3),
      Q => p_ZL19H_filter_FIR_kernel_98(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(4),
      Q => p_ZL19H_filter_FIR_kernel_98(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(5),
      Q => p_ZL19H_filter_FIR_kernel_98(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(6),
      Q => p_ZL19H_filter_FIR_kernel_98(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(7),
      Q => p_ZL19H_filter_FIR_kernel_98(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(8),
      Q => p_ZL19H_filter_FIR_kernel_98(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_98_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_99(9),
      Q => p_ZL19H_filter_FIR_kernel_98(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(0),
      Q => p_ZL19H_filter_FIR_kernel_99(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(10),
      Q => p_ZL19H_filter_FIR_kernel_99(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(11),
      Q => p_ZL19H_filter_FIR_kernel_99(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(12),
      Q => p_ZL19H_filter_FIR_kernel_99(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(13),
      Q => p_ZL19H_filter_FIR_kernel_99(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(14),
      Q => p_ZL19H_filter_FIR_kernel_99(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(15),
      Q => p_ZL19H_filter_FIR_kernel_99(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(1),
      Q => p_ZL19H_filter_FIR_kernel_99(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(2),
      Q => p_ZL19H_filter_FIR_kernel_99(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(3),
      Q => p_ZL19H_filter_FIR_kernel_99(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(4),
      Q => p_ZL19H_filter_FIR_kernel_99(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(5),
      Q => p_ZL19H_filter_FIR_kernel_99(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(6),
      Q => p_ZL19H_filter_FIR_kernel_99(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(7),
      Q => p_ZL19H_filter_FIR_kernel_99(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(8),
      Q => p_ZL19H_filter_FIR_kernel_99(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_99_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_100(9),
      Q => p_ZL19H_filter_FIR_kernel_99(9),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(0),
      Q => p_ZL19H_filter_FIR_kernel_9(0),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(10),
      Q => p_ZL19H_filter_FIR_kernel_9(10),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(11),
      Q => p_ZL19H_filter_FIR_kernel_9(11),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(12),
      Q => p_ZL19H_filter_FIR_kernel_9(12),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(13),
      Q => p_ZL19H_filter_FIR_kernel_9(13),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(14),
      Q => p_ZL19H_filter_FIR_kernel_9(14),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(15),
      Q => p_ZL19H_filter_FIR_kernel_9(15),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(1),
      Q => p_ZL19H_filter_FIR_kernel_9(1),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(2),
      Q => p_ZL19H_filter_FIR_kernel_9(2),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(3),
      Q => p_ZL19H_filter_FIR_kernel_9(3),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(4),
      Q => p_ZL19H_filter_FIR_kernel_9(4),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(5),
      Q => p_ZL19H_filter_FIR_kernel_9(5),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(6),
      Q => p_ZL19H_filter_FIR_kernel_9(6),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(7),
      Q => p_ZL19H_filter_FIR_kernel_9(7),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(8),
      Q => p_ZL19H_filter_FIR_kernel_9(8),
      R => '0'
    );
\p_ZL19H_filter_FIR_kernel_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_FIR_filter_fu_449_ap_start_reg,
      D => p_ZL19H_filter_FIR_kernel_10(9),
      Q => p_ZL19H_filter_FIR_kernel_9(9),
      R => '0'
    );
p_reg_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_p_reg_reg_i_1_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_p_reg_reg_i_1_O_UNCONNECTED(7 downto 1),
      O(0) => p_reg_reg_i_1_n_15,
      S(7 downto 0) => B"00000001"
    );
p_reg_reg_i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(15),
      O => p_reg_reg_i_10_n_0
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(13),
      I1 => p_ZL19H_filter_FIR_kernel_30(13),
      O => \p_reg_reg_i_10__0_n_0\
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(19),
      I1 => p_shl192_fu_2454_p1(23),
      O => \p_reg_reg_i_10__1_n_0\
    );
\p_reg_reg_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(19),
      I1 => p_shl199_fu_2356_p1(20),
      O => \p_reg_reg_i_10__3_n_0\
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(12),
      I1 => p_ZL19H_filter_FIR_kernel_30(12),
      O => p_reg_reg_i_11_n_0
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(18),
      I1 => p_shl192_fu_2454_p1(22),
      O => \p_reg_reg_i_11__0_n_0\
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(15),
      I1 => p_ZL19H_filter_FIR_kernel_5(15),
      O => \p_reg_reg_i_11__3_n_0\
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(18),
      I1 => p_shl199_fu_2356_p1(19),
      O => \p_reg_reg_i_11__4_n_0\
    );
p_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(14),
      I1 => p_ZL19H_filter_FIR_kernel_5(14),
      O => p_reg_reg_i_12_n_0
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(11),
      I1 => p_ZL19H_filter_FIR_kernel_30(11),
      O => \p_reg_reg_i_12__0_n_0\
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(17),
      I1 => p_shl192_fu_2454_p1(21),
      O => \p_reg_reg_i_12__1_n_0\
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(25),
      I1 => p_shl199_fu_2356_p1(18),
      O => \p_reg_reg_i_12__3_n_0\
    );
p_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(13),
      I1 => p_ZL19H_filter_FIR_kernel_5(13),
      O => p_reg_reg_i_13_n_0
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(10),
      I1 => p_ZL19H_filter_FIR_kernel_30(10),
      O => \p_reg_reg_i_13__0_n_0\
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(16),
      I1 => p_shl192_fu_2454_p1(20),
      O => \p_reg_reg_i_13__1_n_0\
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(25),
      I1 => p_shl199_fu_2356_p1(17),
      O => \p_reg_reg_i_13__2_n_0\
    );
p_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(12),
      I1 => p_ZL19H_filter_FIR_kernel_5(12),
      O => p_reg_reg_i_14_n_0
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(9),
      I1 => p_ZL19H_filter_FIR_kernel_30(9),
      O => \p_reg_reg_i_14__0_n_0\
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(15),
      I1 => p_shl192_fu_2454_p1(19),
      O => \p_reg_reg_i_14__1_n_0\
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(16),
      I1 => p_shl199_fu_2356_p1(24),
      O => \p_reg_reg_i_14__2_n_0\
    );
p_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(11),
      I1 => p_ZL19H_filter_FIR_kernel_5(11),
      O => p_reg_reg_i_15_n_0
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(8),
      I1 => p_ZL19H_filter_FIR_kernel_30(8),
      O => \p_reg_reg_i_15__0_n_0\
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(14),
      I1 => p_shl192_fu_2454_p1(18),
      O => \p_reg_reg_i_15__1_n_0\
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(15),
      I1 => p_shl199_fu_2356_p1(23),
      O => \p_reg_reg_i_15__2_n_0\
    );
p_reg_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(10),
      I1 => p_ZL19H_filter_FIR_kernel_5(10),
      O => p_reg_reg_i_16_n_0
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(7),
      I1 => p_ZL19H_filter_FIR_kernel_30(7),
      O => \p_reg_reg_i_16__0_n_0\
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(13),
      I1 => p_shl192_fu_2454_p1(17),
      O => \p_reg_reg_i_16__1_n_0\
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(14),
      I1 => p_shl199_fu_2356_p1(22),
      O => \p_reg_reg_i_16__2_n_0\
    );
p_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(9),
      I1 => p_ZL19H_filter_FIR_kernel_5(9),
      O => p_reg_reg_i_17_n_0
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(6),
      I1 => p_ZL19H_filter_FIR_kernel_30(6),
      O => \p_reg_reg_i_17__0_n_0\
    );
\p_reg_reg_i_17__1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(12),
      I1 => p_shl192_fu_2454_p1(16),
      O => \p_reg_reg_i_17__1__0_n_0\
    );
\p_reg_reg_i_17__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(13),
      I1 => p_shl199_fu_2356_p1(21),
      O => \p_reg_reg_i_17__2__0_n_0\
    );
p_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(8),
      I1 => p_ZL19H_filter_FIR_kernel_5(8),
      O => p_reg_reg_i_18_n_0
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(5),
      I1 => p_ZL19H_filter_FIR_kernel_30(5),
      O => \p_reg_reg_i_18__0_n_0\
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(11),
      I1 => p_shl192_fu_2454_p1(15),
      O => \p_reg_reg_i_18__1_n_0\
    );
\p_reg_reg_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(12),
      I1 => p_shl199_fu_2356_p1(20),
      O => \p_reg_reg_i_18__2_n_0\
    );
p_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(7),
      I1 => p_ZL19H_filter_FIR_kernel_5(7),
      O => p_reg_reg_i_19_n_0
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(4),
      I1 => p_ZL19H_filter_FIR_kernel_30(4),
      O => \p_reg_reg_i_19__0_n_0\
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(10),
      I1 => p_shl192_fu_2454_p1(14),
      O => \p_reg_reg_i_19__1_n_0\
    );
\p_reg_reg_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(11),
      I1 => p_shl199_fu_2356_p1(19),
      O => \p_reg_reg_i_19__2_n_0\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_p_reg_reg_i_1__0_O_UNCONNECTED\(7 downto 1),
      O(0) => A(16),
      S(7 downto 0) => B"00000001"
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_p_reg_reg_i_1__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \p_reg_reg_i_1__1_n_6\,
      CO(0) => \p_reg_reg_i_1__1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => p_shl192_fu_2454_p1(23 downto 22),
      O(7 downto 3) => \NLW_p_reg_reg_i_1__1_O_UNCONNECTED\(7 downto 3),
      O(2) => \p_reg_reg_i_1__1_n_13\,
      O(1) => \p_reg_reg_i_1__1_n_14\,
      O(0) => \p_reg_reg_i_1__1_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_26,
      S(0) => ama_addmuladd_16s_16s_7s_26s_26_4_1_U43_n_27
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_2__2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_p_reg_reg_i_1__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \p_reg_reg_i_1__2_n_6\,
      CO(0) => \p_reg_reg_i_1__2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => p_shl199_fu_2356_p1(24 downto 23),
      O(7 downto 3) => \NLW_p_reg_reg_i_1__2_O_UNCONNECTED\(7 downto 3),
      O(2) => \p_reg_reg_i_1__2_n_13\,
      O(1) => \p_reg_reg_i_1__2_n_14\,
      O(0) => \p_reg_reg_i_1__2_n_15\,
      S(7 downto 2) => B"000001",
      S(1) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_48,
      S(0) => ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31_n_49
    );
p_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_2_n_0,
      CO(6) => p_reg_reg_i_2_n_1,
      CO(5) => p_reg_reg_i_2_n_2,
      CO(4) => p_reg_reg_i_2_n_3,
      CO(3) => p_reg_reg_i_2_n_4,
      CO(2) => p_reg_reg_i_2_n_5,
      CO(1) => p_reg_reg_i_2_n_6,
      CO(0) => p_reg_reg_i_2_n_7,
      DI(7) => p_reg_reg_i_10_n_0,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_9(14 downto 8),
      O(7) => p_reg_reg_i_2_n_8,
      O(6) => p_reg_reg_i_2_n_9,
      O(5) => p_reg_reg_i_2_n_10,
      O(4) => p_reg_reg_i_2_n_11,
      O(3) => p_reg_reg_i_2_n_12,
      O(2) => p_reg_reg_i_2_n_13,
      O(1) => p_reg_reg_i_2_n_14,
      O(0) => p_reg_reg_i_2_n_15,
      S(7) => \p_reg_reg_i_11__3_n_0\,
      S(6) => p_reg_reg_i_12_n_0,
      S(5) => p_reg_reg_i_13_n_0,
      S(4) => p_reg_reg_i_14_n_0,
      S(3) => p_reg_reg_i_15_n_0,
      S(2) => p_reg_reg_i_16_n_0,
      S(1) => p_reg_reg_i_17_n_0,
      S(0) => p_reg_reg_i_18_n_0
    );
p_reg_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(6),
      I1 => p_ZL19H_filter_FIR_kernel_5(6),
      O => p_reg_reg_i_20_n_0
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(3),
      I1 => p_ZL19H_filter_FIR_kernel_30(3),
      O => \p_reg_reg_i_20__0_n_0\
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(9),
      I1 => p_shl192_fu_2454_p1(13),
      O => \p_reg_reg_i_20__1_n_0\
    );
\p_reg_reg_i_20__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(10),
      I1 => p_shl199_fu_2356_p1(18),
      O => \p_reg_reg_i_20__2__0_n_0\
    );
p_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(5),
      I1 => p_ZL19H_filter_FIR_kernel_5(5),
      O => p_reg_reg_i_21_n_0
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(2),
      I1 => p_ZL19H_filter_FIR_kernel_30(2),
      O => \p_reg_reg_i_21__0_n_0\
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(8),
      I1 => p_shl192_fu_2454_p1(12),
      O => \p_reg_reg_i_21__1_n_0\
    );
\p_reg_reg_i_21__2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(9),
      I1 => p_shl199_fu_2356_p1(17),
      O => \p_reg_reg_i_21__2__0_n_0\
    );
p_reg_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(4),
      I1 => p_ZL19H_filter_FIR_kernel_5(4),
      O => p_reg_reg_i_22_n_0
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(1),
      I1 => p_ZL19H_filter_FIR_kernel_30(1),
      O => \p_reg_reg_i_22__0_n_0\
    );
p_reg_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(3),
      I1 => p_ZL19H_filter_FIR_kernel_5(3),
      O => p_reg_reg_i_23_n_0
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(0),
      I1 => p_ZL19H_filter_FIR_kernel_30(0),
      O => \p_reg_reg_i_23__0_n_0\
    );
p_reg_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(2),
      I1 => p_ZL19H_filter_FIR_kernel_5(2),
      O => p_reg_reg_i_24_n_0
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(15),
      O => \p_reg_reg_i_24__0_n_0\
    );
p_reg_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(1),
      I1 => p_ZL19H_filter_FIR_kernel_5(1),
      O => p_reg_reg_i_25_n_0
    );
\p_reg_reg_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(15),
      I1 => p_ZL19H_filter_FIR_kernel_93(15),
      O => \p_reg_reg_i_25__3_n_0\
    );
p_reg_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_9(0),
      I1 => p_ZL19H_filter_FIR_kernel_5(0),
      O => p_reg_reg_i_26_n_0
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(14),
      I1 => p_ZL19H_filter_FIR_kernel_93(14),
      O => \p_reg_reg_i_26__0_n_0\
    );
p_reg_reg_i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(15),
      O => p_reg_reg_i_27_n_0
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(13),
      I1 => p_ZL19H_filter_FIR_kernel_93(13),
      O => \p_reg_reg_i_27__0_n_0\
    );
p_reg_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(12),
      I1 => p_ZL19H_filter_FIR_kernel_93(12),
      O => p_reg_reg_i_28_n_0
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(15),
      I1 => p_ZL19H_filter_FIR_kernel_118(15),
      O => \p_reg_reg_i_28__0_n_0\
    );
p_reg_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(14),
      I1 => p_ZL19H_filter_FIR_kernel_118(14),
      O => p_reg_reg_i_29_n_0
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(11),
      I1 => p_ZL19H_filter_FIR_kernel_93(11),
      O => \p_reg_reg_i_29__0_n_0\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__0_n_0\,
      CO(6) => \p_reg_reg_i_2__0_n_1\,
      CO(5) => \p_reg_reg_i_2__0_n_2\,
      CO(4) => \p_reg_reg_i_2__0_n_3\,
      CO(3) => \p_reg_reg_i_2__0_n_4\,
      CO(2) => \p_reg_reg_i_2__0_n_5\,
      CO(1) => \p_reg_reg_i_2__0_n_6\,
      CO(0) => \p_reg_reg_i_2__0_n_7\,
      DI(7) => p_reg_reg_i_7_n_0,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_38(14 downto 8),
      O(7 downto 0) => A(15 downto 8),
      S(7) => \p_reg_reg_i_8__4_n_0\,
      S(6) => p_reg_reg_i_9_n_0,
      S(5) => \p_reg_reg_i_10__0_n_0\,
      S(4) => p_reg_reg_i_11_n_0,
      S(3) => \p_reg_reg_i_12__0_n_0\,
      S(2) => \p_reg_reg_i_13__0_n_0\,
      S(1) => \p_reg_reg_i_14__0_n_0\,
      S(0) => \p_reg_reg_i_15__0_n_0\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__1_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__1_n_0\,
      CO(6) => \p_reg_reg_i_2__1_n_1\,
      CO(5) => \p_reg_reg_i_2__1_n_2\,
      CO(4) => \p_reg_reg_i_2__1_n_3\,
      CO(3) => \p_reg_reg_i_2__1_n_4\,
      CO(2) => \p_reg_reg_i_2__1_n_5\,
      CO(1) => \p_reg_reg_i_2__1_n_6\,
      CO(0) => \p_reg_reg_i_2__1_n_7\,
      DI(7) => p_shl192_fu_2454_p1(21),
      DI(6) => \p_reg_reg_i_6__1_n_0\,
      DI(5) => p_shl192_fu_2454_p1(24),
      DI(4 downto 0) => p_shl192_fu_2454_p1(19 downto 15),
      O(7) => \p_reg_reg_i_2__1_n_8\,
      O(6) => \p_reg_reg_i_2__1_n_9\,
      O(5) => \p_reg_reg_i_2__1_n_10\,
      O(4) => \p_reg_reg_i_2__1_n_11\,
      O(3) => \p_reg_reg_i_2__1_n_12\,
      O(2) => \p_reg_reg_i_2__1_n_13\,
      O(1) => \p_reg_reg_i_2__1_n_14\,
      O(0) => \p_reg_reg_i_2__1_n_15\,
      S(7) => \p_reg_reg_i_7__4_n_0\,
      S(6) => \p_reg_reg_i_8__5_n_0\,
      S(5) => \p_reg_reg_i_9__0_n_0\,
      S(4) => \p_reg_reg_i_10__1_n_0\,
      S(3) => \p_reg_reg_i_11__0_n_0\,
      S(2) => \p_reg_reg_i_12__1_n_0\,
      S(1) => \p_reg_reg_i_13__1_n_0\,
      S(0) => \p_reg_reg_i_14__1_n_0\
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_3__2_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_2__2_n_0\,
      CO(6) => \p_reg_reg_i_2__2_n_1\,
      CO(5) => \p_reg_reg_i_2__2_n_2\,
      CO(4) => \p_reg_reg_i_2__2_n_3\,
      CO(3) => \p_reg_reg_i_2__2_n_4\,
      CO(2) => \p_reg_reg_i_2__2_n_5\,
      CO(1) => \p_reg_reg_i_2__2_n_6\,
      CO(0) => \p_reg_reg_i_2__2_n_7\,
      DI(7 downto 3) => p_shl199_fu_2356_p1(22 downto 18),
      DI(2) => \p_reg_reg_i_6__2__0_n_0\,
      DI(1) => p_shl199_fu_2356_p1(25),
      DI(0) => p_shl199_fu_2356_p1(16),
      O(7) => \p_reg_reg_i_2__2_n_8\,
      O(6) => \p_reg_reg_i_2__2_n_9\,
      O(5) => \p_reg_reg_i_2__2_n_10\,
      O(4) => \p_reg_reg_i_2__2_n_11\,
      O(3) => \p_reg_reg_i_2__2_n_12\,
      O(2) => \p_reg_reg_i_2__2_n_13\,
      O(1) => \p_reg_reg_i_2__2_n_14\,
      O(0) => \p_reg_reg_i_2__2_n_15\,
      S(7) => \p_reg_reg_i_7__5_n_0\,
      S(6) => \p_reg_reg_i_8__6_n_0\,
      S(5) => \p_reg_reg_i_9__5_n_0\,
      S(4) => \p_reg_reg_i_10__3_n_0\,
      S(3) => \p_reg_reg_i_11__4_n_0\,
      S(2) => \p_reg_reg_i_12__3_n_0\,
      S(1) => \p_reg_reg_i_13__2_n_0\,
      S(0) => \p_reg_reg_i_14__2_n_0\
    );
p_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_3_n_0,
      CO(6) => p_reg_reg_i_3_n_1,
      CO(5) => p_reg_reg_i_3_n_2,
      CO(4) => p_reg_reg_i_3_n_3,
      CO(3) => p_reg_reg_i_3_n_4,
      CO(2) => p_reg_reg_i_3_n_5,
      CO(1) => p_reg_reg_i_3_n_6,
      CO(0) => p_reg_reg_i_3_n_7,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_9(7 downto 0),
      O(7) => p_reg_reg_i_3_n_8,
      O(6) => p_reg_reg_i_3_n_9,
      O(5) => p_reg_reg_i_3_n_10,
      O(4) => p_reg_reg_i_3_n_11,
      O(3) => p_reg_reg_i_3_n_12,
      O(2) => p_reg_reg_i_3_n_13,
      O(1) => p_reg_reg_i_3_n_14,
      O(0) => p_reg_reg_i_3_n_15,
      S(7) => p_reg_reg_i_19_n_0,
      S(6) => p_reg_reg_i_20_n_0,
      S(5) => p_reg_reg_i_21_n_0,
      S(4) => p_reg_reg_i_22_n_0,
      S(3) => p_reg_reg_i_23_n_0,
      S(2) => p_reg_reg_i_24_n_0,
      S(1) => p_reg_reg_i_25_n_0,
      S(0) => p_reg_reg_i_26_n_0
    );
p_reg_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(13),
      I1 => p_ZL19H_filter_FIR_kernel_118(13),
      O => p_reg_reg_i_30_n_0
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(10),
      I1 => p_ZL19H_filter_FIR_kernel_93(10),
      O => \p_reg_reg_i_30__0_n_0\
    );
p_reg_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(12),
      I1 => p_ZL19H_filter_FIR_kernel_118(12),
      O => p_reg_reg_i_31_n_0
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(9),
      I1 => p_ZL19H_filter_FIR_kernel_93(9),
      O => \p_reg_reg_i_31__0_n_0\
    );
p_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(11),
      I1 => p_ZL19H_filter_FIR_kernel_118(11),
      O => p_reg_reg_i_32_n_0
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(8),
      I1 => p_ZL19H_filter_FIR_kernel_93(8),
      O => \p_reg_reg_i_32__0_n_0\
    );
p_reg_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(10),
      I1 => p_ZL19H_filter_FIR_kernel_118(10),
      O => p_reg_reg_i_33_n_0
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(7),
      I1 => p_ZL19H_filter_FIR_kernel_93(7),
      O => \p_reg_reg_i_33__0_n_0\
    );
p_reg_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(9),
      I1 => p_ZL19H_filter_FIR_kernel_118(9),
      O => p_reg_reg_i_34_n_0
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(6),
      I1 => p_ZL19H_filter_FIR_kernel_93(6),
      O => \p_reg_reg_i_34__0_n_0\
    );
p_reg_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(8),
      I1 => p_ZL19H_filter_FIR_kernel_118(8),
      O => p_reg_reg_i_35_n_0
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(5),
      I1 => p_ZL19H_filter_FIR_kernel_93(5),
      O => \p_reg_reg_i_35__0_n_0\
    );
p_reg_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(7),
      I1 => p_ZL19H_filter_FIR_kernel_118(7),
      O => p_reg_reg_i_36_n_0
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(4),
      I1 => p_ZL19H_filter_FIR_kernel_93(4),
      O => \p_reg_reg_i_36__0_n_0\
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(6),
      I1 => p_ZL19H_filter_FIR_kernel_118(6),
      O => \p_reg_reg_i_37__0_n_0\
    );
\p_reg_reg_i_37__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(3),
      I1 => p_ZL19H_filter_FIR_kernel_93(3),
      O => \p_reg_reg_i_37__0__0_n_0\
    );
p_reg_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(5),
      I1 => p_ZL19H_filter_FIR_kernel_118(5),
      O => p_reg_reg_i_38_n_0
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(2),
      I1 => p_ZL19H_filter_FIR_kernel_93(2),
      O => \p_reg_reg_i_38__0_n_0\
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(4),
      I1 => p_ZL19H_filter_FIR_kernel_118(4),
      O => \p_reg_reg_i_39__0_n_0\
    );
\p_reg_reg_i_39__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(1),
      I1 => p_ZL19H_filter_FIR_kernel_93(1),
      O => \p_reg_reg_i_39__0__0_n_0\
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__0_n_0\,
      CO(6) => \p_reg_reg_i_3__0_n_1\,
      CO(5) => \p_reg_reg_i_3__0_n_2\,
      CO(4) => \p_reg_reg_i_3__0_n_3\,
      CO(3) => \p_reg_reg_i_3__0_n_4\,
      CO(2) => \p_reg_reg_i_3__0_n_5\,
      CO(1) => \p_reg_reg_i_3__0_n_6\,
      CO(0) => \p_reg_reg_i_3__0_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_38(7 downto 0),
      O(7 downto 0) => A(7 downto 0),
      S(7) => \p_reg_reg_i_16__0_n_0\,
      S(6) => \p_reg_reg_i_17__0_n_0\,
      S(5) => \p_reg_reg_i_18__0_n_0\,
      S(4) => \p_reg_reg_i_19__0_n_0\,
      S(3) => \p_reg_reg_i_20__0_n_0\,
      S(2) => \p_reg_reg_i_21__0_n_0\,
      S(1) => \p_reg_reg_i_22__0_n_0\,
      S(0) => \p_reg_reg_i_23__0_n_0\
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__1_n_0\,
      CO(6) => \p_reg_reg_i_3__1_n_1\,
      CO(5) => \p_reg_reg_i_3__1_n_2\,
      CO(4) => \p_reg_reg_i_3__1_n_3\,
      CO(3) => \p_reg_reg_i_3__1_n_4\,
      CO(2) => \p_reg_reg_i_3__1_n_5\,
      CO(1) => \p_reg_reg_i_3__1_n_6\,
      CO(0) => \p_reg_reg_i_3__1_n_7\,
      DI(7 downto 1) => p_shl192_fu_2454_p1(14 downto 8),
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__1_n_8\,
      O(6) => \p_reg_reg_i_3__1_n_9\,
      O(5) => \p_reg_reg_i_3__1_n_10\,
      O(4) => \p_reg_reg_i_3__1_n_11\,
      O(3) => \p_reg_reg_i_3__1_n_12\,
      O(2) => \p_reg_reg_i_3__1_n_13\,
      O(1) => \p_reg_reg_i_3__1_n_14\,
      O(0) => \p_reg_reg_i_3__1_n_15\,
      S(7) => \p_reg_reg_i_15__1_n_0\,
      S(6) => \p_reg_reg_i_16__1_n_0\,
      S(5) => \p_reg_reg_i_17__1__0_n_0\,
      S(4) => \p_reg_reg_i_18__1_n_0\,
      S(3) => \p_reg_reg_i_19__1_n_0\,
      S(2) => \p_reg_reg_i_20__1_n_0\,
      S(1) => \p_reg_reg_i_21__1_n_0\,
      S(0) => p_shl192_fu_2454_p1(11)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_3__2_n_0\,
      CO(6) => \p_reg_reg_i_3__2_n_1\,
      CO(5) => \p_reg_reg_i_3__2_n_2\,
      CO(4) => \p_reg_reg_i_3__2_n_3\,
      CO(3) => \p_reg_reg_i_3__2_n_4\,
      CO(2) => \p_reg_reg_i_3__2_n_5\,
      CO(1) => \p_reg_reg_i_3__2_n_6\,
      CO(0) => \p_reg_reg_i_3__2_n_7\,
      DI(7 downto 1) => p_shl199_fu_2356_p1(15 downto 9),
      DI(0) => '0',
      O(7) => \p_reg_reg_i_3__2_n_8\,
      O(6) => \p_reg_reg_i_3__2_n_9\,
      O(5) => \p_reg_reg_i_3__2_n_10\,
      O(4) => \p_reg_reg_i_3__2_n_11\,
      O(3) => \p_reg_reg_i_3__2_n_12\,
      O(2) => \p_reg_reg_i_3__2_n_13\,
      O(1) => \p_reg_reg_i_3__2_n_14\,
      O(0) => \p_reg_reg_i_3__2_n_15\,
      S(7) => \p_reg_reg_i_15__2_n_0\,
      S(6) => \p_reg_reg_i_16__2_n_0\,
      S(5) => \p_reg_reg_i_17__2__0_n_0\,
      S(4) => \p_reg_reg_i_18__2_n_0\,
      S(3) => \p_reg_reg_i_19__2_n_0\,
      S(2) => \p_reg_reg_i_20__2__0_n_0\,
      S(1) => \p_reg_reg_i_21__2__0_n_0\,
      S(0) => p_shl199_fu_2356_p1(16)
    );
p_reg_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_5_n_0,
      CI_TOP => '0',
      CO(7 downto 0) => NLW_p_reg_reg_i_4_CO_UNCONNECTED(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => NLW_p_reg_reg_i_4_O_UNCONNECTED(7 downto 1),
      O(0) => p_reg_reg_i_4_n_15,
      S(7 downto 0) => B"00000001"
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(3),
      I1 => p_ZL19H_filter_FIR_kernel_118(3),
      O => \p_reg_reg_i_40__0_n_0\
    );
\p_reg_reg_i_40__0__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_85(0),
      I1 => p_ZL19H_filter_FIR_kernel_93(0),
      O => \p_reg_reg_i_40__0__0_n_0\
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(2),
      I1 => p_ZL19H_filter_FIR_kernel_118(2),
      O => \p_reg_reg_i_41__0_n_0\
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(1),
      I1 => p_ZL19H_filter_FIR_kernel_118(1),
      O => \p_reg_reg_i_42__0_n_0\
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_114(0),
      I1 => p_ZL19H_filter_FIR_kernel_118(0),
      O => \p_reg_reg_i_43__0_n_0\
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_5__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_p_reg_reg_i_4__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_p_reg_reg_i_4__0_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
p_reg_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => p_reg_reg_i_6_n_0,
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_5_n_0,
      CO(6) => p_reg_reg_i_5_n_1,
      CO(5) => p_reg_reg_i_5_n_2,
      CO(4) => p_reg_reg_i_5_n_3,
      CO(3) => p_reg_reg_i_5_n_4,
      CO(2) => p_reg_reg_i_5_n_5,
      CO(1) => p_reg_reg_i_5_n_6,
      CO(0) => p_reg_reg_i_5_n_7,
      DI(7) => p_reg_reg_i_27_n_0,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_114(14 downto 8),
      O(7) => p_reg_reg_i_5_n_8,
      O(6) => p_reg_reg_i_5_n_9,
      O(5) => p_reg_reg_i_5_n_10,
      O(4) => p_reg_reg_i_5_n_11,
      O(3) => p_reg_reg_i_5_n_12,
      O(2) => p_reg_reg_i_5_n_13,
      O(1) => p_reg_reg_i_5_n_14,
      O(0) => p_reg_reg_i_5_n_15,
      S(7) => \p_reg_reg_i_28__0_n_0\,
      S(6) => p_reg_reg_i_29_n_0,
      S(5) => p_reg_reg_i_30_n_0,
      S(4) => p_reg_reg_i_31_n_0,
      S(3) => p_reg_reg_i_32_n_0,
      S(2) => p_reg_reg_i_33_n_0,
      S(1) => p_reg_reg_i_34_n_0,
      S(0) => p_reg_reg_i_35_n_0
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_reg_reg_i_6__0_n_0\,
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_5__0_n_0\,
      CO(6) => \p_reg_reg_i_5__0_n_1\,
      CO(5) => \p_reg_reg_i_5__0_n_2\,
      CO(4) => \p_reg_reg_i_5__0_n_3\,
      CO(3) => \p_reg_reg_i_5__0_n_4\,
      CO(2) => \p_reg_reg_i_5__0_n_5\,
      CO(1) => \p_reg_reg_i_5__0_n_6\,
      CO(0) => \p_reg_reg_i_5__0_n_7\,
      DI(7) => \p_reg_reg_i_24__0_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_85(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \p_reg_reg_i_25__3_n_0\,
      S(6) => \p_reg_reg_i_26__0_n_0\,
      S(5) => \p_reg_reg_i_27__0_n_0\,
      S(4) => p_reg_reg_i_28_n_0,
      S(3) => \p_reg_reg_i_29__0_n_0\,
      S(2) => \p_reg_reg_i_30__0_n_0\,
      S(1) => \p_reg_reg_i_31__0_n_0\,
      S(0) => \p_reg_reg_i_32__0_n_0\
    );
p_reg_reg_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_reg_reg_i_6_n_0,
      CO(6) => p_reg_reg_i_6_n_1,
      CO(5) => p_reg_reg_i_6_n_2,
      CO(4) => p_reg_reg_i_6_n_3,
      CO(3) => p_reg_reg_i_6_n_4,
      CO(2) => p_reg_reg_i_6_n_5,
      CO(1) => p_reg_reg_i_6_n_6,
      CO(0) => p_reg_reg_i_6_n_7,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_114(7 downto 0),
      O(7) => p_reg_reg_i_6_n_8,
      O(6) => p_reg_reg_i_6_n_9,
      O(5) => p_reg_reg_i_6_n_10,
      O(4) => p_reg_reg_i_6_n_11,
      O(3) => p_reg_reg_i_6_n_12,
      O(2) => p_reg_reg_i_6_n_13,
      O(1) => p_reg_reg_i_6_n_14,
      O(0) => p_reg_reg_i_6_n_15,
      S(7) => p_reg_reg_i_36_n_0,
      S(6) => \p_reg_reg_i_37__0_n_0\,
      S(5) => p_reg_reg_i_38_n_0,
      S(4) => \p_reg_reg_i_39__0_n_0\,
      S(3) => \p_reg_reg_i_40__0_n_0\,
      S(2) => \p_reg_reg_i_41__0_n_0\,
      S(1) => \p_reg_reg_i_42__0_n_0\,
      S(0) => \p_reg_reg_i_43__0_n_0\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_reg_reg_i_6__0_n_0\,
      CO(6) => \p_reg_reg_i_6__0_n_1\,
      CO(5) => \p_reg_reg_i_6__0_n_2\,
      CO(4) => \p_reg_reg_i_6__0_n_3\,
      CO(3) => \p_reg_reg_i_6__0_n_4\,
      CO(2) => \p_reg_reg_i_6__0_n_5\,
      CO(1) => \p_reg_reg_i_6__0_n_6\,
      CO(0) => \p_reg_reg_i_6__0_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_85(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \p_reg_reg_i_33__0_n_0\,
      S(6) => \p_reg_reg_i_34__0_n_0\,
      S(5) => \p_reg_reg_i_35__0_n_0\,
      S(4) => \p_reg_reg_i_36__0_n_0\,
      S(3) => \p_reg_reg_i_37__0__0_n_0\,
      S(2) => \p_reg_reg_i_38__0_n_0\,
      S(1) => \p_reg_reg_i_39__0__0_n_0\,
      S(0) => \p_reg_reg_i_40__0__0_n_0\
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(24),
      O => \p_reg_reg_i_6__1_n_0\
    );
\p_reg_reg_i_6__2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(25),
      O => \p_reg_reg_i_6__2__0_n_0\
    );
p_reg_reg_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(15),
      O => p_reg_reg_i_7_n_0
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(21),
      I1 => p_shl192_fu_2454_p1(22),
      O => \p_reg_reg_i_7__4_n_0\
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(22),
      I1 => p_shl199_fu_2356_p1(23),
      O => \p_reg_reg_i_7__5_n_0\
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(15),
      I1 => p_ZL19H_filter_FIR_kernel_30(15),
      O => \p_reg_reg_i_8__4_n_0\
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(24),
      I1 => p_shl192_fu_2454_p1(21),
      O => \p_reg_reg_i_8__5_n_0\
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(21),
      I1 => p_shl199_fu_2356_p1(22),
      O => \p_reg_reg_i_8__6_n_0\
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_38(14),
      I1 => p_ZL19H_filter_FIR_kernel_30(14),
      O => p_reg_reg_i_9_n_0
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_shl192_fu_2454_p1(24),
      I1 => p_shl192_fu_2454_p1(20),
      O => \p_reg_reg_i_9__0_n_0\
    );
\p_reg_reg_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_shl199_fu_2356_p1(20),
      I1 => p_shl199_fu_2356_p1(21),
      O => \p_reg_reg_i_9__5_n_0\
    );
\ref_tmp_reg_1230[15]_i_150\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln66_47_reg_3785_pp0_iter4_reg(25),
      O => \ref_tmp_reg_1230[15]_i_150_n_0\
    );
\ref_tmp_reg_1230[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln66_19_reg_3815(28),
      O => \ref_tmp_reg_1230[15]_i_30_n_0\
    );
\tmp113_reg_3601[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(8),
      I1 => p_ZL19H_filter_FIR_kernel_115(8),
      O => \tmp113_reg_3601[15]_i_10_n_0\
    );
\tmp113_reg_3601[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(15),
      O => \tmp113_reg_3601[15]_i_2_n_0\
    );
\tmp113_reg_3601[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(15),
      I1 => p_ZL19H_filter_FIR_kernel_115(15),
      O => \tmp113_reg_3601[15]_i_3_n_0\
    );
\tmp113_reg_3601[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(14),
      I1 => p_ZL19H_filter_FIR_kernel_115(14),
      O => \tmp113_reg_3601[15]_i_4_n_0\
    );
\tmp113_reg_3601[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(13),
      I1 => p_ZL19H_filter_FIR_kernel_115(13),
      O => \tmp113_reg_3601[15]_i_5_n_0\
    );
\tmp113_reg_3601[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(12),
      I1 => p_ZL19H_filter_FIR_kernel_115(12),
      O => \tmp113_reg_3601[15]_i_6_n_0\
    );
\tmp113_reg_3601[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(11),
      I1 => p_ZL19H_filter_FIR_kernel_115(11),
      O => \tmp113_reg_3601[15]_i_7_n_0\
    );
\tmp113_reg_3601[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(10),
      I1 => p_ZL19H_filter_FIR_kernel_115(10),
      O => \tmp113_reg_3601[15]_i_8_n_0\
    );
\tmp113_reg_3601[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(9),
      I1 => p_ZL19H_filter_FIR_kernel_115(9),
      O => \tmp113_reg_3601[15]_i_9_n_0\
    );
\tmp113_reg_3601[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(7),
      I1 => p_ZL19H_filter_FIR_kernel_115(7),
      O => \tmp113_reg_3601[7]_i_2_n_0\
    );
\tmp113_reg_3601[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(6),
      I1 => p_ZL19H_filter_FIR_kernel_115(6),
      O => \tmp113_reg_3601[7]_i_3_n_0\
    );
\tmp113_reg_3601[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(5),
      I1 => p_ZL19H_filter_FIR_kernel_115(5),
      O => \tmp113_reg_3601[7]_i_4_n_0\
    );
\tmp113_reg_3601[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(4),
      I1 => p_ZL19H_filter_FIR_kernel_115(4),
      O => \tmp113_reg_3601[7]_i_5_n_0\
    );
\tmp113_reg_3601[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(3),
      I1 => p_ZL19H_filter_FIR_kernel_115(3),
      O => \tmp113_reg_3601[7]_i_6_n_0\
    );
\tmp113_reg_3601[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(2),
      I1 => p_ZL19H_filter_FIR_kernel_115(2),
      O => \tmp113_reg_3601[7]_i_7_n_0\
    );
\tmp113_reg_3601[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(1),
      I1 => p_ZL19H_filter_FIR_kernel_115(1),
      O => \tmp113_reg_3601[7]_i_8_n_0\
    );
\tmp113_reg_3601[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_8(0),
      I1 => p_ZL19H_filter_FIR_kernel_115(0),
      O => \tmp113_reg_3601[7]_i_9_n_0\
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(0),
      Q => tmp113_reg_3601_pp0_iter1_reg(0),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(10),
      Q => tmp113_reg_3601_pp0_iter1_reg(10),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(11),
      Q => tmp113_reg_3601_pp0_iter1_reg(11),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(12),
      Q => tmp113_reg_3601_pp0_iter1_reg(12),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(13),
      Q => tmp113_reg_3601_pp0_iter1_reg(13),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(14),
      Q => tmp113_reg_3601_pp0_iter1_reg(14),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(15),
      Q => tmp113_reg_3601_pp0_iter1_reg(15),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(16),
      Q => tmp113_reg_3601_pp0_iter1_reg(16),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(1),
      Q => tmp113_reg_3601_pp0_iter1_reg(1),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(2),
      Q => tmp113_reg_3601_pp0_iter1_reg(2),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(3),
      Q => tmp113_reg_3601_pp0_iter1_reg(3),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(4),
      Q => tmp113_reg_3601_pp0_iter1_reg(4),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(5),
      Q => tmp113_reg_3601_pp0_iter1_reg(5),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(6),
      Q => tmp113_reg_3601_pp0_iter1_reg(6),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(7),
      Q => tmp113_reg_3601_pp0_iter1_reg(7),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(8),
      Q => tmp113_reg_3601_pp0_iter1_reg(8),
      R => '0'
    );
\tmp113_reg_3601_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_reg_3601(9),
      Q => tmp113_reg_3601_pp0_iter1_reg(9),
      R => '0'
    );
\tmp113_reg_3601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(0),
      Q => tmp113_reg_3601(0),
      R => '0'
    );
\tmp113_reg_3601_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(10),
      Q => tmp113_reg_3601(10),
      R => '0'
    );
\tmp113_reg_3601_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(11),
      Q => tmp113_reg_3601(11),
      R => '0'
    );
\tmp113_reg_3601_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(12),
      Q => tmp113_reg_3601(12),
      R => '0'
    );
\tmp113_reg_3601_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(13),
      Q => tmp113_reg_3601(13),
      R => '0'
    );
\tmp113_reg_3601_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(14),
      Q => tmp113_reg_3601(14),
      R => '0'
    );
\tmp113_reg_3601_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(15),
      Q => tmp113_reg_3601(15),
      R => '0'
    );
\tmp113_reg_3601_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp113_reg_3601_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp113_reg_3601_reg[15]_i_1_n_0\,
      CO(6) => \tmp113_reg_3601_reg[15]_i_1_n_1\,
      CO(5) => \tmp113_reg_3601_reg[15]_i_1_n_2\,
      CO(4) => \tmp113_reg_3601_reg[15]_i_1_n_3\,
      CO(3) => \tmp113_reg_3601_reg[15]_i_1_n_4\,
      CO(2) => \tmp113_reg_3601_reg[15]_i_1_n_5\,
      CO(1) => \tmp113_reg_3601_reg[15]_i_1_n_6\,
      CO(0) => \tmp113_reg_3601_reg[15]_i_1_n_7\,
      DI(7) => \tmp113_reg_3601[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_8(14 downto 8),
      O(7 downto 0) => tmp113_fu_1424_p2(15 downto 8),
      S(7) => \tmp113_reg_3601[15]_i_3_n_0\,
      S(6) => \tmp113_reg_3601[15]_i_4_n_0\,
      S(5) => \tmp113_reg_3601[15]_i_5_n_0\,
      S(4) => \tmp113_reg_3601[15]_i_6_n_0\,
      S(3) => \tmp113_reg_3601[15]_i_7_n_0\,
      S(2) => \tmp113_reg_3601[15]_i_8_n_0\,
      S(1) => \tmp113_reg_3601[15]_i_9_n_0\,
      S(0) => \tmp113_reg_3601[15]_i_10_n_0\
    );
\tmp113_reg_3601_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(16),
      Q => tmp113_reg_3601(16),
      R => '0'
    );
\tmp113_reg_3601_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp113_reg_3601_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp113_reg_3601_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp113_reg_3601_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp113_fu_1424_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp113_reg_3601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(1),
      Q => tmp113_reg_3601(1),
      R => '0'
    );
\tmp113_reg_3601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(2),
      Q => tmp113_reg_3601(2),
      R => '0'
    );
\tmp113_reg_3601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(3),
      Q => tmp113_reg_3601(3),
      R => '0'
    );
\tmp113_reg_3601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(4),
      Q => tmp113_reg_3601(4),
      R => '0'
    );
\tmp113_reg_3601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(5),
      Q => tmp113_reg_3601(5),
      R => '0'
    );
\tmp113_reg_3601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(6),
      Q => tmp113_reg_3601(6),
      R => '0'
    );
\tmp113_reg_3601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(7),
      Q => tmp113_reg_3601(7),
      R => '0'
    );
\tmp113_reg_3601_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp113_reg_3601_reg[7]_i_1_n_0\,
      CO(6) => \tmp113_reg_3601_reg[7]_i_1_n_1\,
      CO(5) => \tmp113_reg_3601_reg[7]_i_1_n_2\,
      CO(4) => \tmp113_reg_3601_reg[7]_i_1_n_3\,
      CO(3) => \tmp113_reg_3601_reg[7]_i_1_n_4\,
      CO(2) => \tmp113_reg_3601_reg[7]_i_1_n_5\,
      CO(1) => \tmp113_reg_3601_reg[7]_i_1_n_6\,
      CO(0) => \tmp113_reg_3601_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_8(7 downto 0),
      O(7 downto 0) => tmp113_fu_1424_p2(7 downto 0),
      S(7) => \tmp113_reg_3601[7]_i_2_n_0\,
      S(6) => \tmp113_reg_3601[7]_i_3_n_0\,
      S(5) => \tmp113_reg_3601[7]_i_4_n_0\,
      S(4) => \tmp113_reg_3601[7]_i_5_n_0\,
      S(3) => \tmp113_reg_3601[7]_i_6_n_0\,
      S(2) => \tmp113_reg_3601[7]_i_7_n_0\,
      S(1) => \tmp113_reg_3601[7]_i_8_n_0\,
      S(0) => \tmp113_reg_3601[7]_i_9_n_0\
    );
\tmp113_reg_3601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(8),
      Q => tmp113_reg_3601(8),
      R => '0'
    );
\tmp113_reg_3601_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp113_fu_1424_p2(9),
      Q => tmp113_reg_3601(9),
      R => '0'
    );
\tmp115_reg_3607[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(8),
      I1 => p_ZL19H_filter_FIR_kernel_119(8),
      O => \tmp115_reg_3607[15]_i_10_n_0\
    );
\tmp115_reg_3607[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(15),
      O => \tmp115_reg_3607[15]_i_2_n_0\
    );
\tmp115_reg_3607[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(15),
      I1 => p_ZL19H_filter_FIR_kernel_119(15),
      O => \tmp115_reg_3607[15]_i_3_n_0\
    );
\tmp115_reg_3607[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(14),
      I1 => p_ZL19H_filter_FIR_kernel_119(14),
      O => \tmp115_reg_3607[15]_i_4_n_0\
    );
\tmp115_reg_3607[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(13),
      I1 => p_ZL19H_filter_FIR_kernel_119(13),
      O => \tmp115_reg_3607[15]_i_5_n_0\
    );
\tmp115_reg_3607[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(12),
      I1 => p_ZL19H_filter_FIR_kernel_119(12),
      O => \tmp115_reg_3607[15]_i_6_n_0\
    );
\tmp115_reg_3607[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(11),
      I1 => p_ZL19H_filter_FIR_kernel_119(11),
      O => \tmp115_reg_3607[15]_i_7_n_0\
    );
\tmp115_reg_3607[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(10),
      I1 => p_ZL19H_filter_FIR_kernel_119(10),
      O => \tmp115_reg_3607[15]_i_8_n_0\
    );
\tmp115_reg_3607[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(9),
      I1 => p_ZL19H_filter_FIR_kernel_119(9),
      O => \tmp115_reg_3607[15]_i_9_n_0\
    );
\tmp115_reg_3607[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(7),
      I1 => p_ZL19H_filter_FIR_kernel_119(7),
      O => \tmp115_reg_3607[7]_i_2_n_0\
    );
\tmp115_reg_3607[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(6),
      I1 => p_ZL19H_filter_FIR_kernel_119(6),
      O => \tmp115_reg_3607[7]_i_3_n_0\
    );
\tmp115_reg_3607[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(5),
      I1 => p_ZL19H_filter_FIR_kernel_119(5),
      O => \tmp115_reg_3607[7]_i_4_n_0\
    );
\tmp115_reg_3607[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(4),
      I1 => p_ZL19H_filter_FIR_kernel_119(4),
      O => \tmp115_reg_3607[7]_i_5_n_0\
    );
\tmp115_reg_3607[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(3),
      I1 => p_ZL19H_filter_FIR_kernel_119(3),
      O => \tmp115_reg_3607[7]_i_6_n_0\
    );
\tmp115_reg_3607[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(2),
      I1 => p_ZL19H_filter_FIR_kernel_119(2),
      O => \tmp115_reg_3607[7]_i_7_n_0\
    );
\tmp115_reg_3607[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(1),
      I1 => p_ZL19H_filter_FIR_kernel_119(1),
      O => \tmp115_reg_3607[7]_i_8_n_0\
    );
\tmp115_reg_3607[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_4(0),
      I1 => p_ZL19H_filter_FIR_kernel_119(0),
      O => \tmp115_reg_3607[7]_i_9_n_0\
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(0),
      Q => p_shl183_fu_2538_p1(1),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(10),
      Q => p_shl183_fu_2538_p1(11),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(11),
      Q => p_shl183_fu_2538_p1(12),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(12),
      Q => p_shl183_fu_2538_p1(13),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(13),
      Q => p_shl183_fu_2538_p1(14),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(14),
      Q => p_shl183_fu_2538_p1(15),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(15),
      Q => p_shl183_fu_2538_p1(16),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(16),
      Q => p_shl183_fu_2538_p1(17),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(1),
      Q => p_shl183_fu_2538_p1(2),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(2),
      Q => p_shl183_fu_2538_p1(3),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(3),
      Q => p_shl183_fu_2538_p1(4),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(4),
      Q => p_shl183_fu_2538_p1(5),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(5),
      Q => p_shl183_fu_2538_p1(6),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(6),
      Q => p_shl183_fu_2538_p1(7),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(7),
      Q => p_shl183_fu_2538_p1(8),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(8),
      Q => p_shl183_fu_2538_p1(9),
      R => '0'
    );
\tmp115_reg_3607_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_reg_3607(9),
      Q => p_shl183_fu_2538_p1(10),
      R => '0'
    );
\tmp115_reg_3607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(0),
      Q => tmp115_reg_3607(0),
      R => '0'
    );
\tmp115_reg_3607_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(10),
      Q => tmp115_reg_3607(10),
      R => '0'
    );
\tmp115_reg_3607_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(11),
      Q => tmp115_reg_3607(11),
      R => '0'
    );
\tmp115_reg_3607_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(12),
      Q => tmp115_reg_3607(12),
      R => '0'
    );
\tmp115_reg_3607_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(13),
      Q => tmp115_reg_3607(13),
      R => '0'
    );
\tmp115_reg_3607_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(14),
      Q => tmp115_reg_3607(14),
      R => '0'
    );
\tmp115_reg_3607_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(15),
      Q => tmp115_reg_3607(15),
      R => '0'
    );
\tmp115_reg_3607_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp115_reg_3607_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp115_reg_3607_reg[15]_i_1_n_0\,
      CO(6) => \tmp115_reg_3607_reg[15]_i_1_n_1\,
      CO(5) => \tmp115_reg_3607_reg[15]_i_1_n_2\,
      CO(4) => \tmp115_reg_3607_reg[15]_i_1_n_3\,
      CO(3) => \tmp115_reg_3607_reg[15]_i_1_n_4\,
      CO(2) => \tmp115_reg_3607_reg[15]_i_1_n_5\,
      CO(1) => \tmp115_reg_3607_reg[15]_i_1_n_6\,
      CO(0) => \tmp115_reg_3607_reg[15]_i_1_n_7\,
      DI(7) => \tmp115_reg_3607[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_4(14 downto 8),
      O(7 downto 0) => tmp115_fu_1430_p2(15 downto 8),
      S(7) => \tmp115_reg_3607[15]_i_3_n_0\,
      S(6) => \tmp115_reg_3607[15]_i_4_n_0\,
      S(5) => \tmp115_reg_3607[15]_i_5_n_0\,
      S(4) => \tmp115_reg_3607[15]_i_6_n_0\,
      S(3) => \tmp115_reg_3607[15]_i_7_n_0\,
      S(2) => \tmp115_reg_3607[15]_i_8_n_0\,
      S(1) => \tmp115_reg_3607[15]_i_9_n_0\,
      S(0) => \tmp115_reg_3607[15]_i_10_n_0\
    );
\tmp115_reg_3607_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(16),
      Q => tmp115_reg_3607(16),
      R => '0'
    );
\tmp115_reg_3607_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp115_reg_3607_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp115_reg_3607_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp115_reg_3607_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp115_fu_1430_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp115_reg_3607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(1),
      Q => tmp115_reg_3607(1),
      R => '0'
    );
\tmp115_reg_3607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(2),
      Q => tmp115_reg_3607(2),
      R => '0'
    );
\tmp115_reg_3607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(3),
      Q => tmp115_reg_3607(3),
      R => '0'
    );
\tmp115_reg_3607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(4),
      Q => tmp115_reg_3607(4),
      R => '0'
    );
\tmp115_reg_3607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(5),
      Q => tmp115_reg_3607(5),
      R => '0'
    );
\tmp115_reg_3607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(6),
      Q => tmp115_reg_3607(6),
      R => '0'
    );
\tmp115_reg_3607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(7),
      Q => tmp115_reg_3607(7),
      R => '0'
    );
\tmp115_reg_3607_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp115_reg_3607_reg[7]_i_1_n_0\,
      CO(6) => \tmp115_reg_3607_reg[7]_i_1_n_1\,
      CO(5) => \tmp115_reg_3607_reg[7]_i_1_n_2\,
      CO(4) => \tmp115_reg_3607_reg[7]_i_1_n_3\,
      CO(3) => \tmp115_reg_3607_reg[7]_i_1_n_4\,
      CO(2) => \tmp115_reg_3607_reg[7]_i_1_n_5\,
      CO(1) => \tmp115_reg_3607_reg[7]_i_1_n_6\,
      CO(0) => \tmp115_reg_3607_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_4(7 downto 0),
      O(7 downto 0) => tmp115_fu_1430_p2(7 downto 0),
      S(7) => \tmp115_reg_3607[7]_i_2_n_0\,
      S(6) => \tmp115_reg_3607[7]_i_3_n_0\,
      S(5) => \tmp115_reg_3607[7]_i_4_n_0\,
      S(4) => \tmp115_reg_3607[7]_i_5_n_0\,
      S(3) => \tmp115_reg_3607[7]_i_6_n_0\,
      S(2) => \tmp115_reg_3607[7]_i_7_n_0\,
      S(1) => \tmp115_reg_3607[7]_i_8_n_0\,
      S(0) => \tmp115_reg_3607[7]_i_9_n_0\
    );
\tmp115_reg_3607_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(8),
      Q => tmp115_reg_3607(8),
      R => '0'
    );
\tmp115_reg_3607_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp115_fu_1430_p2(9),
      Q => tmp115_reg_3607(9),
      R => '0'
    );
\tmp117_reg_3613[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(8),
      I1 => p_ZL19H_filter_FIR_kernel_120(8),
      O => \tmp117_reg_3613[15]_i_10_n_0\
    );
\tmp117_reg_3613[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(15),
      O => \tmp117_reg_3613[15]_i_2_n_0\
    );
\tmp117_reg_3613[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(15),
      I1 => p_ZL19H_filter_FIR_kernel_120(15),
      O => \tmp117_reg_3613[15]_i_3_n_0\
    );
\tmp117_reg_3613[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(14),
      I1 => p_ZL19H_filter_FIR_kernel_120(14),
      O => \tmp117_reg_3613[15]_i_4_n_0\
    );
\tmp117_reg_3613[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(13),
      I1 => p_ZL19H_filter_FIR_kernel_120(13),
      O => \tmp117_reg_3613[15]_i_5_n_0\
    );
\tmp117_reg_3613[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(12),
      I1 => p_ZL19H_filter_FIR_kernel_120(12),
      O => \tmp117_reg_3613[15]_i_6_n_0\
    );
\tmp117_reg_3613[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(11),
      I1 => p_ZL19H_filter_FIR_kernel_120(11),
      O => \tmp117_reg_3613[15]_i_7_n_0\
    );
\tmp117_reg_3613[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(10),
      I1 => p_ZL19H_filter_FIR_kernel_120(10),
      O => \tmp117_reg_3613[15]_i_8_n_0\
    );
\tmp117_reg_3613[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(9),
      I1 => p_ZL19H_filter_FIR_kernel_120(9),
      O => \tmp117_reg_3613[15]_i_9_n_0\
    );
\tmp117_reg_3613[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(7),
      I1 => p_ZL19H_filter_FIR_kernel_120(7),
      O => \tmp117_reg_3613[7]_i_2_n_0\
    );
\tmp117_reg_3613[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(6),
      I1 => p_ZL19H_filter_FIR_kernel_120(6),
      O => \tmp117_reg_3613[7]_i_3_n_0\
    );
\tmp117_reg_3613[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(5),
      I1 => p_ZL19H_filter_FIR_kernel_120(5),
      O => \tmp117_reg_3613[7]_i_4_n_0\
    );
\tmp117_reg_3613[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(4),
      I1 => p_ZL19H_filter_FIR_kernel_120(4),
      O => \tmp117_reg_3613[7]_i_5_n_0\
    );
\tmp117_reg_3613[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(3),
      I1 => p_ZL19H_filter_FIR_kernel_120(3),
      O => \tmp117_reg_3613[7]_i_6_n_0\
    );
\tmp117_reg_3613[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(2),
      I1 => p_ZL19H_filter_FIR_kernel_120(2),
      O => \tmp117_reg_3613[7]_i_7_n_0\
    );
\tmp117_reg_3613[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(1),
      I1 => p_ZL19H_filter_FIR_kernel_120(1),
      O => \tmp117_reg_3613[7]_i_8_n_0\
    );
\tmp117_reg_3613[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_3(0),
      I1 => p_ZL19H_filter_FIR_kernel_120(0),
      O => \tmp117_reg_3613[7]_i_9_n_0\
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(0),
      Q => p_shl179_fu_2559_p1(6),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(10),
      Q => p_shl179_fu_2559_p1(16),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(11),
      Q => p_shl179_fu_2559_p1(17),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(12),
      Q => p_shl179_fu_2559_p1(18),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(13),
      Q => p_shl179_fu_2559_p1(19),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(14),
      Q => p_shl179_fu_2559_p1(20),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(15),
      Q => p_shl179_fu_2559_p1(21),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(16),
      Q => p_shl179_fu_2559_p1(22),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(1),
      Q => p_shl179_fu_2559_p1(7),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(2),
      Q => p_shl179_fu_2559_p1(8),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(3),
      Q => p_shl179_fu_2559_p1(9),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(4),
      Q => p_shl179_fu_2559_p1(10),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(5),
      Q => p_shl179_fu_2559_p1(11),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(6),
      Q => p_shl179_fu_2559_p1(12),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(7),
      Q => p_shl179_fu_2559_p1(13),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(8),
      Q => p_shl179_fu_2559_p1(14),
      R => '0'
    );
\tmp117_reg_3613_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_reg_3613(9),
      Q => p_shl179_fu_2559_p1(15),
      R => '0'
    );
\tmp117_reg_3613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(0),
      Q => tmp117_reg_3613(0),
      R => '0'
    );
\tmp117_reg_3613_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(10),
      Q => tmp117_reg_3613(10),
      R => '0'
    );
\tmp117_reg_3613_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(11),
      Q => tmp117_reg_3613(11),
      R => '0'
    );
\tmp117_reg_3613_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(12),
      Q => tmp117_reg_3613(12),
      R => '0'
    );
\tmp117_reg_3613_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(13),
      Q => tmp117_reg_3613(13),
      R => '0'
    );
\tmp117_reg_3613_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(14),
      Q => tmp117_reg_3613(14),
      R => '0'
    );
\tmp117_reg_3613_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(15),
      Q => tmp117_reg_3613(15),
      R => '0'
    );
\tmp117_reg_3613_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp117_reg_3613_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp117_reg_3613_reg[15]_i_1_n_0\,
      CO(6) => \tmp117_reg_3613_reg[15]_i_1_n_1\,
      CO(5) => \tmp117_reg_3613_reg[15]_i_1_n_2\,
      CO(4) => \tmp117_reg_3613_reg[15]_i_1_n_3\,
      CO(3) => \tmp117_reg_3613_reg[15]_i_1_n_4\,
      CO(2) => \tmp117_reg_3613_reg[15]_i_1_n_5\,
      CO(1) => \tmp117_reg_3613_reg[15]_i_1_n_6\,
      CO(0) => \tmp117_reg_3613_reg[15]_i_1_n_7\,
      DI(7) => \tmp117_reg_3613[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_3(14 downto 8),
      O(7 downto 0) => tmp117_fu_1436_p2(15 downto 8),
      S(7) => \tmp117_reg_3613[15]_i_3_n_0\,
      S(6) => \tmp117_reg_3613[15]_i_4_n_0\,
      S(5) => \tmp117_reg_3613[15]_i_5_n_0\,
      S(4) => \tmp117_reg_3613[15]_i_6_n_0\,
      S(3) => \tmp117_reg_3613[15]_i_7_n_0\,
      S(2) => \tmp117_reg_3613[15]_i_8_n_0\,
      S(1) => \tmp117_reg_3613[15]_i_9_n_0\,
      S(0) => \tmp117_reg_3613[15]_i_10_n_0\
    );
\tmp117_reg_3613_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(16),
      Q => tmp117_reg_3613(16),
      R => '0'
    );
\tmp117_reg_3613_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp117_reg_3613_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp117_reg_3613_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp117_reg_3613_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp117_fu_1436_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp117_reg_3613_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(1),
      Q => tmp117_reg_3613(1),
      R => '0'
    );
\tmp117_reg_3613_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(2),
      Q => tmp117_reg_3613(2),
      R => '0'
    );
\tmp117_reg_3613_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(3),
      Q => tmp117_reg_3613(3),
      R => '0'
    );
\tmp117_reg_3613_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(4),
      Q => tmp117_reg_3613(4),
      R => '0'
    );
\tmp117_reg_3613_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(5),
      Q => tmp117_reg_3613(5),
      R => '0'
    );
\tmp117_reg_3613_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(6),
      Q => tmp117_reg_3613(6),
      R => '0'
    );
\tmp117_reg_3613_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(7),
      Q => tmp117_reg_3613(7),
      R => '0'
    );
\tmp117_reg_3613_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp117_reg_3613_reg[7]_i_1_n_0\,
      CO(6) => \tmp117_reg_3613_reg[7]_i_1_n_1\,
      CO(5) => \tmp117_reg_3613_reg[7]_i_1_n_2\,
      CO(4) => \tmp117_reg_3613_reg[7]_i_1_n_3\,
      CO(3) => \tmp117_reg_3613_reg[7]_i_1_n_4\,
      CO(2) => \tmp117_reg_3613_reg[7]_i_1_n_5\,
      CO(1) => \tmp117_reg_3613_reg[7]_i_1_n_6\,
      CO(0) => \tmp117_reg_3613_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_3(7 downto 0),
      O(7 downto 0) => tmp117_fu_1436_p2(7 downto 0),
      S(7) => \tmp117_reg_3613[7]_i_2_n_0\,
      S(6) => \tmp117_reg_3613[7]_i_3_n_0\,
      S(5) => \tmp117_reg_3613[7]_i_4_n_0\,
      S(4) => \tmp117_reg_3613[7]_i_5_n_0\,
      S(3) => \tmp117_reg_3613[7]_i_6_n_0\,
      S(2) => \tmp117_reg_3613[7]_i_7_n_0\,
      S(1) => \tmp117_reg_3613[7]_i_8_n_0\,
      S(0) => \tmp117_reg_3613[7]_i_9_n_0\
    );
\tmp117_reg_3613_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(8),
      Q => tmp117_reg_3613(8),
      R => '0'
    );
\tmp117_reg_3613_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp117_fu_1436_p2(9),
      Q => tmp117_reg_3613(9),
      R => '0'
    );
\tmp121_reg_3619[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(8),
      I1 => p_ZL19H_filter_FIR_kernel_122(8),
      O => \tmp121_reg_3619[15]_i_10_n_0\
    );
\tmp121_reg_3619[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(15),
      O => \tmp121_reg_3619[15]_i_2_n_0\
    );
\tmp121_reg_3619[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(15),
      I1 => p_ZL19H_filter_FIR_kernel_122(15),
      O => \tmp121_reg_3619[15]_i_3_n_0\
    );
\tmp121_reg_3619[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(14),
      I1 => p_ZL19H_filter_FIR_kernel_122(14),
      O => \tmp121_reg_3619[15]_i_4_n_0\
    );
\tmp121_reg_3619[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(13),
      I1 => p_ZL19H_filter_FIR_kernel_122(13),
      O => \tmp121_reg_3619[15]_i_5_n_0\
    );
\tmp121_reg_3619[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(12),
      I1 => p_ZL19H_filter_FIR_kernel_122(12),
      O => \tmp121_reg_3619[15]_i_6_n_0\
    );
\tmp121_reg_3619[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(11),
      I1 => p_ZL19H_filter_FIR_kernel_122(11),
      O => \tmp121_reg_3619[15]_i_7_n_0\
    );
\tmp121_reg_3619[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(10),
      I1 => p_ZL19H_filter_FIR_kernel_122(10),
      O => \tmp121_reg_3619[15]_i_8_n_0\
    );
\tmp121_reg_3619[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(9),
      I1 => p_ZL19H_filter_FIR_kernel_122(9),
      O => \tmp121_reg_3619[15]_i_9_n_0\
    );
\tmp121_reg_3619[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(7),
      I1 => p_ZL19H_filter_FIR_kernel_122(7),
      O => \tmp121_reg_3619[7]_i_2_n_0\
    );
\tmp121_reg_3619[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(6),
      I1 => p_ZL19H_filter_FIR_kernel_122(6),
      O => \tmp121_reg_3619[7]_i_3_n_0\
    );
\tmp121_reg_3619[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(5),
      I1 => p_ZL19H_filter_FIR_kernel_122(5),
      O => \tmp121_reg_3619[7]_i_4_n_0\
    );
\tmp121_reg_3619[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(4),
      I1 => p_ZL19H_filter_FIR_kernel_122(4),
      O => \tmp121_reg_3619[7]_i_5_n_0\
    );
\tmp121_reg_3619[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(3),
      I1 => p_ZL19H_filter_FIR_kernel_122(3),
      O => \tmp121_reg_3619[7]_i_6_n_0\
    );
\tmp121_reg_3619[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(2),
      I1 => p_ZL19H_filter_FIR_kernel_122(2),
      O => \tmp121_reg_3619[7]_i_7_n_0\
    );
\tmp121_reg_3619[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(1),
      I1 => p_ZL19H_filter_FIR_kernel_122(1),
      O => \tmp121_reg_3619[7]_i_8_n_0\
    );
\tmp121_reg_3619[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_1(0),
      I1 => p_ZL19H_filter_FIR_kernel_122(0),
      O => \tmp121_reg_3619[7]_i_9_n_0\
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(0),
      Q => p_shl178_fu_2598_p1(6),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(10),
      Q => p_shl178_fu_2598_p1(16),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(11),
      Q => p_shl178_fu_2598_p1(17),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(12),
      Q => p_shl178_fu_2598_p1(18),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(13),
      Q => p_shl178_fu_2598_p1(19),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(14),
      Q => p_shl178_fu_2598_p1(20),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(15),
      Q => p_shl178_fu_2598_p1(21),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(16),
      Q => p_shl178_fu_2598_p1(22),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(1),
      Q => p_shl178_fu_2598_p1(7),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(2),
      Q => p_shl178_fu_2598_p1(8),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(3),
      Q => p_shl178_fu_2598_p1(9),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(4),
      Q => p_shl178_fu_2598_p1(10),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(5),
      Q => p_shl178_fu_2598_p1(11),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(6),
      Q => p_shl178_fu_2598_p1(12),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(7),
      Q => p_shl178_fu_2598_p1(13),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(8),
      Q => p_shl178_fu_2598_p1(14),
      R => '0'
    );
\tmp121_reg_3619_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_reg_3619(9),
      Q => p_shl178_fu_2598_p1(15),
      R => '0'
    );
\tmp121_reg_3619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(0),
      Q => tmp121_reg_3619(0),
      R => '0'
    );
\tmp121_reg_3619_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(10),
      Q => tmp121_reg_3619(10),
      R => '0'
    );
\tmp121_reg_3619_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(11),
      Q => tmp121_reg_3619(11),
      R => '0'
    );
\tmp121_reg_3619_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(12),
      Q => tmp121_reg_3619(12),
      R => '0'
    );
\tmp121_reg_3619_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(13),
      Q => tmp121_reg_3619(13),
      R => '0'
    );
\tmp121_reg_3619_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(14),
      Q => tmp121_reg_3619(14),
      R => '0'
    );
\tmp121_reg_3619_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(15),
      Q => tmp121_reg_3619(15),
      R => '0'
    );
\tmp121_reg_3619_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp121_reg_3619_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp121_reg_3619_reg[15]_i_1_n_0\,
      CO(6) => \tmp121_reg_3619_reg[15]_i_1_n_1\,
      CO(5) => \tmp121_reg_3619_reg[15]_i_1_n_2\,
      CO(4) => \tmp121_reg_3619_reg[15]_i_1_n_3\,
      CO(3) => \tmp121_reg_3619_reg[15]_i_1_n_4\,
      CO(2) => \tmp121_reg_3619_reg[15]_i_1_n_5\,
      CO(1) => \tmp121_reg_3619_reg[15]_i_1_n_6\,
      CO(0) => \tmp121_reg_3619_reg[15]_i_1_n_7\,
      DI(7) => \tmp121_reg_3619[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_1(14 downto 8),
      O(7 downto 0) => tmp121_fu_1442_p2(15 downto 8),
      S(7) => \tmp121_reg_3619[15]_i_3_n_0\,
      S(6) => \tmp121_reg_3619[15]_i_4_n_0\,
      S(5) => \tmp121_reg_3619[15]_i_5_n_0\,
      S(4) => \tmp121_reg_3619[15]_i_6_n_0\,
      S(3) => \tmp121_reg_3619[15]_i_7_n_0\,
      S(2) => \tmp121_reg_3619[15]_i_8_n_0\,
      S(1) => \tmp121_reg_3619[15]_i_9_n_0\,
      S(0) => \tmp121_reg_3619[15]_i_10_n_0\
    );
\tmp121_reg_3619_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(16),
      Q => tmp121_reg_3619(16),
      R => '0'
    );
\tmp121_reg_3619_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp121_reg_3619_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp121_reg_3619_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp121_reg_3619_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp121_fu_1442_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp121_reg_3619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(1),
      Q => tmp121_reg_3619(1),
      R => '0'
    );
\tmp121_reg_3619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(2),
      Q => tmp121_reg_3619(2),
      R => '0'
    );
\tmp121_reg_3619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(3),
      Q => tmp121_reg_3619(3),
      R => '0'
    );
\tmp121_reg_3619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(4),
      Q => tmp121_reg_3619(4),
      R => '0'
    );
\tmp121_reg_3619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(5),
      Q => tmp121_reg_3619(5),
      R => '0'
    );
\tmp121_reg_3619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(6),
      Q => tmp121_reg_3619(6),
      R => '0'
    );
\tmp121_reg_3619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(7),
      Q => tmp121_reg_3619(7),
      R => '0'
    );
\tmp121_reg_3619_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp121_reg_3619_reg[7]_i_1_n_0\,
      CO(6) => \tmp121_reg_3619_reg[7]_i_1_n_1\,
      CO(5) => \tmp121_reg_3619_reg[7]_i_1_n_2\,
      CO(4) => \tmp121_reg_3619_reg[7]_i_1_n_3\,
      CO(3) => \tmp121_reg_3619_reg[7]_i_1_n_4\,
      CO(2) => \tmp121_reg_3619_reg[7]_i_1_n_5\,
      CO(1) => \tmp121_reg_3619_reg[7]_i_1_n_6\,
      CO(0) => \tmp121_reg_3619_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_1(7 downto 0),
      O(7 downto 0) => tmp121_fu_1442_p2(7 downto 0),
      S(7) => \tmp121_reg_3619[7]_i_2_n_0\,
      S(6) => \tmp121_reg_3619[7]_i_3_n_0\,
      S(5) => \tmp121_reg_3619[7]_i_4_n_0\,
      S(4) => \tmp121_reg_3619[7]_i_5_n_0\,
      S(3) => \tmp121_reg_3619[7]_i_6_n_0\,
      S(2) => \tmp121_reg_3619[7]_i_7_n_0\,
      S(1) => \tmp121_reg_3619[7]_i_8_n_0\,
      S(0) => \tmp121_reg_3619[7]_i_9_n_0\
    );
\tmp121_reg_3619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(8),
      Q => tmp121_reg_3619(8),
      R => '0'
    );
\tmp121_reg_3619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp121_fu_1442_p2(9),
      Q => tmp121_reg_3619(9),
      R => '0'
    );
\tmp25_reg_3566[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(8),
      I1 => p_ZL19H_filter_FIR_kernel_66(8),
      O => \tmp25_reg_3566[15]_i_10_n_0\
    );
\tmp25_reg_3566[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(15),
      O => \tmp25_reg_3566[15]_i_2_n_0\
    );
\tmp25_reg_3566[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(15),
      I1 => p_ZL19H_filter_FIR_kernel_66(15),
      O => \tmp25_reg_3566[15]_i_3_n_0\
    );
\tmp25_reg_3566[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(14),
      I1 => p_ZL19H_filter_FIR_kernel_66(14),
      O => \tmp25_reg_3566[15]_i_4_n_0\
    );
\tmp25_reg_3566[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(13),
      I1 => p_ZL19H_filter_FIR_kernel_66(13),
      O => \tmp25_reg_3566[15]_i_5_n_0\
    );
\tmp25_reg_3566[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(12),
      I1 => p_ZL19H_filter_FIR_kernel_66(12),
      O => \tmp25_reg_3566[15]_i_6_n_0\
    );
\tmp25_reg_3566[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(11),
      I1 => p_ZL19H_filter_FIR_kernel_66(11),
      O => \tmp25_reg_3566[15]_i_7_n_0\
    );
\tmp25_reg_3566[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(10),
      I1 => p_ZL19H_filter_FIR_kernel_66(10),
      O => \tmp25_reg_3566[15]_i_8_n_0\
    );
\tmp25_reg_3566[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(9),
      I1 => p_ZL19H_filter_FIR_kernel_66(9),
      O => \tmp25_reg_3566[15]_i_9_n_0\
    );
\tmp25_reg_3566[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(7),
      I1 => p_ZL19H_filter_FIR_kernel_66(7),
      O => \tmp25_reg_3566[7]_i_2_n_0\
    );
\tmp25_reg_3566[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(6),
      I1 => p_ZL19H_filter_FIR_kernel_66(6),
      O => \tmp25_reg_3566[7]_i_3_n_0\
    );
\tmp25_reg_3566[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(5),
      I1 => p_ZL19H_filter_FIR_kernel_66(5),
      O => \tmp25_reg_3566[7]_i_4_n_0\
    );
\tmp25_reg_3566[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(4),
      I1 => p_ZL19H_filter_FIR_kernel_66(4),
      O => \tmp25_reg_3566[7]_i_5_n_0\
    );
\tmp25_reg_3566[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(3),
      I1 => p_ZL19H_filter_FIR_kernel_66(3),
      O => \tmp25_reg_3566[7]_i_6_n_0\
    );
\tmp25_reg_3566[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(2),
      I1 => p_ZL19H_filter_FIR_kernel_66(2),
      O => \tmp25_reg_3566[7]_i_7_n_0\
    );
\tmp25_reg_3566[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(1),
      I1 => p_ZL19H_filter_FIR_kernel_66(1),
      O => \tmp25_reg_3566[7]_i_8_n_0\
    );
\tmp25_reg_3566[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_57(0),
      I1 => p_ZL19H_filter_FIR_kernel_66(0),
      O => \tmp25_reg_3566[7]_i_9_n_0\
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(0),
      Q => p_shl201_fu_2328_p1(12),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(10),
      Q => p_shl201_fu_2328_p1(22),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(11),
      Q => p_shl201_fu_2328_p1(23),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(12),
      Q => p_shl201_fu_2328_p1(24),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(13),
      Q => p_shl201_fu_2328_p1(25),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(14),
      Q => p_shl201_fu_2328_p1(26),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(15),
      Q => p_shl201_fu_2328_p1(27),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(16),
      Q => p_shl201_fu_2328_p1(28),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(1),
      Q => p_shl201_fu_2328_p1(13),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(2),
      Q => p_shl201_fu_2328_p1(14),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(3),
      Q => p_shl201_fu_2328_p1(15),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(4),
      Q => p_shl201_fu_2328_p1(16),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(5),
      Q => p_shl201_fu_2328_p1(17),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(6),
      Q => p_shl201_fu_2328_p1(18),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(7),
      Q => p_shl201_fu_2328_p1(19),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(8),
      Q => p_shl201_fu_2328_p1(20),
      R => '0'
    );
\tmp25_reg_3566_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_reg_3566(9),
      Q => p_shl201_fu_2328_p1(21),
      R => '0'
    );
\tmp25_reg_3566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(0),
      Q => tmp25_reg_3566(0),
      R => '0'
    );
\tmp25_reg_3566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(10),
      Q => tmp25_reg_3566(10),
      R => '0'
    );
\tmp25_reg_3566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(11),
      Q => tmp25_reg_3566(11),
      R => '0'
    );
\tmp25_reg_3566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(12),
      Q => tmp25_reg_3566(12),
      R => '0'
    );
\tmp25_reg_3566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(13),
      Q => tmp25_reg_3566(13),
      R => '0'
    );
\tmp25_reg_3566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(14),
      Q => tmp25_reg_3566(14),
      R => '0'
    );
\tmp25_reg_3566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(15),
      Q => tmp25_reg_3566(15),
      R => '0'
    );
\tmp25_reg_3566_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp25_reg_3566_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp25_reg_3566_reg[15]_i_1_n_0\,
      CO(6) => \tmp25_reg_3566_reg[15]_i_1_n_1\,
      CO(5) => \tmp25_reg_3566_reg[15]_i_1_n_2\,
      CO(4) => \tmp25_reg_3566_reg[15]_i_1_n_3\,
      CO(3) => \tmp25_reg_3566_reg[15]_i_1_n_4\,
      CO(2) => \tmp25_reg_3566_reg[15]_i_1_n_5\,
      CO(1) => \tmp25_reg_3566_reg[15]_i_1_n_6\,
      CO(0) => \tmp25_reg_3566_reg[15]_i_1_n_7\,
      DI(7) => \tmp25_reg_3566[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_57(14 downto 8),
      O(7 downto 0) => tmp25_fu_1308_p2(15 downto 8),
      S(7) => \tmp25_reg_3566[15]_i_3_n_0\,
      S(6) => \tmp25_reg_3566[15]_i_4_n_0\,
      S(5) => \tmp25_reg_3566[15]_i_5_n_0\,
      S(4) => \tmp25_reg_3566[15]_i_6_n_0\,
      S(3) => \tmp25_reg_3566[15]_i_7_n_0\,
      S(2) => \tmp25_reg_3566[15]_i_8_n_0\,
      S(1) => \tmp25_reg_3566[15]_i_9_n_0\,
      S(0) => \tmp25_reg_3566[15]_i_10_n_0\
    );
\tmp25_reg_3566_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(16),
      Q => tmp25_reg_3566(16),
      R => '0'
    );
\tmp25_reg_3566_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp25_reg_3566_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp25_reg_3566_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp25_reg_3566_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp25_fu_1308_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp25_reg_3566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(1),
      Q => tmp25_reg_3566(1),
      R => '0'
    );
\tmp25_reg_3566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(2),
      Q => tmp25_reg_3566(2),
      R => '0'
    );
\tmp25_reg_3566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(3),
      Q => tmp25_reg_3566(3),
      R => '0'
    );
\tmp25_reg_3566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(4),
      Q => tmp25_reg_3566(4),
      R => '0'
    );
\tmp25_reg_3566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(5),
      Q => tmp25_reg_3566(5),
      R => '0'
    );
\tmp25_reg_3566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(6),
      Q => tmp25_reg_3566(6),
      R => '0'
    );
\tmp25_reg_3566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(7),
      Q => tmp25_reg_3566(7),
      R => '0'
    );
\tmp25_reg_3566_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp25_reg_3566_reg[7]_i_1_n_0\,
      CO(6) => \tmp25_reg_3566_reg[7]_i_1_n_1\,
      CO(5) => \tmp25_reg_3566_reg[7]_i_1_n_2\,
      CO(4) => \tmp25_reg_3566_reg[7]_i_1_n_3\,
      CO(3) => \tmp25_reg_3566_reg[7]_i_1_n_4\,
      CO(2) => \tmp25_reg_3566_reg[7]_i_1_n_5\,
      CO(1) => \tmp25_reg_3566_reg[7]_i_1_n_6\,
      CO(0) => \tmp25_reg_3566_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_57(7 downto 0),
      O(7 downto 0) => tmp25_fu_1308_p2(7 downto 0),
      S(7) => \tmp25_reg_3566[7]_i_2_n_0\,
      S(6) => \tmp25_reg_3566[7]_i_3_n_0\,
      S(5) => \tmp25_reg_3566[7]_i_4_n_0\,
      S(4) => \tmp25_reg_3566[7]_i_5_n_0\,
      S(3) => \tmp25_reg_3566[7]_i_6_n_0\,
      S(2) => \tmp25_reg_3566[7]_i_7_n_0\,
      S(1) => \tmp25_reg_3566[7]_i_8_n_0\,
      S(0) => \tmp25_reg_3566[7]_i_9_n_0\
    );
\tmp25_reg_3566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(8),
      Q => tmp25_reg_3566(8),
      R => '0'
    );
\tmp25_reg_3566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp25_fu_1308_p2(9),
      Q => tmp25_reg_3566(9),
      R => '0'
    );
\tmp35_reg_3572[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(8),
      I1 => p_ZL19H_filter_FIR_kernel_71(8),
      O => \tmp35_reg_3572[15]_i_10_n_0\
    );
\tmp35_reg_3572[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(15),
      O => \tmp35_reg_3572[15]_i_2_n_0\
    );
\tmp35_reg_3572[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(15),
      I1 => p_ZL19H_filter_FIR_kernel_71(15),
      O => \tmp35_reg_3572[15]_i_3_n_0\
    );
\tmp35_reg_3572[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(14),
      I1 => p_ZL19H_filter_FIR_kernel_71(14),
      O => \tmp35_reg_3572[15]_i_4_n_0\
    );
\tmp35_reg_3572[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(13),
      I1 => p_ZL19H_filter_FIR_kernel_71(13),
      O => \tmp35_reg_3572[15]_i_5_n_0\
    );
\tmp35_reg_3572[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(12),
      I1 => p_ZL19H_filter_FIR_kernel_71(12),
      O => \tmp35_reg_3572[15]_i_6_n_0\
    );
\tmp35_reg_3572[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(11),
      I1 => p_ZL19H_filter_FIR_kernel_71(11),
      O => \tmp35_reg_3572[15]_i_7_n_0\
    );
\tmp35_reg_3572[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(10),
      I1 => p_ZL19H_filter_FIR_kernel_71(10),
      O => \tmp35_reg_3572[15]_i_8_n_0\
    );
\tmp35_reg_3572[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(9),
      I1 => p_ZL19H_filter_FIR_kernel_71(9),
      O => \tmp35_reg_3572[15]_i_9_n_0\
    );
\tmp35_reg_3572[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(7),
      I1 => p_ZL19H_filter_FIR_kernel_71(7),
      O => \tmp35_reg_3572[7]_i_2_n_0\
    );
\tmp35_reg_3572[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(6),
      I1 => p_ZL19H_filter_FIR_kernel_71(6),
      O => \tmp35_reg_3572[7]_i_3_n_0\
    );
\tmp35_reg_3572[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(5),
      I1 => p_ZL19H_filter_FIR_kernel_71(5),
      O => \tmp35_reg_3572[7]_i_4_n_0\
    );
\tmp35_reg_3572[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(4),
      I1 => p_ZL19H_filter_FIR_kernel_71(4),
      O => \tmp35_reg_3572[7]_i_5_n_0\
    );
\tmp35_reg_3572[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(3),
      I1 => p_ZL19H_filter_FIR_kernel_71(3),
      O => \tmp35_reg_3572[7]_i_6_n_0\
    );
\tmp35_reg_3572[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(2),
      I1 => p_ZL19H_filter_FIR_kernel_71(2),
      O => \tmp35_reg_3572[7]_i_7_n_0\
    );
\tmp35_reg_3572[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(1),
      I1 => p_ZL19H_filter_FIR_kernel_71(1),
      O => \tmp35_reg_3572[7]_i_8_n_0\
    );
\tmp35_reg_3572[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_52(0),
      I1 => p_ZL19H_filter_FIR_kernel_71(0),
      O => \tmp35_reg_3572[7]_i_9_n_0\
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(0),
      Q => p_shl199_fu_2356_p1(9),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(10),
      Q => p_shl199_fu_2356_p1(19),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(11),
      Q => p_shl199_fu_2356_p1(20),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(12),
      Q => p_shl199_fu_2356_p1(21),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(13),
      Q => p_shl199_fu_2356_p1(22),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(14),
      Q => p_shl199_fu_2356_p1(23),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(15),
      Q => p_shl199_fu_2356_p1(24),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(16),
      Q => p_shl199_fu_2356_p1(25),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(1),
      Q => p_shl199_fu_2356_p1(10),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(2),
      Q => p_shl199_fu_2356_p1(11),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(3),
      Q => p_shl199_fu_2356_p1(12),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(4),
      Q => p_shl199_fu_2356_p1(13),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(5),
      Q => p_shl199_fu_2356_p1(14),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(6),
      Q => p_shl199_fu_2356_p1(15),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(7),
      Q => p_shl199_fu_2356_p1(16),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(8),
      Q => p_shl199_fu_2356_p1(17),
      R => '0'
    );
\tmp35_reg_3572_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_reg_3572(9),
      Q => p_shl199_fu_2356_p1(18),
      R => '0'
    );
\tmp35_reg_3572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(0),
      Q => tmp35_reg_3572(0),
      R => '0'
    );
\tmp35_reg_3572_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(10),
      Q => tmp35_reg_3572(10),
      R => '0'
    );
\tmp35_reg_3572_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(11),
      Q => tmp35_reg_3572(11),
      R => '0'
    );
\tmp35_reg_3572_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(12),
      Q => tmp35_reg_3572(12),
      R => '0'
    );
\tmp35_reg_3572_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(13),
      Q => tmp35_reg_3572(13),
      R => '0'
    );
\tmp35_reg_3572_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(14),
      Q => tmp35_reg_3572(14),
      R => '0'
    );
\tmp35_reg_3572_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(15),
      Q => tmp35_reg_3572(15),
      R => '0'
    );
\tmp35_reg_3572_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp35_reg_3572_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp35_reg_3572_reg[15]_i_1_n_0\,
      CO(6) => \tmp35_reg_3572_reg[15]_i_1_n_1\,
      CO(5) => \tmp35_reg_3572_reg[15]_i_1_n_2\,
      CO(4) => \tmp35_reg_3572_reg[15]_i_1_n_3\,
      CO(3) => \tmp35_reg_3572_reg[15]_i_1_n_4\,
      CO(2) => \tmp35_reg_3572_reg[15]_i_1_n_5\,
      CO(1) => \tmp35_reg_3572_reg[15]_i_1_n_6\,
      CO(0) => \tmp35_reg_3572_reg[15]_i_1_n_7\,
      DI(7) => \tmp35_reg_3572[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_52(14 downto 8),
      O(7 downto 0) => tmp35_fu_1314_p2(15 downto 8),
      S(7) => \tmp35_reg_3572[15]_i_3_n_0\,
      S(6) => \tmp35_reg_3572[15]_i_4_n_0\,
      S(5) => \tmp35_reg_3572[15]_i_5_n_0\,
      S(4) => \tmp35_reg_3572[15]_i_6_n_0\,
      S(3) => \tmp35_reg_3572[15]_i_7_n_0\,
      S(2) => \tmp35_reg_3572[15]_i_8_n_0\,
      S(1) => \tmp35_reg_3572[15]_i_9_n_0\,
      S(0) => \tmp35_reg_3572[15]_i_10_n_0\
    );
\tmp35_reg_3572_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(16),
      Q => tmp35_reg_3572(16),
      R => '0'
    );
\tmp35_reg_3572_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp35_reg_3572_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp35_reg_3572_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp35_reg_3572_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp35_fu_1314_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp35_reg_3572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(1),
      Q => tmp35_reg_3572(1),
      R => '0'
    );
\tmp35_reg_3572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(2),
      Q => tmp35_reg_3572(2),
      R => '0'
    );
\tmp35_reg_3572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(3),
      Q => tmp35_reg_3572(3),
      R => '0'
    );
\tmp35_reg_3572_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(4),
      Q => tmp35_reg_3572(4),
      R => '0'
    );
\tmp35_reg_3572_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(5),
      Q => tmp35_reg_3572(5),
      R => '0'
    );
\tmp35_reg_3572_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(6),
      Q => tmp35_reg_3572(6),
      R => '0'
    );
\tmp35_reg_3572_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(7),
      Q => tmp35_reg_3572(7),
      R => '0'
    );
\tmp35_reg_3572_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp35_reg_3572_reg[7]_i_1_n_0\,
      CO(6) => \tmp35_reg_3572_reg[7]_i_1_n_1\,
      CO(5) => \tmp35_reg_3572_reg[7]_i_1_n_2\,
      CO(4) => \tmp35_reg_3572_reg[7]_i_1_n_3\,
      CO(3) => \tmp35_reg_3572_reg[7]_i_1_n_4\,
      CO(2) => \tmp35_reg_3572_reg[7]_i_1_n_5\,
      CO(1) => \tmp35_reg_3572_reg[7]_i_1_n_6\,
      CO(0) => \tmp35_reg_3572_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_52(7 downto 0),
      O(7 downto 0) => tmp35_fu_1314_p2(7 downto 0),
      S(7) => \tmp35_reg_3572[7]_i_2_n_0\,
      S(6) => \tmp35_reg_3572[7]_i_3_n_0\,
      S(5) => \tmp35_reg_3572[7]_i_4_n_0\,
      S(4) => \tmp35_reg_3572[7]_i_5_n_0\,
      S(3) => \tmp35_reg_3572[7]_i_6_n_0\,
      S(2) => \tmp35_reg_3572[7]_i_7_n_0\,
      S(1) => \tmp35_reg_3572[7]_i_8_n_0\,
      S(0) => \tmp35_reg_3572[7]_i_9_n_0\
    );
\tmp35_reg_3572_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(8),
      Q => tmp35_reg_3572(8),
      R => '0'
    );
\tmp35_reg_3572_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp35_fu_1314_p2(9),
      Q => tmp35_reg_3572(9),
      R => '0'
    );
\tmp43_reg_3578[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(8),
      I1 => p_ZL19H_filter_FIR_kernel_75(8),
      O => \tmp43_reg_3578[15]_i_10_n_0\
    );
\tmp43_reg_3578[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(15),
      O => \tmp43_reg_3578[15]_i_2_n_0\
    );
\tmp43_reg_3578[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(15),
      I1 => p_ZL19H_filter_FIR_kernel_75(15),
      O => \tmp43_reg_3578[15]_i_3_n_0\
    );
\tmp43_reg_3578[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(14),
      I1 => p_ZL19H_filter_FIR_kernel_75(14),
      O => \tmp43_reg_3578[15]_i_4_n_0\
    );
\tmp43_reg_3578[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(13),
      I1 => p_ZL19H_filter_FIR_kernel_75(13),
      O => \tmp43_reg_3578[15]_i_5_n_0\
    );
\tmp43_reg_3578[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(12),
      I1 => p_ZL19H_filter_FIR_kernel_75(12),
      O => \tmp43_reg_3578[15]_i_6_n_0\
    );
\tmp43_reg_3578[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(11),
      I1 => p_ZL19H_filter_FIR_kernel_75(11),
      O => \tmp43_reg_3578[15]_i_7_n_0\
    );
\tmp43_reg_3578[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(10),
      I1 => p_ZL19H_filter_FIR_kernel_75(10),
      O => \tmp43_reg_3578[15]_i_8_n_0\
    );
\tmp43_reg_3578[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(9),
      I1 => p_ZL19H_filter_FIR_kernel_75(9),
      O => \tmp43_reg_3578[15]_i_9_n_0\
    );
\tmp43_reg_3578[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(7),
      I1 => p_ZL19H_filter_FIR_kernel_75(7),
      O => \tmp43_reg_3578[7]_i_2_n_0\
    );
\tmp43_reg_3578[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(6),
      I1 => p_ZL19H_filter_FIR_kernel_75(6),
      O => \tmp43_reg_3578[7]_i_3_n_0\
    );
\tmp43_reg_3578[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(5),
      I1 => p_ZL19H_filter_FIR_kernel_75(5),
      O => \tmp43_reg_3578[7]_i_4_n_0\
    );
\tmp43_reg_3578[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(4),
      I1 => p_ZL19H_filter_FIR_kernel_75(4),
      O => \tmp43_reg_3578[7]_i_5_n_0\
    );
\tmp43_reg_3578[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(3),
      I1 => p_ZL19H_filter_FIR_kernel_75(3),
      O => \tmp43_reg_3578[7]_i_6_n_0\
    );
\tmp43_reg_3578[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(2),
      I1 => p_ZL19H_filter_FIR_kernel_75(2),
      O => \tmp43_reg_3578[7]_i_7_n_0\
    );
\tmp43_reg_3578[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(1),
      I1 => p_ZL19H_filter_FIR_kernel_75(1),
      O => \tmp43_reg_3578[7]_i_8_n_0\
    );
\tmp43_reg_3578[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_48(0),
      I1 => p_ZL19H_filter_FIR_kernel_75(0),
      O => \tmp43_reg_3578[7]_i_9_n_0\
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(0),
      Q => p_shl197_fu_2388_p1(5),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(10),
      Q => p_shl197_fu_2388_p1(15),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(11),
      Q => p_shl197_fu_2388_p1(16),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(12),
      Q => p_shl197_fu_2388_p1(17),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(13),
      Q => p_shl197_fu_2388_p1(18),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(14),
      Q => p_shl197_fu_2388_p1(19),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(15),
      Q => p_shl197_fu_2388_p1(20),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(16),
      Q => p_shl197_fu_2388_p1(21),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(1),
      Q => p_shl197_fu_2388_p1(6),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(2),
      Q => p_shl197_fu_2388_p1(7),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(3),
      Q => p_shl197_fu_2388_p1(8),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(4),
      Q => p_shl197_fu_2388_p1(9),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(5),
      Q => p_shl197_fu_2388_p1(10),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(6),
      Q => p_shl197_fu_2388_p1(11),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(7),
      Q => p_shl197_fu_2388_p1(12),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(8),
      Q => p_shl197_fu_2388_p1(13),
      R => '0'
    );
\tmp43_reg_3578_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_reg_3578(9),
      Q => p_shl197_fu_2388_p1(14),
      R => '0'
    );
\tmp43_reg_3578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(0),
      Q => tmp43_reg_3578(0),
      R => '0'
    );
\tmp43_reg_3578_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(10),
      Q => tmp43_reg_3578(10),
      R => '0'
    );
\tmp43_reg_3578_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(11),
      Q => tmp43_reg_3578(11),
      R => '0'
    );
\tmp43_reg_3578_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(12),
      Q => tmp43_reg_3578(12),
      R => '0'
    );
\tmp43_reg_3578_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(13),
      Q => tmp43_reg_3578(13),
      R => '0'
    );
\tmp43_reg_3578_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(14),
      Q => tmp43_reg_3578(14),
      R => '0'
    );
\tmp43_reg_3578_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(15),
      Q => tmp43_reg_3578(15),
      R => '0'
    );
\tmp43_reg_3578_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp43_reg_3578_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp43_reg_3578_reg[15]_i_1_n_0\,
      CO(6) => \tmp43_reg_3578_reg[15]_i_1_n_1\,
      CO(5) => \tmp43_reg_3578_reg[15]_i_1_n_2\,
      CO(4) => \tmp43_reg_3578_reg[15]_i_1_n_3\,
      CO(3) => \tmp43_reg_3578_reg[15]_i_1_n_4\,
      CO(2) => \tmp43_reg_3578_reg[15]_i_1_n_5\,
      CO(1) => \tmp43_reg_3578_reg[15]_i_1_n_6\,
      CO(0) => \tmp43_reg_3578_reg[15]_i_1_n_7\,
      DI(7) => \tmp43_reg_3578[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_48(14 downto 8),
      O(7 downto 0) => tmp43_fu_1320_p2(15 downto 8),
      S(7) => \tmp43_reg_3578[15]_i_3_n_0\,
      S(6) => \tmp43_reg_3578[15]_i_4_n_0\,
      S(5) => \tmp43_reg_3578[15]_i_5_n_0\,
      S(4) => \tmp43_reg_3578[15]_i_6_n_0\,
      S(3) => \tmp43_reg_3578[15]_i_7_n_0\,
      S(2) => \tmp43_reg_3578[15]_i_8_n_0\,
      S(1) => \tmp43_reg_3578[15]_i_9_n_0\,
      S(0) => \tmp43_reg_3578[15]_i_10_n_0\
    );
\tmp43_reg_3578_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(16),
      Q => tmp43_reg_3578(16),
      R => '0'
    );
\tmp43_reg_3578_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp43_reg_3578_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp43_reg_3578_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp43_reg_3578_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp43_fu_1320_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp43_reg_3578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(1),
      Q => tmp43_reg_3578(1),
      R => '0'
    );
\tmp43_reg_3578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(2),
      Q => tmp43_reg_3578(2),
      R => '0'
    );
\tmp43_reg_3578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(3),
      Q => tmp43_reg_3578(3),
      R => '0'
    );
\tmp43_reg_3578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(4),
      Q => tmp43_reg_3578(4),
      R => '0'
    );
\tmp43_reg_3578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(5),
      Q => tmp43_reg_3578(5),
      R => '0'
    );
\tmp43_reg_3578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(6),
      Q => tmp43_reg_3578(6),
      R => '0'
    );
\tmp43_reg_3578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(7),
      Q => tmp43_reg_3578(7),
      R => '0'
    );
\tmp43_reg_3578_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp43_reg_3578_reg[7]_i_1_n_0\,
      CO(6) => \tmp43_reg_3578_reg[7]_i_1_n_1\,
      CO(5) => \tmp43_reg_3578_reg[7]_i_1_n_2\,
      CO(4) => \tmp43_reg_3578_reg[7]_i_1_n_3\,
      CO(3) => \tmp43_reg_3578_reg[7]_i_1_n_4\,
      CO(2) => \tmp43_reg_3578_reg[7]_i_1_n_5\,
      CO(1) => \tmp43_reg_3578_reg[7]_i_1_n_6\,
      CO(0) => \tmp43_reg_3578_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_48(7 downto 0),
      O(7 downto 0) => tmp43_fu_1320_p2(7 downto 0),
      S(7) => \tmp43_reg_3578[7]_i_2_n_0\,
      S(6) => \tmp43_reg_3578[7]_i_3_n_0\,
      S(5) => \tmp43_reg_3578[7]_i_4_n_0\,
      S(4) => \tmp43_reg_3578[7]_i_5_n_0\,
      S(3) => \tmp43_reg_3578[7]_i_6_n_0\,
      S(2) => \tmp43_reg_3578[7]_i_7_n_0\,
      S(1) => \tmp43_reg_3578[7]_i_8_n_0\,
      S(0) => \tmp43_reg_3578[7]_i_9_n_0\
    );
\tmp43_reg_3578_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(8),
      Q => tmp43_reg_3578(8),
      R => '0'
    );
\tmp43_reg_3578_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp43_fu_1320_p2(9),
      Q => tmp43_reg_3578(9),
      R => '0'
    );
\tmp81_reg_3584[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(8),
      I1 => p_ZL19H_filter_FIR_kernel_96(8),
      O => \tmp81_reg_3584[15]_i_10_n_0\
    );
\tmp81_reg_3584[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(15),
      O => \tmp81_reg_3584[15]_i_2_n_0\
    );
\tmp81_reg_3584[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(15),
      I1 => p_ZL19H_filter_FIR_kernel_96(15),
      O => \tmp81_reg_3584[15]_i_3_n_0\
    );
\tmp81_reg_3584[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(14),
      I1 => p_ZL19H_filter_FIR_kernel_96(14),
      O => \tmp81_reg_3584[15]_i_4_n_0\
    );
\tmp81_reg_3584[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(13),
      I1 => p_ZL19H_filter_FIR_kernel_96(13),
      O => \tmp81_reg_3584[15]_i_5_n_0\
    );
\tmp81_reg_3584[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(12),
      I1 => p_ZL19H_filter_FIR_kernel_96(12),
      O => \tmp81_reg_3584[15]_i_6_n_0\
    );
\tmp81_reg_3584[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(11),
      I1 => p_ZL19H_filter_FIR_kernel_96(11),
      O => \tmp81_reg_3584[15]_i_7_n_0\
    );
\tmp81_reg_3584[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(10),
      I1 => p_ZL19H_filter_FIR_kernel_96(10),
      O => \tmp81_reg_3584[15]_i_8_n_0\
    );
\tmp81_reg_3584[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(9),
      I1 => p_ZL19H_filter_FIR_kernel_96(9),
      O => \tmp81_reg_3584[15]_i_9_n_0\
    );
\tmp81_reg_3584[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(7),
      I1 => p_ZL19H_filter_FIR_kernel_96(7),
      O => \tmp81_reg_3584[7]_i_2_n_0\
    );
\tmp81_reg_3584[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(6),
      I1 => p_ZL19H_filter_FIR_kernel_96(6),
      O => \tmp81_reg_3584[7]_i_3_n_0\
    );
\tmp81_reg_3584[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(5),
      I1 => p_ZL19H_filter_FIR_kernel_96(5),
      O => \tmp81_reg_3584[7]_i_4_n_0\
    );
\tmp81_reg_3584[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(4),
      I1 => p_ZL19H_filter_FIR_kernel_96(4),
      O => \tmp81_reg_3584[7]_i_5_n_0\
    );
\tmp81_reg_3584[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(3),
      I1 => p_ZL19H_filter_FIR_kernel_96(3),
      O => \tmp81_reg_3584[7]_i_6_n_0\
    );
\tmp81_reg_3584[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(2),
      I1 => p_ZL19H_filter_FIR_kernel_96(2),
      O => \tmp81_reg_3584[7]_i_7_n_0\
    );
\tmp81_reg_3584[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(1),
      I1 => p_ZL19H_filter_FIR_kernel_96(1),
      O => \tmp81_reg_3584[7]_i_8_n_0\
    );
\tmp81_reg_3584[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_27(0),
      I1 => p_ZL19H_filter_FIR_kernel_96(0),
      O => \tmp81_reg_3584[7]_i_9_n_0\
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(0),
      Q => tmp81_reg_3584_pp0_iter1_reg(0),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(10),
      Q => tmp81_reg_3584_pp0_iter1_reg(10),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(11),
      Q => tmp81_reg_3584_pp0_iter1_reg(11),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(12),
      Q => tmp81_reg_3584_pp0_iter1_reg(12),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(13),
      Q => tmp81_reg_3584_pp0_iter1_reg(13),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(14),
      Q => tmp81_reg_3584_pp0_iter1_reg(14),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(15),
      Q => tmp81_reg_3584_pp0_iter1_reg(15),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(16),
      Q => tmp81_reg_3584_pp0_iter1_reg(16),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(1),
      Q => tmp81_reg_3584_pp0_iter1_reg(1),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(2),
      Q => tmp81_reg_3584_pp0_iter1_reg(2),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(3),
      Q => tmp81_reg_3584_pp0_iter1_reg(3),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(4),
      Q => tmp81_reg_3584_pp0_iter1_reg(4),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(5),
      Q => tmp81_reg_3584_pp0_iter1_reg(5),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(6),
      Q => tmp81_reg_3584_pp0_iter1_reg(6),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(7),
      Q => tmp81_reg_3584_pp0_iter1_reg(7),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(8),
      Q => tmp81_reg_3584_pp0_iter1_reg(8),
      R => '0'
    );
\tmp81_reg_3584_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_reg_3584(9),
      Q => tmp81_reg_3584_pp0_iter1_reg(9),
      R => '0'
    );
\tmp81_reg_3584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(0),
      Q => tmp81_reg_3584(0),
      R => '0'
    );
\tmp81_reg_3584_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(10),
      Q => tmp81_reg_3584(10),
      R => '0'
    );
\tmp81_reg_3584_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(11),
      Q => tmp81_reg_3584(11),
      R => '0'
    );
\tmp81_reg_3584_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(12),
      Q => tmp81_reg_3584(12),
      R => '0'
    );
\tmp81_reg_3584_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(13),
      Q => tmp81_reg_3584(13),
      R => '0'
    );
\tmp81_reg_3584_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(14),
      Q => tmp81_reg_3584(14),
      R => '0'
    );
\tmp81_reg_3584_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(15),
      Q => tmp81_reg_3584(15),
      R => '0'
    );
\tmp81_reg_3584_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp81_reg_3584_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp81_reg_3584_reg[15]_i_1_n_0\,
      CO(6) => \tmp81_reg_3584_reg[15]_i_1_n_1\,
      CO(5) => \tmp81_reg_3584_reg[15]_i_1_n_2\,
      CO(4) => \tmp81_reg_3584_reg[15]_i_1_n_3\,
      CO(3) => \tmp81_reg_3584_reg[15]_i_1_n_4\,
      CO(2) => \tmp81_reg_3584_reg[15]_i_1_n_5\,
      CO(1) => \tmp81_reg_3584_reg[15]_i_1_n_6\,
      CO(0) => \tmp81_reg_3584_reg[15]_i_1_n_7\,
      DI(7) => \tmp81_reg_3584[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_27(14 downto 8),
      O(7 downto 0) => tmp81_fu_1326_p2(15 downto 8),
      S(7) => \tmp81_reg_3584[15]_i_3_n_0\,
      S(6) => \tmp81_reg_3584[15]_i_4_n_0\,
      S(5) => \tmp81_reg_3584[15]_i_5_n_0\,
      S(4) => \tmp81_reg_3584[15]_i_6_n_0\,
      S(3) => \tmp81_reg_3584[15]_i_7_n_0\,
      S(2) => \tmp81_reg_3584[15]_i_8_n_0\,
      S(1) => \tmp81_reg_3584[15]_i_9_n_0\,
      S(0) => \tmp81_reg_3584[15]_i_10_n_0\
    );
\tmp81_reg_3584_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(16),
      Q => tmp81_reg_3584(16),
      R => '0'
    );
\tmp81_reg_3584_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp81_reg_3584_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp81_reg_3584_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp81_reg_3584_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp81_fu_1326_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp81_reg_3584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(1),
      Q => tmp81_reg_3584(1),
      R => '0'
    );
\tmp81_reg_3584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(2),
      Q => tmp81_reg_3584(2),
      R => '0'
    );
\tmp81_reg_3584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(3),
      Q => tmp81_reg_3584(3),
      R => '0'
    );
\tmp81_reg_3584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(4),
      Q => tmp81_reg_3584(4),
      R => '0'
    );
\tmp81_reg_3584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(5),
      Q => tmp81_reg_3584(5),
      R => '0'
    );
\tmp81_reg_3584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(6),
      Q => tmp81_reg_3584(6),
      R => '0'
    );
\tmp81_reg_3584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(7),
      Q => tmp81_reg_3584(7),
      R => '0'
    );
\tmp81_reg_3584_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp81_reg_3584_reg[7]_i_1_n_0\,
      CO(6) => \tmp81_reg_3584_reg[7]_i_1_n_1\,
      CO(5) => \tmp81_reg_3584_reg[7]_i_1_n_2\,
      CO(4) => \tmp81_reg_3584_reg[7]_i_1_n_3\,
      CO(3) => \tmp81_reg_3584_reg[7]_i_1_n_4\,
      CO(2) => \tmp81_reg_3584_reg[7]_i_1_n_5\,
      CO(1) => \tmp81_reg_3584_reg[7]_i_1_n_6\,
      CO(0) => \tmp81_reg_3584_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_27(7 downto 0),
      O(7 downto 0) => tmp81_fu_1326_p2(7 downto 0),
      S(7) => \tmp81_reg_3584[7]_i_2_n_0\,
      S(6) => \tmp81_reg_3584[7]_i_3_n_0\,
      S(5) => \tmp81_reg_3584[7]_i_4_n_0\,
      S(4) => \tmp81_reg_3584[7]_i_5_n_0\,
      S(3) => \tmp81_reg_3584[7]_i_6_n_0\,
      S(2) => \tmp81_reg_3584[7]_i_7_n_0\,
      S(1) => \tmp81_reg_3584[7]_i_8_n_0\,
      S(0) => \tmp81_reg_3584[7]_i_9_n_0\
    );
\tmp81_reg_3584_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(8),
      Q => tmp81_reg_3584(8),
      R => '0'
    );
\tmp81_reg_3584_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp81_fu_1326_p2(9),
      Q => tmp81_reg_3584(9),
      R => '0'
    );
\tmp91_reg_3590[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(8),
      I1 => p_ZL19H_filter_FIR_kernel_101(8),
      O => \tmp91_reg_3590[15]_i_10_n_0\
    );
\tmp91_reg_3590[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(15),
      O => \tmp91_reg_3590[15]_i_2_n_0\
    );
\tmp91_reg_3590[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(15),
      I1 => p_ZL19H_filter_FIR_kernel_101(15),
      O => \tmp91_reg_3590[15]_i_3_n_0\
    );
\tmp91_reg_3590[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(14),
      I1 => p_ZL19H_filter_FIR_kernel_101(14),
      O => \tmp91_reg_3590[15]_i_4_n_0\
    );
\tmp91_reg_3590[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(13),
      I1 => p_ZL19H_filter_FIR_kernel_101(13),
      O => \tmp91_reg_3590[15]_i_5_n_0\
    );
\tmp91_reg_3590[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(12),
      I1 => p_ZL19H_filter_FIR_kernel_101(12),
      O => \tmp91_reg_3590[15]_i_6_n_0\
    );
\tmp91_reg_3590[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(11),
      I1 => p_ZL19H_filter_FIR_kernel_101(11),
      O => \tmp91_reg_3590[15]_i_7_n_0\
    );
\tmp91_reg_3590[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(10),
      I1 => p_ZL19H_filter_FIR_kernel_101(10),
      O => \tmp91_reg_3590[15]_i_8_n_0\
    );
\tmp91_reg_3590[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(9),
      I1 => p_ZL19H_filter_FIR_kernel_101(9),
      O => \tmp91_reg_3590[15]_i_9_n_0\
    );
\tmp91_reg_3590[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(7),
      I1 => p_ZL19H_filter_FIR_kernel_101(7),
      O => \tmp91_reg_3590[7]_i_2_n_0\
    );
\tmp91_reg_3590[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(6),
      I1 => p_ZL19H_filter_FIR_kernel_101(6),
      O => \tmp91_reg_3590[7]_i_3_n_0\
    );
\tmp91_reg_3590[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(5),
      I1 => p_ZL19H_filter_FIR_kernel_101(5),
      O => \tmp91_reg_3590[7]_i_4_n_0\
    );
\tmp91_reg_3590[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(4),
      I1 => p_ZL19H_filter_FIR_kernel_101(4),
      O => \tmp91_reg_3590[7]_i_5_n_0\
    );
\tmp91_reg_3590[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(3),
      I1 => p_ZL19H_filter_FIR_kernel_101(3),
      O => \tmp91_reg_3590[7]_i_6_n_0\
    );
\tmp91_reg_3590[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(2),
      I1 => p_ZL19H_filter_FIR_kernel_101(2),
      O => \tmp91_reg_3590[7]_i_7_n_0\
    );
\tmp91_reg_3590[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(1),
      I1 => p_ZL19H_filter_FIR_kernel_101(1),
      O => \tmp91_reg_3590[7]_i_8_n_0\
    );
\tmp91_reg_3590[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_22(0),
      I1 => p_ZL19H_filter_FIR_kernel_101(0),
      O => \tmp91_reg_3590[7]_i_9_n_0\
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(0),
      Q => p_shl192_fu_2454_p1(8),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(10),
      Q => p_shl192_fu_2454_p1(18),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(11),
      Q => p_shl192_fu_2454_p1(19),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(12),
      Q => p_shl192_fu_2454_p1(20),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(13),
      Q => p_shl192_fu_2454_p1(21),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(14),
      Q => p_shl192_fu_2454_p1(22),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(15),
      Q => p_shl192_fu_2454_p1(23),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(16),
      Q => p_shl192_fu_2454_p1(24),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(1),
      Q => p_shl192_fu_2454_p1(9),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(2),
      Q => p_shl192_fu_2454_p1(10),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(3),
      Q => p_shl192_fu_2454_p1(11),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(4),
      Q => p_shl192_fu_2454_p1(12),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(5),
      Q => p_shl192_fu_2454_p1(13),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(6),
      Q => p_shl192_fu_2454_p1(14),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(7),
      Q => p_shl192_fu_2454_p1(15),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(8),
      Q => p_shl192_fu_2454_p1(16),
      R => '0'
    );
\tmp91_reg_3590_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_reg_3590(9),
      Q => p_shl192_fu_2454_p1(17),
      R => '0'
    );
\tmp91_reg_3590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(0),
      Q => tmp91_reg_3590(0),
      R => '0'
    );
\tmp91_reg_3590_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(10),
      Q => tmp91_reg_3590(10),
      R => '0'
    );
\tmp91_reg_3590_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(11),
      Q => tmp91_reg_3590(11),
      R => '0'
    );
\tmp91_reg_3590_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(12),
      Q => tmp91_reg_3590(12),
      R => '0'
    );
\tmp91_reg_3590_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(13),
      Q => tmp91_reg_3590(13),
      R => '0'
    );
\tmp91_reg_3590_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(14),
      Q => tmp91_reg_3590(14),
      R => '0'
    );
\tmp91_reg_3590_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(15),
      Q => tmp91_reg_3590(15),
      R => '0'
    );
\tmp91_reg_3590_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp91_reg_3590_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp91_reg_3590_reg[15]_i_1_n_0\,
      CO(6) => \tmp91_reg_3590_reg[15]_i_1_n_1\,
      CO(5) => \tmp91_reg_3590_reg[15]_i_1_n_2\,
      CO(4) => \tmp91_reg_3590_reg[15]_i_1_n_3\,
      CO(3) => \tmp91_reg_3590_reg[15]_i_1_n_4\,
      CO(2) => \tmp91_reg_3590_reg[15]_i_1_n_5\,
      CO(1) => \tmp91_reg_3590_reg[15]_i_1_n_6\,
      CO(0) => \tmp91_reg_3590_reg[15]_i_1_n_7\,
      DI(7) => \tmp91_reg_3590[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_22(14 downto 8),
      O(7 downto 0) => tmp91_fu_1332_p2(15 downto 8),
      S(7) => \tmp91_reg_3590[15]_i_3_n_0\,
      S(6) => \tmp91_reg_3590[15]_i_4_n_0\,
      S(5) => \tmp91_reg_3590[15]_i_5_n_0\,
      S(4) => \tmp91_reg_3590[15]_i_6_n_0\,
      S(3) => \tmp91_reg_3590[15]_i_7_n_0\,
      S(2) => \tmp91_reg_3590[15]_i_8_n_0\,
      S(1) => \tmp91_reg_3590[15]_i_9_n_0\,
      S(0) => \tmp91_reg_3590[15]_i_10_n_0\
    );
\tmp91_reg_3590_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(16),
      Q => tmp91_reg_3590(16),
      R => '0'
    );
\tmp91_reg_3590_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp91_reg_3590_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp91_reg_3590_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp91_reg_3590_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp91_fu_1332_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp91_reg_3590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(1),
      Q => tmp91_reg_3590(1),
      R => '0'
    );
\tmp91_reg_3590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(2),
      Q => tmp91_reg_3590(2),
      R => '0'
    );
\tmp91_reg_3590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(3),
      Q => tmp91_reg_3590(3),
      R => '0'
    );
\tmp91_reg_3590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(4),
      Q => tmp91_reg_3590(4),
      R => '0'
    );
\tmp91_reg_3590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(5),
      Q => tmp91_reg_3590(5),
      R => '0'
    );
\tmp91_reg_3590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(6),
      Q => tmp91_reg_3590(6),
      R => '0'
    );
\tmp91_reg_3590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(7),
      Q => tmp91_reg_3590(7),
      R => '0'
    );
\tmp91_reg_3590_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp91_reg_3590_reg[7]_i_1_n_0\,
      CO(6) => \tmp91_reg_3590_reg[7]_i_1_n_1\,
      CO(5) => \tmp91_reg_3590_reg[7]_i_1_n_2\,
      CO(4) => \tmp91_reg_3590_reg[7]_i_1_n_3\,
      CO(3) => \tmp91_reg_3590_reg[7]_i_1_n_4\,
      CO(2) => \tmp91_reg_3590_reg[7]_i_1_n_5\,
      CO(1) => \tmp91_reg_3590_reg[7]_i_1_n_6\,
      CO(0) => \tmp91_reg_3590_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_22(7 downto 0),
      O(7 downto 0) => tmp91_fu_1332_p2(7 downto 0),
      S(7) => \tmp91_reg_3590[7]_i_2_n_0\,
      S(6) => \tmp91_reg_3590[7]_i_3_n_0\,
      S(5) => \tmp91_reg_3590[7]_i_4_n_0\,
      S(4) => \tmp91_reg_3590[7]_i_5_n_0\,
      S(3) => \tmp91_reg_3590[7]_i_6_n_0\,
      S(2) => \tmp91_reg_3590[7]_i_7_n_0\,
      S(1) => \tmp91_reg_3590[7]_i_8_n_0\,
      S(0) => \tmp91_reg_3590[7]_i_9_n_0\
    );
\tmp91_reg_3590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(8),
      Q => tmp91_reg_3590(8),
      R => '0'
    );
\tmp91_reg_3590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp91_fu_1332_p2(9),
      Q => tmp91_reg_3590(9),
      R => '0'
    );
\tmp931_reg_3596[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(8),
      I1 => p_ZL19H_filter_FIR_kernel_102(8),
      O => \tmp931_reg_3596[15]_i_10_n_0\
    );
\tmp931_reg_3596[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(15),
      O => \tmp931_reg_3596[15]_i_2_n_0\
    );
\tmp931_reg_3596[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(15),
      I1 => p_ZL19H_filter_FIR_kernel_102(15),
      O => \tmp931_reg_3596[15]_i_3_n_0\
    );
\tmp931_reg_3596[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(14),
      I1 => p_ZL19H_filter_FIR_kernel_102(14),
      O => \tmp931_reg_3596[15]_i_4_n_0\
    );
\tmp931_reg_3596[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(13),
      I1 => p_ZL19H_filter_FIR_kernel_102(13),
      O => \tmp931_reg_3596[15]_i_5_n_0\
    );
\tmp931_reg_3596[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(12),
      I1 => p_ZL19H_filter_FIR_kernel_102(12),
      O => \tmp931_reg_3596[15]_i_6_n_0\
    );
\tmp931_reg_3596[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(11),
      I1 => p_ZL19H_filter_FIR_kernel_102(11),
      O => \tmp931_reg_3596[15]_i_7_n_0\
    );
\tmp931_reg_3596[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(10),
      I1 => p_ZL19H_filter_FIR_kernel_102(10),
      O => \tmp931_reg_3596[15]_i_8_n_0\
    );
\tmp931_reg_3596[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(9),
      I1 => p_ZL19H_filter_FIR_kernel_102(9),
      O => \tmp931_reg_3596[15]_i_9_n_0\
    );
\tmp931_reg_3596[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(7),
      I1 => p_ZL19H_filter_FIR_kernel_102(7),
      O => \tmp931_reg_3596[7]_i_2_n_0\
    );
\tmp931_reg_3596[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(6),
      I1 => p_ZL19H_filter_FIR_kernel_102(6),
      O => \tmp931_reg_3596[7]_i_3_n_0\
    );
\tmp931_reg_3596[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(5),
      I1 => p_ZL19H_filter_FIR_kernel_102(5),
      O => \tmp931_reg_3596[7]_i_4_n_0\
    );
\tmp931_reg_3596[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(4),
      I1 => p_ZL19H_filter_FIR_kernel_102(4),
      O => \tmp931_reg_3596[7]_i_5_n_0\
    );
\tmp931_reg_3596[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(3),
      I1 => p_ZL19H_filter_FIR_kernel_102(3),
      O => \tmp931_reg_3596[7]_i_6_n_0\
    );
\tmp931_reg_3596[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(2),
      I1 => p_ZL19H_filter_FIR_kernel_102(2),
      O => \tmp931_reg_3596[7]_i_7_n_0\
    );
\tmp931_reg_3596[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(1),
      I1 => p_ZL19H_filter_FIR_kernel_102(1),
      O => \tmp931_reg_3596[7]_i_8_n_0\
    );
\tmp931_reg_3596[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_ZL19H_filter_FIR_kernel_21(0),
      I1 => p_ZL19H_filter_FIR_kernel_102(0),
      O => \tmp931_reg_3596[7]_i_9_n_0\
    );
\tmp931_reg_3596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(0),
      Q => tmp931_reg_3596(0),
      R => '0'
    );
\tmp931_reg_3596_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(10),
      Q => tmp931_reg_3596(10),
      R => '0'
    );
\tmp931_reg_3596_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(11),
      Q => tmp931_reg_3596(11),
      R => '0'
    );
\tmp931_reg_3596_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(12),
      Q => tmp931_reg_3596(12),
      R => '0'
    );
\tmp931_reg_3596_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(13),
      Q => tmp931_reg_3596(13),
      R => '0'
    );
\tmp931_reg_3596_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(14),
      Q => tmp931_reg_3596(14),
      R => '0'
    );
\tmp931_reg_3596_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(15),
      Q => tmp931_reg_3596(15),
      R => '0'
    );
\tmp931_reg_3596_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp931_reg_3596_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp931_reg_3596_reg[15]_i_1_n_0\,
      CO(6) => \tmp931_reg_3596_reg[15]_i_1_n_1\,
      CO(5) => \tmp931_reg_3596_reg[15]_i_1_n_2\,
      CO(4) => \tmp931_reg_3596_reg[15]_i_1_n_3\,
      CO(3) => \tmp931_reg_3596_reg[15]_i_1_n_4\,
      CO(2) => \tmp931_reg_3596_reg[15]_i_1_n_5\,
      CO(1) => \tmp931_reg_3596_reg[15]_i_1_n_6\,
      CO(0) => \tmp931_reg_3596_reg[15]_i_1_n_7\,
      DI(7) => \tmp931_reg_3596[15]_i_2_n_0\,
      DI(6 downto 0) => p_ZL19H_filter_FIR_kernel_21(14 downto 8),
      O(7 downto 0) => tmp931_fu_1346_p2(15 downto 8),
      S(7) => \tmp931_reg_3596[15]_i_3_n_0\,
      S(6) => \tmp931_reg_3596[15]_i_4_n_0\,
      S(5) => \tmp931_reg_3596[15]_i_5_n_0\,
      S(4) => \tmp931_reg_3596[15]_i_6_n_0\,
      S(3) => \tmp931_reg_3596[15]_i_7_n_0\,
      S(2) => \tmp931_reg_3596[15]_i_8_n_0\,
      S(1) => \tmp931_reg_3596[15]_i_9_n_0\,
      S(0) => \tmp931_reg_3596[15]_i_10_n_0\
    );
\tmp931_reg_3596_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(16),
      Q => tmp931_reg_3596(16),
      R => '0'
    );
\tmp931_reg_3596_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp931_reg_3596_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp931_reg_3596_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp931_reg_3596_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => tmp931_fu_1346_p2(16),
      S(7 downto 0) => B"00000001"
    );
\tmp931_reg_3596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(1),
      Q => tmp931_reg_3596(1),
      R => '0'
    );
\tmp931_reg_3596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(2),
      Q => tmp931_reg_3596(2),
      R => '0'
    );
\tmp931_reg_3596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(3),
      Q => tmp931_reg_3596(3),
      R => '0'
    );
\tmp931_reg_3596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(4),
      Q => tmp931_reg_3596(4),
      R => '0'
    );
\tmp931_reg_3596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(5),
      Q => tmp931_reg_3596(5),
      R => '0'
    );
\tmp931_reg_3596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(6),
      Q => tmp931_reg_3596(6),
      R => '0'
    );
\tmp931_reg_3596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(7),
      Q => tmp931_reg_3596(7),
      R => '0'
    );
\tmp931_reg_3596_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp931_reg_3596_reg[7]_i_1_n_0\,
      CO(6) => \tmp931_reg_3596_reg[7]_i_1_n_1\,
      CO(5) => \tmp931_reg_3596_reg[7]_i_1_n_2\,
      CO(4) => \tmp931_reg_3596_reg[7]_i_1_n_3\,
      CO(3) => \tmp931_reg_3596_reg[7]_i_1_n_4\,
      CO(2) => \tmp931_reg_3596_reg[7]_i_1_n_5\,
      CO(1) => \tmp931_reg_3596_reg[7]_i_1_n_6\,
      CO(0) => \tmp931_reg_3596_reg[7]_i_1_n_7\,
      DI(7 downto 0) => p_ZL19H_filter_FIR_kernel_21(7 downto 0),
      O(7 downto 0) => tmp931_fu_1346_p2(7 downto 0),
      S(7) => \tmp931_reg_3596[7]_i_2_n_0\,
      S(6) => \tmp931_reg_3596[7]_i_3_n_0\,
      S(5) => \tmp931_reg_3596[7]_i_4_n_0\,
      S(4) => \tmp931_reg_3596[7]_i_5_n_0\,
      S(3) => \tmp931_reg_3596[7]_i_6_n_0\,
      S(2) => \tmp931_reg_3596[7]_i_7_n_0\,
      S(1) => \tmp931_reg_3596[7]_i_8_n_0\,
      S(0) => \tmp931_reg_3596[7]_i_9_n_0\
    );
\tmp931_reg_3596_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(8),
      Q => tmp931_reg_3596(8),
      R => '0'
    );
\tmp931_reg_3596_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp931_fu_1346_p2(9),
      Q => tmp931_reg_3596(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1 is
  port (
    CEP : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[42]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg_1 : out STD_LOGIC;
    ap_ce_reg_reg_2 : out STD_LOGIC;
    ap_ce_reg_reg_3 : out STD_LOGIC;
    ap_ce_reg_reg_4 : out STD_LOGIC;
    ap_ce_reg_reg_5 : out STD_LOGIC;
    ap_ce_reg_reg_6 : out STD_LOGIC;
    ap_ce_reg_reg_7 : out STD_LOGIC;
    ap_ce_reg_reg_8 : out STD_LOGIC;
    ap_ce_reg_reg_9 : out STD_LOGIC;
    ap_ce_reg_reg_10 : out STD_LOGIC;
    ap_ce_reg_reg_11 : out STD_LOGIC;
    ap_ce_reg_reg_12 : out STD_LOGIC;
    ap_ce_reg_reg_13 : out STD_LOGIC;
    ap_ce_reg_reg_14 : out STD_LOGIC;
    ap_ce_reg_reg_15 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_0_int_reg_reg[14]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \FIR_coe_0_2_val_int_reg_reg[12]_0\ : in STD_LOGIC;
    \FIR_delays_read_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_int_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_28_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_28_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_28_int_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_p2_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1 : entity is "FIR_Cascade_HLS_FIR_filter_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1 is
  signal \^cep\ : STD_LOGIC;
  signal FIR_coe_0_2_val_int_reg : STD_LOGIC_VECTOR ( 12 downto 9 );
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_read_25_reg_153_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_28_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_write_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_write_read_reg_143_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_return_0_int_reg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^ap_return_0_int_reg_reg[14]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_return_1_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_2_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_FIR_delays_read : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_FIR_delays_read_28 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_0 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_10 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_11 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_12 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_13 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_14 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_15 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_16 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_17 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_18 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_19 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_2 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_20 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_21 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_22 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_23 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_24 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_25 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_26 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_27 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_28 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_29 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_3 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_30 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_4 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_5 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_6 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_7 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_8 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_4_in : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_405/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[12]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[13]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_0[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[14]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[15]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_1_20_1[9]_i_1\ : label is "soft_lutpair12";
begin
  CEP <= \^cep\;
  P(14 downto 0) <= \^p\(14 downto 0);
  \ap_return_0_int_reg_reg[14]_0\(14 downto 0) <= \^ap_return_0_int_reg_reg[14]_0\(14 downto 0);
\FIR_coe_0_2_val_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_4_in,
      Q => FIR_coe_0_2_val_int_reg(12),
      R => '0'
    );
\FIR_coe_0_2_val_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => mac_muladd_16s_13s_29s_29_4_0_U2_n_0,
      Q => FIR_coe_0_2_val_int_reg(9),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(0),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(10),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(11),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(12),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(13),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(14),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(15),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(1),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(2),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(3),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(4),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(5),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(6),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(7),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(8),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_read_28_int_reg(9),
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_read_25_reg_153_pp0_iter3_reg(9),
      R => '0'
    );
\FIR_delays_read_28_int_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(0),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(0),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(0),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(0)
    );
\FIR_delays_read_28_int_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(10),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(10),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(10),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(10)
    );
\FIR_delays_read_28_int_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(11),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(11),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(11),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(11)
    );
\FIR_delays_read_28_int_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(12),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(12),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(12),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(12)
    );
\FIR_delays_read_28_int_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(13),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(13),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(13),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(13)
    );
\FIR_delays_read_28_int_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(14),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(14),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(14),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(14)
    );
\FIR_delays_read_28_int_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(15),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(15),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(15),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(15)
    );
\FIR_delays_read_28_int_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(1),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(1),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(1),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(1)
    );
\FIR_delays_read_28_int_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(2),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(2),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(2),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(2)
    );
\FIR_delays_read_28_int_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(3),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(3),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(3),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(3)
    );
\FIR_delays_read_28_int_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(4),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(4),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(4),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(4)
    );
\FIR_delays_read_28_int_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(5),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(5),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(5),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(5)
    );
\FIR_delays_read_28_int_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(6),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(6),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(6),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(6)
    );
\FIR_delays_read_28_int_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(7),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(7),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(7),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(7)
    );
\FIR_delays_read_28_int_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(8),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(8),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(8),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(8)
    );
\FIR_delays_read_28_int_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_28_int_reg_reg[15]_0\(9),
      I3 => \FIR_delays_read_28_int_reg_reg[15]_1\(9),
      I4 => Q(6),
      I5 => \FIR_delays_read_28_int_reg_reg[15]_2\(9),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read_28(9)
    );
\FIR_delays_read_28_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(0),
      Q => FIR_delays_read_28_int_reg(0),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(10),
      Q => FIR_delays_read_28_int_reg(10),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(11),
      Q => FIR_delays_read_28_int_reg(11),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(12),
      Q => FIR_delays_read_28_int_reg(12),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(13),
      Q => FIR_delays_read_28_int_reg(13),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(14),
      Q => FIR_delays_read_28_int_reg(14),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(15),
      Q => FIR_delays_read_28_int_reg(15),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(1),
      Q => FIR_delays_read_28_int_reg(1),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(2),
      Q => FIR_delays_read_28_int_reg(2),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(3),
      Q => FIR_delays_read_28_int_reg(3),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(4),
      Q => FIR_delays_read_28_int_reg(4),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(5),
      Q => FIR_delays_read_28_int_reg(5),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(6),
      Q => FIR_delays_read_28_int_reg(6),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(7),
      Q => FIR_delays_read_28_int_reg(7),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(8),
      Q => FIR_delays_read_28_int_reg(8),
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read_28(9),
      Q => FIR_delays_read_28_int_reg(9),
      R => '0'
    );
\FIR_delays_read_int_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(0),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(0),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(0),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(0)
    );
\FIR_delays_read_int_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(10),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(10),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(10),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(10)
    );
\FIR_delays_read_int_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(11),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(11),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(11),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(11)
    );
\FIR_delays_read_int_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(12),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(12),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(12),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(12)
    );
\FIR_delays_read_int_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(13),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(13),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(13),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(13)
    );
\FIR_delays_read_int_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(14),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(14),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(14),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(14)
    );
\FIR_delays_read_int_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(15),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(15),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(15),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(15)
    );
\FIR_delays_read_int_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(1),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(1),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(1),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(1)
    );
\FIR_delays_read_int_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(2),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(2),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(2),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(2)
    );
\FIR_delays_read_int_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(3),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(3),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(3),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(3)
    );
\FIR_delays_read_int_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(4),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(4),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(4),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(4)
    );
\FIR_delays_read_int_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(5),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(5),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(5),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(5)
    );
\FIR_delays_read_int_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(6),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(6),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(6),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(6)
    );
\FIR_delays_read_int_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(7),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(7),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(7),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(7)
    );
\FIR_delays_read_int_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(8),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(8),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(8),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(8)
    );
\FIR_delays_read_int_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8700000F870"
    )
        port map (
      I0 => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      I1 => Q(0),
      I2 => \FIR_delays_read_int_reg_reg[15]_0\(9),
      I3 => \FIR_delays_read_int_reg_reg[15]_1\(9),
      I4 => Q(6),
      I5 => \FIR_delays_read_int_reg_reg[15]_2\(9),
      O => grp_FIR_filter_1_fu_405_FIR_delays_read(9)
    );
\FIR_delays_read_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(0),
      Q => FIR_delays_read_int_reg(0),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(10),
      Q => FIR_delays_read_int_reg(10),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(11),
      Q => FIR_delays_read_int_reg(11),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(12),
      Q => FIR_delays_read_int_reg(12),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(13),
      Q => FIR_delays_read_int_reg(13),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(14),
      Q => FIR_delays_read_int_reg(14),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(15),
      Q => FIR_delays_read_int_reg(15),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(1),
      Q => FIR_delays_read_int_reg(1),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(2),
      Q => FIR_delays_read_int_reg(2),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(3),
      Q => FIR_delays_read_int_reg(3),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(4),
      Q => FIR_delays_read_int_reg(4),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(5),
      Q => FIR_delays_read_int_reg(5),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(6),
      Q => FIR_delays_read_int_reg(6),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(7),
      Q => FIR_delays_read_int_reg(7),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(8),
      Q => FIR_delays_read_int_reg(8),
      R => '0'
    );
\FIR_delays_read_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => grp_FIR_filter_1_fu_405_FIR_delays_read(9),
      Q => FIR_delays_read_int_reg(9),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(0),
      Q => FIR_delays_write_int_reg(0),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(10),
      Q => FIR_delays_write_int_reg(10),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(11),
      Q => FIR_delays_write_int_reg(11),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(12),
      Q => FIR_delays_write_int_reg(12),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(13),
      Q => FIR_delays_write_int_reg(13),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(14),
      Q => FIR_delays_write_int_reg(14),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(15),
      Q => FIR_delays_write_int_reg(15),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(1),
      Q => FIR_delays_write_int_reg(1),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(2),
      Q => FIR_delays_write_int_reg(2),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(3),
      Q => FIR_delays_write_int_reg(3),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(4),
      Q => FIR_delays_write_int_reg(4),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(5),
      Q => FIR_delays_write_int_reg(5),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(6),
      Q => FIR_delays_write_int_reg(6),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(7),
      Q => FIR_delays_write_int_reg(7),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(8),
      Q => FIR_delays_write_int_reg(8),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => A(9),
      Q => FIR_delays_write_int_reg(9),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(0),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(10),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(11),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(12),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(13),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(14),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(15),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(1),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(2),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(3),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(4),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(5),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(6),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(7),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(8),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^cep\,
      CLK => ap_clk,
      D => FIR_delays_write_int_reg(9),
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_write_read_reg_143_pp0_iter3_reg(9),
      R => '0'
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \^cep\,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(0),
      Q => \^ap_return_0_int_reg_reg[14]_0\(0),
      R => '0'
    );
\ap_return_0_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(10),
      Q => \^ap_return_0_int_reg_reg[14]_0\(10),
      R => '0'
    );
\ap_return_0_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(11),
      Q => \^ap_return_0_int_reg_reg[14]_0\(11),
      R => '0'
    );
\ap_return_0_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(12),
      Q => \^ap_return_0_int_reg_reg[14]_0\(12),
      R => '0'
    );
\ap_return_0_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(13),
      Q => \^ap_return_0_int_reg_reg[14]_0\(13),
      R => '0'
    );
\ap_return_0_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(14),
      Q => \^ap_return_0_int_reg_reg[14]_0\(14),
      R => '0'
    );
\ap_return_0_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => p_0_in(15),
      Q => ap_return_0_int_reg(15),
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(1),
      Q => \^ap_return_0_int_reg_reg[14]_0\(1),
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(2),
      Q => \^ap_return_0_int_reg_reg[14]_0\(2),
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(3),
      Q => \^ap_return_0_int_reg_reg[14]_0\(3),
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(4),
      Q => \^ap_return_0_int_reg_reg[14]_0\(4),
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(5),
      Q => \^ap_return_0_int_reg_reg[14]_0\(5),
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(6),
      Q => \^ap_return_0_int_reg_reg[14]_0\(6),
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(7),
      Q => \^ap_return_0_int_reg_reg[14]_0\(7),
      R => '0'
    );
\ap_return_0_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(8),
      Q => \^ap_return_0_int_reg_reg[14]_0\(8),
      R => '0'
    );
\ap_return_0_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => \^p\(9),
      Q => \^ap_return_0_int_reg_reg[14]_0\(9),
      R => '0'
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(0),
      Q => ap_return_1_int_reg(0),
      R => '0'
    );
\ap_return_1_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(10),
      Q => ap_return_1_int_reg(10),
      R => '0'
    );
\ap_return_1_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(11),
      Q => ap_return_1_int_reg(11),
      R => '0'
    );
\ap_return_1_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(12),
      Q => ap_return_1_int_reg(12),
      R => '0'
    );
\ap_return_1_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(13),
      Q => ap_return_1_int_reg(13),
      R => '0'
    );
\ap_return_1_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(14),
      Q => ap_return_1_int_reg(14),
      R => '0'
    );
\ap_return_1_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(15),
      Q => ap_return_1_int_reg(15),
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(1),
      Q => ap_return_1_int_reg(1),
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(2),
      Q => ap_return_1_int_reg(2),
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(3),
      Q => ap_return_1_int_reg(3),
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(4),
      Q => ap_return_1_int_reg(4),
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(5),
      Q => ap_return_1_int_reg(5),
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(6),
      Q => ap_return_1_int_reg(6),
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(7),
      Q => ap_return_1_int_reg(7),
      R => '0'
    );
\ap_return_1_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(8),
      Q => ap_return_1_int_reg(8),
      R => '0'
    );
\ap_return_1_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_read_25_reg_153_pp0_iter3_reg(9),
      Q => ap_return_1_int_reg(9),
      R => '0'
    );
\ap_return_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(0),
      Q => ap_return_2_int_reg(0),
      R => '0'
    );
\ap_return_2_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(10),
      Q => ap_return_2_int_reg(10),
      R => '0'
    );
\ap_return_2_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(11),
      Q => ap_return_2_int_reg(11),
      R => '0'
    );
\ap_return_2_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(12),
      Q => ap_return_2_int_reg(12),
      R => '0'
    );
\ap_return_2_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(13),
      Q => ap_return_2_int_reg(13),
      R => '0'
    );
\ap_return_2_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(14),
      Q => ap_return_2_int_reg(14),
      R => '0'
    );
\ap_return_2_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(15),
      Q => ap_return_2_int_reg(15),
      R => '0'
    );
\ap_return_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(1),
      Q => ap_return_2_int_reg(1),
      R => '0'
    );
\ap_return_2_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(2),
      Q => ap_return_2_int_reg(2),
      R => '0'
    );
\ap_return_2_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(3),
      Q => ap_return_2_int_reg(3),
      R => '0'
    );
\ap_return_2_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(4),
      Q => ap_return_2_int_reg(4),
      R => '0'
    );
\ap_return_2_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(5),
      Q => ap_return_2_int_reg(5),
      R => '0'
    );
\ap_return_2_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(6),
      Q => ap_return_2_int_reg(6),
      R => '0'
    );
\ap_return_2_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(7),
      Q => ap_return_2_int_reg(7),
      R => '0'
    );
\ap_return_2_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(8),
      Q => ap_return_2_int_reg(8),
      R => '0'
    );
\ap_return_2_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cep\,
      D => FIR_delays_write_read_reg_143_pp0_iter3_reg(9),
      Q => ap_return_2_int_reg(9),
      R => '0'
    );
mac_muladd_16s_13s_29s_29_4_0_U2: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(1) => mac_muladd_16s_13s_29s_29_4_0_U2_n_0,
      B(0) => p_4_in,
      DSP_ALU_INST(0) => \^cep\,
      DSP_ALU_INST_0(15 downto 0) => FIR_delays_read_int_reg(15 downto 0),
      E(0) => E(0),
      \FIR_coe_0_2_val_int_reg_reg[12]\ => \FIR_coe_0_2_val_int_reg_reg[12]_0\,
      P(28) => mac_muladd_16s_13s_29s_29_4_0_U2_n_2,
      P(27) => mac_muladd_16s_13s_29s_29_4_0_U2_n_3,
      P(26) => mac_muladd_16s_13s_29s_29_4_0_U2_n_4,
      P(25) => mac_muladd_16s_13s_29s_29_4_0_U2_n_5,
      P(24) => mac_muladd_16s_13s_29s_29_4_0_U2_n_6,
      P(23) => mac_muladd_16s_13s_29s_29_4_0_U2_n_7,
      P(22) => mac_muladd_16s_13s_29s_29_4_0_U2_n_8,
      P(21) => mac_muladd_16s_13s_29s_29_4_0_U2_n_9,
      P(20) => mac_muladd_16s_13s_29s_29_4_0_U2_n_10,
      P(19) => mac_muladd_16s_13s_29s_29_4_0_U2_n_11,
      P(18) => mac_muladd_16s_13s_29s_29_4_0_U2_n_12,
      P(17) => mac_muladd_16s_13s_29s_29_4_0_U2_n_13,
      P(16) => mac_muladd_16s_13s_29s_29_4_0_U2_n_14,
      P(15) => mac_muladd_16s_13s_29s_29_4_0_U2_n_15,
      P(14) => mac_muladd_16s_13s_29s_29_4_0_U2_n_16,
      P(13) => mac_muladd_16s_13s_29s_29_4_0_U2_n_17,
      P(12) => mac_muladd_16s_13s_29s_29_4_0_U2_n_18,
      P(11) => mac_muladd_16s_13s_29s_29_4_0_U2_n_19,
      P(10) => mac_muladd_16s_13s_29s_29_4_0_U2_n_20,
      P(9) => mac_muladd_16s_13s_29s_29_4_0_U2_n_21,
      P(8) => mac_muladd_16s_13s_29s_29_4_0_U2_n_22,
      P(7) => mac_muladd_16s_13s_29s_29_4_0_U2_n_23,
      P(6) => mac_muladd_16s_13s_29s_29_4_0_U2_n_24,
      P(5) => mac_muladd_16s_13s_29s_29_4_0_U2_n_25,
      P(4) => mac_muladd_16s_13s_29s_29_4_0_U2_n_26,
      P(3) => mac_muladd_16s_13s_29s_29_4_0_U2_n_27,
      P(2) => mac_muladd_16s_13s_29s_29_4_0_U2_n_28,
      P(1) => mac_muladd_16s_13s_29s_29_4_0_U2_n_29,
      P(0) => mac_muladd_16s_13s_29s_29_4_0_U2_n_30,
      Q(1) => FIR_coe_0_2_val_int_reg(12),
      Q(0) => FIR_coe_0_2_val_int_reg(9),
      \ap_CS_fsm[47]_i_2\(12 downto 5) => Q(15 downto 8),
      \ap_CS_fsm[47]_i_2\(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[42]\ => \ap_CS_fsm_reg[42]\,
      ap_clk => ap_clk
    );
mac_muladd_16s_15ns_30s_32_4_0_U3: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15
     port map (
      E(0) => \^cep\,
      \FIR_delays_write_int_reg_reg[15]\(15 downto 0) => \FIR_delays_write_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_write_int_reg_reg[15]_1\(15 downto 0),
      P(15) => p_0_in(15),
      P(14 downto 0) => \^p\(14 downto 0),
      Q(15 downto 0) => FIR_delays_read_28_int_reg(15 downto 0),
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg_0(15 downto 0),
      ap_ce_reg_reg_0 => ap_ce_reg_reg_1,
      ap_ce_reg_reg_1 => ap_ce_reg_reg_2,
      ap_ce_reg_reg_10 => ap_ce_reg_reg_11,
      ap_ce_reg_reg_11 => ap_ce_reg_reg_12,
      ap_ce_reg_reg_12 => ap_ce_reg_reg_13,
      ap_ce_reg_reg_13 => ap_ce_reg_reg_14,
      ap_ce_reg_reg_14 => ap_ce_reg_reg_15,
      ap_ce_reg_reg_2 => ap_ce_reg_reg_3,
      ap_ce_reg_reg_3 => ap_ce_reg_reg_4,
      ap_ce_reg_reg_4 => ap_ce_reg_reg_5,
      ap_ce_reg_reg_5 => ap_ce_reg_reg_6,
      ap_ce_reg_reg_6 => ap_ce_reg_reg_7,
      ap_ce_reg_reg_7 => ap_ce_reg_reg_8,
      ap_ce_reg_reg_8 => ap_ce_reg_reg_9,
      ap_ce_reg_reg_9 => ap_ce_reg_reg_10,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]\(15 downto 0) => \ap_return_0_int_reg_reg[14]_1\(15 downto 0),
      \ap_return_0_int_reg_reg[15]\(28) => mac_muladd_16s_13s_29s_29_4_0_U2_n_2,
      \ap_return_0_int_reg_reg[15]\(27) => mac_muladd_16s_13s_29s_29_4_0_U2_n_3,
      \ap_return_0_int_reg_reg[15]\(26) => mac_muladd_16s_13s_29s_29_4_0_U2_n_4,
      \ap_return_0_int_reg_reg[15]\(25) => mac_muladd_16s_13s_29s_29_4_0_U2_n_5,
      \ap_return_0_int_reg_reg[15]\(24) => mac_muladd_16s_13s_29s_29_4_0_U2_n_6,
      \ap_return_0_int_reg_reg[15]\(23) => mac_muladd_16s_13s_29s_29_4_0_U2_n_7,
      \ap_return_0_int_reg_reg[15]\(22) => mac_muladd_16s_13s_29s_29_4_0_U2_n_8,
      \ap_return_0_int_reg_reg[15]\(21) => mac_muladd_16s_13s_29s_29_4_0_U2_n_9,
      \ap_return_0_int_reg_reg[15]\(20) => mac_muladd_16s_13s_29s_29_4_0_U2_n_10,
      \ap_return_0_int_reg_reg[15]\(19) => mac_muladd_16s_13s_29s_29_4_0_U2_n_11,
      \ap_return_0_int_reg_reg[15]\(18) => mac_muladd_16s_13s_29s_29_4_0_U2_n_12,
      \ap_return_0_int_reg_reg[15]\(17) => mac_muladd_16s_13s_29s_29_4_0_U2_n_13,
      \ap_return_0_int_reg_reg[15]\(16) => mac_muladd_16s_13s_29s_29_4_0_U2_n_14,
      \ap_return_0_int_reg_reg[15]\(15) => mac_muladd_16s_13s_29s_29_4_0_U2_n_15,
      \ap_return_0_int_reg_reg[15]\(14) => mac_muladd_16s_13s_29s_29_4_0_U2_n_16,
      \ap_return_0_int_reg_reg[15]\(13) => mac_muladd_16s_13s_29s_29_4_0_U2_n_17,
      \ap_return_0_int_reg_reg[15]\(12) => mac_muladd_16s_13s_29s_29_4_0_U2_n_18,
      \ap_return_0_int_reg_reg[15]\(11) => mac_muladd_16s_13s_29s_29_4_0_U2_n_19,
      \ap_return_0_int_reg_reg[15]\(10) => mac_muladd_16s_13s_29s_29_4_0_U2_n_20,
      \ap_return_0_int_reg_reg[15]\(9) => mac_muladd_16s_13s_29s_29_4_0_U2_n_21,
      \ap_return_0_int_reg_reg[15]\(8) => mac_muladd_16s_13s_29s_29_4_0_U2_n_22,
      \ap_return_0_int_reg_reg[15]\(7) => mac_muladd_16s_13s_29s_29_4_0_U2_n_23,
      \ap_return_0_int_reg_reg[15]\(6) => mac_muladd_16s_13s_29s_29_4_0_U2_n_24,
      \ap_return_0_int_reg_reg[15]\(5) => mac_muladd_16s_13s_29s_29_4_0_U2_n_25,
      \ap_return_0_int_reg_reg[15]\(4) => mac_muladd_16s_13s_29s_29_4_0_U2_n_26,
      \ap_return_0_int_reg_reg[15]\(3) => mac_muladd_16s_13s_29s_29_4_0_U2_n_27,
      \ap_return_0_int_reg_reg[15]\(2) => mac_muladd_16s_13s_29s_29_4_0_U2_n_28,
      \ap_return_0_int_reg_reg[15]\(1) => mac_muladd_16s_13s_29s_29_4_0_U2_n_29,
      \ap_return_0_int_reg_reg[15]\(0) => mac_muladd_16s_13s_29s_29_4_0_U2_n_30,
      \data_p2_reg[15]\(14 downto 0) => \data_p2_reg[15]\(14 downto 0),
      \data_p2_reg[1]\(2) => Q(16),
      \data_p2_reg[1]\(1) => Q(7),
      \data_p2_reg[1]\(0) => Q(5),
      \data_p2_reg[1]_0\ => \data_p2_reg[1]\,
      \out\(15 downto 0) => \out\(15 downto 0),
      \y1_phase1_reg[15]\(15) => ap_return_0_int_reg(15),
      \y1_phase1_reg[15]\(14 downto 0) => \^ap_return_0_int_reg_reg[14]_0\(14 downto 0)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(0),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(0),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(10),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(10),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(11),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(11),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(12),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(12),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(13),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(13),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(14),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(14),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(15),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(15),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(1),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(1),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(2),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(2),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(3),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(3),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(4),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(4),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(5),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(5),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(6),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(6),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(7),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(7),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(8),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(8),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_1_20_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_25_reg_153_pp0_iter3_reg(9),
      I1 => \^cep\,
      I2 => ap_return_1_int_reg(9),
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(0),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(0),
      O => D(0)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(10),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(10),
      O => D(10)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(11),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(11),
      O => D(11)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(12),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(12),
      O => D(12)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(13),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(13),
      O => D(13)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(14),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(14),
      O => D(14)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(15),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(15),
      O => D(15)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(1),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(1),
      O => D(1)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(2),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(2),
      O => D(2)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(3),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(3),
      O => D(3)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(4),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(4),
      O => D(4)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(5),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(5),
      O => D(5)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(6),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(6),
      O => D(6)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(7),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(7),
      O => D(7)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(8),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(8),
      O => D(8)
    );
\p_ZL21H_filter_FIR_dec_1_20_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_143_pp0_iter3_reg(9),
      I1 => \^cep\,
      I2 => ap_return_2_int_reg(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0 is
  port (
    ap_ce_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_ce_reg_reg_1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_0_int_reg_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_p2_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[1]_0\ : in STD_LOGIC;
    \data_p2_reg[2]\ : in STD_LOGIC;
    \data_p2_reg[3]\ : in STD_LOGIC;
    \data_p2_reg[4]\ : in STD_LOGIC;
    \data_p2_reg[5]\ : in STD_LOGIC;
    \data_p2_reg[6]\ : in STD_LOGIC;
    \data_p2_reg[7]\ : in STD_LOGIC;
    \data_p2_reg[8]\ : in STD_LOGIC;
    \data_p2_reg[9]\ : in STD_LOGIC;
    \data_p2_reg[10]\ : in STD_LOGIC;
    \data_p2_reg[11]\ : in STD_LOGIC;
    \data_p2_reg[12]\ : in STD_LOGIC;
    \data_p2_reg[13]\ : in STD_LOGIC;
    \data_p2_reg[14]\ : in STD_LOGIC;
    \data_p2_reg[15]\ : in STD_LOGIC;
    \FIR_delays_read_28_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_read_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0 : entity is "FIR_Cascade_HLS_FIR_filter_1";
end bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_read_28_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0_n_0\ : STD_LOGIC;
  signal \^ap_ce_reg_reg_0\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_0 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_1 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_10 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_11 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_12 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_13 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_14 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_15 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_16 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_17 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_18 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_19 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_2 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_20 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_21 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_22 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_23 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_24 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_25 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_26 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_27 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_28 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_3 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_4 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_5 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_6 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_7 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_8 : STD_LOGIC;
  signal mac_muladd_16s_13s_29s_29_4_0_U2_n_9 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_1_fu_419/FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[4]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_0[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[13]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[15]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_int_1_21_1[9]_i_1\ : label is "soft_lutpair28";
begin
  D(14 downto 0) <= \^d\(14 downto 0);
  ap_ce_reg_reg_0 <= \^ap_ce_reg_reg_0\;
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[10]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[11]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[12]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[13]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[14]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[15]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[1]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[2]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[3]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[4]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[5]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[6]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[7]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[8]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_read_28_int_reg_reg_n_0_[9]\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0_n_0\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(9),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(10),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(11),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(12),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(13),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(14),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(0),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(1),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(2),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(3),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(4),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(5),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(6),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(7),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_read_28_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_28_int_reg_reg[15]_0\(8),
      Q => \FIR_delays_read_28_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(9),
      Q => \FIR_delays_read_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(10),
      Q => \FIR_delays_read_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(11),
      Q => \FIR_delays_read_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(12),
      Q => \FIR_delays_read_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(13),
      Q => \FIR_delays_read_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(14),
      Q => \FIR_delays_read_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(0),
      Q => \FIR_delays_read_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(1),
      Q => \FIR_delays_read_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(2),
      Q => \FIR_delays_read_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(3),
      Q => \FIR_delays_read_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(4),
      Q => \FIR_delays_read_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(5),
      Q => \FIR_delays_read_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(6),
      Q => \FIR_delays_read_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(7),
      Q => \FIR_delays_read_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \FIR_delays_read_int_reg_reg[15]_0\(8),
      Q => \FIR_delays_read_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(9),
      Q => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(10),
      Q => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(11),
      Q => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(12),
      Q => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(13),
      Q => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(14),
      Q => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(0),
      Q => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(1),
      Q => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(2),
      Q => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(3),
      Q => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(4),
      Q => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(5),
      Q => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(6),
      Q => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(7),
      Q => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => Q(8),
      Q => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \^ap_ce_reg_reg_0\,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0_n_0\,
      R => '0'
    );
\FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0_n_0\,
      R => '0'
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \^ap_ce_reg_reg_0\,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(0),
      Q => \ap_return_0_int_reg_reg[14]_0\(0),
      R => '0'
    );
\ap_return_0_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(10),
      Q => \ap_return_0_int_reg_reg[14]_0\(10),
      R => '0'
    );
\ap_return_0_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(11),
      Q => \ap_return_0_int_reg_reg[14]_0\(11),
      R => '0'
    );
\ap_return_0_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(12),
      Q => \ap_return_0_int_reg_reg[14]_0\(12),
      R => '0'
    );
\ap_return_0_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(13),
      Q => \ap_return_0_int_reg_reg[14]_0\(13),
      R => '0'
    );
\ap_return_0_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(14),
      Q => \ap_return_0_int_reg_reg[14]_0\(14),
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(1),
      Q => \ap_return_0_int_reg_reg[14]_0\(1),
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(2),
      Q => \ap_return_0_int_reg_reg[14]_0\(2),
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(3),
      Q => \ap_return_0_int_reg_reg[14]_0\(3),
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(4),
      Q => \ap_return_0_int_reg_reg[14]_0\(4),
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(5),
      Q => \ap_return_0_int_reg_reg[14]_0\(5),
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(6),
      Q => \ap_return_0_int_reg_reg[14]_0\(6),
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(7),
      Q => \ap_return_0_int_reg_reg[14]_0\(7),
      R => '0'
    );
\ap_return_0_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(8),
      Q => \ap_return_0_int_reg_reg[14]_0\(8),
      R => '0'
    );
\ap_return_0_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \^d\(9),
      Q => \ap_return_0_int_reg_reg[14]_0\(9),
      R => '0'
    );
\ap_return_1_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0_n_0\,
      Q => \ap_return_1_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg_reg_0\,
      D => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0_n_0\,
      Q => \ap_return_2_int_reg_reg_n_0_[9]\,
      R => '0'
    );
mac_muladd_16s_13s_29s_29_4_0_U2: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0
     port map (
      CEA1 => \^ap_ce_reg_reg_0\,
      DSP_ALU_INST(14) => \FIR_delays_read_int_reg_reg_n_0_[15]\,
      DSP_ALU_INST(13) => \FIR_delays_read_int_reg_reg_n_0_[14]\,
      DSP_ALU_INST(12) => \FIR_delays_read_int_reg_reg_n_0_[13]\,
      DSP_ALU_INST(11) => \FIR_delays_read_int_reg_reg_n_0_[12]\,
      DSP_ALU_INST(10) => \FIR_delays_read_int_reg_reg_n_0_[11]\,
      DSP_ALU_INST(9) => \FIR_delays_read_int_reg_reg_n_0_[10]\,
      DSP_ALU_INST(8) => \FIR_delays_read_int_reg_reg_n_0_[9]\,
      DSP_ALU_INST(7) => \FIR_delays_read_int_reg_reg_n_0_[8]\,
      DSP_ALU_INST(6) => \FIR_delays_read_int_reg_reg_n_0_[7]\,
      DSP_ALU_INST(5) => \FIR_delays_read_int_reg_reg_n_0_[6]\,
      DSP_ALU_INST(4) => \FIR_delays_read_int_reg_reg_n_0_[5]\,
      DSP_ALU_INST(3) => \FIR_delays_read_int_reg_reg_n_0_[4]\,
      DSP_ALU_INST(2) => \FIR_delays_read_int_reg_reg_n_0_[3]\,
      DSP_ALU_INST(1) => \FIR_delays_read_int_reg_reg_n_0_[2]\,
      DSP_ALU_INST(0) => \FIR_delays_read_int_reg_reg_n_0_[1]\,
      E(0) => E(0),
      P(28) => mac_muladd_16s_13s_29s_29_4_0_U2_n_0,
      P(27) => mac_muladd_16s_13s_29s_29_4_0_U2_n_1,
      P(26) => mac_muladd_16s_13s_29s_29_4_0_U2_n_2,
      P(25) => mac_muladd_16s_13s_29s_29_4_0_U2_n_3,
      P(24) => mac_muladd_16s_13s_29s_29_4_0_U2_n_4,
      P(23) => mac_muladd_16s_13s_29s_29_4_0_U2_n_5,
      P(22) => mac_muladd_16s_13s_29s_29_4_0_U2_n_6,
      P(21) => mac_muladd_16s_13s_29s_29_4_0_U2_n_7,
      P(20) => mac_muladd_16s_13s_29s_29_4_0_U2_n_8,
      P(19) => mac_muladd_16s_13s_29s_29_4_0_U2_n_9,
      P(18) => mac_muladd_16s_13s_29s_29_4_0_U2_n_10,
      P(17) => mac_muladd_16s_13s_29s_29_4_0_U2_n_11,
      P(16) => mac_muladd_16s_13s_29s_29_4_0_U2_n_12,
      P(15) => mac_muladd_16s_13s_29s_29_4_0_U2_n_13,
      P(14) => mac_muladd_16s_13s_29s_29_4_0_U2_n_14,
      P(13) => mac_muladd_16s_13s_29s_29_4_0_U2_n_15,
      P(12) => mac_muladd_16s_13s_29s_29_4_0_U2_n_16,
      P(11) => mac_muladd_16s_13s_29s_29_4_0_U2_n_17,
      P(10) => mac_muladd_16s_13s_29s_29_4_0_U2_n_18,
      P(9) => mac_muladd_16s_13s_29s_29_4_0_U2_n_19,
      P(8) => mac_muladd_16s_13s_29s_29_4_0_U2_n_20,
      P(7) => mac_muladd_16s_13s_29s_29_4_0_U2_n_21,
      P(6) => mac_muladd_16s_13s_29s_29_4_0_U2_n_22,
      P(5) => mac_muladd_16s_13s_29s_29_4_0_U2_n_23,
      P(4) => mac_muladd_16s_13s_29s_29_4_0_U2_n_24,
      P(3) => mac_muladd_16s_13s_29s_29_4_0_U2_n_25,
      P(2) => mac_muladd_16s_13s_29s_29_4_0_U2_n_26,
      P(1) => mac_muladd_16s_13s_29s_29_4_0_U2_n_27,
      P(0) => mac_muladd_16s_13s_29s_29_4_0_U2_n_28,
      Q(14 downto 0) => Q(14 downto 0),
      ap_clk => ap_clk
    );
mac_muladd_16s_15ns_30s_32_4_0_U3: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0
     port map (
      D(14 downto 0) => \^d\(14 downto 0),
      E(0) => \^ap_ce_reg_reg_0\,
      P(28) => mac_muladd_16s_13s_29s_29_4_0_U2_n_0,
      P(27) => mac_muladd_16s_13s_29s_29_4_0_U2_n_1,
      P(26) => mac_muladd_16s_13s_29s_29_4_0_U2_n_2,
      P(25) => mac_muladd_16s_13s_29s_29_4_0_U2_n_3,
      P(24) => mac_muladd_16s_13s_29s_29_4_0_U2_n_4,
      P(23) => mac_muladd_16s_13s_29s_29_4_0_U2_n_5,
      P(22) => mac_muladd_16s_13s_29s_29_4_0_U2_n_6,
      P(21) => mac_muladd_16s_13s_29s_29_4_0_U2_n_7,
      P(20) => mac_muladd_16s_13s_29s_29_4_0_U2_n_8,
      P(19) => mac_muladd_16s_13s_29s_29_4_0_U2_n_9,
      P(18) => mac_muladd_16s_13s_29s_29_4_0_U2_n_10,
      P(17) => mac_muladd_16s_13s_29s_29_4_0_U2_n_11,
      P(16) => mac_muladd_16s_13s_29s_29_4_0_U2_n_12,
      P(15) => mac_muladd_16s_13s_29s_29_4_0_U2_n_13,
      P(14) => mac_muladd_16s_13s_29s_29_4_0_U2_n_14,
      P(13) => mac_muladd_16s_13s_29s_29_4_0_U2_n_15,
      P(12) => mac_muladd_16s_13s_29s_29_4_0_U2_n_16,
      P(11) => mac_muladd_16s_13s_29s_29_4_0_U2_n_17,
      P(10) => mac_muladd_16s_13s_29s_29_4_0_U2_n_18,
      P(9) => mac_muladd_16s_13s_29s_29_4_0_U2_n_19,
      P(8) => mac_muladd_16s_13s_29s_29_4_0_U2_n_20,
      P(7) => mac_muladd_16s_13s_29s_29_4_0_U2_n_21,
      P(6) => mac_muladd_16s_13s_29s_29_4_0_U2_n_22,
      P(5) => mac_muladd_16s_13s_29s_29_4_0_U2_n_23,
      P(4) => mac_muladd_16s_13s_29s_29_4_0_U2_n_24,
      P(3) => mac_muladd_16s_13s_29s_29_4_0_U2_n_25,
      P(2) => mac_muladd_16s_13s_29s_29_4_0_U2_n_26,
      P(1) => mac_muladd_16s_13s_29s_29_4_0_U2_n_27,
      P(0) => mac_muladd_16s_13s_29s_29_4_0_U2_n_28,
      Q(14) => \FIR_delays_read_28_int_reg_reg_n_0_[15]\,
      Q(13) => \FIR_delays_read_28_int_reg_reg_n_0_[14]\,
      Q(12) => \FIR_delays_read_28_int_reg_reg_n_0_[13]\,
      Q(11) => \FIR_delays_read_28_int_reg_reg_n_0_[12]\,
      Q(10) => \FIR_delays_read_28_int_reg_reg_n_0_[11]\,
      Q(9) => \FIR_delays_read_28_int_reg_reg_n_0_[10]\,
      Q(8) => \FIR_delays_read_28_int_reg_reg_n_0_[9]\,
      Q(7) => \FIR_delays_read_28_int_reg_reg_n_0_[8]\,
      Q(6) => \FIR_delays_read_28_int_reg_reg_n_0_[7]\,
      Q(5) => \FIR_delays_read_28_int_reg_reg_n_0_[6]\,
      Q(4) => \FIR_delays_read_28_int_reg_reg_n_0_[5]\,
      Q(3) => \FIR_delays_read_28_int_reg_reg_n_0_[4]\,
      Q(2) => \FIR_delays_read_28_int_reg_reg_n_0_[3]\,
      Q(1) => \FIR_delays_read_28_int_reg_reg_n_0_[2]\,
      Q(0) => \FIR_delays_read_28_int_reg_reg_n_0_[1]\,
      ap_ce_reg_reg(14 downto 0) => ap_ce_reg_reg_1(14 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[10]\ => \data_p2_reg[10]\,
      \data_p2_reg[11]\ => \data_p2_reg[11]\,
      \data_p2_reg[12]\ => \data_p2_reg[12]\,
      \data_p2_reg[13]\ => \data_p2_reg[13]\,
      \data_p2_reg[14]\ => \data_p2_reg[14]\,
      \data_p2_reg[15]\ => \data_p2_reg[15]\,
      \data_p2_reg[1]\(0) => \data_p2_reg[1]\(0),
      \data_p2_reg[1]_0\ => \data_p2_reg[1]_0\,
      \data_p2_reg[2]\ => \data_p2_reg[2]\,
      \data_p2_reg[3]\ => \data_p2_reg[3]\,
      \data_p2_reg[4]\ => \data_p2_reg[4]\,
      \data_p2_reg[5]\ => \data_p2_reg[5]\,
      \data_p2_reg[6]\ => \data_p2_reg[6]\,
      \data_p2_reg[7]\ => \data_p2_reg[7]\,
      \data_p2_reg[8]\ => \data_p2_reg[8]\,
      \data_p2_reg[9]\ => \data_p2_reg[9]\
    );
\p_ZL21H_filter_FIR_int_1_21_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[10]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_int_1_21_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[11]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_int_1_21_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[12]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_int_1_21_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[13]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_int_1_21_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[14]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_int_1_21_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_int_1_21_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[1]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_int_1_21_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[2]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_int_1_21_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[3]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_int_1_21_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[4]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_int_1_21_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[5]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_int_1_21_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[6]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_int_1_21_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[7]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_int_1_21_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[8]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_int_1_21_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[9]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_1_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_int_1_21_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[10]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_int_1_21_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[11]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_int_1_21_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[12]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_int_1_21_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[13]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_int_1_21_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[14]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_int_1_21_1[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_int_1_21_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[1]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_int_1_21_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[2]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_int_1_21_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[3]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_int_1_21_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[4]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_int_1_21_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[5]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_int_1_21_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[6]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_int_1_21_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[7]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_int_1_21_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[8]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_int_1_21_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[9]__0_n_0\,
      I1 => \^ap_ce_reg_reg_0\,
      I2 => \ap_return_2_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2 is
  port (
    CEA1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_ce_reg_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[1]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[2]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[3]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[4]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[5]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[6]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[7]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[8]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[9]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[10]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[11]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[12]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[13]\ : in STD_LOGIC;
    \storemerge2_in_in_in_reg_371_reg[14]\ : in STD_LOGIC;
    \FIR_delays_read_24_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_24_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_23_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_23_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_22_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_22_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2 : entity is "FIR_Cascade_HLS_FIR_filter_2";
end bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2 is
  signal C : STD_LOGIC_VECTOR ( 25 downto 2 );
  signal \^cea1\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_read_15_reg_186_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_read_16_reg_192_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_read_17_reg_197_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_18_reg_203 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_18_reg_203_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_22_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_23_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_24_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_read_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal FIR_delays_write_read_reg_180 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_write_read_reg_180_pp0_iter1_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_write_read_reg_180_pp0_iter2_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_write_read_reg_180_pp0_iter3_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_9 : STD_LOGIC;
  signal ap_ce_reg_reg_n_0 : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_3_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_4_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal grp_FIR_filter_2_fu_440_FIR_delays_read : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_FIR_delays_read_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_FIR_delays_read_23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_FIR_delays_read_24 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_0 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_1 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_10 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_11 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_2 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_3 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_4 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_5 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_6 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_7 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_8 : STD_LOGIC;
  signal mac_muladd_16s_16ns_26s_32_4_0_U111_n_9 : STD_LOGIC;
  signal tmp2_fu_86_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \tmp2_fu_86_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp2_fu_86_p2_carry__0_n_7\ : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_0 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_1 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_2 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_3 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_4 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_5 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_6 : STD_LOGIC;
  signal tmp2_fu_86_p2_carry_n_7 : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_1\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_4\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_5\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_6\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__0_n_7\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_0\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_1\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_2\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_3\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_4\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_5\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_6\ : STD_LOGIC;
  signal \tmp3_fu_116_p2_carry__1_n_7\ : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_0 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_1 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_2 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_3 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_4 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_5 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_6 : STD_LOGIC;
  signal tmp3_fu_116_p2_carry_n_7 : STD_LOGIC;
  signal NLW_tmp3_fu_116_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp3_fu_116_p2_carry__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp3_fu_116_p2_carry__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp3_fu_116_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp3_fu_116_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg ";
  attribute srl_name of \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_2_fu_440/FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[15]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FIR_delays_read_24_int_reg[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[0]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[10]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[11]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[12]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[13]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[14]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[15]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[1]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[2]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[3]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[4]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[5]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[6]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[7]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[8]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FIR_delays_read_int_reg[9]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_0[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_1[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[10]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[13]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_2[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[11]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_21_3[9]_i_1\ : label is "soft_lutpair67";
begin
  CEA1 <= \^cea1\;
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(0),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(10),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(11),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(12),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(13),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(14),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(15),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(1),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(2),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(3),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(4),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(5),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(6),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(7),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(8),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_24_int_reg(9),
      Q => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_15_reg_186_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_read_15_reg_186_pp0_iter3_reg(9),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(0),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(10),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(11),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(12),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(13),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(14),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(15),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(1),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(2),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(3),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(4),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(5),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(6),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(7),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(8),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_23_int_reg(9),
      Q => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_16_reg_192_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_read_16_reg_192_pp0_iter3_reg(9),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(0),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(10),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(11),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(12),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(13),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(14),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(15),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(1),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(2),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(3),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(4),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(5),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(6),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(7),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(8),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_22_int_reg(9),
      Q => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_17_reg_197_pp0_iter2_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_read_17_reg_197_pp0_iter3_reg(9),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(0),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(0),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(10),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(10),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(11),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(11),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(12),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(12),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(13),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(13),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(14),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(14),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(15),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(15),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(1),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(1),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(2),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(2),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(3),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(3),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(4),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(4),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(5),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(5),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(6),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(6),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(7),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(7),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(8),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(8),
      R => '0'
    );
\FIR_delays_read_18_reg_203_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_18_reg_203(9),
      Q => FIR_delays_read_18_reg_203_pp0_iter1_reg(9),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[0]\,
      Q => FIR_delays_read_18_reg_203(0),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[10]\,
      Q => FIR_delays_read_18_reg_203(10),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[11]\,
      Q => FIR_delays_read_18_reg_203(11),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[12]\,
      Q => FIR_delays_read_18_reg_203(12),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[13]\,
      Q => FIR_delays_read_18_reg_203(13),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[14]\,
      Q => FIR_delays_read_18_reg_203(14),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[15]\,
      Q => FIR_delays_read_18_reg_203(15),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[1]\,
      Q => FIR_delays_read_18_reg_203(1),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[2]\,
      Q => FIR_delays_read_18_reg_203(2),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[3]\,
      Q => FIR_delays_read_18_reg_203(3),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[4]\,
      Q => FIR_delays_read_18_reg_203(4),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[5]\,
      Q => FIR_delays_read_18_reg_203(5),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[6]\,
      Q => FIR_delays_read_18_reg_203(6),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[7]\,
      Q => FIR_delays_read_18_reg_203(7),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[8]\,
      Q => FIR_delays_read_18_reg_203(8),
      R => '0'
    );
\FIR_delays_read_18_reg_203_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_int_reg_reg_n_0_[9]\,
      Q => FIR_delays_read_18_reg_203(9),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(0),
      Q => FIR_delays_read_22_int_reg(0),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(10),
      Q => FIR_delays_read_22_int_reg(10),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(11),
      Q => FIR_delays_read_22_int_reg(11),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(12),
      Q => FIR_delays_read_22_int_reg(12),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(13),
      Q => FIR_delays_read_22_int_reg(13),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(14),
      Q => FIR_delays_read_22_int_reg(14),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(15),
      Q => FIR_delays_read_22_int_reg(15),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(1),
      Q => FIR_delays_read_22_int_reg(1),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(2),
      Q => FIR_delays_read_22_int_reg(2),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(3),
      Q => FIR_delays_read_22_int_reg(3),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(4),
      Q => FIR_delays_read_22_int_reg(4),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(5),
      Q => FIR_delays_read_22_int_reg(5),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(6),
      Q => FIR_delays_read_22_int_reg(6),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(7),
      Q => FIR_delays_read_22_int_reg(7),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(8),
      Q => FIR_delays_read_22_int_reg(8),
      R => '0'
    );
\FIR_delays_read_22_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_22(9),
      Q => FIR_delays_read_22_int_reg(9),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(0),
      Q => FIR_delays_read_23_int_reg(0),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(10),
      Q => FIR_delays_read_23_int_reg(10),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(11),
      Q => FIR_delays_read_23_int_reg(11),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(12),
      Q => FIR_delays_read_23_int_reg(12),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(13),
      Q => FIR_delays_read_23_int_reg(13),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(14),
      Q => FIR_delays_read_23_int_reg(14),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(15),
      Q => FIR_delays_read_23_int_reg(15),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(1),
      Q => FIR_delays_read_23_int_reg(1),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(2),
      Q => FIR_delays_read_23_int_reg(2),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(3),
      Q => FIR_delays_read_23_int_reg(3),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(4),
      Q => FIR_delays_read_23_int_reg(4),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(5),
      Q => FIR_delays_read_23_int_reg(5),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(6),
      Q => FIR_delays_read_23_int_reg(6),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(7),
      Q => FIR_delays_read_23_int_reg(7),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(8),
      Q => FIR_delays_read_23_int_reg(8),
      R => '0'
    );
\FIR_delays_read_23_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_23(9),
      Q => FIR_delays_read_23_int_reg(9),
      R => '0'
    );
\FIR_delays_read_24_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(0),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(0),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(0)
    );
\FIR_delays_read_24_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(10),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(10),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(10)
    );
\FIR_delays_read_24_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(11),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(11),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(11)
    );
\FIR_delays_read_24_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(12),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(12),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(12)
    );
\FIR_delays_read_24_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(13),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(13),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(13)
    );
\FIR_delays_read_24_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(14),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(14),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(14)
    );
\FIR_delays_read_24_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(15),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(15),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(15)
    );
\FIR_delays_read_24_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(1),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(1),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(1)
    );
\FIR_delays_read_24_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(2),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(2),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(2)
    );
\FIR_delays_read_24_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(3),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(3),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(3)
    );
\FIR_delays_read_24_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(4),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(4),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(4)
    );
\FIR_delays_read_24_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(5),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(5),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(5)
    );
\FIR_delays_read_24_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(6),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(6),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(6)
    );
\FIR_delays_read_24_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(7),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(7),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(7)
    );
\FIR_delays_read_24_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(8),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(8),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(8)
    );
\FIR_delays_read_24_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_24_int_reg_reg[15]_0\(9),
      I1 => Q(7),
      I2 => \FIR_delays_read_24_int_reg_reg[15]_1\(9),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read_24(9)
    );
\FIR_delays_read_24_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(0),
      Q => FIR_delays_read_24_int_reg(0),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(10),
      Q => FIR_delays_read_24_int_reg(10),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(11),
      Q => FIR_delays_read_24_int_reg(11),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(12),
      Q => FIR_delays_read_24_int_reg(12),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(13),
      Q => FIR_delays_read_24_int_reg(13),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(14),
      Q => FIR_delays_read_24_int_reg(14),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(15),
      Q => FIR_delays_read_24_int_reg(15),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(1),
      Q => FIR_delays_read_24_int_reg(1),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(2),
      Q => FIR_delays_read_24_int_reg(2),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(3),
      Q => FIR_delays_read_24_int_reg(3),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(4),
      Q => FIR_delays_read_24_int_reg(4),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(5),
      Q => FIR_delays_read_24_int_reg(5),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(6),
      Q => FIR_delays_read_24_int_reg(6),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(7),
      Q => FIR_delays_read_24_int_reg(7),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(8),
      Q => FIR_delays_read_24_int_reg(8),
      R => '0'
    );
\FIR_delays_read_24_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read_24(9),
      Q => FIR_delays_read_24_int_reg(9),
      R => '0'
    );
\FIR_delays_read_int_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(0),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(0),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(0)
    );
\FIR_delays_read_int_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(10),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(10),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(10)
    );
\FIR_delays_read_int_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(11),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(11),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(11)
    );
\FIR_delays_read_int_reg[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(12),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(12),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(12)
    );
\FIR_delays_read_int_reg[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(13),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(13),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(13)
    );
\FIR_delays_read_int_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(14),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(14),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(14)
    );
\FIR_delays_read_int_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(15),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(15),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(15)
    );
\FIR_delays_read_int_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(1),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(1),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(1)
    );
\FIR_delays_read_int_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(2),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(2),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(2)
    );
\FIR_delays_read_int_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(3),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(3),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(3)
    );
\FIR_delays_read_int_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(4),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(4),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(4)
    );
\FIR_delays_read_int_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(5),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(5),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(5)
    );
\FIR_delays_read_int_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(6),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(6),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(6)
    );
\FIR_delays_read_int_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(7),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(7),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(7)
    );
\FIR_delays_read_int_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(8),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(8),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(8)
    );
\FIR_delays_read_int_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_int_reg_reg[15]_0\(9),
      I1 => Q(7),
      I2 => \FIR_delays_read_int_reg_reg[15]_1\(9),
      O => grp_FIR_filter_2_fu_440_FIR_delays_read(9)
    );
\FIR_delays_read_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(0),
      Q => \FIR_delays_read_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(10),
      Q => \FIR_delays_read_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(11),
      Q => \FIR_delays_read_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(12),
      Q => \FIR_delays_read_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(13),
      Q => \FIR_delays_read_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(14),
      Q => \FIR_delays_read_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(15),
      Q => \FIR_delays_read_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(1),
      Q => \FIR_delays_read_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(2),
      Q => \FIR_delays_read_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(3),
      Q => \FIR_delays_read_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(4),
      Q => \FIR_delays_read_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(5),
      Q => \FIR_delays_read_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(6),
      Q => \FIR_delays_read_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(7),
      Q => \FIR_delays_read_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(8),
      Q => \FIR_delays_read_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_read_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => grp_FIR_filter_2_fu_440_FIR_delays_read(9),
      Q => \FIR_delays_read_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(0),
      Q => \FIR_delays_write_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(10),
      Q => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(11),
      Q => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(12),
      Q => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(13),
      Q => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(14),
      Q => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(15),
      Q => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(1),
      Q => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(2),
      Q => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(3),
      Q => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(4),
      Q => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(5),
      Q => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(6),
      Q => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(7),
      Q => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(8),
      Q => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cea1\,
      D => \FIR_delays_write_int_reg_reg[15]_0\(9),
      Q => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(0),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(0),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(10),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(10),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(11),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(11),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(12),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(12),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(13),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(13),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(14),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(14),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(15),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(15),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(1),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(1),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(2),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(2),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(3),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(3),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(4),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(4),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(5),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(5),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(6),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(6),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(7),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(7),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(8),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(8),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180(9),
      Q => FIR_delays_write_read_reg_180_pp0_iter1_reg(9),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(0),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(0),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(10),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(10),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(11),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(11),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(12),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(12),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(13),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(13),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(14),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(14),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(15),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(15),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(1),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(1),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(2),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(2),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(3),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(3),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(4),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(4),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(5),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(5),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(6),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(6),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(7),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(7),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(8),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(8),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter1_reg(9),
      Q => FIR_delays_write_read_reg_180_pp0_iter2_reg(9),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(0),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(0),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(10),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(10),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(11),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(11),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(12),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(12),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(13),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(13),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(14),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(14),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(15),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(15),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(1),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(1),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(2),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(2),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(3),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(3),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(4),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(4),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(5),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(5),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(6),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(6),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(7),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(7),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(8),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(8),
      R => '0'
    );
\FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter2_reg(9),
      Q => FIR_delays_write_read_reg_180_pp0_iter3_reg(9),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[0]\,
      Q => FIR_delays_write_read_reg_180(0),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      Q => FIR_delays_write_read_reg_180(10),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      Q => FIR_delays_write_read_reg_180(11),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      Q => FIR_delays_write_read_reg_180(12),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      Q => FIR_delays_write_read_reg_180(13),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      Q => FIR_delays_write_read_reg_180(14),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      Q => FIR_delays_write_read_reg_180(15),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      Q => FIR_delays_write_read_reg_180(1),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      Q => FIR_delays_write_read_reg_180(2),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      Q => FIR_delays_write_read_reg_180(3),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      Q => FIR_delays_write_read_reg_180(4),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      Q => FIR_delays_write_read_reg_180(5),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      Q => FIR_delays_write_read_reg_180(6),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      Q => FIR_delays_write_read_reg_180(7),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      Q => FIR_delays_write_read_reg_180(8),
      R => '0'
    );
\FIR_delays_write_read_reg_180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      Q => FIR_delays_write_read_reg_180(9),
      R => '0'
    );
ama_addmuladd_16s_16s_10s_32s_32_4_0_U112: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0
     port map (
      A(15 downto 0) => grp_FIR_filter_2_fu_440_FIR_delays_read_22(15 downto 0),
      D(15) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_0,
      D(14) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_1,
      D(13) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_2,
      D(12) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_3,
      D(11) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_4,
      D(10) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_5,
      D(9) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_6,
      D(8) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_7,
      D(7) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_8,
      D(6) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_9,
      D(5) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_10,
      D(4) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_11,
      D(3) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_12,
      D(2) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_13,
      D(1) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_14,
      D(0) => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_15,
      E(0) => \^cea1\,
      \FIR_delays_read_22_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_22_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_22_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_22_int_reg_reg[15]_1\(15 downto 0),
      PCOUT(47) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_0,
      PCOUT(46) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_1,
      PCOUT(45) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_2,
      PCOUT(44) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_3,
      PCOUT(43) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_4,
      PCOUT(42) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_5,
      PCOUT(41) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_6,
      PCOUT(40) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_7,
      PCOUT(39) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_8,
      PCOUT(38) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_9,
      PCOUT(37) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_10,
      PCOUT(36) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_11,
      PCOUT(35) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_12,
      PCOUT(34) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_13,
      PCOUT(33) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_14,
      PCOUT(32) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_15,
      PCOUT(31) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_16,
      PCOUT(30) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_17,
      PCOUT(29) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_18,
      PCOUT(28) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_19,
      PCOUT(27) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_20,
      PCOUT(26) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_21,
      PCOUT(25) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_22,
      PCOUT(24) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_23,
      PCOUT(23) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_24,
      PCOUT(22) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_25,
      PCOUT(21) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_26,
      PCOUT(20) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_27,
      PCOUT(19) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_28,
      PCOUT(18) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_29,
      PCOUT(17) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_30,
      PCOUT(16) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_31,
      PCOUT(15) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_32,
      PCOUT(14) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_33,
      PCOUT(13) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_34,
      PCOUT(12) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_35,
      PCOUT(11) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_36,
      PCOUT(10) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_37,
      PCOUT(9) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_38,
      PCOUT(8) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_39,
      PCOUT(7) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_40,
      PCOUT(6) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_41,
      PCOUT(5) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_42,
      PCOUT(4) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_43,
      PCOUT(3) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_44,
      PCOUT(2) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_45,
      PCOUT(1) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_46,
      PCOUT(0) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_47,
      Q(15 downto 0) => FIR_delays_read_24_int_reg(15 downto 0),
      ap_ce_reg_reg(15 downto 0) => ap_ce_reg_reg_0(15 downto 0),
      ap_ce_reg_reg_0(12 downto 0) => Q(12 downto 0),
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]\(14 downto 0) => D(14 downto 0),
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \storemerge2_in_in_in_reg_371_reg[0]\ => \storemerge2_in_in_in_reg_371_reg[0]\,
      \storemerge2_in_in_in_reg_371_reg[10]\ => \storemerge2_in_in_in_reg_371_reg[10]\,
      \storemerge2_in_in_in_reg_371_reg[11]\ => \storemerge2_in_in_in_reg_371_reg[11]\,
      \storemerge2_in_in_in_reg_371_reg[12]\ => \storemerge2_in_in_in_reg_371_reg[12]\,
      \storemerge2_in_in_in_reg_371_reg[13]\ => \storemerge2_in_in_in_reg_371_reg[13]\,
      \storemerge2_in_in_in_reg_371_reg[14]\ => \storemerge2_in_in_in_reg_371_reg[14]\,
      \storemerge2_in_in_in_reg_371_reg[1]\ => \storemerge2_in_in_in_reg_371_reg[1]\,
      \storemerge2_in_in_in_reg_371_reg[2]\ => \storemerge2_in_in_in_reg_371_reg[2]\,
      \storemerge2_in_in_in_reg_371_reg[3]\ => \storemerge2_in_in_in_reg_371_reg[3]\,
      \storemerge2_in_in_in_reg_371_reg[4]\ => \storemerge2_in_in_in_reg_371_reg[4]\,
      \storemerge2_in_in_in_reg_371_reg[5]\ => \storemerge2_in_in_in_reg_371_reg[5]\,
      \storemerge2_in_in_in_reg_371_reg[6]\ => \storemerge2_in_in_in_reg_371_reg[6]\,
      \storemerge2_in_in_in_reg_371_reg[7]\ => \storemerge2_in_in_in_reg_371_reg[7]\,
      \storemerge2_in_in_in_reg_371_reg[8]\ => \storemerge2_in_in_in_reg_371_reg[8]\,
      \storemerge2_in_in_in_reg_371_reg[9]\ => \storemerge2_in_in_in_reg_371_reg[9]\,
      \y2_phase1_reg[0]\ => ap_ce_reg_reg_n_0,
      \y2_phase1_reg[15]\(15) => \ap_return_0_int_reg_reg_n_0_[15]\,
      \y2_phase1_reg[15]\(14) => \ap_return_0_int_reg_reg_n_0_[14]\,
      \y2_phase1_reg[15]\(13) => \ap_return_0_int_reg_reg_n_0_[13]\,
      \y2_phase1_reg[15]\(12) => \ap_return_0_int_reg_reg_n_0_[12]\,
      \y2_phase1_reg[15]\(11) => \ap_return_0_int_reg_reg_n_0_[11]\,
      \y2_phase1_reg[15]\(10) => \ap_return_0_int_reg_reg_n_0_[10]\,
      \y2_phase1_reg[15]\(9) => \ap_return_0_int_reg_reg_n_0_[9]\,
      \y2_phase1_reg[15]\(8) => \ap_return_0_int_reg_reg_n_0_[8]\,
      \y2_phase1_reg[15]\(7) => \ap_return_0_int_reg_reg_n_0_[7]\,
      \y2_phase1_reg[15]\(6) => \ap_return_0_int_reg_reg_n_0_[6]\,
      \y2_phase1_reg[15]\(5) => \ap_return_0_int_reg_reg_n_0_[5]\,
      \y2_phase1_reg[15]\(4) => \ap_return_0_int_reg_reg_n_0_[4]\,
      \y2_phase1_reg[15]\(3) => \ap_return_0_int_reg_reg_n_0_[3]\,
      \y2_phase1_reg[15]\(2) => \ap_return_0_int_reg_reg_n_0_[2]\,
      \y2_phase1_reg[15]\(1) => \ap_return_0_int_reg_reg_n_0_[1]\,
      \y2_phase1_reg[15]\(0) => \ap_return_0_int_reg_reg_n_0_[0]\
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^cea1\,
      Q => ap_ce_reg_reg_n_0,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_15,
      Q => \ap_return_0_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_5,
      Q => \ap_return_0_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_4,
      Q => \ap_return_0_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_3,
      Q => \ap_return_0_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_2,
      Q => \ap_return_0_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_1,
      Q => \ap_return_0_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_0,
      Q => \ap_return_0_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_14,
      Q => \ap_return_0_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_13,
      Q => \ap_return_0_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_12,
      Q => \ap_return_0_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_11,
      Q => \ap_return_0_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_10,
      Q => \ap_return_0_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_9,
      Q => \ap_return_0_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_8,
      Q => \ap_return_0_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_7,
      Q => \ap_return_0_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_10s_32s_32_4_0_U112_n_6,
      Q => \ap_return_0_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(0),
      Q => \ap_return_1_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(10),
      Q => \ap_return_1_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(11),
      Q => \ap_return_1_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(12),
      Q => \ap_return_1_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(13),
      Q => \ap_return_1_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(14),
      Q => \ap_return_1_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(15),
      Q => \ap_return_1_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(1),
      Q => \ap_return_1_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(2),
      Q => \ap_return_1_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(3),
      Q => \ap_return_1_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(4),
      Q => \ap_return_1_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(5),
      Q => \ap_return_1_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(6),
      Q => \ap_return_1_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(7),
      Q => \ap_return_1_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(8),
      Q => \ap_return_1_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_17_reg_197_pp0_iter3_reg(9),
      Q => \ap_return_1_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(0),
      Q => \ap_return_2_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(10),
      Q => \ap_return_2_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(11),
      Q => \ap_return_2_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(12),
      Q => \ap_return_2_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(13),
      Q => \ap_return_2_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(14),
      Q => \ap_return_2_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(15),
      Q => \ap_return_2_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(1),
      Q => \ap_return_2_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(2),
      Q => \ap_return_2_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(3),
      Q => \ap_return_2_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(4),
      Q => \ap_return_2_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(5),
      Q => \ap_return_2_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(6),
      Q => \ap_return_2_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(7),
      Q => \ap_return_2_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(8),
      Q => \ap_return_2_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_16_reg_192_pp0_iter3_reg(9),
      Q => \ap_return_2_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(0),
      Q => \ap_return_3_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(10),
      Q => \ap_return_3_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(11),
      Q => \ap_return_3_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(12),
      Q => \ap_return_3_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(13),
      Q => \ap_return_3_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(14),
      Q => \ap_return_3_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(15),
      Q => \ap_return_3_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(1),
      Q => \ap_return_3_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(2),
      Q => \ap_return_3_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(3),
      Q => \ap_return_3_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(4),
      Q => \ap_return_3_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(5),
      Q => \ap_return_3_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(6),
      Q => \ap_return_3_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(7),
      Q => \ap_return_3_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(8),
      Q => \ap_return_3_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_15_reg_186_pp0_iter3_reg(9),
      Q => \ap_return_3_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(0),
      Q => \ap_return_4_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(10),
      Q => \ap_return_4_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(11),
      Q => \ap_return_4_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(12),
      Q => \ap_return_4_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(13),
      Q => \ap_return_4_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(14),
      Q => \ap_return_4_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(15),
      Q => \ap_return_4_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(1),
      Q => \ap_return_4_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(2),
      Q => \ap_return_4_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(3),
      Q => \ap_return_4_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(4),
      Q => \ap_return_4_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(5),
      Q => \ap_return_4_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(6),
      Q => \ap_return_4_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(7),
      Q => \ap_return_4_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(8),
      Q => \ap_return_4_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_4_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_180_pp0_iter3_reg(9),
      Q => \ap_return_4_int_reg_reg_n_0_[9]\,
      R => '0'
    );
mac_muladd_16s_16ns_26s_32_4_0_U111: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0
     port map (
      A(15 downto 0) => grp_FIR_filter_2_fu_440_FIR_delays_read_23(15 downto 0),
      C(23 downto 0) => C(25 downto 2),
      DSP_ALU_INST => ap_ce_reg_reg_n_0,
      E(0) => \^cea1\,
      \FIR_delays_read_23_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_23_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_23_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_23_int_reg_reg[15]_1\(15 downto 0),
      PCOUT(47) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_0,
      PCOUT(46) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_1,
      PCOUT(45) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_2,
      PCOUT(44) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_3,
      PCOUT(43) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_4,
      PCOUT(42) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_5,
      PCOUT(41) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_6,
      PCOUT(40) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_7,
      PCOUT(39) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_8,
      PCOUT(38) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_9,
      PCOUT(37) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_10,
      PCOUT(36) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_11,
      PCOUT(35) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_12,
      PCOUT(34) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_13,
      PCOUT(33) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_14,
      PCOUT(32) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_15,
      PCOUT(31) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_16,
      PCOUT(30) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_17,
      PCOUT(29) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_18,
      PCOUT(28) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_19,
      PCOUT(27) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_20,
      PCOUT(26) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_21,
      PCOUT(25) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_22,
      PCOUT(24) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_23,
      PCOUT(23) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_24,
      PCOUT(22) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_25,
      PCOUT(21) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_26,
      PCOUT(20) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_27,
      PCOUT(19) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_28,
      PCOUT(18) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_29,
      PCOUT(17) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_30,
      PCOUT(16) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_31,
      PCOUT(15) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_32,
      PCOUT(14) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_33,
      PCOUT(13) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_34,
      PCOUT(12) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_35,
      PCOUT(11) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_36,
      PCOUT(10) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_37,
      PCOUT(9) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_38,
      PCOUT(8) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_39,
      PCOUT(7) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_40,
      PCOUT(6) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_41,
      PCOUT(5) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_42,
      PCOUT(4) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_43,
      PCOUT(3) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_44,
      PCOUT(2) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_45,
      PCOUT(1) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_46,
      PCOUT(0) => mac_muladd_16s_16ns_26s_32_4_0_U111_n_47,
      Q(0) => Q(7),
      ap_clk => ap_clk
    );
\p_ZL21H_filter_FIR_dec_2_21_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_21_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_17_reg_197_pp0_iter3_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_21_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_16_reg_192_pp0_iter3_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_21_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_15_reg_186_pp0_iter3_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_3_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_21_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_180_pp0_iter3_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_4_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(9)
    );
tmp2_fu_86_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp2_fu_86_p2_carry_n_0,
      CO(6) => tmp2_fu_86_p2_carry_n_1,
      CO(5) => tmp2_fu_86_p2_carry_n_2,
      CO(4) => tmp2_fu_86_p2_carry_n_3,
      CO(3) => tmp2_fu_86_p2_carry_n_4,
      CO(2) => tmp2_fu_86_p2_carry_n_5,
      CO(1) => tmp2_fu_86_p2_carry_n_6,
      CO(0) => tmp2_fu_86_p2_carry_n_7,
      DI(7 downto 0) => FIR_delays_read_18_reg_203_pp0_iter1_reg(7 downto 0),
      O(7 downto 0) => tmp2_fu_86_p2(7 downto 0),
      S(7) => tmp2_fu_86_p2_carry_i_1_n_0,
      S(6) => tmp2_fu_86_p2_carry_i_2_n_0,
      S(5) => tmp2_fu_86_p2_carry_i_3_n_0,
      S(4) => tmp2_fu_86_p2_carry_i_4_n_0,
      S(3) => tmp2_fu_86_p2_carry_i_5_n_0,
      S(2) => tmp2_fu_86_p2_carry_i_6_n_0,
      S(1) => tmp2_fu_86_p2_carry_i_7_n_0,
      S(0) => tmp2_fu_86_p2_carry_i_8_n_0
    );
\tmp2_fu_86_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp2_fu_86_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \tmp2_fu_86_p2_carry__0_n_0\,
      CO(6) => \tmp2_fu_86_p2_carry__0_n_1\,
      CO(5) => \tmp2_fu_86_p2_carry__0_n_2\,
      CO(4) => \tmp2_fu_86_p2_carry__0_n_3\,
      CO(3) => \tmp2_fu_86_p2_carry__0_n_4\,
      CO(2) => \tmp2_fu_86_p2_carry__0_n_5\,
      CO(1) => \tmp2_fu_86_p2_carry__0_n_6\,
      CO(0) => \tmp2_fu_86_p2_carry__0_n_7\,
      DI(7) => \tmp2_fu_86_p2_carry__0_i_1_n_0\,
      DI(6 downto 0) => FIR_delays_read_18_reg_203_pp0_iter1_reg(14 downto 8),
      O(7 downto 0) => tmp2_fu_86_p2(15 downto 8),
      S(7) => \tmp2_fu_86_p2_carry__0_i_2_n_0\,
      S(6) => \tmp2_fu_86_p2_carry__0_i_3_n_0\,
      S(5) => \tmp2_fu_86_p2_carry__0_i_4_n_0\,
      S(4) => \tmp2_fu_86_p2_carry__0_i_5_n_0\,
      S(3) => \tmp2_fu_86_p2_carry__0_i_6_n_0\,
      S(2) => \tmp2_fu_86_p2_carry__0_i_7_n_0\,
      S(1) => \tmp2_fu_86_p2_carry__0_i_8_n_0\,
      S(0) => \tmp2_fu_86_p2_carry__0_i_9_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(15),
      O => \tmp2_fu_86_p2_carry__0_i_1_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(15),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(15),
      O => \tmp2_fu_86_p2_carry__0_i_2_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(14),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(14),
      O => \tmp2_fu_86_p2_carry__0_i_3_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(13),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(13),
      O => \tmp2_fu_86_p2_carry__0_i_4_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(12),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(12),
      O => \tmp2_fu_86_p2_carry__0_i_5_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(11),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(11),
      O => \tmp2_fu_86_p2_carry__0_i_6_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(10),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(10),
      O => \tmp2_fu_86_p2_carry__0_i_7_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(9),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(9),
      O => \tmp2_fu_86_p2_carry__0_i_8_n_0\
    );
\tmp2_fu_86_p2_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(8),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(8),
      O => \tmp2_fu_86_p2_carry__0_i_9_n_0\
    );
tmp2_fu_86_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(7),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(7),
      O => tmp2_fu_86_p2_carry_i_1_n_0
    );
tmp2_fu_86_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(6),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(6),
      O => tmp2_fu_86_p2_carry_i_2_n_0
    );
tmp2_fu_86_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(5),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(5),
      O => tmp2_fu_86_p2_carry_i_3_n_0
    );
tmp2_fu_86_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(4),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(4),
      O => tmp2_fu_86_p2_carry_i_4_n_0
    );
tmp2_fu_86_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(3),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(3),
      O => tmp2_fu_86_p2_carry_i_5_n_0
    );
tmp2_fu_86_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(2),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(2),
      O => tmp2_fu_86_p2_carry_i_6_n_0
    );
tmp2_fu_86_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(1),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(1),
      O => tmp2_fu_86_p2_carry_i_7_n_0
    );
tmp2_fu_86_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => FIR_delays_read_18_reg_203_pp0_iter1_reg(0),
      I1 => FIR_delays_write_read_reg_180_pp0_iter1_reg(0),
      O => tmp2_fu_86_p2_carry_i_8_n_0
    );
tmp3_fu_116_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp3_fu_116_p2_carry_n_0,
      CO(6) => tmp3_fu_116_p2_carry_n_1,
      CO(5) => tmp3_fu_116_p2_carry_n_2,
      CO(4) => tmp3_fu_116_p2_carry_n_3,
      CO(3) => tmp3_fu_116_p2_carry_n_4,
      CO(2) => tmp3_fu_116_p2_carry_n_5,
      CO(1) => tmp3_fu_116_p2_carry_n_6,
      CO(0) => tmp3_fu_116_p2_carry_n_7,
      DI(7) => tmp2_fu_86_p2(0),
      DI(6 downto 2) => B"00000",
      DI(1) => tmp3_fu_116_p2_carry_i_1_n_0,
      DI(0) => '0',
      O(7 downto 1) => C(8 downto 2),
      O(0) => NLW_tmp3_fu_116_p2_carry_O_UNCONNECTED(0),
      S(7) => tmp3_fu_116_p2_carry_i_2_n_0,
      S(6) => tmp3_fu_116_p2_carry_i_3_n_0,
      S(5) => tmp3_fu_116_p2_carry_i_4_n_0,
      S(4) => tmp3_fu_116_p2_carry_i_5_n_0,
      S(3) => tmp3_fu_116_p2_carry_i_6_n_0,
      S(2) => tmp3_fu_116_p2_carry_i_7_n_0,
      S(1) => tmp2_fu_86_p2(0),
      S(0) => '0'
    );
\tmp3_fu_116_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp3_fu_116_p2_carry_n_0,
      CI_TOP => '0',
      CO(7) => \tmp3_fu_116_p2_carry__0_n_0\,
      CO(6) => \tmp3_fu_116_p2_carry__0_n_1\,
      CO(5) => \tmp3_fu_116_p2_carry__0_n_2\,
      CO(4) => \tmp3_fu_116_p2_carry__0_n_3\,
      CO(3) => \tmp3_fu_116_p2_carry__0_n_4\,
      CO(2) => \tmp3_fu_116_p2_carry__0_n_5\,
      CO(1) => \tmp3_fu_116_p2_carry__0_n_6\,
      CO(0) => \tmp3_fu_116_p2_carry__0_n_7\,
      DI(7 downto 0) => tmp2_fu_86_p2(8 downto 1),
      O(7 downto 0) => C(16 downto 9),
      S(7) => \tmp3_fu_116_p2_carry__0_i_1_n_0\,
      S(6) => \tmp3_fu_116_p2_carry__0_i_2_n_0\,
      S(5) => \tmp3_fu_116_p2_carry__0_i_3_n_0\,
      S(4) => \tmp3_fu_116_p2_carry__0_i_4_n_0\,
      S(3) => \tmp3_fu_116_p2_carry__0_i_5_n_0\,
      S(2) => \tmp3_fu_116_p2_carry__0_i_6_n_0\,
      S(1) => \tmp3_fu_116_p2_carry__0_i_7_n_0\,
      S(0) => \tmp3_fu_116_p2_carry__0_i_8_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(8),
      I1 => tmp2_fu_86_p2(14),
      O => \tmp3_fu_116_p2_carry__0_i_1_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(7),
      I1 => tmp2_fu_86_p2(13),
      O => \tmp3_fu_116_p2_carry__0_i_2_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(6),
      I1 => tmp2_fu_86_p2(12),
      O => \tmp3_fu_116_p2_carry__0_i_3_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(5),
      I1 => tmp2_fu_86_p2(11),
      O => \tmp3_fu_116_p2_carry__0_i_4_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(4),
      I1 => tmp2_fu_86_p2(10),
      O => \tmp3_fu_116_p2_carry__0_i_5_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(3),
      I1 => tmp2_fu_86_p2(9),
      O => \tmp3_fu_116_p2_carry__0_i_6_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(2),
      I1 => tmp2_fu_86_p2(8),
      O => \tmp3_fu_116_p2_carry__0_i_7_n_0\
    );
\tmp3_fu_116_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(1),
      I1 => tmp2_fu_86_p2(7),
      O => \tmp3_fu_116_p2_carry__0_i_8_n_0\
    );
\tmp3_fu_116_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp3_fu_116_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \tmp3_fu_116_p2_carry__1_n_0\,
      CO(6) => \tmp3_fu_116_p2_carry__1_n_1\,
      CO(5) => \tmp3_fu_116_p2_carry__1_n_2\,
      CO(4) => \tmp3_fu_116_p2_carry__1_n_3\,
      CO(3) => \tmp3_fu_116_p2_carry__1_n_4\,
      CO(2) => \tmp3_fu_116_p2_carry__1_n_5\,
      CO(1) => \tmp3_fu_116_p2_carry__1_n_6\,
      CO(0) => \tmp3_fu_116_p2_carry__1_n_7\,
      DI(7 downto 3) => tmp2_fu_86_p2(15 downto 11),
      DI(2) => tmp2_fu_86_p2(16),
      DI(1) => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      DI(0) => tmp2_fu_86_p2(9),
      O(7 downto 0) => C(24 downto 17),
      S(7) => \tmp3_fu_116_p2_carry__1_i_3_n_0\,
      S(6) => \tmp3_fu_116_p2_carry__1_i_4_n_0\,
      S(5) => \tmp3_fu_116_p2_carry__1_i_5_n_0\,
      S(4) => \tmp3_fu_116_p2_carry__1_i_6_n_0\,
      S(3) => \tmp3_fu_116_p2_carry__1_i_7_n_0\,
      S(2) => \tmp3_fu_116_p2_carry__1_i_8_n_0\,
      S(1) => \tmp3_fu_116_p2_carry__1_i_9_n_0\,
      S(0) => \tmp3_fu_116_p2_carry__1_i_10_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      O => tmp2_fu_86_p2(16)
    );
\tmp3_fu_116_p2_carry__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(9),
      I1 => tmp2_fu_86_p2(15),
      O => \tmp3_fu_116_p2_carry__1_i_10_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp2_fu_86_p2_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_tmp3_fu_116_p2_carry__1_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_tmp3_fu_116_p2_carry__1_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\tmp3_fu_116_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp2_fu_86_p2(15),
      I1 => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      O => \tmp3_fu_116_p2_carry__1_i_3_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(14),
      I1 => tmp2_fu_86_p2(15),
      O => \tmp3_fu_116_p2_carry__1_i_4_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(13),
      I1 => tmp2_fu_86_p2(14),
      O => \tmp3_fu_116_p2_carry__1_i_5_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(12),
      I1 => tmp2_fu_86_p2(13),
      O => \tmp3_fu_116_p2_carry__1_i_6_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(11),
      I1 => tmp2_fu_86_p2(12),
      O => \tmp3_fu_116_p2_carry__1_i_7_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      I1 => tmp2_fu_86_p2(11),
      O => \tmp3_fu_116_p2_carry__1_i_8_n_0\
    );
\tmp3_fu_116_p2_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp3_fu_116_p2_carry__1_i_2_n_7\,
      I1 => tmp2_fu_86_p2(10),
      O => \tmp3_fu_116_p2_carry__1_i_9_n_0\
    );
\tmp3_fu_116_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp3_fu_116_p2_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp3_fu_116_p2_carry__2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp3_fu_116_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => C(25),
      S(7 downto 0) => B"00000001"
    );
tmp3_fu_116_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(0),
      O => tmp3_fu_116_p2_carry_i_1_n_0
    );
tmp3_fu_116_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp2_fu_86_p2(0),
      I1 => tmp2_fu_86_p2(6),
      O => tmp3_fu_116_p2_carry_i_2_n_0
    );
tmp3_fu_116_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(5),
      O => tmp3_fu_116_p2_carry_i_3_n_0
    );
tmp3_fu_116_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(4),
      O => tmp3_fu_116_p2_carry_i_4_n_0
    );
tmp3_fu_116_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(3),
      O => tmp3_fu_116_p2_carry_i_5_n_0
    );
tmp3_fu_116_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(2),
      O => tmp3_fu_116_p2_carry_i_6_n_0
    );
tmp3_fu_116_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp2_fu_86_p2(1),
      O => tmp3_fu_116_p2_carry_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3 is
  port (
    A : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_return_0_int_reg_reg[0]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[1]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[2]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[3]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[4]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[5]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[6]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[7]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[8]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[9]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[10]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[11]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[12]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[13]_0\ : out STD_LOGIC;
    \ap_return_0_int_reg_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \storemerge2_in_in_in_reg_371_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    x_n : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    mod_value2_load_reg_1199 : in STD_LOGIC;
    \FIR_delays_write_int_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \p_ZL19H_filter_FIR_kernel_122_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_12_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_12_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_11_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_10_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_9_int_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_read_9_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \FIR_delays_write_int_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3 : entity is "FIR_Cascade_HLS_FIR_filter_3";
end bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3 is
  signal FIR_delays_read_10_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_11_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_12_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_1_reg_167 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3_n_0\ : STD_LOGIC;
  signal FIR_delays_read_1_reg_167_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4_n_0\ : STD_LOGIC;
  signal FIR_delays_read_2_reg_173_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4_n_0\ : STD_LOGIC;
  signal FIR_delays_read_3_reg_178_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4_n_0\ : STD_LOGIC;
  signal FIR_delays_read_4_reg_183_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal FIR_delays_read_9_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FIR_delays_write_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \FIR_delays_write_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4_n_0\ : STD_LOGIC;
  signal \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4_n_0\ : STD_LOGIC;
  signal FIR_delays_write_read_reg_161_pp0_iter4_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_0 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_1 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_10 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_11 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_2 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_3 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_4 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_45 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_46 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_47 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_5 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_6 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_7 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_8 : STD_LOGIC;
  signal am_addmul_16s_16s_15ns_32_4_0_U12_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_9 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_0 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_1 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_10 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_11 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_2 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_3 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_4 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_5 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_6 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_7 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_8 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_9 : STD_LOGIC;
  signal ap_ce_reg_reg_n_0 : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_0_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_1_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_return_2_int_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_return_3_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_FIR_delays_read_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_FIR_delays_read_11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_FIR_delays_read_12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_FIR_delays_read_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[13]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[14]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[15]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \FIR_delays_read_12_int_reg[9]_i_1\ : label is "soft_lutpair179";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4 ";
  attribute srl_bus_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4 ";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[13]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[14]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[15]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[8]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \FIR_delays_read_9_int_reg[9]_i_1\ : label is "soft_lutpair187";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4 ";
  attribute srl_bus_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg ";
  attribute srl_name of \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4\ : label is "inst/\grp_FIR_filter_3_fu_430/FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4 ";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[10]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[13]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[14]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[15]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[8]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_0[9]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[11]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[13]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[14]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[15]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_1[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[12]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[13]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[15]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[6]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[8]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_2[9]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[12]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[14]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[15]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[7]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_3[9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[10]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[13]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[14]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[8]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \p_ZL21H_filter_FIR_dec_2_20_4[9]_i_1\ : label is "soft_lutpair139";
begin
\FIR_delays_read_10_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(0),
      Q => FIR_delays_read_10_int_reg(0),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(10),
      Q => FIR_delays_read_10_int_reg(10),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(11),
      Q => FIR_delays_read_10_int_reg(11),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(12),
      Q => FIR_delays_read_10_int_reg(12),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(13),
      Q => FIR_delays_read_10_int_reg(13),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(14),
      Q => FIR_delays_read_10_int_reg(14),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(15),
      Q => FIR_delays_read_10_int_reg(15),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(1),
      Q => FIR_delays_read_10_int_reg(1),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(2),
      Q => FIR_delays_read_10_int_reg(2),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(3),
      Q => FIR_delays_read_10_int_reg(3),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(4),
      Q => FIR_delays_read_10_int_reg(4),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(5),
      Q => FIR_delays_read_10_int_reg(5),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(6),
      Q => FIR_delays_read_10_int_reg(6),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(7),
      Q => FIR_delays_read_10_int_reg(7),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(8),
      Q => FIR_delays_read_10_int_reg(8),
      R => '0'
    );
\FIR_delays_read_10_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_10(9),
      Q => FIR_delays_read_10_int_reg(9),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(0),
      Q => FIR_delays_read_11_int_reg(0),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(10),
      Q => FIR_delays_read_11_int_reg(10),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(11),
      Q => FIR_delays_read_11_int_reg(11),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(12),
      Q => FIR_delays_read_11_int_reg(12),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(13),
      Q => FIR_delays_read_11_int_reg(13),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(14),
      Q => FIR_delays_read_11_int_reg(14),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(15),
      Q => FIR_delays_read_11_int_reg(15),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(1),
      Q => FIR_delays_read_11_int_reg(1),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(2),
      Q => FIR_delays_read_11_int_reg(2),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(3),
      Q => FIR_delays_read_11_int_reg(3),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(4),
      Q => FIR_delays_read_11_int_reg(4),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(5),
      Q => FIR_delays_read_11_int_reg(5),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(6),
      Q => FIR_delays_read_11_int_reg(6),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(7),
      Q => FIR_delays_read_11_int_reg(7),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(8),
      Q => FIR_delays_read_11_int_reg(8),
      R => '0'
    );
\FIR_delays_read_11_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_11(9),
      Q => FIR_delays_read_11_int_reg(9),
      R => '0'
    );
\FIR_delays_read_12_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(0),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(0),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(0)
    );
\FIR_delays_read_12_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(10),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(10),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(10)
    );
\FIR_delays_read_12_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(11),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(11),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(11)
    );
\FIR_delays_read_12_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(12),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(12),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(12)
    );
\FIR_delays_read_12_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(13),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(13),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(13)
    );
\FIR_delays_read_12_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(14),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(14),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(14)
    );
\FIR_delays_read_12_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(15),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(15),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(15)
    );
\FIR_delays_read_12_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(1),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(1),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(1)
    );
\FIR_delays_read_12_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(2),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(2),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(2)
    );
\FIR_delays_read_12_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(3),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(3),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(3)
    );
\FIR_delays_read_12_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(4),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(4),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(4)
    );
\FIR_delays_read_12_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(5),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(5),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(5)
    );
\FIR_delays_read_12_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(6),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(6),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(6)
    );
\FIR_delays_read_12_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(7),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(7),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(7)
    );
\FIR_delays_read_12_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(8),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(8),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(8)
    );
\FIR_delays_read_12_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_12_int_reg_reg[15]_0\(9),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_12_int_reg_reg[15]_1\(9),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_12(9)
    );
\FIR_delays_read_12_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(0),
      Q => FIR_delays_read_12_int_reg(0),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(10),
      Q => FIR_delays_read_12_int_reg(10),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(11),
      Q => FIR_delays_read_12_int_reg(11),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(12),
      Q => FIR_delays_read_12_int_reg(12),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(13),
      Q => FIR_delays_read_12_int_reg(13),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(14),
      Q => FIR_delays_read_12_int_reg(14),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(15),
      Q => FIR_delays_read_12_int_reg(15),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(1),
      Q => FIR_delays_read_12_int_reg(1),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(2),
      Q => FIR_delays_read_12_int_reg(2),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(3),
      Q => FIR_delays_read_12_int_reg(3),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(4),
      Q => FIR_delays_read_12_int_reg(4),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(5),
      Q => FIR_delays_read_12_int_reg(5),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(6),
      Q => FIR_delays_read_12_int_reg(6),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(7),
      Q => FIR_delays_read_12_int_reg(7),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(8),
      Q => FIR_delays_read_12_int_reg(8),
      R => '0'
    );
\FIR_delays_read_12_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_12(9),
      Q => FIR_delays_read_12_int_reg(9),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(0),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(10),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(11),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(12),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(13),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(14),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(15),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(1),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(2),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(3),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(4),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(5),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(6),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(7),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(8),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_1_reg_167(9),
      Q => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3_n_0\
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[0]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(0),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[10]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(10),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[11]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(11),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[12]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(12),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[13]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(13),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[14]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(14),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[15]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(15),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[1]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(1),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[2]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(2),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[3]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(3),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[4]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(4),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[5]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(5),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[6]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(6),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[7]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(7),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[8]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(8),
      R => '0'
    );
\FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_1_reg_167_pp0_iter3_reg_reg[9]_srl3_n_0\,
      Q => FIR_delays_read_1_reg_167_pp0_iter4_reg(9),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(0),
      Q => FIR_delays_read_1_reg_167(0),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(10),
      Q => FIR_delays_read_1_reg_167(10),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(11),
      Q => FIR_delays_read_1_reg_167(11),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(12),
      Q => FIR_delays_read_1_reg_167(12),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(13),
      Q => FIR_delays_read_1_reg_167(13),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(14),
      Q => FIR_delays_read_1_reg_167(14),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(15),
      Q => FIR_delays_read_1_reg_167(15),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(1),
      Q => FIR_delays_read_1_reg_167(1),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(2),
      Q => FIR_delays_read_1_reg_167(2),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(3),
      Q => FIR_delays_read_1_reg_167(3),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(4),
      Q => FIR_delays_read_1_reg_167(4),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(5),
      Q => FIR_delays_read_1_reg_167(5),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(6),
      Q => FIR_delays_read_1_reg_167(6),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(7),
      Q => FIR_delays_read_1_reg_167(7),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(8),
      Q => FIR_delays_read_1_reg_167(8),
      R => '0'
    );
\FIR_delays_read_1_reg_167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_12_int_reg(9),
      Q => FIR_delays_read_1_reg_167(9),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(0),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(10),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(11),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(12),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(13),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(14),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(15),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(1),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(2),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(3),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(4),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(5),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(6),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(7),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(8),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_11_int_reg(9),
      Q => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4_n_0\
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[0]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(0),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[10]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(10),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[11]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(11),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[12]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(12),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[13]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(13),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[14]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(14),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[15]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(15),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[1]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(1),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[2]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(2),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[3]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(3),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[4]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(4),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[5]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(5),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[6]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(6),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[7]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(7),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[8]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(8),
      R => '0'
    );
\FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_2_reg_173_pp0_iter3_reg_reg[9]_srl4_n_0\,
      Q => FIR_delays_read_2_reg_173_pp0_iter4_reg(9),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(0),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(10),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(11),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(12),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(13),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(14),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(15),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(1),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(2),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(3),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(4),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(5),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(6),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(7),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(8),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_10_int_reg(9),
      Q => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4_n_0\
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[0]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(0),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[10]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(10),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[11]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(11),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[12]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(12),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[13]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(13),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[14]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(14),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[15]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(15),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[1]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(1),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[2]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(2),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[3]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(3),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[4]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(4),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[5]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(5),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[6]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(6),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[7]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(7),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[8]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(8),
      R => '0'
    );
\FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_3_reg_178_pp0_iter3_reg_reg[9]_srl4_n_0\,
      Q => FIR_delays_read_3_reg_178_pp0_iter4_reg(9),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(0),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(10),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(11),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(12),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(13),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(14),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(15),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(1),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(2),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(3),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(4),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(5),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(6),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(7),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(8),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => FIR_delays_read_9_int_reg(9),
      Q => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4_n_0\
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[0]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(0),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[10]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(10),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[11]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(11),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[12]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(12),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[13]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(13),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[14]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(14),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[15]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(15),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[1]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(1),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[2]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(2),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[3]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(3),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[4]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(4),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[5]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(5),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[6]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(6),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[7]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(7),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[8]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(8),
      R => '0'
    );
\FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_read_4_reg_183_pp0_iter3_reg_reg[9]_srl4_n_0\,
      Q => FIR_delays_read_4_reg_183_pp0_iter4_reg(9),
      R => '0'
    );
\FIR_delays_read_9_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(0),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(0),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(0)
    );
\FIR_delays_read_9_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(10),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(10),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(10)
    );
\FIR_delays_read_9_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(11),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(11),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(11)
    );
\FIR_delays_read_9_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(12),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(12),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(12)
    );
\FIR_delays_read_9_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(13),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(13),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(13)
    );
\FIR_delays_read_9_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(14),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(14),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(14)
    );
\FIR_delays_read_9_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(15),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(15),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(15)
    );
\FIR_delays_read_9_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(1),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(1),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(1)
    );
\FIR_delays_read_9_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(2),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(2),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(2)
    );
\FIR_delays_read_9_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(3),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(3),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(3)
    );
\FIR_delays_read_9_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(4),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(4),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(4)
    );
\FIR_delays_read_9_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(5),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(5),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(5)
    );
\FIR_delays_read_9_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(6),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(6),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(6)
    );
\FIR_delays_read_9_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(7),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(7),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(7)
    );
\FIR_delays_read_9_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(8),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(8),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(8)
    );
\FIR_delays_read_9_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FIR_delays_read_9_int_reg_reg[15]_0\(9),
      I1 => \FIR_delays_write_int_reg_reg[1]_0\(7),
      I2 => \FIR_delays_read_9_int_reg_reg[15]_1\(9),
      O => grp_FIR_filter_3_fu_430_FIR_delays_read_9(9)
    );
\FIR_delays_read_9_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(0),
      Q => FIR_delays_read_9_int_reg(0),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(10),
      Q => FIR_delays_read_9_int_reg(10),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(11),
      Q => FIR_delays_read_9_int_reg(11),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(12),
      Q => FIR_delays_read_9_int_reg(12),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(13),
      Q => FIR_delays_read_9_int_reg(13),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(14),
      Q => FIR_delays_read_9_int_reg(14),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(15),
      Q => FIR_delays_read_9_int_reg(15),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(1),
      Q => FIR_delays_read_9_int_reg(1),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(2),
      Q => FIR_delays_read_9_int_reg(2),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(3),
      Q => FIR_delays_read_9_int_reg(3),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(4),
      Q => FIR_delays_read_9_int_reg(4),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(5),
      Q => FIR_delays_read_9_int_reg(5),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(6),
      Q => FIR_delays_read_9_int_reg(6),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(7),
      Q => FIR_delays_read_9_int_reg(7),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(8),
      Q => FIR_delays_read_9_int_reg(8),
      R => '0'
    );
\FIR_delays_read_9_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => grp_FIR_filter_3_fu_430_FIR_delays_read_9(9),
      Q => FIR_delays_read_9_int_reg(9),
      R => '0'
    );
\FIR_delays_write_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(0),
      Q => \FIR_delays_write_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(10),
      Q => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(11),
      Q => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(12),
      Q => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(13),
      Q => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(14),
      Q => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(15),
      Q => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(1),
      Q => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(2),
      Q => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(3),
      Q => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(4),
      Q => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(5),
      Q => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(6),
      Q => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(7),
      Q => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(8),
      Q => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\FIR_delays_write_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_FIR_filter_3_fu_430_ap_ce,
      D => \FIR_delays_write_int_reg_reg[15]_1\(9),
      Q => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[0]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_ce_reg_reg_n_0,
      CLK => ap_clk,
      D => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      Q => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4_n_0\
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[0]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(0),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[10]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(10),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[11]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(11),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[12]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(12),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[13]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(13),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[14]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(14),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[15]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(15),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[1]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(1),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[2]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(2),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[3]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(3),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[4]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(4),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[5]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(5),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[6]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(6),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[7]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(7),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[8]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(8),
      R => '0'
    );
\FIR_delays_write_read_reg_161_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => \FIR_delays_write_read_reg_161_pp0_iter3_reg_reg[9]_srl4_n_0\,
      Q => FIR_delays_write_read_reg_161_pp0_iter4_reg(9),
      R => '0'
    );
am_addmul_16s_16s_15ns_32_4_0_U12: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10
     port map (
      A(15 downto 0) => grp_FIR_filter_3_fu_430_FIR_delays_read_11(15 downto 0),
      CEA1 => grp_FIR_filter_3_fu_430_ap_ce,
      D(15 downto 0) => grp_FIR_filter_3_fu_430_FIR_delays_read_10(15 downto 0),
      DSP_ALU_INST => ap_ce_reg_reg_n_0,
      \FIR_delays_read_10_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_10_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_10_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_10_int_reg_reg[15]_1\(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]\(15 downto 0) => \FIR_delays_read_11_int_reg_reg[15]_0\(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]_0\(15 downto 0) => \FIR_delays_read_11_int_reg_reg[15]_1\(15 downto 0),
      \FIR_delays_read_9_int_reg_reg[0]\(13 downto 0) => \FIR_delays_write_int_reg_reg[1]_0\(13 downto 0),
      PCOUT(47) => am_addmul_16s_16s_15ns_32_4_0_U12_n_0,
      PCOUT(46) => am_addmul_16s_16s_15ns_32_4_0_U12_n_1,
      PCOUT(45) => am_addmul_16s_16s_15ns_32_4_0_U12_n_2,
      PCOUT(44) => am_addmul_16s_16s_15ns_32_4_0_U12_n_3,
      PCOUT(43) => am_addmul_16s_16s_15ns_32_4_0_U12_n_4,
      PCOUT(42) => am_addmul_16s_16s_15ns_32_4_0_U12_n_5,
      PCOUT(41) => am_addmul_16s_16s_15ns_32_4_0_U12_n_6,
      PCOUT(40) => am_addmul_16s_16s_15ns_32_4_0_U12_n_7,
      PCOUT(39) => am_addmul_16s_16s_15ns_32_4_0_U12_n_8,
      PCOUT(38) => am_addmul_16s_16s_15ns_32_4_0_U12_n_9,
      PCOUT(37) => am_addmul_16s_16s_15ns_32_4_0_U12_n_10,
      PCOUT(36) => am_addmul_16s_16s_15ns_32_4_0_U12_n_11,
      PCOUT(35) => am_addmul_16s_16s_15ns_32_4_0_U12_n_12,
      PCOUT(34) => am_addmul_16s_16s_15ns_32_4_0_U12_n_13,
      PCOUT(33) => am_addmul_16s_16s_15ns_32_4_0_U12_n_14,
      PCOUT(32) => am_addmul_16s_16s_15ns_32_4_0_U12_n_15,
      PCOUT(31) => am_addmul_16s_16s_15ns_32_4_0_U12_n_16,
      PCOUT(30) => am_addmul_16s_16s_15ns_32_4_0_U12_n_17,
      PCOUT(29) => am_addmul_16s_16s_15ns_32_4_0_U12_n_18,
      PCOUT(28) => am_addmul_16s_16s_15ns_32_4_0_U12_n_19,
      PCOUT(27) => am_addmul_16s_16s_15ns_32_4_0_U12_n_20,
      PCOUT(26) => am_addmul_16s_16s_15ns_32_4_0_U12_n_21,
      PCOUT(25) => am_addmul_16s_16s_15ns_32_4_0_U12_n_22,
      PCOUT(24) => am_addmul_16s_16s_15ns_32_4_0_U12_n_23,
      PCOUT(23) => am_addmul_16s_16s_15ns_32_4_0_U12_n_24,
      PCOUT(22) => am_addmul_16s_16s_15ns_32_4_0_U12_n_25,
      PCOUT(21) => am_addmul_16s_16s_15ns_32_4_0_U12_n_26,
      PCOUT(20) => am_addmul_16s_16s_15ns_32_4_0_U12_n_27,
      PCOUT(19) => am_addmul_16s_16s_15ns_32_4_0_U12_n_28,
      PCOUT(18) => am_addmul_16s_16s_15ns_32_4_0_U12_n_29,
      PCOUT(17) => am_addmul_16s_16s_15ns_32_4_0_U12_n_30,
      PCOUT(16) => am_addmul_16s_16s_15ns_32_4_0_U12_n_31,
      PCOUT(15) => am_addmul_16s_16s_15ns_32_4_0_U12_n_32,
      PCOUT(14) => am_addmul_16s_16s_15ns_32_4_0_U12_n_33,
      PCOUT(13) => am_addmul_16s_16s_15ns_32_4_0_U12_n_34,
      PCOUT(12) => am_addmul_16s_16s_15ns_32_4_0_U12_n_35,
      PCOUT(11) => am_addmul_16s_16s_15ns_32_4_0_U12_n_36,
      PCOUT(10) => am_addmul_16s_16s_15ns_32_4_0_U12_n_37,
      PCOUT(9) => am_addmul_16s_16s_15ns_32_4_0_U12_n_38,
      PCOUT(8) => am_addmul_16s_16s_15ns_32_4_0_U12_n_39,
      PCOUT(7) => am_addmul_16s_16s_15ns_32_4_0_U12_n_40,
      PCOUT(6) => am_addmul_16s_16s_15ns_32_4_0_U12_n_41,
      PCOUT(5) => am_addmul_16s_16s_15ns_32_4_0_U12_n_42,
      PCOUT(4) => am_addmul_16s_16s_15ns_32_4_0_U12_n_43,
      PCOUT(3) => am_addmul_16s_16s_15ns_32_4_0_U12_n_44,
      PCOUT(2) => am_addmul_16s_16s_15ns_32_4_0_U12_n_45,
      PCOUT(1) => am_addmul_16s_16s_15ns_32_4_0_U12_n_46,
      PCOUT(0) => am_addmul_16s_16s_15ns_32_4_0_U12_n_47,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      ap_clk => ap_clk
    );
ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0
     port map (
      DSP_ALU_INST => ap_ce_reg_reg_n_0,
      DSP_A_B_DATA_INST(15 downto 0) => DSP_A_B_DATA_INST(15 downto 0),
      DSP_A_B_DATA_INST_0(0) => \FIR_delays_write_int_reg_reg[1]_0\(7),
      DSP_A_B_DATA_INST_1(15 downto 0) => DSP_A_B_DATA_INST_0(15 downto 0),
      DSP_OUTPUT_INST(47) => am_addmul_16s_16s_15ns_32_4_0_U12_n_0,
      DSP_OUTPUT_INST(46) => am_addmul_16s_16s_15ns_32_4_0_U12_n_1,
      DSP_OUTPUT_INST(45) => am_addmul_16s_16s_15ns_32_4_0_U12_n_2,
      DSP_OUTPUT_INST(44) => am_addmul_16s_16s_15ns_32_4_0_U12_n_3,
      DSP_OUTPUT_INST(43) => am_addmul_16s_16s_15ns_32_4_0_U12_n_4,
      DSP_OUTPUT_INST(42) => am_addmul_16s_16s_15ns_32_4_0_U12_n_5,
      DSP_OUTPUT_INST(41) => am_addmul_16s_16s_15ns_32_4_0_U12_n_6,
      DSP_OUTPUT_INST(40) => am_addmul_16s_16s_15ns_32_4_0_U12_n_7,
      DSP_OUTPUT_INST(39) => am_addmul_16s_16s_15ns_32_4_0_U12_n_8,
      DSP_OUTPUT_INST(38) => am_addmul_16s_16s_15ns_32_4_0_U12_n_9,
      DSP_OUTPUT_INST(37) => am_addmul_16s_16s_15ns_32_4_0_U12_n_10,
      DSP_OUTPUT_INST(36) => am_addmul_16s_16s_15ns_32_4_0_U12_n_11,
      DSP_OUTPUT_INST(35) => am_addmul_16s_16s_15ns_32_4_0_U12_n_12,
      DSP_OUTPUT_INST(34) => am_addmul_16s_16s_15ns_32_4_0_U12_n_13,
      DSP_OUTPUT_INST(33) => am_addmul_16s_16s_15ns_32_4_0_U12_n_14,
      DSP_OUTPUT_INST(32) => am_addmul_16s_16s_15ns_32_4_0_U12_n_15,
      DSP_OUTPUT_INST(31) => am_addmul_16s_16s_15ns_32_4_0_U12_n_16,
      DSP_OUTPUT_INST(30) => am_addmul_16s_16s_15ns_32_4_0_U12_n_17,
      DSP_OUTPUT_INST(29) => am_addmul_16s_16s_15ns_32_4_0_U12_n_18,
      DSP_OUTPUT_INST(28) => am_addmul_16s_16s_15ns_32_4_0_U12_n_19,
      DSP_OUTPUT_INST(27) => am_addmul_16s_16s_15ns_32_4_0_U12_n_20,
      DSP_OUTPUT_INST(26) => am_addmul_16s_16s_15ns_32_4_0_U12_n_21,
      DSP_OUTPUT_INST(25) => am_addmul_16s_16s_15ns_32_4_0_U12_n_22,
      DSP_OUTPUT_INST(24) => am_addmul_16s_16s_15ns_32_4_0_U12_n_23,
      DSP_OUTPUT_INST(23) => am_addmul_16s_16s_15ns_32_4_0_U12_n_24,
      DSP_OUTPUT_INST(22) => am_addmul_16s_16s_15ns_32_4_0_U12_n_25,
      DSP_OUTPUT_INST(21) => am_addmul_16s_16s_15ns_32_4_0_U12_n_26,
      DSP_OUTPUT_INST(20) => am_addmul_16s_16s_15ns_32_4_0_U12_n_27,
      DSP_OUTPUT_INST(19) => am_addmul_16s_16s_15ns_32_4_0_U12_n_28,
      DSP_OUTPUT_INST(18) => am_addmul_16s_16s_15ns_32_4_0_U12_n_29,
      DSP_OUTPUT_INST(17) => am_addmul_16s_16s_15ns_32_4_0_U12_n_30,
      DSP_OUTPUT_INST(16) => am_addmul_16s_16s_15ns_32_4_0_U12_n_31,
      DSP_OUTPUT_INST(15) => am_addmul_16s_16s_15ns_32_4_0_U12_n_32,
      DSP_OUTPUT_INST(14) => am_addmul_16s_16s_15ns_32_4_0_U12_n_33,
      DSP_OUTPUT_INST(13) => am_addmul_16s_16s_15ns_32_4_0_U12_n_34,
      DSP_OUTPUT_INST(12) => am_addmul_16s_16s_15ns_32_4_0_U12_n_35,
      DSP_OUTPUT_INST(11) => am_addmul_16s_16s_15ns_32_4_0_U12_n_36,
      DSP_OUTPUT_INST(10) => am_addmul_16s_16s_15ns_32_4_0_U12_n_37,
      DSP_OUTPUT_INST(9) => am_addmul_16s_16s_15ns_32_4_0_U12_n_38,
      DSP_OUTPUT_INST(8) => am_addmul_16s_16s_15ns_32_4_0_U12_n_39,
      DSP_OUTPUT_INST(7) => am_addmul_16s_16s_15ns_32_4_0_U12_n_40,
      DSP_OUTPUT_INST(6) => am_addmul_16s_16s_15ns_32_4_0_U12_n_41,
      DSP_OUTPUT_INST(5) => am_addmul_16s_16s_15ns_32_4_0_U12_n_42,
      DSP_OUTPUT_INST(4) => am_addmul_16s_16s_15ns_32_4_0_U12_n_43,
      DSP_OUTPUT_INST(3) => am_addmul_16s_16s_15ns_32_4_0_U12_n_44,
      DSP_OUTPUT_INST(2) => am_addmul_16s_16s_15ns_32_4_0_U12_n_45,
      DSP_OUTPUT_INST(1) => am_addmul_16s_16s_15ns_32_4_0_U12_n_46,
      DSP_OUTPUT_INST(0) => am_addmul_16s_16s_15ns_32_4_0_U12_n_47,
      E(0) => grp_FIR_filter_3_fu_430_ap_ce,
      PCOUT(47) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_47,
      Q(15) => \FIR_delays_write_int_reg_reg_n_0_[15]\,
      Q(14) => \FIR_delays_write_int_reg_reg_n_0_[14]\,
      Q(13) => \FIR_delays_write_int_reg_reg_n_0_[13]\,
      Q(12) => \FIR_delays_write_int_reg_reg_n_0_[12]\,
      Q(11) => \FIR_delays_write_int_reg_reg_n_0_[11]\,
      Q(10) => \FIR_delays_write_int_reg_reg_n_0_[10]\,
      Q(9) => \FIR_delays_write_int_reg_reg_n_0_[9]\,
      Q(8) => \FIR_delays_write_int_reg_reg_n_0_[8]\,
      Q(7) => \FIR_delays_write_int_reg_reg_n_0_[7]\,
      Q(6) => \FIR_delays_write_int_reg_reg_n_0_[6]\,
      Q(5) => \FIR_delays_write_int_reg_reg_n_0_[5]\,
      Q(4) => \FIR_delays_write_int_reg_reg_n_0_[4]\,
      Q(3) => \FIR_delays_write_int_reg_reg_n_0_[3]\,
      Q(2) => \FIR_delays_write_int_reg_reg_n_0_[2]\,
      Q(1) => \FIR_delays_write_int_reg_reg_n_0_[1]\,
      Q(0) => \FIR_delays_write_int_reg_reg_n_0_[0]\,
      ap_clk => ap_clk
    );
ama_addmuladd_16s_16s_14s_32s_32_4_0_U14: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11
     port map (
      A(14 downto 0) => A(14 downto 0),
      D(15) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_0,
      D(14) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_1,
      D(13) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_2,
      D(12) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_3,
      D(11) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_4,
      D(10) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_5,
      D(9) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_6,
      D(8) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_7,
      D(7) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_8,
      D(6) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_9,
      D(5) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_10,
      D(4) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_11,
      D(3) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_12,
      D(2) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_13,
      D(1) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_14,
      D(0) => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_15,
      DSP_ALU_INST(15 downto 0) => FIR_delays_read_9_int_reg(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]\(14 downto 0) => Q(14 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(14 downto 0) => \FIR_delays_write_int_reg_reg[15]_0\(14 downto 0),
      \FIR_delays_write_int_reg_reg[1]\(0) => \FIR_delays_write_int_reg_reg[1]_0\(13),
      PCOUT(47) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_0,
      PCOUT(46) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_1,
      PCOUT(45) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_2,
      PCOUT(44) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_3,
      PCOUT(43) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_4,
      PCOUT(42) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_5,
      PCOUT(41) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_6,
      PCOUT(40) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_7,
      PCOUT(39) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_8,
      PCOUT(38) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_9,
      PCOUT(37) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_10,
      PCOUT(36) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_11,
      PCOUT(35) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_12,
      PCOUT(34) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_13,
      PCOUT(33) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_14,
      PCOUT(32) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_15,
      PCOUT(31) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_16,
      PCOUT(30) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_17,
      PCOUT(29) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_18,
      PCOUT(28) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_19,
      PCOUT(27) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_20,
      PCOUT(26) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_21,
      PCOUT(25) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_22,
      PCOUT(24) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_23,
      PCOUT(23) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_24,
      PCOUT(22) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_25,
      PCOUT(21) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_26,
      PCOUT(20) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_27,
      PCOUT(19) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_28,
      PCOUT(18) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_29,
      PCOUT(17) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_30,
      PCOUT(16) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_31,
      PCOUT(15) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_32,
      PCOUT(14) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_33,
      PCOUT(13) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_34,
      PCOUT(12) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_35,
      PCOUT(11) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_36,
      PCOUT(10) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_37,
      PCOUT(9) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_38,
      PCOUT(8) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_39,
      PCOUT(7) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_40,
      PCOUT(6) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_41,
      PCOUT(5) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_42,
      PCOUT(4) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_43,
      PCOUT(3) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_44,
      PCOUT(2) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_45,
      PCOUT(1) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_46,
      PCOUT(0) => ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13_n_47,
      Q(15 downto 0) => FIR_delays_read_1_reg_167(15 downto 0),
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[0]\ => \ap_return_0_int_reg_reg[0]_0\,
      \ap_return_0_int_reg_reg[10]\ => \ap_return_0_int_reg_reg[10]_0\,
      \ap_return_0_int_reg_reg[11]\ => \ap_return_0_int_reg_reg[11]_0\,
      \ap_return_0_int_reg_reg[12]\ => \ap_return_0_int_reg_reg[12]_0\,
      \ap_return_0_int_reg_reg[13]\ => \ap_return_0_int_reg_reg[13]_0\,
      \ap_return_0_int_reg_reg[14]\ => \ap_return_0_int_reg_reg[14]_0\,
      \ap_return_0_int_reg_reg[1]\ => \ap_return_0_int_reg_reg[1]_0\,
      \ap_return_0_int_reg_reg[2]\ => \ap_return_0_int_reg_reg[2]_0\,
      \ap_return_0_int_reg_reg[3]\ => \ap_return_0_int_reg_reg[3]_0\,
      \ap_return_0_int_reg_reg[4]\ => \ap_return_0_int_reg_reg[4]_0\,
      \ap_return_0_int_reg_reg[5]\ => \ap_return_0_int_reg_reg[5]_0\,
      \ap_return_0_int_reg_reg[6]\ => \ap_return_0_int_reg_reg[6]_0\,
      \ap_return_0_int_reg_reg[7]\ => \ap_return_0_int_reg_reg[7]_0\,
      \ap_return_0_int_reg_reg[8]\ => \ap_return_0_int_reg_reg[8]_0\,
      \ap_return_0_int_reg_reg[9]\ => \ap_return_0_int_reg_reg[9]_0\,
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15) => \ap_return_0_int_reg_reg_n_0_[15]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(14) => \ap_return_0_int_reg_reg_n_0_[14]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(13) => \ap_return_0_int_reg_reg_n_0_[13]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(12) => \ap_return_0_int_reg_reg_n_0_[12]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(11) => \ap_return_0_int_reg_reg_n_0_[11]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(10) => \ap_return_0_int_reg_reg_n_0_[10]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(9) => \ap_return_0_int_reg_reg_n_0_[9]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(8) => \ap_return_0_int_reg_reg_n_0_[8]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(7) => \ap_return_0_int_reg_reg_n_0_[7]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(6) => \ap_return_0_int_reg_reg_n_0_[6]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(5) => \ap_return_0_int_reg_reg_n_0_[5]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(4) => \ap_return_0_int_reg_reg_n_0_[4]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(3) => \ap_return_0_int_reg_reg_n_0_[3]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(2) => \ap_return_0_int_reg_reg_n_0_[2]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(1) => \ap_return_0_int_reg_reg_n_0_[1]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(0) => \ap_return_0_int_reg_reg_n_0_[0]\,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]_0\(15 downto 0) => \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15 downto 0),
      \storemerge2_in_in_in_reg_371_reg[14]\(14 downto 0) => \storemerge2_in_in_in_reg_371_reg[14]\(14 downto 0),
      x_n(15 downto 0) => x_n(15 downto 0),
      \y4_reg[1]\ => ap_ce_reg_reg_n_0
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_FIR_filter_3_fu_430_ap_ce,
      Q => ap_ce_reg_reg_n_0,
      R => '0'
    );
\ap_return_0_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_15,
      Q => \ap_return_0_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_5,
      Q => \ap_return_0_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_4,
      Q => \ap_return_0_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_3,
      Q => \ap_return_0_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_2,
      Q => \ap_return_0_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_1,
      Q => \ap_return_0_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_0,
      Q => \ap_return_0_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_14,
      Q => \ap_return_0_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_13,
      Q => \ap_return_0_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_12,
      Q => \ap_return_0_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_11,
      Q => \ap_return_0_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_10,
      Q => \ap_return_0_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_9,
      Q => \ap_return_0_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_8,
      Q => \ap_return_0_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_7,
      Q => \ap_return_0_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_0_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => ama_addmuladd_16s_16s_14s_32s_32_4_0_U14_n_6,
      Q => \ap_return_0_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(0),
      Q => \ap_return_1_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(10),
      Q => \ap_return_1_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(11),
      Q => \ap_return_1_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(12),
      Q => \ap_return_1_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(13),
      Q => \ap_return_1_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(14),
      Q => \ap_return_1_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(15),
      Q => \ap_return_1_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(1),
      Q => \ap_return_1_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(2),
      Q => \ap_return_1_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(3),
      Q => \ap_return_1_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(4),
      Q => \ap_return_1_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(5),
      Q => \ap_return_1_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(6),
      Q => \ap_return_1_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(7),
      Q => \ap_return_1_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(8),
      Q => \ap_return_1_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_1_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_4_reg_183_pp0_iter4_reg(9),
      Q => \ap_return_1_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(0),
      Q => \ap_return_2_int_reg_reg_n_0_[0]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(10),
      Q => \ap_return_2_int_reg_reg_n_0_[10]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(11),
      Q => \ap_return_2_int_reg_reg_n_0_[11]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(12),
      Q => \ap_return_2_int_reg_reg_n_0_[12]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(13),
      Q => \ap_return_2_int_reg_reg_n_0_[13]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(14),
      Q => \ap_return_2_int_reg_reg_n_0_[14]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(15),
      Q => \ap_return_2_int_reg_reg_n_0_[15]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(1),
      Q => \ap_return_2_int_reg_reg_n_0_[1]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(2),
      Q => \ap_return_2_int_reg_reg_n_0_[2]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(3),
      Q => \ap_return_2_int_reg_reg_n_0_[3]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(4),
      Q => \ap_return_2_int_reg_reg_n_0_[4]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(5),
      Q => \ap_return_2_int_reg_reg_n_0_[5]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(6),
      Q => \ap_return_2_int_reg_reg_n_0_[6]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(7),
      Q => \ap_return_2_int_reg_reg_n_0_[7]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(8),
      Q => \ap_return_2_int_reg_reg_n_0_[8]\,
      R => '0'
    );
\ap_return_2_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_3_reg_178_pp0_iter4_reg(9),
      Q => \ap_return_2_int_reg_reg_n_0_[9]\,
      R => '0'
    );
\ap_return_3_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(0),
      Q => ap_return_3_int_reg(0),
      R => '0'
    );
\ap_return_3_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(10),
      Q => ap_return_3_int_reg(10),
      R => '0'
    );
\ap_return_3_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(11),
      Q => ap_return_3_int_reg(11),
      R => '0'
    );
\ap_return_3_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(12),
      Q => ap_return_3_int_reg(12),
      R => '0'
    );
\ap_return_3_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(13),
      Q => ap_return_3_int_reg(13),
      R => '0'
    );
\ap_return_3_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(14),
      Q => ap_return_3_int_reg(14),
      R => '0'
    );
\ap_return_3_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(15),
      Q => ap_return_3_int_reg(15),
      R => '0'
    );
\ap_return_3_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(1),
      Q => ap_return_3_int_reg(1),
      R => '0'
    );
\ap_return_3_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(2),
      Q => ap_return_3_int_reg(2),
      R => '0'
    );
\ap_return_3_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(3),
      Q => ap_return_3_int_reg(3),
      R => '0'
    );
\ap_return_3_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(4),
      Q => ap_return_3_int_reg(4),
      R => '0'
    );
\ap_return_3_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(5),
      Q => ap_return_3_int_reg(5),
      R => '0'
    );
\ap_return_3_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(6),
      Q => ap_return_3_int_reg(6),
      R => '0'
    );
\ap_return_3_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(7),
      Q => ap_return_3_int_reg(7),
      R => '0'
    );
\ap_return_3_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(8),
      Q => ap_return_3_int_reg(8),
      R => '0'
    );
\ap_return_3_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_2_reg_173_pp0_iter4_reg(9),
      Q => ap_return_3_int_reg(9),
      R => '0'
    );
\ap_return_4_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(0),
      Q => ap_return_4_int_reg(0),
      R => '0'
    );
\ap_return_4_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(10),
      Q => ap_return_4_int_reg(10),
      R => '0'
    );
\ap_return_4_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(11),
      Q => ap_return_4_int_reg(11),
      R => '0'
    );
\ap_return_4_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(12),
      Q => ap_return_4_int_reg(12),
      R => '0'
    );
\ap_return_4_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(13),
      Q => ap_return_4_int_reg(13),
      R => '0'
    );
\ap_return_4_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(14),
      Q => ap_return_4_int_reg(14),
      R => '0'
    );
\ap_return_4_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(15),
      Q => ap_return_4_int_reg(15),
      R => '0'
    );
\ap_return_4_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(1),
      Q => ap_return_4_int_reg(1),
      R => '0'
    );
\ap_return_4_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(2),
      Q => ap_return_4_int_reg(2),
      R => '0'
    );
\ap_return_4_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(3),
      Q => ap_return_4_int_reg(3),
      R => '0'
    );
\ap_return_4_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(4),
      Q => ap_return_4_int_reg(4),
      R => '0'
    );
\ap_return_4_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(5),
      Q => ap_return_4_int_reg(5),
      R => '0'
    );
\ap_return_4_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(6),
      Q => ap_return_4_int_reg(6),
      R => '0'
    );
\ap_return_4_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(7),
      Q => ap_return_4_int_reg(7),
      R => '0'
    );
\ap_return_4_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(8),
      Q => ap_return_4_int_reg(8),
      R => '0'
    );
\ap_return_4_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_read_1_reg_167_pp0_iter4_reg(9),
      Q => ap_return_4_int_reg(9),
      R => '0'
    );
\ap_return_5_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(0),
      Q => ap_return_5_int_reg(0),
      R => '0'
    );
\ap_return_5_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(10),
      Q => ap_return_5_int_reg(10),
      R => '0'
    );
\ap_return_5_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(11),
      Q => ap_return_5_int_reg(11),
      R => '0'
    );
\ap_return_5_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(12),
      Q => ap_return_5_int_reg(12),
      R => '0'
    );
\ap_return_5_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(13),
      Q => ap_return_5_int_reg(13),
      R => '0'
    );
\ap_return_5_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(14),
      Q => ap_return_5_int_reg(14),
      R => '0'
    );
\ap_return_5_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(15),
      Q => ap_return_5_int_reg(15),
      R => '0'
    );
\ap_return_5_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(1),
      Q => ap_return_5_int_reg(1),
      R => '0'
    );
\ap_return_5_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(2),
      Q => ap_return_5_int_reg(2),
      R => '0'
    );
\ap_return_5_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(3),
      Q => ap_return_5_int_reg(3),
      R => '0'
    );
\ap_return_5_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(4),
      Q => ap_return_5_int_reg(4),
      R => '0'
    );
\ap_return_5_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(5),
      Q => ap_return_5_int_reg(5),
      R => '0'
    );
\ap_return_5_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(6),
      Q => ap_return_5_int_reg(6),
      R => '0'
    );
\ap_return_5_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(7),
      Q => ap_return_5_int_reg(7),
      R => '0'
    );
\ap_return_5_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(8),
      Q => ap_return_5_int_reg(8),
      R => '0'
    );
\ap_return_5_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg_reg_n_0,
      D => FIR_delays_write_read_reg_161_pp0_iter4_reg(9),
      Q => ap_return_5_int_reg(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_20_0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_4_reg_183_pp0_iter4_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_1_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[0]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[10]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[11]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[12]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[13]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[14]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[15]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[1]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[2]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[3]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[4]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[5]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[6]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[7]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[8]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_20_1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_3_reg_178_pp0_iter4_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => \ap_return_2_int_reg_reg_n_0_[9]\,
      O => \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(0),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(10),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(11),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(12),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(13),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(14),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(15),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(1),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(2),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(3),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(4),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(5),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(6),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(7),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(8),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_20_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_2_reg_173_pp0_iter4_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_3_int_reg(9),
      O => \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(0),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(0)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(10),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(10)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(11),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(11)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(12),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(12)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(13),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(13)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(14),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(14)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(15),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(15)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(1),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(1)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(2),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(2)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(3),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(3)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(4),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(4)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(5),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(5)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(6),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(6)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(7),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(7)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(8),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(8)
    );
\p_ZL21H_filter_FIR_dec_2_20_3[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_read_1_reg_167_pp0_iter4_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_4_int_reg(9),
      O => \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(9)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(0),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(0),
      O => D(0)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(10),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(10),
      O => D(10)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(11),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(11),
      O => D(11)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(12),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(12),
      O => D(12)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(13),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(13),
      O => D(13)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(14),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(14),
      O => D(14)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(15),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(15),
      O => D(15)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(1),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(1),
      O => D(1)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(2),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(2),
      O => D(2)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(3),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(3),
      O => D(3)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(4),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(4),
      O => D(4)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(5),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(5),
      O => D(5)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(6),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(6),
      O => D(6)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(7),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(7),
      O => D(7)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(8),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(8),
      O => D(8)
    );
\p_ZL21H_filter_FIR_dec_2_20_4[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => FIR_delays_write_read_reg_161_pp0_iter4_reg(9),
      I1 => ap_ce_reg_reg_n_0,
      I2 => ap_return_5_int_reg(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_FIR_Cascade_HLS is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_r_TVALID : in STD_LOGIC;
    input_r_TREADY : out STD_LOGIC;
    output_r_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_TVALID : out STD_LOGIC;
    output_r_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "FIR_Cascade_HLS";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b01000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b10000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "53'b00000000000000000000000000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_FIR_Cascade_HLS : entity is "yes";
end bd_0_hls_inst_0_FIR_Cascade_HLS;

architecture STRUCTURE of bd_0_hls_inst_0_FIR_Cascade_HLS is
  signal \<const0>\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[32]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[38]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state36 : STD_LOGIC;
  signal ap_CS_fsm_state37 : STD_LOGIC;
  signal ap_CS_fsm_state38 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state40 : STD_LOGIC;
  signal ap_CS_fsm_state41 : STD_LOGIC;
  signal ap_CS_fsm_state42 : STD_LOGIC;
  signal ap_CS_fsm_state43 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state45 : STD_LOGIC;
  signal ap_CS_fsm_state46 : STD_LOGIC;
  signal ap_CS_fsm_state47 : STD_LOGIC;
  signal ap_CS_fsm_state48 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state52 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal ap_ce2 : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_return_0_int_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_FIR_filter_1_fu_405_FIR_delays_write : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_ap_ce : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_1_fu_405_n_100 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_101 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_102 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_103 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_104 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_105 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_106 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_107 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_108 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_109 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_110 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_111 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_112 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_113 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_114 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_115 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_116 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_117 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_118 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_119 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_120 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_121 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_122 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_123 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_124 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_125 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_126 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_16 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_80 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_81 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_82 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_83 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_84 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_85 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_86 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_87 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_88 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_89 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_90 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_91 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_92 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_93 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_94 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_95 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_96 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_97 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_98 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_405_n_99 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_ap_ce : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_FIR_filter_1_fu_419_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal grp_FIR_filter_1_fu_419_n_0 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_1 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_10 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_11 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_12 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_13 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_14 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_15 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_2 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_3 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_4 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_5 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_6 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_61 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_62 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_63 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_64 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_65 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_66 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_67 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_68 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_69 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_7 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_70 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_71 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_72 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_73 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_74 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_75 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_8 : STD_LOGIC;
  signal grp_FIR_filter_1_fu_419_n_9 : STD_LOGIC;
  signal grp_FIR_filter_2_fu_440_ap_ce : STD_LOGIC;
  signal grp_FIR_filter_2_fu_440_ap_return_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_2_fu_440_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_return_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_3_fu_430_n_15 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_16 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_17 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_18 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_19 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_20 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_21 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_22 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_23 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_24 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_25 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_26 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_27 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_28 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_29 : STD_LOGIC;
  signal grp_FIR_filter_3_fu_430_n_30 : STD_LOGIC;
  signal grp_FIR_filter_fu_449_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_FIR_filter_fu_449_ap_start_reg : STD_LOGIC;
  signal grp_FIR_filter_fu_449_x_n : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_r_TVALID_int_regslice : STD_LOGIC;
  signal \mod_value1_load_reg_1161[0]_i_1_n_0\ : STD_LOGIC;
  signal \mod_value1_load_reg_1161_reg_n_0_[0]\ : STD_LOGIC;
  signal \mod_value1_reg_n_0_[0]\ : STD_LOGIC;
  signal mod_value2 : STD_LOGIC;
  signal mod_value2_load_reg_1199 : STD_LOGIC;
  signal \^output_r_tdata\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_ZL21H_filter_FIR_dec_1_20_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_1_20_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_1_21_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_1_21_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_20_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_20_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_20_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_20_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_20_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_21_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_21_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_21_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_dec_2_21_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_1_20_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_1_20_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_1_21_0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_ZL21H_filter_FIR_int_1_21_1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_ZL21H_filter_FIR_int_2_20_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_20_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_20_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_20_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_20_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\ : STD_LOGIC;
  signal p_ZL21H_filter_FIR_int_2_21_0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_21_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_21_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_ZL21H_filter_FIR_int_2_21_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regslice_both_output_r_U_n_1 : STD_LOGIC;
  signal regslice_both_output_r_U_n_12 : STD_LOGIC;
  signal regslice_both_output_r_U_n_2 : STD_LOGIC;
  signal shl_ln34_fu_979_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal storemerge1_reg_380 : STD_LOGIC;
  signal \storemerge1_reg_380[0]_i_1_n_0\ : STD_LOGIC;
  signal storemerge2_in_in_in_reg_371 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \storemerge2_in_in_in_reg_371[14]_i_1_n_0\ : STD_LOGIC;
  signal storemerge_reg_393 : STD_LOGIC;
  signal y1_phase1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y2_phase1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y4 : STD_LOGIC_VECTOR ( 15 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair205";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  output_r_TDATA(15 downto 1) <= \^output_r_tdata\(15 downto 1);
  output_r_TDATA(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state41,
      O => \ap_NS_fsm__0\(23)
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => mod_value2,
      O => \ap_NS_fsm__0\(24)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => mod_value2,
      O => \ap_CS_fsm[6]_i_1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state18,
      Q => ap_CS_fsm_state19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => ap_CS_fsm_state20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state20,
      Q => ap_CS_fsm_state21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state21,
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state22,
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state25,
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state26,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state27,
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state28,
      Q => ap_CS_fsm_state29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state29,
      Q => \ap_CS_fsm_reg_n_0_[29]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[29]\,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => \ap_CS_fsm_reg_n_0_[31]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[31]\,
      Q => \ap_CS_fsm_reg_n_0_[32]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[32]\,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => ap_CS_fsm_state36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state36,
      Q => ap_CS_fsm_state37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state37,
      Q => ap_CS_fsm_state38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state38,
      Q => \ap_CS_fsm_reg_n_0_[38]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[38]\,
      Q => ap_CS_fsm_state40,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state40,
      Q => ap_CS_fsm_state41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state24,
      Q => ap_CS_fsm_state42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state42,
      Q => ap_CS_fsm_state43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state43,
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state44,
      Q => ap_CS_fsm_state45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(45),
      Q => ap_CS_fsm_state46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(46),
      Q => ap_CS_fsm_state47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(47),
      Q => ap_CS_fsm_state48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state48,
      Q => \ap_CS_fsm_reg_n_0_[48]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[48]\,
      Q => \ap_CS_fsm_reg_n_0_[49]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[49]\,
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(51),
      Q => ap_CS_fsm_state52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(52),
      Q => ap_CS_fsm_state53,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1_n_0\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
grp_FIR_filter_1_fu_405: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1
     port map (
      A(15 downto 0) => grp_FIR_filter_1_fu_405_FIR_delays_write(15 downto 0),
      CEP => ap_ce_reg,
      D(15 downto 0) => grp_FIR_filter_1_fu_405_ap_return_2(15 downto 0),
      E(0) => grp_FIR_filter_1_fu_405_ap_ce,
      \FIR_coe_0_2_val_int_reg_reg[12]_0\ => \mod_value1_reg_n_0_[0]\,
      \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_1_fu_405_ap_return_1(15 downto 0),
      \FIR_delays_read_28_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_dec_1_20_1(15 downto 0),
      \FIR_delays_read_28_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_1_21_1(15 downto 0),
      \FIR_delays_read_28_int_reg_reg[15]_2\(15 downto 0) => p_ZL21H_filter_FIR_int_1_20_1(15 downto 0),
      \FIR_delays_read_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_dec_1_20_0(15 downto 0),
      \FIR_delays_read_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_1_21_0(15 downto 0),
      \FIR_delays_read_int_reg_reg[15]_2\(15 downto 0) => p_ZL21H_filter_FIR_int_1_20_0(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(15 downto 0) => y1_phase1(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_1\(15 downto 0) => y3(15 downto 0),
      P(14 downto 0) => p_0_in(14 downto 0),
      Q(16) => ap_CS_fsm_state52,
      Q(15) => ap_CS_fsm_state51,
      Q(14) => \ap_CS_fsm_reg_n_0_[49]\,
      Q(13) => \ap_CS_fsm_reg_n_0_[48]\,
      Q(12) => ap_CS_fsm_state48,
      Q(11) => ap_CS_fsm_state45,
      Q(10) => ap_CS_fsm_state44,
      Q(9) => ap_CS_fsm_state43,
      Q(8) => ap_CS_fsm_state42,
      Q(7) => ap_CS_fsm_state36,
      Q(6) => ap_CS_fsm_state24,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => ap_CS_fsm_state5,
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => \ap_CS_fsm_reg_n_0_[1]\,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[42]\ => grp_FIR_filter_1_fu_405_n_16,
      ap_ce_reg_reg_0(15 downto 0) => grp_FIR_filter_1_fu_405_ap_return_0(15 downto 0),
      ap_ce_reg_reg_1 => grp_FIR_filter_1_fu_405_n_80,
      ap_ce_reg_reg_10 => grp_FIR_filter_1_fu_405_n_89,
      ap_ce_reg_reg_11 => grp_FIR_filter_1_fu_405_n_90,
      ap_ce_reg_reg_12 => grp_FIR_filter_1_fu_405_n_91,
      ap_ce_reg_reg_13 => grp_FIR_filter_1_fu_405_n_92,
      ap_ce_reg_reg_14 => grp_FIR_filter_1_fu_405_n_93,
      ap_ce_reg_reg_15 => grp_FIR_filter_1_fu_405_n_94,
      ap_ce_reg_reg_2 => grp_FIR_filter_1_fu_405_n_81,
      ap_ce_reg_reg_3 => grp_FIR_filter_1_fu_405_n_82,
      ap_ce_reg_reg_4 => grp_FIR_filter_1_fu_405_n_83,
      ap_ce_reg_reg_5 => grp_FIR_filter_1_fu_405_n_84,
      ap_ce_reg_reg_6 => grp_FIR_filter_1_fu_405_n_85,
      ap_ce_reg_reg_7 => grp_FIR_filter_1_fu_405_n_86,
      ap_ce_reg_reg_8 => grp_FIR_filter_1_fu_405_n_87,
      ap_ce_reg_reg_9 => grp_FIR_filter_1_fu_405_n_88,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]_0\(14 downto 0) => ap_return_0_int_reg(14 downto 0),
      \ap_return_0_int_reg_reg[14]_1\(15) => grp_FIR_filter_1_fu_405_n_111,
      \ap_return_0_int_reg_reg[14]_1\(14) => grp_FIR_filter_1_fu_405_n_112,
      \ap_return_0_int_reg_reg[14]_1\(13) => grp_FIR_filter_1_fu_405_n_113,
      \ap_return_0_int_reg_reg[14]_1\(12) => grp_FIR_filter_1_fu_405_n_114,
      \ap_return_0_int_reg_reg[14]_1\(11) => grp_FIR_filter_1_fu_405_n_115,
      \ap_return_0_int_reg_reg[14]_1\(10) => grp_FIR_filter_1_fu_405_n_116,
      \ap_return_0_int_reg_reg[14]_1\(9) => grp_FIR_filter_1_fu_405_n_117,
      \ap_return_0_int_reg_reg[14]_1\(8) => grp_FIR_filter_1_fu_405_n_118,
      \ap_return_0_int_reg_reg[14]_1\(7) => grp_FIR_filter_1_fu_405_n_119,
      \ap_return_0_int_reg_reg[14]_1\(6) => grp_FIR_filter_1_fu_405_n_120,
      \ap_return_0_int_reg_reg[14]_1\(5) => grp_FIR_filter_1_fu_405_n_121,
      \ap_return_0_int_reg_reg[14]_1\(4) => grp_FIR_filter_1_fu_405_n_122,
      \ap_return_0_int_reg_reg[14]_1\(3) => grp_FIR_filter_1_fu_405_n_123,
      \ap_return_0_int_reg_reg[14]_1\(2) => grp_FIR_filter_1_fu_405_n_124,
      \ap_return_0_int_reg_reg[14]_1\(1) => grp_FIR_filter_1_fu_405_n_125,
      \ap_return_0_int_reg_reg[14]_1\(0) => grp_FIR_filter_1_fu_405_n_126,
      \data_p2_reg[15]\(14) => grp_FIR_filter_1_fu_419_n_61,
      \data_p2_reg[15]\(13) => grp_FIR_filter_1_fu_419_n_62,
      \data_p2_reg[15]\(12) => grp_FIR_filter_1_fu_419_n_63,
      \data_p2_reg[15]\(11) => grp_FIR_filter_1_fu_419_n_64,
      \data_p2_reg[15]\(10) => grp_FIR_filter_1_fu_419_n_65,
      \data_p2_reg[15]\(9) => grp_FIR_filter_1_fu_419_n_66,
      \data_p2_reg[15]\(8) => grp_FIR_filter_1_fu_419_n_67,
      \data_p2_reg[15]\(7) => grp_FIR_filter_1_fu_419_n_68,
      \data_p2_reg[15]\(6) => grp_FIR_filter_1_fu_419_n_69,
      \data_p2_reg[15]\(5) => grp_FIR_filter_1_fu_419_n_70,
      \data_p2_reg[15]\(4) => grp_FIR_filter_1_fu_419_n_71,
      \data_p2_reg[15]\(3) => grp_FIR_filter_1_fu_419_n_72,
      \data_p2_reg[15]\(2) => grp_FIR_filter_1_fu_419_n_73,
      \data_p2_reg[15]\(1) => grp_FIR_filter_1_fu_419_n_74,
      \data_p2_reg[15]\(0) => grp_FIR_filter_1_fu_419_n_75,
      \data_p2_reg[1]\ => grp_FIR_filter_1_fu_419_n_0,
      \out\(15) => grp_FIR_filter_1_fu_405_n_95,
      \out\(14) => grp_FIR_filter_1_fu_405_n_96,
      \out\(13) => grp_FIR_filter_1_fu_405_n_97,
      \out\(12) => grp_FIR_filter_1_fu_405_n_98,
      \out\(11) => grp_FIR_filter_1_fu_405_n_99,
      \out\(10) => grp_FIR_filter_1_fu_405_n_100,
      \out\(9) => grp_FIR_filter_1_fu_405_n_101,
      \out\(8) => grp_FIR_filter_1_fu_405_n_102,
      \out\(7) => grp_FIR_filter_1_fu_405_n_103,
      \out\(6) => grp_FIR_filter_1_fu_405_n_104,
      \out\(5) => grp_FIR_filter_1_fu_405_n_105,
      \out\(4) => grp_FIR_filter_1_fu_405_n_106,
      \out\(3) => grp_FIR_filter_1_fu_405_n_107,
      \out\(2) => grp_FIR_filter_1_fu_405_n_108,
      \out\(1) => grp_FIR_filter_1_fu_405_n_109,
      \out\(0) => grp_FIR_filter_1_fu_405_n_110
    );
grp_FIR_filter_1_fu_419: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0
     port map (
      D(14) => grp_FIR_filter_1_fu_419_n_1,
      D(13) => grp_FIR_filter_1_fu_419_n_2,
      D(12) => grp_FIR_filter_1_fu_419_n_3,
      D(11) => grp_FIR_filter_1_fu_419_n_4,
      D(10) => grp_FIR_filter_1_fu_419_n_5,
      D(9) => grp_FIR_filter_1_fu_419_n_6,
      D(8) => grp_FIR_filter_1_fu_419_n_7,
      D(7) => grp_FIR_filter_1_fu_419_n_8,
      D(6) => grp_FIR_filter_1_fu_419_n_9,
      D(5) => grp_FIR_filter_1_fu_419_n_10,
      D(4) => grp_FIR_filter_1_fu_419_n_11,
      D(3) => grp_FIR_filter_1_fu_419_n_12,
      D(2) => grp_FIR_filter_1_fu_419_n_13,
      D(1) => grp_FIR_filter_1_fu_419_n_14,
      D(0) => grp_FIR_filter_1_fu_419_n_15,
      E(0) => grp_FIR_filter_1_fu_419_ap_ce,
      \FIR_delays_read_25_reg_153_pp0_iter3_reg_reg[15]__0_0\(14 downto 0) => grp_FIR_filter_1_fu_419_ap_return_1(15 downto 1),
      \FIR_delays_read_28_int_reg_reg[15]_0\(14 downto 0) => p_ZL21H_filter_FIR_int_1_21_1(15 downto 1),
      \FIR_delays_read_int_reg_reg[15]_0\(14 downto 0) => p_ZL21H_filter_FIR_int_1_21_0(15 downto 1),
      \FIR_delays_write_read_reg_143_pp0_iter3_reg_reg[15]__0_0\(14 downto 0) => grp_FIR_filter_1_fu_419_ap_return_2(15 downto 1),
      Q(14 downto 0) => y4(15 downto 1),
      ap_ce_reg_reg_0 => grp_FIR_filter_1_fu_419_n_0,
      ap_ce_reg_reg_1(14 downto 0) => data_in(15 downto 1),
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[14]_0\(14) => grp_FIR_filter_1_fu_419_n_61,
      \ap_return_0_int_reg_reg[14]_0\(13) => grp_FIR_filter_1_fu_419_n_62,
      \ap_return_0_int_reg_reg[14]_0\(12) => grp_FIR_filter_1_fu_419_n_63,
      \ap_return_0_int_reg_reg[14]_0\(11) => grp_FIR_filter_1_fu_419_n_64,
      \ap_return_0_int_reg_reg[14]_0\(10) => grp_FIR_filter_1_fu_419_n_65,
      \ap_return_0_int_reg_reg[14]_0\(9) => grp_FIR_filter_1_fu_419_n_66,
      \ap_return_0_int_reg_reg[14]_0\(8) => grp_FIR_filter_1_fu_419_n_67,
      \ap_return_0_int_reg_reg[14]_0\(7) => grp_FIR_filter_1_fu_419_n_68,
      \ap_return_0_int_reg_reg[14]_0\(6) => grp_FIR_filter_1_fu_419_n_69,
      \ap_return_0_int_reg_reg[14]_0\(5) => grp_FIR_filter_1_fu_419_n_70,
      \ap_return_0_int_reg_reg[14]_0\(4) => grp_FIR_filter_1_fu_419_n_71,
      \ap_return_0_int_reg_reg[14]_0\(3) => grp_FIR_filter_1_fu_419_n_72,
      \ap_return_0_int_reg_reg[14]_0\(2) => grp_FIR_filter_1_fu_419_n_73,
      \ap_return_0_int_reg_reg[14]_0\(1) => grp_FIR_filter_1_fu_419_n_74,
      \ap_return_0_int_reg_reg[14]_0\(0) => grp_FIR_filter_1_fu_419_n_75,
      \data_p2_reg[10]\ => grp_FIR_filter_1_fu_405_n_89,
      \data_p2_reg[11]\ => grp_FIR_filter_1_fu_405_n_90,
      \data_p2_reg[12]\ => grp_FIR_filter_1_fu_405_n_91,
      \data_p2_reg[13]\ => grp_FIR_filter_1_fu_405_n_92,
      \data_p2_reg[14]\ => grp_FIR_filter_1_fu_405_n_93,
      \data_p2_reg[15]\ => grp_FIR_filter_1_fu_405_n_94,
      \data_p2_reg[1]\(0) => ap_CS_fsm_state52,
      \data_p2_reg[1]_0\ => grp_FIR_filter_1_fu_405_n_80,
      \data_p2_reg[2]\ => grp_FIR_filter_1_fu_405_n_81,
      \data_p2_reg[3]\ => grp_FIR_filter_1_fu_405_n_82,
      \data_p2_reg[4]\ => grp_FIR_filter_1_fu_405_n_83,
      \data_p2_reg[5]\ => grp_FIR_filter_1_fu_405_n_84,
      \data_p2_reg[6]\ => grp_FIR_filter_1_fu_405_n_85,
      \data_p2_reg[7]\ => grp_FIR_filter_1_fu_405_n_86,
      \data_p2_reg[8]\ => grp_FIR_filter_1_fu_405_n_87,
      \data_p2_reg[9]\ => grp_FIR_filter_1_fu_405_n_88
    );
grp_FIR_filter_2_fu_440: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2
     port map (
      CEA1 => grp_FIR_filter_2_fu_440_ap_ce,
      D(14 downto 0) => p_1_in(14 downto 0),
      \FIR_delays_read_15_reg_186_pp0_iter3_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_2_fu_440_ap_return_3(15 downto 0),
      \FIR_delays_read_16_reg_192_pp0_iter3_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_2_fu_440_ap_return_2(15 downto 0),
      \FIR_delays_read_17_reg_197_pp0_iter3_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_2_fu_440_ap_return_1(15 downto 0),
      \FIR_delays_read_22_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_21_1(15 downto 0),
      \FIR_delays_read_22_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_21_1(15 downto 0),
      \FIR_delays_read_23_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_21_2(15 downto 0),
      \FIR_delays_read_23_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_21_2(15 downto 0),
      \FIR_delays_read_24_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_21_3(15 downto 0),
      \FIR_delays_read_24_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_21_3(15 downto 0),
      \FIR_delays_read_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_21_0(15 downto 0),
      \FIR_delays_read_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_21_0(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(15) => grp_FIR_filter_1_fu_405_n_95,
      \FIR_delays_write_int_reg_reg[15]_0\(14) => grp_FIR_filter_1_fu_405_n_96,
      \FIR_delays_write_int_reg_reg[15]_0\(13) => grp_FIR_filter_1_fu_405_n_97,
      \FIR_delays_write_int_reg_reg[15]_0\(12) => grp_FIR_filter_1_fu_405_n_98,
      \FIR_delays_write_int_reg_reg[15]_0\(11) => grp_FIR_filter_1_fu_405_n_99,
      \FIR_delays_write_int_reg_reg[15]_0\(10) => grp_FIR_filter_1_fu_405_n_100,
      \FIR_delays_write_int_reg_reg[15]_0\(9) => grp_FIR_filter_1_fu_405_n_101,
      \FIR_delays_write_int_reg_reg[15]_0\(8) => grp_FIR_filter_1_fu_405_n_102,
      \FIR_delays_write_int_reg_reg[15]_0\(7) => grp_FIR_filter_1_fu_405_n_103,
      \FIR_delays_write_int_reg_reg[15]_0\(6) => grp_FIR_filter_1_fu_405_n_104,
      \FIR_delays_write_int_reg_reg[15]_0\(5) => grp_FIR_filter_1_fu_405_n_105,
      \FIR_delays_write_int_reg_reg[15]_0\(4) => grp_FIR_filter_1_fu_405_n_106,
      \FIR_delays_write_int_reg_reg[15]_0\(3) => grp_FIR_filter_1_fu_405_n_107,
      \FIR_delays_write_int_reg_reg[15]_0\(2) => grp_FIR_filter_1_fu_405_n_108,
      \FIR_delays_write_int_reg_reg[15]_0\(1) => grp_FIR_filter_1_fu_405_n_109,
      \FIR_delays_write_int_reg_reg[15]_0\(0) => grp_FIR_filter_1_fu_405_n_110,
      \FIR_delays_write_read_reg_180_pp0_iter3_reg_reg[15]_0\(15 downto 0) => grp_FIR_filter_2_fu_440_ap_return_4(15 downto 0),
      Q(12) => ap_CS_fsm_state41,
      Q(11) => ap_CS_fsm_state40,
      Q(10) => \ap_CS_fsm_reg_n_0_[38]\,
      Q(9) => ap_CS_fsm_state38,
      Q(8) => ap_CS_fsm_state37,
      Q(7) => ap_CS_fsm_state36,
      Q(6) => ap_CS_fsm_state29,
      Q(5) => ap_CS_fsm_state28,
      Q(4) => ap_CS_fsm_state27,
      Q(3) => ap_CS_fsm_state26,
      Q(2) => ap_CS_fsm_state25,
      Q(1) => ap_CS_fsm_state24,
      Q(0) => ap_CS_fsm_state6,
      ap_ce_reg_reg_0(15 downto 0) => grp_FIR_filter_2_fu_440_ap_return_0(15 downto 0),
      ap_clk => ap_clk,
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \storemerge2_in_in_in_reg_371_reg[0]\ => grp_FIR_filter_3_fu_430_n_15,
      \storemerge2_in_in_in_reg_371_reg[10]\ => grp_FIR_filter_3_fu_430_n_25,
      \storemerge2_in_in_in_reg_371_reg[11]\ => grp_FIR_filter_3_fu_430_n_26,
      \storemerge2_in_in_in_reg_371_reg[12]\ => grp_FIR_filter_3_fu_430_n_27,
      \storemerge2_in_in_in_reg_371_reg[13]\ => grp_FIR_filter_3_fu_430_n_28,
      \storemerge2_in_in_in_reg_371_reg[14]\ => grp_FIR_filter_3_fu_430_n_29,
      \storemerge2_in_in_in_reg_371_reg[1]\ => grp_FIR_filter_3_fu_430_n_16,
      \storemerge2_in_in_in_reg_371_reg[2]\ => grp_FIR_filter_3_fu_430_n_17,
      \storemerge2_in_in_in_reg_371_reg[3]\ => grp_FIR_filter_3_fu_430_n_18,
      \storemerge2_in_in_in_reg_371_reg[4]\ => grp_FIR_filter_3_fu_430_n_19,
      \storemerge2_in_in_in_reg_371_reg[5]\ => grp_FIR_filter_3_fu_430_n_20,
      \storemerge2_in_in_in_reg_371_reg[6]\ => grp_FIR_filter_3_fu_430_n_21,
      \storemerge2_in_in_in_reg_371_reg[7]\ => grp_FIR_filter_3_fu_430_n_22,
      \storemerge2_in_in_in_reg_371_reg[8]\ => grp_FIR_filter_3_fu_430_n_23,
      \storemerge2_in_in_in_reg_371_reg[9]\ => grp_FIR_filter_3_fu_430_n_24
    );
grp_FIR_filter_3_fu_430: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3
     port map (
      A(14 downto 0) => grp_FIR_filter_1_fu_405_FIR_delays_write(15 downto 1),
      D(15 downto 0) => grp_FIR_filter_3_fu_430_ap_return_5(15 downto 0),
      DSP_A_B_DATA_INST(15 downto 0) => p_ZL21H_filter_FIR_int_2_20_0(15 downto 0),
      DSP_A_B_DATA_INST_0(15 downto 0) => p_ZL21H_filter_FIR_dec_2_20_0(15 downto 0),
      \FIR_delays_read_10_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_20_2(15 downto 0),
      \FIR_delays_read_10_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_20_2(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_20_3(15 downto 0),
      \FIR_delays_read_11_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_20_3(15 downto 0),
      \FIR_delays_read_12_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_20_4(15 downto 0),
      \FIR_delays_read_12_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_20_4(15 downto 0),
      \FIR_delays_read_1_reg_167_pp0_iter4_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_3_fu_430_ap_return_4(15 downto 0),
      \FIR_delays_read_2_reg_173_pp0_iter4_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_3_fu_430_ap_return_3(15 downto 0),
      \FIR_delays_read_3_reg_178_pp0_iter4_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_3_fu_430_ap_return_2(15 downto 0),
      \FIR_delays_read_4_reg_183_pp0_iter4_reg_reg[15]__0_0\(15 downto 0) => grp_FIR_filter_3_fu_430_ap_return_1(15 downto 0),
      \FIR_delays_read_9_int_reg_reg[15]_0\(15 downto 0) => p_ZL21H_filter_FIR_int_2_20_1(15 downto 0),
      \FIR_delays_read_9_int_reg_reg[15]_1\(15 downto 0) => p_ZL21H_filter_FIR_dec_2_20_1(15 downto 0),
      \FIR_delays_write_int_reg_reg[15]_0\(14 downto 0) => storemerge2_in_in_in_reg_371(14 downto 0),
      \FIR_delays_write_int_reg_reg[15]_1\(15) => grp_FIR_filter_1_fu_405_n_111,
      \FIR_delays_write_int_reg_reg[15]_1\(14) => grp_FIR_filter_1_fu_405_n_112,
      \FIR_delays_write_int_reg_reg[15]_1\(13) => grp_FIR_filter_1_fu_405_n_113,
      \FIR_delays_write_int_reg_reg[15]_1\(12) => grp_FIR_filter_1_fu_405_n_114,
      \FIR_delays_write_int_reg_reg[15]_1\(11) => grp_FIR_filter_1_fu_405_n_115,
      \FIR_delays_write_int_reg_reg[15]_1\(10) => grp_FIR_filter_1_fu_405_n_116,
      \FIR_delays_write_int_reg_reg[15]_1\(9) => grp_FIR_filter_1_fu_405_n_117,
      \FIR_delays_write_int_reg_reg[15]_1\(8) => grp_FIR_filter_1_fu_405_n_118,
      \FIR_delays_write_int_reg_reg[15]_1\(7) => grp_FIR_filter_1_fu_405_n_119,
      \FIR_delays_write_int_reg_reg[15]_1\(6) => grp_FIR_filter_1_fu_405_n_120,
      \FIR_delays_write_int_reg_reg[15]_1\(5) => grp_FIR_filter_1_fu_405_n_121,
      \FIR_delays_write_int_reg_reg[15]_1\(4) => grp_FIR_filter_1_fu_405_n_122,
      \FIR_delays_write_int_reg_reg[15]_1\(3) => grp_FIR_filter_1_fu_405_n_123,
      \FIR_delays_write_int_reg_reg[15]_1\(2) => grp_FIR_filter_1_fu_405_n_124,
      \FIR_delays_write_int_reg_reg[15]_1\(1) => grp_FIR_filter_1_fu_405_n_125,
      \FIR_delays_write_int_reg_reg[15]_1\(0) => grp_FIR_filter_1_fu_405_n_126,
      \FIR_delays_write_int_reg_reg[1]_0\(13) => ap_CS_fsm_state24,
      \FIR_delays_write_int_reg_reg[1]_0\(12) => ap_CS_fsm_state23,
      \FIR_delays_write_int_reg_reg[1]_0\(11) => ap_CS_fsm_state22,
      \FIR_delays_write_int_reg_reg[1]_0\(10) => ap_CS_fsm_state21,
      \FIR_delays_write_int_reg_reg[1]_0\(9) => ap_CS_fsm_state20,
      \FIR_delays_write_int_reg_reg[1]_0\(8) => ap_CS_fsm_state19,
      \FIR_delays_write_int_reg_reg[1]_0\(7) => ap_CS_fsm_state18,
      \FIR_delays_write_int_reg_reg[1]_0\(6) => ap_CS_fsm_state12,
      \FIR_delays_write_int_reg_reg[1]_0\(5) => ap_CS_fsm_state11,
      \FIR_delays_write_int_reg_reg[1]_0\(4) => ap_CS_fsm_state10,
      \FIR_delays_write_int_reg_reg[1]_0\(3) => ap_CS_fsm_state9,
      \FIR_delays_write_int_reg_reg[1]_0\(2) => ap_CS_fsm_state8,
      \FIR_delays_write_int_reg_reg[1]_0\(1) => \ap_CS_fsm_reg_n_0_[6]\,
      \FIR_delays_write_int_reg_reg[1]_0\(0) => ap_CS_fsm_state6,
      Q(14 downto 0) => data_p1(15 downto 1),
      \ap_CS_fsm_reg[11]\ => grp_FIR_filter_3_fu_430_n_30,
      ap_clk => ap_clk,
      \ap_return_0_int_reg_reg[0]_0\ => grp_FIR_filter_3_fu_430_n_15,
      \ap_return_0_int_reg_reg[10]_0\ => grp_FIR_filter_3_fu_430_n_25,
      \ap_return_0_int_reg_reg[11]_0\ => grp_FIR_filter_3_fu_430_n_26,
      \ap_return_0_int_reg_reg[12]_0\ => grp_FIR_filter_3_fu_430_n_27,
      \ap_return_0_int_reg_reg[13]_0\ => grp_FIR_filter_3_fu_430_n_28,
      \ap_return_0_int_reg_reg[14]_0\ => grp_FIR_filter_3_fu_430_n_29,
      \ap_return_0_int_reg_reg[1]_0\ => grp_FIR_filter_3_fu_430_n_16,
      \ap_return_0_int_reg_reg[2]_0\ => grp_FIR_filter_3_fu_430_n_17,
      \ap_return_0_int_reg_reg[3]_0\ => grp_FIR_filter_3_fu_430_n_18,
      \ap_return_0_int_reg_reg[4]_0\ => grp_FIR_filter_3_fu_430_n_19,
      \ap_return_0_int_reg_reg[5]_0\ => grp_FIR_filter_3_fu_430_n_20,
      \ap_return_0_int_reg_reg[6]_0\ => grp_FIR_filter_3_fu_430_n_21,
      \ap_return_0_int_reg_reg[7]_0\ => grp_FIR_filter_3_fu_430_n_22,
      \ap_return_0_int_reg_reg[8]_0\ => grp_FIR_filter_3_fu_430_n_23,
      \ap_return_0_int_reg_reg[9]_0\ => grp_FIR_filter_3_fu_430_n_24,
      mod_value2_load_reg_1199 => mod_value2_load_reg_1199,
      \p_ZL19H_filter_FIR_kernel_122_reg[15]\(15 downto 0) => y2_phase1(15 downto 0),
      \storemerge2_in_in_in_reg_371_reg[14]\(14 downto 0) => shl_ln34_fu_979_p2(15 downto 1),
      x_n(15 downto 0) => grp_FIR_filter_fu_449_x_n(15 downto 0)
    );
grp_FIR_filter_fu_449: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter
     port map (
      ap_clk => ap_clk,
      ap_return(15 downto 0) => grp_FIR_filter_fu_449_ap_return(15 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      grp_FIR_filter_fu_449_ap_start_reg => grp_FIR_filter_fu_449_ap_start_reg,
      x_n(15 downto 0) => grp_FIR_filter_fu_449_x_n(15 downto 0)
    );
grp_FIR_filter_fu_449_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => grp_FIR_filter_fu_449_ap_start_reg,
      R => ap_rst_n_inv
    );
\mod_value1_load_reg_1161[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mod_value1_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \mod_value1_load_reg_1161_reg_n_0_[0]\,
      O => \mod_value1_load_reg_1161[0]_i_1_n_0\
    );
\mod_value1_load_reg_1161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mod_value1_load_reg_1161[0]_i_1_n_0\,
      Q => \mod_value1_load_reg_1161_reg_n_0_[0]\,
      R => '0'
    );
\mod_value1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_output_r_U_n_2,
      Q => \mod_value1_reg_n_0_[0]\,
      R => '0'
    );
\mod_value2_load_reg_1199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => mod_value2,
      Q => mod_value2_load_reg_1199,
      R => '0'
    );
\mod_value2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_output_r_U_n_12,
      Q => mod_value2,
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_dec_1_20_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_20_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => grp_FIR_filter_1_fu_405_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_dec_1_20_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_dec_1_21_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_1_21_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_dec_1_21_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_dec_2_20_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_dec_2_20_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(0),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(10),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(11),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(12),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(13),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(14),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(15),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(1),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(2),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(3),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(4),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(5),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(6),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(7),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(8),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_3(9),
      Q => p_ZL21H_filter_FIR_dec_2_20_2(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(0),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(10),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(11),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(12),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(13),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(14),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(15),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(1),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(2),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(3),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(4),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(5),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(6),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(7),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(8),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_4(9),
      Q => p_ZL21H_filter_FIR_dec_2_20_3(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(0),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(10),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(11),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(12),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(13),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(14),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(15),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(1),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(2),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(3),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(4),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(5),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(6),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(7),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(8),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_20_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => grp_FIR_filter_3_fu_430_ap_return_5(9),
      Q => p_ZL21H_filter_FIR_dec_2_20_4(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_dec_2_21_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_dec_2_21_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(0),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(10),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(11),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(12),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(13),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(14),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(15),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(1),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(2),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(3),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(4),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(5),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(6),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(7),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(8),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_3(9),
      Q => p_ZL21H_filter_FIR_dec_2_21_2(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(0),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(10),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(11),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(12),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(13),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(14),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(15),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(1),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(2),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(3),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(4),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(5),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(6),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(7),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(8),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_dec_2_21_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_4(9),
      Q => p_ZL21H_filter_FIR_dec_2_21_3(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_int_1_20_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_int_1_20_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_int_1_20_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_int_1_20_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_int_1_20_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_int_1_20_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_int_1_20_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_int_1_20_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_int_1_20_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_int_1_20_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_int_1_20_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_int_1_20_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_int_1_20_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_int_1_20_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_int_1_20_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_int_1_20_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_int_1_20_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_int_1_20_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_int_1_20_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_int_1_20_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_int_1_20_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_int_1_20_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_int_1_20_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_int_1_20_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_int_1_20_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_int_1_20_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_int_1_20_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_int_1_20_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_int_1_20_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_int_1_20_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_int_1_20_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_20_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => grp_FIR_filter_1_fu_405_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_int_1_20_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_int_1_21_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_int_1_21_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_int_1_21_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_int_1_21_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_int_1_21_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_int_1_21_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_int_1_21_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_int_1_21_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_int_1_21_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_int_1_21_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_int_1_21_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_int_1_21_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_int_1_21_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_int_1_21_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_int_1_21_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_int_1_21_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_int_1_21_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_int_1_21_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_int_1_21_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_int_1_21_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_int_1_21_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_int_1_21_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_int_1_21_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_int_1_21_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_int_1_21_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_int_1_21_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_int_1_21_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_int_1_21_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_int_1_21_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_1_21_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_419_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_int_1_21_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_int_2_20_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_int_2_20_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_int_2_20_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_int_2_20_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_int_2_20_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_int_2_20_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_int_2_20_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_int_2_20_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_int_2_20_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_int_2_20_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_int_2_20_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_int_2_20_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_int_2_20_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_int_2_20_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_int_2_20_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_int_2_20_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_int_2_20_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_int_2_20_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_int_2_20_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_int_2_20_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_int_2_20_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_int_2_20_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_int_2_20_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_int_2_20_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_int_2_20_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_int_2_20_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_int_2_20_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_int_2_20_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_int_2_20_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_int_2_20_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_int_2_20_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_int_2_20_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(0),
      Q => p_ZL21H_filter_FIR_int_2_20_2(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(10),
      Q => p_ZL21H_filter_FIR_int_2_20_2(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(11),
      Q => p_ZL21H_filter_FIR_int_2_20_2(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(12),
      Q => p_ZL21H_filter_FIR_int_2_20_2(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(13),
      Q => p_ZL21H_filter_FIR_int_2_20_2(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(14),
      Q => p_ZL21H_filter_FIR_int_2_20_2(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(15),
      Q => p_ZL21H_filter_FIR_int_2_20_2(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(1),
      Q => p_ZL21H_filter_FIR_int_2_20_2(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(2),
      Q => p_ZL21H_filter_FIR_int_2_20_2(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(3),
      Q => p_ZL21H_filter_FIR_int_2_20_2(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(4),
      Q => p_ZL21H_filter_FIR_int_2_20_2(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(5),
      Q => p_ZL21H_filter_FIR_int_2_20_2(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(6),
      Q => p_ZL21H_filter_FIR_int_2_20_2(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(7),
      Q => p_ZL21H_filter_FIR_int_2_20_2(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(8),
      Q => p_ZL21H_filter_FIR_int_2_20_2(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_3(9),
      Q => p_ZL21H_filter_FIR_int_2_20_2(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(0),
      Q => p_ZL21H_filter_FIR_int_2_20_3(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(10),
      Q => p_ZL21H_filter_FIR_int_2_20_3(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(11),
      Q => p_ZL21H_filter_FIR_int_2_20_3(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(12),
      Q => p_ZL21H_filter_FIR_int_2_20_3(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(13),
      Q => p_ZL21H_filter_FIR_int_2_20_3(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(14),
      Q => p_ZL21H_filter_FIR_int_2_20_3(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(15),
      Q => p_ZL21H_filter_FIR_int_2_20_3(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(1),
      Q => p_ZL21H_filter_FIR_int_2_20_3(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(2),
      Q => p_ZL21H_filter_FIR_int_2_20_3(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(3),
      Q => p_ZL21H_filter_FIR_int_2_20_3(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(4),
      Q => p_ZL21H_filter_FIR_int_2_20_3(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(5),
      Q => p_ZL21H_filter_FIR_int_2_20_3(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(6),
      Q => p_ZL21H_filter_FIR_int_2_20_3(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(7),
      Q => p_ZL21H_filter_FIR_int_2_20_3(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(8),
      Q => p_ZL21H_filter_FIR_int_2_20_3(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_4(9),
      Q => p_ZL21H_filter_FIR_int_2_20_3(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => mod_value2_load_reg_1199,
      O => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(0),
      Q => p_ZL21H_filter_FIR_int_2_20_4(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(10),
      Q => p_ZL21H_filter_FIR_int_2_20_4(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(11),
      Q => p_ZL21H_filter_FIR_int_2_20_4(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(12),
      Q => p_ZL21H_filter_FIR_int_2_20_4(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(13),
      Q => p_ZL21H_filter_FIR_int_2_20_4(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(14),
      Q => p_ZL21H_filter_FIR_int_2_20_4(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(15),
      Q => p_ZL21H_filter_FIR_int_2_20_4(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(1),
      Q => p_ZL21H_filter_FIR_int_2_20_4(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(2),
      Q => p_ZL21H_filter_FIR_int_2_20_4(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(3),
      Q => p_ZL21H_filter_FIR_int_2_20_4(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(4),
      Q => p_ZL21H_filter_FIR_int_2_20_4(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(5),
      Q => p_ZL21H_filter_FIR_int_2_20_4(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(6),
      Q => p_ZL21H_filter_FIR_int_2_20_4(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(7),
      Q => p_ZL21H_filter_FIR_int_2_20_4(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(8),
      Q => p_ZL21H_filter_FIR_int_2_20_4(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_20_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_ZL21H_filter_FIR_int_2_20_4[15]_i_1_n_0\,
      D => grp_FIR_filter_3_fu_430_ap_return_5(9),
      Q => p_ZL21H_filter_FIR_int_2_20_4(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(0),
      Q => p_ZL21H_filter_FIR_int_2_21_0(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(10),
      Q => p_ZL21H_filter_FIR_int_2_21_0(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(11),
      Q => p_ZL21H_filter_FIR_int_2_21_0(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(12),
      Q => p_ZL21H_filter_FIR_int_2_21_0(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(13),
      Q => p_ZL21H_filter_FIR_int_2_21_0(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(14),
      Q => p_ZL21H_filter_FIR_int_2_21_0(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(15),
      Q => p_ZL21H_filter_FIR_int_2_21_0(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(1),
      Q => p_ZL21H_filter_FIR_int_2_21_0(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(2),
      Q => p_ZL21H_filter_FIR_int_2_21_0(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(3),
      Q => p_ZL21H_filter_FIR_int_2_21_0(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(4),
      Q => p_ZL21H_filter_FIR_int_2_21_0(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(5),
      Q => p_ZL21H_filter_FIR_int_2_21_0(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(6),
      Q => p_ZL21H_filter_FIR_int_2_21_0(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(7),
      Q => p_ZL21H_filter_FIR_int_2_21_0(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(8),
      Q => p_ZL21H_filter_FIR_int_2_21_0(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_1(9),
      Q => p_ZL21H_filter_FIR_int_2_21_0(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(0),
      Q => p_ZL21H_filter_FIR_int_2_21_1(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(10),
      Q => p_ZL21H_filter_FIR_int_2_21_1(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(11),
      Q => p_ZL21H_filter_FIR_int_2_21_1(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(12),
      Q => p_ZL21H_filter_FIR_int_2_21_1(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(13),
      Q => p_ZL21H_filter_FIR_int_2_21_1(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(14),
      Q => p_ZL21H_filter_FIR_int_2_21_1(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(15),
      Q => p_ZL21H_filter_FIR_int_2_21_1(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(1),
      Q => p_ZL21H_filter_FIR_int_2_21_1(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(2),
      Q => p_ZL21H_filter_FIR_int_2_21_1(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(3),
      Q => p_ZL21H_filter_FIR_int_2_21_1(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(4),
      Q => p_ZL21H_filter_FIR_int_2_21_1(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(5),
      Q => p_ZL21H_filter_FIR_int_2_21_1(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(6),
      Q => p_ZL21H_filter_FIR_int_2_21_1(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(7),
      Q => p_ZL21H_filter_FIR_int_2_21_1(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(8),
      Q => p_ZL21H_filter_FIR_int_2_21_1(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_2(9),
      Q => p_ZL21H_filter_FIR_int_2_21_1(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(0),
      Q => p_ZL21H_filter_FIR_int_2_21_2(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(10),
      Q => p_ZL21H_filter_FIR_int_2_21_2(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(11),
      Q => p_ZL21H_filter_FIR_int_2_21_2(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(12),
      Q => p_ZL21H_filter_FIR_int_2_21_2(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(13),
      Q => p_ZL21H_filter_FIR_int_2_21_2(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(14),
      Q => p_ZL21H_filter_FIR_int_2_21_2(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(15),
      Q => p_ZL21H_filter_FIR_int_2_21_2(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(1),
      Q => p_ZL21H_filter_FIR_int_2_21_2(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(2),
      Q => p_ZL21H_filter_FIR_int_2_21_2(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(3),
      Q => p_ZL21H_filter_FIR_int_2_21_2(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(4),
      Q => p_ZL21H_filter_FIR_int_2_21_2(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(5),
      Q => p_ZL21H_filter_FIR_int_2_21_2(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(6),
      Q => p_ZL21H_filter_FIR_int_2_21_2(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(7),
      Q => p_ZL21H_filter_FIR_int_2_21_2(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(8),
      Q => p_ZL21H_filter_FIR_int_2_21_2(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_3(9),
      Q => p_ZL21H_filter_FIR_int_2_21_2(9),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(0),
      Q => p_ZL21H_filter_FIR_int_2_21_3(0),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(10),
      Q => p_ZL21H_filter_FIR_int_2_21_3(10),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(11),
      Q => p_ZL21H_filter_FIR_int_2_21_3(11),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(12),
      Q => p_ZL21H_filter_FIR_int_2_21_3(12),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(13),
      Q => p_ZL21H_filter_FIR_int_2_21_3(13),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(14),
      Q => p_ZL21H_filter_FIR_int_2_21_3(14),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(15),
      Q => p_ZL21H_filter_FIR_int_2_21_3(15),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(1),
      Q => p_ZL21H_filter_FIR_int_2_21_3(1),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(2),
      Q => p_ZL21H_filter_FIR_int_2_21_3(2),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(3),
      Q => p_ZL21H_filter_FIR_int_2_21_3(3),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(4),
      Q => p_ZL21H_filter_FIR_int_2_21_3(4),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(5),
      Q => p_ZL21H_filter_FIR_int_2_21_3(5),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(6),
      Q => p_ZL21H_filter_FIR_int_2_21_3(6),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(7),
      Q => p_ZL21H_filter_FIR_int_2_21_3(7),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(8),
      Q => p_ZL21H_filter_FIR_int_2_21_3(8),
      R => '0'
    );
\p_ZL21H_filter_FIR_int_2_21_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state41,
      D => grp_FIR_filter_2_fu_440_ap_return_4(9),
      Q => p_ZL21H_filter_FIR_int_2_21_3(9),
      R => '0'
    );
\ref_tmp_reg_1230_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(0),
      Q => y3(0),
      R => '0'
    );
\ref_tmp_reg_1230_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(10),
      Q => y3(10),
      R => '0'
    );
\ref_tmp_reg_1230_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(11),
      Q => y3(11),
      R => '0'
    );
\ref_tmp_reg_1230_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(12),
      Q => y3(12),
      R => '0'
    );
\ref_tmp_reg_1230_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(13),
      Q => y3(13),
      R => '0'
    );
\ref_tmp_reg_1230_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(14),
      Q => y3(14),
      R => '0'
    );
\ref_tmp_reg_1230_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(15),
      Q => y3(15),
      R => '0'
    );
\ref_tmp_reg_1230_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(1),
      Q => y3(1),
      R => '0'
    );
\ref_tmp_reg_1230_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(2),
      Q => y3(2),
      R => '0'
    );
\ref_tmp_reg_1230_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(3),
      Q => y3(3),
      R => '0'
    );
\ref_tmp_reg_1230_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(4),
      Q => y3(4),
      R => '0'
    );
\ref_tmp_reg_1230_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(5),
      Q => y3(5),
      R => '0'
    );
\ref_tmp_reg_1230_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(6),
      Q => y3(6),
      R => '0'
    );
\ref_tmp_reg_1230_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(7),
      Q => y3(7),
      R => '0'
    );
\ref_tmp_reg_1230_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(8),
      Q => y3(8),
      R => '0'
    );
\ref_tmp_reg_1230_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => grp_FIR_filter_fu_449_ap_return(9),
      Q => y3(9),
      R => '0'
    );
regslice_both_input_r_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both
     port map (
      A(0) => grp_FIR_filter_1_fu_405_FIR_delays_write(0),
      CEA1 => grp_FIR_filter_2_fu_440_ap_ce,
      D(1) => \ap_NS_fsm__0\(47),
      D(0) => \ap_NS_fsm__0\(1),
      E(0) => grp_FIR_filter_1_fu_419_ap_ce,
      Q(20) => ap_CS_fsm_state53,
      Q(19) => ap_CS_fsm_state52,
      Q(18) => ap_CS_fsm_state51,
      Q(17) => \ap_CS_fsm_reg_n_0_[49]\,
      Q(16) => \ap_CS_fsm_reg_n_0_[48]\,
      Q(15) => ap_CS_fsm_state48,
      Q(14) => ap_CS_fsm_state47,
      Q(13) => ap_CS_fsm_state46,
      Q(12) => \ap_CS_fsm_reg_n_0_[34]\,
      Q(11) => \ap_CS_fsm_reg_n_0_[33]\,
      Q(10) => \ap_CS_fsm_reg_n_0_[32]\,
      Q(9) => \ap_CS_fsm_reg_n_0_[31]\,
      Q(8) => \ap_CS_fsm_reg_n_0_[30]\,
      Q(7) => \ap_CS_fsm_reg_n_0_[29]\,
      Q(6) => ap_CS_fsm_state24,
      Q(5) => ap_CS_fsm_state17,
      Q(4) => \ap_CS_fsm_reg_n_0_[15]\,
      Q(3) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(2) => \ap_CS_fsm_reg_n_0_[13]\,
      Q(1) => \ap_CS_fsm_reg_n_0_[12]\,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => ap_rst_n_inv,
      ack_in_t_reg_0 => input_r_TREADY,
      \ap_CS_fsm_reg[1]\ => grp_FIR_filter_3_fu_430_n_30,
      \ap_CS_fsm_reg[1]_0\ => grp_FIR_filter_1_fu_405_n_16,
      \ap_CS_fsm_reg[1]_1\ => \mod_value1_reg_n_0_[0]\,
      ap_ce_reg_reg(0) => ap_ce2,
      ap_clk => ap_clk,
      \data_p1_reg[15]_0\(14 downto 0) => data_p1(15 downto 1),
      input_r_TDATA(15 downto 0) => input_r_TDATA(15 downto 0),
      input_r_TVALID => input_r_TVALID,
      \state_reg[0]_0\(0) => input_r_TVALID_int_regslice
    );
regslice_both_output_r_U: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1
     port map (
      CEP => ap_ce_reg,
      D(4 downto 3) => \ap_NS_fsm__0\(52 downto 51),
      D(2 downto 1) => \ap_NS_fsm__0\(46 downto 45),
      D(0) => \ap_NS_fsm__0\(0),
      E(0) => grp_FIR_filter_1_fu_405_ap_ce,
      P(14 downto 0) => p_0_in(14 downto 0),
      Q(8) => ap_CS_fsm_state53,
      Q(7) => ap_CS_fsm_state52,
      Q(6) => ap_CS_fsm_state51,
      Q(5) => ap_CS_fsm_state47,
      Q(4) => ap_CS_fsm_state46,
      Q(3) => ap_CS_fsm_state45,
      Q(2) => ap_CS_fsm_state24,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[45]\(0) => ap_NS_fsm11_out,
      \ap_CS_fsm_reg[51]\(0) => ap_ce2,
      \ap_CS_fsm_reg[52]\ => regslice_both_output_r_U_n_1,
      ap_ce_reg_reg => grp_FIR_filter_1_fu_405_n_16,
      ap_ce_reg_reg_0(0) => input_r_TVALID_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[15]_0\(14) => grp_FIR_filter_1_fu_419_n_1,
      \data_p1_reg[15]_0\(13) => grp_FIR_filter_1_fu_419_n_2,
      \data_p1_reg[15]_0\(12) => grp_FIR_filter_1_fu_419_n_3,
      \data_p1_reg[15]_0\(11) => grp_FIR_filter_1_fu_419_n_4,
      \data_p1_reg[15]_0\(10) => grp_FIR_filter_1_fu_419_n_5,
      \data_p1_reg[15]_0\(9) => grp_FIR_filter_1_fu_419_n_6,
      \data_p1_reg[15]_0\(8) => grp_FIR_filter_1_fu_419_n_7,
      \data_p1_reg[15]_0\(7) => grp_FIR_filter_1_fu_419_n_8,
      \data_p1_reg[15]_0\(6) => grp_FIR_filter_1_fu_419_n_9,
      \data_p1_reg[15]_0\(5) => grp_FIR_filter_1_fu_419_n_10,
      \data_p1_reg[15]_0\(4) => grp_FIR_filter_1_fu_419_n_11,
      \data_p1_reg[15]_0\(3) => grp_FIR_filter_1_fu_419_n_12,
      \data_p1_reg[15]_0\(2) => grp_FIR_filter_1_fu_419_n_13,
      \data_p1_reg[15]_0\(1) => grp_FIR_filter_1_fu_419_n_14,
      \data_p1_reg[15]_0\(0) => grp_FIR_filter_1_fu_419_n_15,
      \data_p1_reg[15]_1\(14 downto 0) => ap_return_0_int_reg(14 downto 0),
      \data_p1_reg[15]_2\(14) => grp_FIR_filter_1_fu_419_n_61,
      \data_p1_reg[15]_2\(13) => grp_FIR_filter_1_fu_419_n_62,
      \data_p1_reg[15]_2\(12) => grp_FIR_filter_1_fu_419_n_63,
      \data_p1_reg[15]_2\(11) => grp_FIR_filter_1_fu_419_n_64,
      \data_p1_reg[15]_2\(10) => grp_FIR_filter_1_fu_419_n_65,
      \data_p1_reg[15]_2\(9) => grp_FIR_filter_1_fu_419_n_66,
      \data_p1_reg[15]_2\(8) => grp_FIR_filter_1_fu_419_n_67,
      \data_p1_reg[15]_2\(7) => grp_FIR_filter_1_fu_419_n_68,
      \data_p1_reg[15]_2\(6) => grp_FIR_filter_1_fu_419_n_69,
      \data_p1_reg[15]_2\(5) => grp_FIR_filter_1_fu_419_n_70,
      \data_p1_reg[15]_2\(4) => grp_FIR_filter_1_fu_419_n_71,
      \data_p1_reg[15]_2\(3) => grp_FIR_filter_1_fu_419_n_72,
      \data_p1_reg[15]_2\(2) => grp_FIR_filter_1_fu_419_n_73,
      \data_p1_reg[15]_2\(1) => grp_FIR_filter_1_fu_419_n_74,
      \data_p1_reg[15]_2\(0) => grp_FIR_filter_1_fu_419_n_75,
      \data_p1_reg[1]_0\ => grp_FIR_filter_1_fu_419_n_0,
      \data_p2_reg[15]_0\(14 downto 0) => data_in(15 downto 1),
      \mod_value1_reg[0]\ => regslice_both_output_r_U_n_2,
      \mod_value1_reg[0]_0\ => \mod_value1_reg_n_0_[0]\,
      \mod_value1_reg[0]_1\ => \mod_value1_load_reg_1161_reg_n_0_[0]\,
      mod_value2 => mod_value2,
      output_r_TDATA(14 downto 0) => \^output_r_tdata\(15 downto 1),
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID => output_r_TVALID,
      storemerge1_reg_380 => storemerge1_reg_380,
      \storemerge1_reg_380_reg[0]\ => regslice_both_output_r_U_n_12,
      storemerge_reg_393 => storemerge_reg_393
    );
\storemerge1_reg_380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => storemerge1_reg_380,
      I1 => ap_CS_fsm_state41,
      I2 => mod_value2_load_reg_1199,
      I3 => ap_CS_fsm_state24,
      O => \storemerge1_reg_380[0]_i_1_n_0\
    );
\storemerge1_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \storemerge1_reg_380[0]_i_1_n_0\,
      Q => storemerge1_reg_380,
      R => '0'
    );
\storemerge2_in_in_in_reg_371[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ap_CS_fsm_state41,
      I1 => ap_CS_fsm_state24,
      I2 => mod_value2_load_reg_1199,
      O => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\
    );
\storemerge2_in_in_in_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(0),
      Q => storemerge2_in_in_in_reg_371(0),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(10),
      Q => storemerge2_in_in_in_reg_371(10),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(11),
      Q => storemerge2_in_in_in_reg_371(11),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(12),
      Q => storemerge2_in_in_in_reg_371(12),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(13),
      Q => storemerge2_in_in_in_reg_371(13),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(14),
      Q => storemerge2_in_in_in_reg_371(14),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(1),
      Q => storemerge2_in_in_in_reg_371(1),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(2),
      Q => storemerge2_in_in_in_reg_371(2),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(3),
      Q => storemerge2_in_in_in_reg_371(3),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(4),
      Q => storemerge2_in_in_in_reg_371(4),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(5),
      Q => storemerge2_in_in_in_reg_371(5),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(6),
      Q => storemerge2_in_in_in_reg_371(6),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(7),
      Q => storemerge2_in_in_in_reg_371(7),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(8),
      Q => storemerge2_in_in_in_reg_371(8),
      R => '0'
    );
\storemerge2_in_in_in_reg_371_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \storemerge2_in_in_in_reg_371[14]_i_1_n_0\,
      D => p_1_in(9),
      Q => storemerge2_in_in_in_reg_371(9),
      R => '0'
    );
\storemerge_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_output_r_U_n_1,
      Q => storemerge_reg_393,
      R => '0'
    );
\y1_phase1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(0),
      Q => y1_phase1(0),
      R => '0'
    );
\y1_phase1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(10),
      Q => y1_phase1(10),
      R => '0'
    );
\y1_phase1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(11),
      Q => y1_phase1(11),
      R => '0'
    );
\y1_phase1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(12),
      Q => y1_phase1(12),
      R => '0'
    );
\y1_phase1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(13),
      Q => y1_phase1(13),
      R => '0'
    );
\y1_phase1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(14),
      Q => y1_phase1(14),
      R => '0'
    );
\y1_phase1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(15),
      Q => y1_phase1(15),
      R => '0'
    );
\y1_phase1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(1),
      Q => y1_phase1(1),
      R => '0'
    );
\y1_phase1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(2),
      Q => y1_phase1(2),
      R => '0'
    );
\y1_phase1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(3),
      Q => y1_phase1(3),
      R => '0'
    );
\y1_phase1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(4),
      Q => y1_phase1(4),
      R => '0'
    );
\y1_phase1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(5),
      Q => y1_phase1(5),
      R => '0'
    );
\y1_phase1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(6),
      Q => y1_phase1(6),
      R => '0'
    );
\y1_phase1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(7),
      Q => y1_phase1(7),
      R => '0'
    );
\y1_phase1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(8),
      Q => y1_phase1(8),
      R => '0'
    );
\y1_phase1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_ce2,
      D => grp_FIR_filter_1_fu_405_ap_return_0(9),
      Q => y1_phase1(9),
      R => '0'
    );
\y2_phase1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(0),
      Q => y2_phase1(0),
      R => '0'
    );
\y2_phase1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(10),
      Q => y2_phase1(10),
      R => '0'
    );
\y2_phase1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(11),
      Q => y2_phase1(11),
      R => '0'
    );
\y2_phase1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(12),
      Q => y2_phase1(12),
      R => '0'
    );
\y2_phase1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(13),
      Q => y2_phase1(13),
      R => '0'
    );
\y2_phase1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(14),
      Q => y2_phase1(14),
      R => '0'
    );
\y2_phase1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(15),
      Q => y2_phase1(15),
      R => '0'
    );
\y2_phase1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(1),
      Q => y2_phase1(1),
      R => '0'
    );
\y2_phase1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(2),
      Q => y2_phase1(2),
      R => '0'
    );
\y2_phase1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(3),
      Q => y2_phase1(3),
      R => '0'
    );
\y2_phase1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(4),
      Q => y2_phase1(4),
      R => '0'
    );
\y2_phase1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(5),
      Q => y2_phase1(5),
      R => '0'
    );
\y2_phase1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(6),
      Q => y2_phase1(6),
      R => '0'
    );
\y2_phase1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(7),
      Q => y2_phase1(7),
      R => '0'
    );
\y2_phase1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(8),
      Q => y2_phase1(8),
      R => '0'
    );
\y2_phase1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => grp_FIR_filter_2_fu_440_ap_return_0(9),
      Q => y2_phase1(9),
      R => '0'
    );
\y4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(10),
      Q => y4(10),
      R => '0'
    );
\y4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(11),
      Q => y4(11),
      R => '0'
    );
\y4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(12),
      Q => y4(12),
      R => '0'
    );
\y4_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(13),
      Q => y4(13),
      R => '0'
    );
\y4_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(14),
      Q => y4(14),
      R => '0'
    );
\y4_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(15),
      Q => y4(15),
      R => '0'
    );
\y4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(1),
      Q => y4(1),
      R => '0'
    );
\y4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(2),
      Q => y4(2),
      R => '0'
    );
\y4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(3),
      Q => y4(3),
      R => '0'
    );
\y4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(4),
      Q => y4(4),
      R => '0'
    );
\y4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(5),
      Q => y4(5),
      R => '0'
    );
\y4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(6),
      Q => y4(6),
      R => '0'
    );
\y4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(7),
      Q => y4(7),
      R => '0'
    );
\y4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(8),
      Q => y4(8),
      R => '0'
    );
\y4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state24,
      D => shl_ln34_fu_979_p2(9),
      Q => y4(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_r_TREADY : out STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    output_r_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,FIR_Cascade_HLS,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "FIR_Cascade_HLS,Vivado 2024.2";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^output_r_tdata\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_inst_output_r_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "53'b00000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "53'b00000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "53'b00000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "53'b00000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "53'b00000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "53'b00000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "53'b00000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "53'b00000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "53'b00000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "53'b00000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "53'b00000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "53'b00000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "53'b00000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "53'b00000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "53'b00000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "53'b00000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "53'b00000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "53'b00000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "53'b00000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "53'b00000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "53'b00000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "53'b00000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "53'b00000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "53'b00000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "53'b00000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "53'b00000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "53'b00000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "53'b00000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "53'b00000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "53'b00000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "53'b00000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "53'b00000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "53'b00000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "53'b00000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "53'b00000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "53'b00000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "53'b00000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "53'b00000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "53'b00000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "53'b00000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "53'b00000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "53'b00000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "53'b00000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "53'b00001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "53'b00000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "53'b00010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "53'b00100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "53'b01000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "53'b10000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "53'b00000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "53'b00000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "53'b00000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "53'b00000000000000000000000000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF input_r:output_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_r_TREADY : signal is "xilinx.com:interface:axis:1.0 input_r TREADY";
  attribute X_INTERFACE_INFO of input_r_TVALID : signal is "xilinx.com:interface:axis:1.0 input_r TVALID";
  attribute X_INTERFACE_INFO of output_r_TREADY : signal is "xilinx.com:interface:axis:1.0 output_r TREADY";
  attribute X_INTERFACE_INFO of output_r_TVALID : signal is "xilinx.com:interface:axis:1.0 output_r TVALID";
  attribute X_INTERFACE_INFO of input_r_TDATA : signal is "xilinx.com:interface:axis:1.0 input_r TDATA";
  attribute X_INTERFACE_MODE of input_r_TDATA : signal is "slave";
  attribute X_INTERFACE_PARAMETER of input_r_TDATA : signal is "XIL_INTERFACENAME input_r, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_r_TDATA : signal is "xilinx.com:interface:axis:1.0 output_r TDATA";
  attribute X_INTERFACE_MODE of output_r_TDATA : signal is "master";
  attribute X_INTERFACE_PARAMETER of output_r_TDATA : signal is "XIL_INTERFACENAME output_r, TUSER_WIDTH 0, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  output_r_TDATA(15 downto 1) <= \^output_r_tdata\(15 downto 1);
  output_r_TDATA(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.bd_0_hls_inst_0_FIR_Cascade_HLS
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_r_TDATA(15 downto 0) => input_r_TDATA(15 downto 0),
      input_r_TREADY => input_r_TREADY,
      input_r_TVALID => input_r_TVALID,
      output_r_TDATA(15 downto 1) => \^output_r_tdata\(15 downto 1),
      output_r_TDATA(0) => NLW_inst_output_r_TDATA_UNCONNECTED(0),
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID => output_r_TVALID
    );
end STRUCTURE;
