#Start recording tcl command: 6/11/2025 19:48:29
#Project Location: D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add; Project name: m_shift_add
D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor
aula14_fsm_divisor
#Start recording tcl command: 6/13/2025 17:04:02
#Project Location: D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor; Project name: aula14_fsm_divisor
prj_project new -name "m_shift_add" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add/m_shift_add.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "mult4X4_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add/sim_shift_add/sim_shift_add.spf"
prj_src add "D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add/m_shift_add_struct.v"
prj_src add "D:/RTL_FPGA/SD2/VHDL/aula16_fsm_multiplicador_shift_and_add/m_shift_adder.vhd"
prj_project save
prj_project close
prj_project open "D:/RTL_FPGA/SD2/VHDL/aula14_fsm_divisor/aula14_fsm_divisor.ldf"
#Stop recording: 6/13/2025 17:04:02
