[
  {
    "author": [
      {
        "family": "Albuquerque",
        "given": "M.M."
      },
      {
        "family": "Silva",
        "given": "E.F.M."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Int. Symp. Circuits Syst"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "274–277"
    ],
    "title": [
      "Current-balanced logic for mixed-signal IC’s"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Albuquerque",
        "given": "E.F.M."
      },
      {
        "family": "Silva",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Evaluation of substrate noise in CMOS and low-noise logic cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Albuquerque",
        "given": "E.F.M."
      },
      {
        "family": "Silva",
        "given": "M.M."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "734–741"
    ],
    "title": [
      "A comparison by simulation and by measurement of the substrate noise generated by CMOS, CSL and CBL digital circuits"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Allstot",
        "given": "D.J."
      },
      {
        "family": "Chee",
        "given": "S.-H."
      },
      {
        "family": "Kiaei",
        "given": "S."
      },
      {
        "family": "Shrivastawa",
        "given": "M."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "553–563"
    ],
    "title": [
      "Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal IC’s"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "H.T."
      },
      {
        "family": "Savaria",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE International Workshop on System-on-Chip for Real-Time Applications"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18μm CMOS"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "H.T."
      },
      {
        "family": "Savaria",
        "given": "Y."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Shunt-peaking in MCML gates and its application in the design of a 20 Gb/s half-rate phase detector"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Houlgate",
        "given": "M.P."
      },
      {
        "family": "Olszewski",
        "given": "D.J."
      },
      {
        "family": "Abdelhalim",
        "given": "K."
      },
      {
        "family": "MacHeachern",
        "given": "L."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Adaptable MOS current mode logic for use in a multiband RF prescaler"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kiaei",
        "given": "S."
      },
      {
        "family": "Allstot",
        "given": "D."
      },
      {
        "family": "Hansen",
        "given": "K."
      },
      {
        "family": "Verghese",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Wirel. Netw"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "41–53"
    ],
    "title": [
      "Noise considerations for mixed-signal RF IC transceivers"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Ng",
        "given": "H.-T."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. Syst"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "301–308"
    ],
    "title": [
      "CMOS current steering logic for low-voltage mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Tanabe",
        "given": "A."
      },
      {
        "family": "Umetani",
        "given": "M."
      },
      {
        "family": "Fujiwara",
        "given": "I."
      },
      {
        "family": "Ogura",
        "given": "T."
      },
      {
        "family": "Kataoka",
        "given": "K."
      },
      {
        "family": "Okihara",
        "given": "M."
      },
      {
        "family": "Sakuraba",
        "given": "H."
      },
      {
        "family": "Endoh",
        "given": "T."
      },
      {
        "family": "Masuoka",
        "given": "F."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "988–996"
    ],
    "title": [
      "0.18-μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Heijningen",
        "given": "M.",
        "particle": "van"
      },
      {
        "family": "Compiet",
        "given": "J."
      },
      {
        "family": "Wambacq",
        "given": "P."
      },
      {
        "family": "Donnay",
        "given": "S."
      },
      {
        "family": "Engels",
        "given": "M.G.E."
      },
      {
        "family": "Bolsens",
        "given": "I."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1002–1008"
    ],
    "title": [
      "Analysis and experimental verification of digital substrate noise generation for epi-type substrates"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Yamashina",
        "given": "M."
      },
      {
        "family": "Yamada",
        "given": "H."
      }
    ],
    "citation-number": [
      "12."
    ],
    "title": [
      "An MOS current mode logic (MCML) circuit for low-power sub"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Alioto",
        "given": "M."
      },
      {
        "family": "Palumbo",
        "given": "G."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Circuits Syst. Mag"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "42–61"
    ],
    "title": [
      "Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Alioto",
        "given": "M."
      },
      {
        "family": "Palumbo",
        "given": "G."
      },
      {
        "family": "Pennisi",
        "given": "S."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Int. J. Circuit Theory Appl"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "459–477"
    ],
    "title": [
      "Modelling of source-coupled logic gates"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "author": [
      {
        "family": "Banwell",
        "given": "T.C."
      },
      {
        "family": "Jayakumar",
        "given": "A."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEE Electron. Lett"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "291–292"
    ],
    "title": [
      "Exact analytical solution for current flow through diode with series resistance"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Barry",
        "given": "D.A."
      },
      {
        "family": "Culligan-Hensley",
        "given": "P.J."
      },
      {
        "family": "Barry",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "ACM Trans. Math. Softw"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "161–171"
    ],
    "title": [
      "Real values of the w-function"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Bruma",
        "given": "S."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE International Conference on Systems-on-Chip (ICSOC), September 2003"
    ],
    "title": [
      "Impact of on-chip process variations on MCML performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bucher",
        "given": "M."
      },
      {
        "family": "Enz",
        "given": "C."
      },
      {
        "family": "Krummenacher",
        "given": "F."
      },
      {
        "family": "Sallese",
        "given": "J.M."
      },
      {
        "family": "Lallement",
        "given": "C."
      },
      {
        "family": "Porret",
        "given": "A.S."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "MSM"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "670–673"
    ],
    "title": [
      "The EKV 3.0 compact MOS transistor model: accounting for deep-submicron aspects"
    ],
    "type": "chapter",
    "volume": [
      "2002"
    ]
  },
  {
    "author": [
      {
        "family": "Corless",
        "given": "R.M."
      },
      {
        "family": "Gonnet",
        "given": "G.H."
      },
      {
        "family": "Hare",
        "given": "D.E.G."
      },
      {
        "family": "Jeffrey",
        "given": "D.J."
      },
      {
        "family": "Knuth",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Adv. Comput. Math"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "329–359"
    ],
    "title": [
      "On the lambert w function"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Enz",
        "given": "C.C."
      },
      {
        "family": "Krummenacher",
        "given": "F."
      },
      {
        "family": "Vittoz",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Analog Integr. Circuits Signal Process"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "83–114"
    ],
    "title": [
      "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Foty",
        "given": "D."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Prentice Hall, Upper Saddle River"
    ],
    "title": [
      "MOSFET Modeling with SPICE"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hauser",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Educ"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "363–368"
    ],
    "title": [
      "Noise margin criteria for digital logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Lohstroh",
        "given": "J."
      },
      {
        "family": "Seevinck",
        "given": "E."
      },
      {
        "family": "Groot",
        "given": "J.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1983"
    ],
    "pages": [
      "803–807"
    ],
    "title": [
      "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Nadarajah",
        "given": "S."
      },
      {
        "family": "Kotz",
        "given": "S."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integr. Syst"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "210–212"
    ],
    "title": [
      "Exact distribution of the max/min of two gaussian random variables"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Pelgrom",
        "given": "M.J.M."
      },
      {
        "family": "Duinmaijer",
        "given": "A.C.J."
      },
      {
        "family": "Welbers",
        "given": "A.P.G."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "1433–1439"
    ],
    "title": [
      "Matching properties of MOS transistors"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.Richard"
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE J. Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "584–594"
    ],
    "title": [
      "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Sakurai",
        "given": "T."
      },
      {
        "family": "Newton",
        "given": "A.Richard"
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Trans. Electron. Devices"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "887–894"
    ],
    "title": [
      "A simple MOSFET model for circuit analysis"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Schaper",
        "given": "U."
      },
      {
        "family": "Linnenbank",
        "given": "C.G."
      },
      {
        "family": "Thewes",
        "given": "R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Trans. Semicond. Manuf"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "311–317"
    ],
    "title": [
      "Precise characterization of long-distance mismatch of CMOS devices"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Tajalli",
        "given": "A."
      },
      {
        "family": "Vittoz",
        "given": "E."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "family": "Brauer",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEE Electron. Lett"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "17"
    ],
    "pages": [
      "911–913"
    ],
    "title": [
      "Ultra-low power subthreshold current-mode logic utilising PMOS load device"
    ],
    "type": "article-journal",
    "volume": [
      "43"
    ]
  },
  {
    "author": [
      {
        "family": "Tajalli",
        "given": "A."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "family": "Brauer",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEE Electron. Lett"
    ],
    "date": [
      "2008"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "349–351"
    ],
    "title": [
      "Implementing ultra-high-value floating tunable CMOS resistors"
    ],
    "type": "article-journal",
    "volume": [
      "44"
    ]
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Norchip Conference"
    ],
    "date": [
      "2004-11"
    ],
    "title": [
      "An inductorless peaking technique applied to MOS current-mode logic gates"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Breaking the power-delay tradeoff: Design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "H.T."
      },
      {
        "family": "Savaria",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE International Workshop on System-on-Chip for Real-Time Applications"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "10GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18μm CMOS"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bui",
        "given": "H.T."
      },
      {
        "family": "Savaria",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Shunt-peaking in MCML gates and its application in the design of a 20 Gb/ s half-rate phase detector"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Carvajal",
        "given": "R.González"
      },
      {
        "family": "Ramírez-Angulo",
        "given": "J."
      },
      {
        "family": "López-Martín",
        "given": "A.J."
      },
      {
        "family": "Torralba",
        "given": "A."
      },
      {
        "family": "Galán",
        "given": "J.A.Gómez"
      },
      {
        "family": "Carlosena",
        "given": "A."
      },
      {
        "family": "Chavero",
        "given": "F.Munoz"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst. Part"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "Part II"
    ],
    "pages": [
      "1276–1291"
    ],
    "title": [
      "The flipped voltage follower: a useful cell for low-voltage low-power circuit design"
    ],
    "type": "article-journal",
    "volume": [
      "I 52"
    ]
  },
  {
    "author": [
      {
        "family": "Abdollahi",
        "given": "A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2006"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Southern California"
    ],
    "title": [
      "Canonical form based boolean matching and symmetry detection in logic synthesis and verification"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Harrison",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1963"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "University of Michigan, College of Engineering"
    ],
    "title": [
      "Combinatorial problems in boolean algebras and applications to the theory of switching"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ågren",
        "given": "M."
      },
      {
        "family": "Hell",
        "given": "M."
      },
      {
        "family": "Johansson",
        "given": "T."
      },
      {
        "family": "Meier",
        "given": "W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Int. J. Wirel. Mob. Comput"
    ],
    "date": [
      "2011"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "48–59"
    ],
    "title": [
      "Grain-128a: a new version of Grain-128 with optional authentication"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Hell",
        "given": "M."
      },
      {
        "family": "Johansson",
        "given": "T."
      },
      {
        "family": "Maximov",
        "given": "A."
      },
      {
        "family": "Meier",
        "given": "W."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Grain-128, in 2006 IEEE International Symposium on Information Theory"
    ],
    "date": [
      "2006-07"
    ],
    "pages": [
      "1614–1618"
    ],
    "title": [
      "A stream cipher proposal"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paar",
        "given": "C."
      },
      {
        "family": "Pelzl",
        "given": "J."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2009"
    ],
    "edition": [
      "1st edn"
    ],
    "location": [
      "Berlin"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Understanding Cryptography: A Textbook for Students and Practitioners"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Güleyüpoglu",
        "given": "E."
      },
      {
        "family": "Inac",
        "given": "Ö."
      },
      {
        "family": "Martinez",
        "given": "A.Peña"
      },
      {
        "family": "Vietti",
        "given": "P."
      },
      {
        "family": "Gürkaynak",
        "given": "F.K."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "A generic standard cell design methodology for differential circuit styles"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brier",
        "given": "E."
      },
      {
        "family": "Clavier",
        "given": "C."
      },
      {
        "family": "Olivier",
        "given": "F."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Cryptographic Hardware and Embedded Systems—CHES 2004",
      "Lecture Notes in Computer Science"
    ],
    "date": [
      "2004"
    ],
    "editor": [
      {
        "family": "Joye",
        "given": "M."
      },
      {
        "family": "Quisquater",
        "given": "J.-J."
      }
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "16–29"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Correlation power analysis with a leakage model"
    ],
    "type": "chapter",
    "volume": [
      "3156"
    ]
  },
  {
    "author": [
      {
        "family": "Henzler",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Power Management of Digital Circuits in Deep Sub-micron CMOS Technologies"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lampret",
        "given": "D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2006-04"
    ],
    "title": [
      "OpenRISC 1000 Architecture Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "N.I.S.T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2001-11"
    ],
    "publisher": [
      "Federal Information Processing Standards Publication"
    ],
    "title": [
      "Announcing the Advanced Encryption Standard (AES"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Regazzoni",
        "given": "F."
      },
      {
        "family": "Cevrero",
        "given": "A."
      },
      {
        "family": "Standaert",
        "given": "F.-X."
      },
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Kluter",
        "given": "T."
      },
      {
        "family": "Brisk",
        "given": "P."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "CHES ’09 Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems"
    ],
    "date": [
      "2009-09"
    ],
    "location": [
      "Lausanne"
    ],
    "title": [
      "A design flow and evaluation framework for DPA-resistant instruction set extensions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tillich",
        "given": "S."
      },
      {
        "family": "Großschädl",
        "given": "J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 9th International Workshop on Cryptographic Hardware and Embedded Systems"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "303–319"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Power analysis resistant AES implementation with instruction set extensions"
    ],
    "type": "paper-conference",
    "volume": [
      "4727"
    ]
  },
  {
    "author": [
      {
        "family": "Anis",
        "given": "M.H."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "15th Annual IEEE International ASIC/SOC Conference"
    ],
    "date": [
      "2002-09"
    ],
    "pages": [
      "193–197"
    ],
    "title": [
      "Power reduction via an MTCMOS implementation of MOS current mode logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anis",
        "given": "M.H."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "pages": [
      "–113– –116"
    ],
    "title": [
      "Self-timed mos current mode logic for digital applications"
    ],
    "type": "paper-conference",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Hatirnaz",
        "given": "I."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Conference on Ph.D. Research in Microelectronics and Electronics (PRIME"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A semi-automated design of a MOS current-mode logic standard cell library from generic components"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Hatirnaz",
        "given": "I."
      },
      {
        "family": "Brauer",
        "given": "E.J."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IFIP International Conference on Very Large Scale Integration"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "–"
    ],
    "title": [
      "Implementation of structured ASIC fabric using via-programmable differential MCML cells"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Güleyüpoglu",
        "given": "E."
      },
      {
        "family": "Inac",
        "given": "Ö."
      },
      {
        "family": "Martinez",
        "given": "A.P."
      },
      {
        "family": "Vietti",
        "given": "P."
      },
      {
        "family": "Gürkaynak",
        "given": "F.K."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation and Test in Europe (DATE"
    ],
    "date": [
      "2008"
    ],
    "title": [
      "A generic standard cell design methodology for differential circuit styles"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brauer",
        "given": "E.J."
      },
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Hatirnaz",
        "given": "I."
      },
      {
        "family": "Leblebici",
        "given": "L."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Correia",
        "given": "V.P."
      },
      {
        "family": "Reis",
        "given": "A.I."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "VII Workshop IBERCHIP"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Classifying n-input Boolean functions"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dang",
        "given": "H."
      },
      {
        "family": "Sawan",
        "given": "M."
      },
      {
        "family": "Savaria",
        "given": "Y."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "A novel approach for implementing ultra-high speed flash ADC using MCML circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE International SoC Conference"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Analysis and design of low-power multi-threshold MCML"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hassan",
        "given": "H."
      },
      {
        "family": "Anis",
        "given": "M."
      },
      {
        "family": "Elmasry",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Microchem. J"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "1097–1104"
    ],
    "title": [
      "Low-power multi-threshold MCML: analysis, design, and variability"
    ],
    "type": "article-journal",
    "volume": [
      "37"
    ]
  },
  {
    "author": [
      {
        "family": "Hatirnaz",
        "given": "I."
      },
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Conference on Ph.D. Research in Microelectronics and Electronics (PRIME"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Towards a unified top-down design flow for fully-differential logic blocks with improved speed and noise immunity"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hatirnaz",
        "given": "I."
      },
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Brauer",
        "given": "E.J."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Midwest Symposium on Circuits and Systems (MWSCAS"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Via-programmable structured ASIC fabric based on MCML cells: design flow and implementation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kundan",
        "given": "J."
      },
      {
        "family": "Hasan",
        "given": "S.M.R."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Trans. Circuits Syst"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "810–817"
    ],
    "title": [
      "Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Kwan",
        "given": "T."
      },
      {
        "family": "Shams",
        "given": "M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Multi-GHz energy-efficient asynchronous pipelined circuits in MOS current mode logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwan",
        "given": "T.W."
      },
      {
        "family": "Shams",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "International Conference on Microelectronics"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Design of asynchronous circuit primitives using MOS current-mode logic (MCML"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwan",
        "given": "T.W."
      },
      {
        "family": "Shams",
        "given": "M."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE International Symposium on Asynchronous Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Macé",
        "given": "F."
      },
      {
        "family": "Standaert",
        "given": "F.-X."
      },
      {
        "family": "Quisquater",
        "given": "J.-J."
      },
      {
        "family": "Legat",
        "given": "J.-D."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Integrated Circuit and System Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Berlin"
    ],
    "pages": [
      "550–560"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "A design methodology for secured ICS using dynamic current mode logic"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Maskai",
        "given": "S.R."
      },
      {
        "family": "Kiaei",
        "given": "S."
      },
      {
        "family": "Allstot",
        "given": "D.J."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "1157–1167"
    ],
    "title": [
      "Synthesis techniques for CMOS folded source-coupled logic circuits"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Mochizuki",
        "given": "A."
      },
      {
        "family": "Hanyu",
        "given": "T."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "582–588"
    ],
    "title": [
      "Low-power multiple-valued current-mode logic using substrate BIAS control"
    ],
    "type": "article-journal",
    "volume": [
      "E87-C"
    ]
  },
  {
    "author": [
      {
        "family": "Munirul",
        "given": "H.M."
      },
      {
        "family": "Kameyama",
        "given": "M."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Multiple-valued source-coupled logic VLSI based on adaptive threshold control and its applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Olstead",
        "given": "J.A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Custom Integrated Circuits Conference"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Noise problems in mixed analog-digital integrated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pereira-Arroyo",
        "given": "R."
      },
      {
        "family": "Alvarado-Moya",
        "given": "P."
      },
      {
        "family": "Krautschneider",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Design of a MCML gate library applying multiobjective optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pereira-Arroyo",
        "given": "R."
      },
      {
        "family": "Alvarado-Moya",
        "given": "P."
      },
      {
        "family": "Krautschneider",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "81–85"
    ],
    "title": [
      "Design of a MCML gate library applying multiobjective optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Regazzoni",
        "given": "F."
      },
      {
        "family": "Badel",
        "given": "S."
      },
      {
        "family": "Eisenbarth",
        "given": "T."
      },
      {
        "family": "Grobschadl",
        "given": "J."
      },
      {
        "family": "Poschmann",
        "given": "A."
      },
      {
        "family": "Toprak",
        "given": "Z."
      },
      {
        "family": "Macchetti",
        "given": "M."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Paar",
        "given": "C."
      },
      {
        "family": "Leblebici",
        "given": "Y."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "IEEE International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "A simulation-based methodology for evaluating the DPA-resistance of cryptographic functional units with application to CMOS and MCML technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Slepian",
        "given": "D."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Can. J. Math"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "185–193"
    ],
    "title": [
      "On the number of symmetry types of boolean functions of n variables"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "D.K."
      },
      {
        "family": "Loinaz",
        "given": "M.J."
      },
      {
        "family": "Masui",
        "given": "S."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "420–430"
    ],
    "title": [
      "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Tiri",
        "given": "K."
      },
      {
        "family": "Verbauwhede",
        "given": "I."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "1530–1591"
    ],
    "title": [
      "A VLSI design flow for secure side-channel attack resistant ICs"
    ],
    "type": "paper-conference",
    "volume": [
      "DATE’05"
    ]
  },
  {
    "author": [
      {
        "family": "Tiri",
        "given": "K."
      },
      {
        "family": "Hwang",
        "given": "D."
      },
      {
        "family": "Hodjat",
        "given": "A."
      },
      {
        "family": "Lai",
        "given": "B.C."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Verbauwhede",
        "given": "I."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Cryptographic Hardware and Embedded Systems (CHES"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "354–365"
    ],
    "title": [
      "Prototype IC with WDDL and differential routing-DPA resistance assessment"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tiri",
        "given": "K."
      },
      {
        "family": "Hwang",
        "given": "D."
      },
      {
        "family": "Hodjat",
        "given": "A."
      },
      {
        "family": "Lai",
        "given": "B."
      },
      {
        "family": "Yang",
        "given": "S."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Verbauwhede",
        "given": "I."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proceedings of the 42nd Annual Conference on Design Automation"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "222–227"
    ],
    "title": [
      "A side-channel leakage free coprocessor IC in 0.18μm CMOS for embedded AES-based cryptographic and biometric processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhou",
        "given": "K."
      },
      {
        "family": "Luo",
        "given": "Y."
      },
      {
        "family": "Chen",
        "given": "S."
      },
      {
        "family": "Drake",
        "given": "A."
      },
      {
        "family": "Macdonald",
        "given": "J.F."
      },
      {
        "family": "Zhang",
        "given": "T."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE International Symposium on Circuits and Systems (ISCAS"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Triple-rail MOS current mode logic for high-speed self-timed pipeline applications"
    ],
    "type": "paper-conference"
  },
  {
    "container-title": [
      "Badel et al., Design Automation for Differential MOS Current-Mode Logic Circuits"
    ],
    "doi": [
      "10.1007/978-3-319-91307-0"
    ],
    "title": [
      "© Springer International Publishing AG, part of Springer Nature 2019 229 S"
    ],
    "type": "chapter",
    "url": [
      "https://doi.org/10.1007/978-3-319-91307-0"
    ]
  },
  {
    "note": [
      "230 Index"
    ],
    "type": null
  },
  {
    "pages": [
      "84–87 121–123"
    ],
    "title": [
      "negative capacitance, 81–84 Logic synthesis passive inductors, 79–80 bias generator and level converters, triple-rail"
    ],
    "type": null,
    "volume": [
      "MCML"
    ]
  },
  {
    "pages": [
      "145–146"
    ],
    "title": [
      "High-speed multiplexer differential cells, 119–121 circuit description, 151 Low-noise encoder circuit, ADC implementation results, 155–156 architecture modification"
    ],
    "type": null
  }
]
