$date
	Mon Jan 23 10:59:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module mux1 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ! out $end
$var wire 1 ' s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1$
1'
1#
1&
#20
0!
0#
0&
1"
1%
#30
1!
0$
0'
1#
1&
