// Programs
0;CONFIG0.RES0.INSTANCE0;PROGRAM0;

// Variables
0;FB;CONFIG0.RES0.INSTANCE0;CONFIG0.RES0.INSTANCE0;PROGRAM0;
1;VAR;CONFIG0.RES0.INSTANCE0.SENSOR;CONFIG0.RES0.INSTANCE0.SENSOR;UINT;
2;VAR;CONFIG0.RES0.INSTANCE0.TOPE_NORMAL;CONFIG0.RES0.INSTANCE0.TOPE_NORMAL;UINT;
3;VAR;CONFIG0.RES0.INSTANCE0.TOPE_ALTO;CONFIG0.RES0.INSTANCE0.TOPE_ALTO;UINT;
4;VAR;CONFIG0.RES0.INSTANCE0.TOPE_SUPERIOR;CONFIG0.RES0.INSTANCE0.TOPE_SUPERIOR;UINT;
5;VAR;CONFIG0.RES0.INSTANCE0.MINIMO_ALTO;CONFIG0.RES0.INSTANCE0.MINIMO_ALTO;UINT;
6;VAR;CONFIG0.RES0.INSTANCE0.MINIMO_SUPERIOR;CONFIG0.RES0.INSTANCE0.MINIMO_SUPERIOR;UINT;
7;VAR;CONFIG0.RES0.INSTANCE0.ACUMULADOR;CONFIG0.RES0.INSTANCE0.ACUMULADOR;UDINT;
8;VAR;CONFIG0.RES0.INSTANCE0.ACUMULADOR_PRUEBA;CONFIG0.RES0.INSTANCE0.ACUMULADOR_PRUEBA;UDINT;
9;VAR;CONFIG0.RES0.INSTANCE0.ACUMULADOR_PRUEBA2;CONFIG0.RES0.INSTANCE0.ACUMULADOR_PRUEBA2;UDINT;
10;VAR;CONFIG0.RES0.INSTANCE0.TIMER;CONFIG0.RES0.INSTANCE0.TIMER;BOOL;
11;VAR;CONFIG0.RES0.INSTANCE0.VERIFICAR;CONFIG0.RES0.INSTANCE0.VERIFICAR;BOOL;
12;VAR;CONFIG0.RES0.INSTANCE0.TIMER_CORRIDO;CONFIG0.RES0.INSTANCE0.TIMER_CORRIDO;BOOL;
13;VAR;CONFIG0.RES0.INSTANCE0.PROBAR;CONFIG0.RES0.INSTANCE0.PROBAR;BOOL;
14;VAR;CONFIG0.RES0.INSTANCE0.ACUMULAR;CONFIG0.RES0.INSTANCE0.ACUMULAR;BOOL;
15;VAR;CONFIG0.RES0.INSTANCE0.ENTRO;CONFIG0.RES0.INSTANCE0.ENTRO;BOOL;
16;VAR;CONFIG0.RES0.INSTANCE0.LUZ1;CONFIG0.RES0.INSTANCE0.LUZ1;BOOL;
17;VAR;CONFIG0.RES0.INSTANCE0.LUZ2;CONFIG0.RES0.INSTANCE0.LUZ2;BOOL;
18;FB;CONFIG0.RES0.INSTANCE0.TP0;CONFIG0.RES0.INSTANCE0.TP0;TP;
19;VAR;CONFIG0.RES0.INSTANCE0.TP0.EN;CONFIG0.RES0.INSTANCE0.TP0.EN;BOOL;
20;VAR;CONFIG0.RES0.INSTANCE0.TP0.ENO;CONFIG0.RES0.INSTANCE0.TP0.ENO;BOOL;
21;VAR;CONFIG0.RES0.INSTANCE0.TP0.IN;CONFIG0.RES0.INSTANCE0.TP0.IN;BOOL;
22;VAR;CONFIG0.RES0.INSTANCE0.TP0.PT;CONFIG0.RES0.INSTANCE0.TP0.PT;TIME;
23;VAR;CONFIG0.RES0.INSTANCE0.TP0.Q;CONFIG0.RES0.INSTANCE0.TP0.Q;BOOL;
24;VAR;CONFIG0.RES0.INSTANCE0.TP0.ET;CONFIG0.RES0.INSTANCE0.TP0.ET;TIME;
25;VAR;CONFIG0.RES0.INSTANCE0.TP0.STATE;CONFIG0.RES0.INSTANCE0.TP0.STATE;SINT;
26;VAR;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;CONFIG0.RES0.INSTANCE0.TP0.PREV_IN;BOOL;
27;VAR;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP0.CURRENT_TIME;TIME;
28;VAR;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;CONFIG0.RES0.INSTANCE0.TP0.START_TIME;TIME;
29;FB;CONFIG0.RES0.INSTANCE0.TOF1;CONFIG0.RES0.INSTANCE0.TOF1;TOF;
30;VAR;CONFIG0.RES0.INSTANCE0.TOF1.EN;CONFIG0.RES0.INSTANCE0.TOF1.EN;BOOL;
31;VAR;CONFIG0.RES0.INSTANCE0.TOF1.ENO;CONFIG0.RES0.INSTANCE0.TOF1.ENO;BOOL;
32;VAR;CONFIG0.RES0.INSTANCE0.TOF1.IN;CONFIG0.RES0.INSTANCE0.TOF1.IN;BOOL;
33;VAR;CONFIG0.RES0.INSTANCE0.TOF1.PT;CONFIG0.RES0.INSTANCE0.TOF1.PT;TIME;
34;VAR;CONFIG0.RES0.INSTANCE0.TOF1.Q;CONFIG0.RES0.INSTANCE0.TOF1.Q;BOOL;
35;VAR;CONFIG0.RES0.INSTANCE0.TOF1.ET;CONFIG0.RES0.INSTANCE0.TOF1.ET;TIME;
36;VAR;CONFIG0.RES0.INSTANCE0.TOF1.STATE;CONFIG0.RES0.INSTANCE0.TOF1.STATE;SINT;
37;VAR;CONFIG0.RES0.INSTANCE0.TOF1.PREV_IN;CONFIG0.RES0.INSTANCE0.TOF1.PREV_IN;BOOL;
38;VAR;CONFIG0.RES0.INSTANCE0.TOF1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TOF1.CURRENT_TIME;TIME;
39;VAR;CONFIG0.RES0.INSTANCE0.TOF1.START_TIME;CONFIG0.RES0.INSTANCE0.TOF1.START_TIME;TIME;
40;FB;CONFIG0.RES0.INSTANCE0.TP3;CONFIG0.RES0.INSTANCE0.TP3;TP;
41;VAR;CONFIG0.RES0.INSTANCE0.TP3.EN;CONFIG0.RES0.INSTANCE0.TP3.EN;BOOL;
42;VAR;CONFIG0.RES0.INSTANCE0.TP3.ENO;CONFIG0.RES0.INSTANCE0.TP3.ENO;BOOL;
43;VAR;CONFIG0.RES0.INSTANCE0.TP3.IN;CONFIG0.RES0.INSTANCE0.TP3.IN;BOOL;
44;VAR;CONFIG0.RES0.INSTANCE0.TP3.PT;CONFIG0.RES0.INSTANCE0.TP3.PT;TIME;
45;VAR;CONFIG0.RES0.INSTANCE0.TP3.Q;CONFIG0.RES0.INSTANCE0.TP3.Q;BOOL;
46;VAR;CONFIG0.RES0.INSTANCE0.TP3.ET;CONFIG0.RES0.INSTANCE0.TP3.ET;TIME;
47;VAR;CONFIG0.RES0.INSTANCE0.TP3.STATE;CONFIG0.RES0.INSTANCE0.TP3.STATE;SINT;
48;VAR;CONFIG0.RES0.INSTANCE0.TP3.PREV_IN;CONFIG0.RES0.INSTANCE0.TP3.PREV_IN;BOOL;
49;VAR;CONFIG0.RES0.INSTANCE0.TP3.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP3.CURRENT_TIME;TIME;
50;VAR;CONFIG0.RES0.INSTANCE0.TP3.START_TIME;CONFIG0.RES0.INSTANCE0.TP3.START_TIME;TIME;
51;FB;CONFIG0.RES0.INSTANCE0.CTU_LINT0;CONFIG0.RES0.INSTANCE0.CTU_LINT0;CTU_LINT;
52;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.EN;CONFIG0.RES0.INSTANCE0.CTU_LINT0.EN;BOOL;
53;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.ENO;CONFIG0.RES0.INSTANCE0.CTU_LINT0.ENO;BOOL;
54;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU;BOOL;
55;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.R;CONFIG0.RES0.INSTANCE0.CTU_LINT0.R;BOOL;
56;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.PV;CONFIG0.RES0.INSTANCE0.CTU_LINT0.PV;LINT;
57;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.Q;CONFIG0.RES0.INSTANCE0.CTU_LINT0.Q;BOOL;
58;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CV;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CV;LINT;
59;FB;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T;R_TRIG;
60;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.EN;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.EN;BOOL;
61;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.ENO;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.ENO;BOOL;
62;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.CLK;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.CLK;BOOL;
63;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.Q;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.Q;BOOL;
64;VAR;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.M;CONFIG0.RES0.INSTANCE0.CTU_LINT0.CU_T.M;BOOL;
65;FB;CONFIG0.RES0.INSTANCE0.TP1;CONFIG0.RES0.INSTANCE0.TP1;TP;
66;VAR;CONFIG0.RES0.INSTANCE0.TP1.EN;CONFIG0.RES0.INSTANCE0.TP1.EN;BOOL;
67;VAR;CONFIG0.RES0.INSTANCE0.TP1.ENO;CONFIG0.RES0.INSTANCE0.TP1.ENO;BOOL;
68;VAR;CONFIG0.RES0.INSTANCE0.TP1.IN;CONFIG0.RES0.INSTANCE0.TP1.IN;BOOL;
69;VAR;CONFIG0.RES0.INSTANCE0.TP1.PT;CONFIG0.RES0.INSTANCE0.TP1.PT;TIME;
70;VAR;CONFIG0.RES0.INSTANCE0.TP1.Q;CONFIG0.RES0.INSTANCE0.TP1.Q;BOOL;
71;VAR;CONFIG0.RES0.INSTANCE0.TP1.ET;CONFIG0.RES0.INSTANCE0.TP1.ET;TIME;
72;VAR;CONFIG0.RES0.INSTANCE0.TP1.STATE;CONFIG0.RES0.INSTANCE0.TP1.STATE;SINT;
73;VAR;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;CONFIG0.RES0.INSTANCE0.TP1.PREV_IN;BOOL;
74;VAR;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TP1.CURRENT_TIME;TIME;
75;VAR;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;CONFIG0.RES0.INSTANCE0.TP1.START_TIME;TIME;
76;FB;CONFIG0.RES0.INSTANCE0.TOF0;CONFIG0.RES0.INSTANCE0.TOF0;TOF;
77;VAR;CONFIG0.RES0.INSTANCE0.TOF0.EN;CONFIG0.RES0.INSTANCE0.TOF0.EN;BOOL;
78;VAR;CONFIG0.RES0.INSTANCE0.TOF0.ENO;CONFIG0.RES0.INSTANCE0.TOF0.ENO;BOOL;
79;VAR;CONFIG0.RES0.INSTANCE0.TOF0.IN;CONFIG0.RES0.INSTANCE0.TOF0.IN;BOOL;
80;VAR;CONFIG0.RES0.INSTANCE0.TOF0.PT;CONFIG0.RES0.INSTANCE0.TOF0.PT;TIME;
81;VAR;CONFIG0.RES0.INSTANCE0.TOF0.Q;CONFIG0.RES0.INSTANCE0.TOF0.Q;BOOL;
82;VAR;CONFIG0.RES0.INSTANCE0.TOF0.ET;CONFIG0.RES0.INSTANCE0.TOF0.ET;TIME;
83;VAR;CONFIG0.RES0.INSTANCE0.TOF0.STATE;CONFIG0.RES0.INSTANCE0.TOF0.STATE;SINT;
84;VAR;CONFIG0.RES0.INSTANCE0.TOF0.PREV_IN;CONFIG0.RES0.INSTANCE0.TOF0.PREV_IN;BOOL;
85;VAR;CONFIG0.RES0.INSTANCE0.TOF0.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TOF0.CURRENT_TIME;TIME;
86;VAR;CONFIG0.RES0.INSTANCE0.TOF0.START_TIME;CONFIG0.RES0.INSTANCE0.TOF0.START_TIME;TIME;
87;FB;CONFIG0.RES0.INSTANCE0.TOF2;CONFIG0.RES0.INSTANCE0.TOF2;TOF;
88;VAR;CONFIG0.RES0.INSTANCE0.TOF2.EN;CONFIG0.RES0.INSTANCE0.TOF2.EN;BOOL;
89;VAR;CONFIG0.RES0.INSTANCE0.TOF2.ENO;CONFIG0.RES0.INSTANCE0.TOF2.ENO;BOOL;
90;VAR;CONFIG0.RES0.INSTANCE0.TOF2.IN;CONFIG0.RES0.INSTANCE0.TOF2.IN;BOOL;
91;VAR;CONFIG0.RES0.INSTANCE0.TOF2.PT;CONFIG0.RES0.INSTANCE0.TOF2.PT;TIME;
92;VAR;CONFIG0.RES0.INSTANCE0.TOF2.Q;CONFIG0.RES0.INSTANCE0.TOF2.Q;BOOL;
93;VAR;CONFIG0.RES0.INSTANCE0.TOF2.ET;CONFIG0.RES0.INSTANCE0.TOF2.ET;TIME;
94;VAR;CONFIG0.RES0.INSTANCE0.TOF2.STATE;CONFIG0.RES0.INSTANCE0.TOF2.STATE;SINT;
95;VAR;CONFIG0.RES0.INSTANCE0.TOF2.PREV_IN;CONFIG0.RES0.INSTANCE0.TOF2.PREV_IN;BOOL;
96;VAR;CONFIG0.RES0.INSTANCE0.TOF2.CURRENT_TIME;CONFIG0.RES0.INSTANCE0.TOF2.CURRENT_TIME;TIME;
97;VAR;CONFIG0.RES0.INSTANCE0.TOF2.START_TIME;CONFIG0.RES0.INSTANCE0.TOF2.START_TIME;TIME;
98;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT81_ENO;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT81_ENO;BOOL;
99;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT81_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT81_OUT;UDINT;
100;VAR;CONFIG0.RES0.INSTANCE0._TMP_ADD78_ENO;CONFIG0.RES0.INSTANCE0._TMP_ADD78_ENO;BOOL;
101;VAR;CONFIG0.RES0.INSTANCE0._TMP_ADD78_OUT;CONFIG0.RES0.INSTANCE0._TMP_ADD78_OUT;UDINT;
102;FB;CONFIG0.RES0.INSTANCE0.R_TRIG1;CONFIG0.RES0.INSTANCE0.R_TRIG1;R_TRIG;
103;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;CONFIG0.RES0.INSTANCE0.R_TRIG1.EN;BOOL;
104;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;CONFIG0.RES0.INSTANCE0.R_TRIG1.ENO;BOOL;
105;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;CONFIG0.RES0.INSTANCE0.R_TRIG1.CLK;BOOL;
106;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;CONFIG0.RES0.INSTANCE0.R_TRIG1.Q;BOOL;
107;VAR;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;CONFIG0.RES0.INSTANCE0.R_TRIG1.M;BOOL;
108;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV87_ENO;CONFIG0.RES0.INSTANCE0._TMP_DIV87_ENO;BOOL;
109;VAR;CONFIG0.RES0.INSTANCE0._TMP_DIV87_OUT;CONFIG0.RES0.INSTANCE0._TMP_DIV87_OUT;UDINT;
110;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT8_ENO;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT8_ENO;BOOL;
111;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT8_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT8_OUT;UDINT;
112;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE93_ENO;CONFIG0.RES0.INSTANCE0._TMP_GE93_ENO;BOOL;
113;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE93_OUT;CONFIG0.RES0.INSTANCE0._TMP_GE93_OUT;BOOL;
114;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT9_ENO;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT9_ENO;BOOL;
115;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT9_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT9_OUT;UDINT;
116;VAR;CONFIG0.RES0.INSTANCE0._TMP_LT100_ENO;CONFIG0.RES0.INSTANCE0._TMP_LT100_ENO;BOOL;
117;VAR;CONFIG0.RES0.INSTANCE0._TMP_LT100_OUT;CONFIG0.RES0.INSTANCE0._TMP_LT100_OUT;BOOL;
118;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT12_ENO;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT12_ENO;BOOL;
119;VAR;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT12_OUT;CONFIG0.RES0.INSTANCE0._TMP_UINT_TO_UDINT12_OUT;UDINT;
120;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE104_ENO;CONFIG0.RES0.INSTANCE0._TMP_GE104_ENO;BOOL;
121;VAR;CONFIG0.RES0.INSTANCE0._TMP_GE104_OUT;CONFIG0.RES0.INSTANCE0._TMP_GE104_OUT;BOOL;
122;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND127_ENO;CONFIG0.RES0.INSTANCE0._TMP_AND127_ENO;BOOL;
123;VAR;CONFIG0.RES0.INSTANCE0._TMP_AND127_OUT;CONFIG0.RES0.INSTANCE0._TMP_AND127_OUT;BOOL;
124;VAR;CONFIG0.RES0.INSTANCE0._TMP_OR129_ENO;CONFIG0.RES0.INSTANCE0._TMP_OR129_ENO;BOOL;
125;VAR;CONFIG0.RES0.INSTANCE0._TMP_OR129_OUT;CONFIG0.RES0.INSTANCE0._TMP_OR129_OUT;BOOL;


// Ticktime
20000000
