TOPLEVEL_LANG = verilog

VERILOG_SOURCES = CPU.v

TOPLEVEL = CPU_16bit

MODULE = CPU_tb

SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
