static inline const struct V_1 * F_1 ( int V_2 )\r\n{\r\nreturn F_2 ( 0 ) ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_3 )\r\n{\r\nreturn 800 + ( V_3 * 100 ) ;\r\n}\r\nstatic T_1 F_4 ( T_1 V_3 )\r\n{\r\nreturn 1000 * F_3 ( V_3 ) ;\r\n}\r\nstatic T_1 F_5 ( struct V_4 * V_5 ,\r\nT_1 V_6 )\r\n{\r\nreturn V_5 [ V_7 [ V_6 ] ] . V_8 ;\r\n}\r\nstatic T_1 F_6 ( T_1 V_3 )\r\n{\r\nif ( V_3 < V_9 )\r\nreturn 8 + ( 2 * V_3 ) ;\r\nelse\r\nreturn V_3 ;\r\n}\r\nstatic int F_7 ( void )\r\n{\r\nT_1 V_10 , V_11 ;\r\nif ( V_12 == V_13 )\r\nreturn 0 ;\r\nF_8 ( V_14 , V_10 , V_11 ) ;\r\nreturn V_10 & V_15 ? 1 : 0 ;\r\n}\r\nstatic int F_9 ( struct V_16 * V_5 )\r\n{\r\nT_1 V_10 , V_11 ;\r\nT_1 V_17 = 0 ;\r\nif ( V_12 == V_13 ) {\r\nF_8 ( V_18 , V_10 , V_11 ) ;\r\nV_17 = V_10 & V_19 ;\r\nV_5 -> V_20 = V_17 ;\r\nif ( ( V_21 . V_22 == 0x11 ) && ( V_17 >= V_5 -> V_23 ) )\r\nV_5 -> V_20 = V_24 ;\r\nreturn 0 ;\r\n}\r\ndo {\r\nif ( V_17 ++ > 10000 ) {\r\nF_10 ( L_1 ) ;\r\nreturn 1 ;\r\n}\r\nF_8 ( V_14 , V_10 , V_11 ) ;\r\n} while ( V_10 & V_15 );\r\nV_5 -> V_25 = V_11 & V_26 ;\r\nV_5 -> V_27 = V_10 & V_28 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( struct V_16 * V_5 )\r\n{\r\nF_12 ( ( 1 << V_5 -> V_29 ) * 10 ) ;\r\nreturn;\r\n}\r\nstatic void F_13 ( struct V_16 * V_5 )\r\n{\r\nF_12 ( V_5 -> V_30 * V_31 ) ;\r\nreturn;\r\n}\r\nstatic void F_14 ( void )\r\n{\r\nT_1 V_10 , V_11 ;\r\nT_2 V_3 , V_32 ;\r\nF_8 ( V_14 , V_10 , V_11 ) ;\r\nV_32 = V_11 & V_26 ;\r\nV_3 = V_10 & V_28 ;\r\nV_10 = V_3 | ( V_32 << V_33 ) ;\r\nV_11 = V_34 ;\r\nF_10 ( L_2 , F_15 () , V_10 , V_11 ) ;\r\nF_16 ( V_35 , V_10 , V_11 ) ;\r\n}\r\nstatic int F_17 ( struct V_16 * V_5 , T_1 V_3 )\r\n{\r\nT_1 V_10 ;\r\nT_1 V_36 = V_5 -> V_25 ;\r\nT_1 V_17 = 0 ;\r\nif ( ( V_3 & V_37 ) || ( V_5 -> V_25 & V_38 ) ) {\r\nF_18 (KERN_ERR PFX L_3 ) ;\r\nreturn 1 ;\r\n}\r\nV_10 = V_3 ;\r\nV_10 |= ( V_5 -> V_25 << V_33 ) ;\r\nV_10 |= V_39 ;\r\nF_10 ( L_4 ,\r\nV_3 , V_10 , V_5 -> V_40 * V_41 ) ;\r\ndo {\r\nF_16 ( V_35 , V_10 , V_5 -> V_40 * V_41 ) ;\r\nif ( V_17 ++ > 100 ) {\r\nF_18 (KERN_ERR PFX\r\nL_5\r\nL_6 ) ;\r\nreturn 1 ;\r\n}\r\n} while ( F_9 ( V_5 ) );\r\nF_11 ( V_5 ) ;\r\nif ( V_36 != V_5 -> V_25 ) {\r\nF_18 (KERN_ERR PFX\r\nL_7 ,\r\nsavevid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_3 != V_5 -> V_27 ) {\r\nF_18 (KERN_ERR PFX\r\nL_8 , fid,\r\ndata->currfid) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_16 * V_5 , T_1 V_32 )\r\n{\r\nT_1 V_10 ;\r\nT_1 V_42 = V_5 -> V_27 ;\r\nint V_17 = 0 ;\r\nif ( ( V_5 -> V_27 & V_37 ) || ( V_32 & V_38 ) ) {\r\nF_18 (KERN_ERR PFX L_9 ) ;\r\nreturn 1 ;\r\n}\r\nV_10 = V_5 -> V_27 ;\r\nV_10 |= ( V_32 << V_33 ) ;\r\nV_10 |= V_39 ;\r\nF_10 ( L_10 ,\r\nV_32 , V_10 , V_43 ) ;\r\ndo {\r\nF_16 ( V_35 , V_10 , V_43 ) ;\r\nif ( V_17 ++ > 100 ) {\r\nF_18 (KERN_ERR PFX L_11\r\nL_12\r\nL_13 ) ;\r\nreturn 1 ;\r\n}\r\n} while ( F_9 ( V_5 ) );\r\nif ( V_42 != V_5 -> V_27 ) {\r\nF_18 (KERN_ERR PFX L_14\r\nL_15 ,\r\nsavefid, data->currfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_32 != V_5 -> V_25 ) {\r\nF_18 (KERN_ERR PFX L_16\r\nL_17 ,\r\nvid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( struct V_16 * V_5 ,\r\nT_1 V_44 , T_1 V_45 )\r\n{\r\nif ( ( V_5 -> V_25 - V_44 ) > V_45 )\r\nV_44 = V_5 -> V_25 - V_45 ;\r\nif ( F_19 ( V_5 , V_44 ) )\r\nreturn 1 ;\r\nF_13 ( V_5 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_21 ( struct V_16 * V_5 , T_1 V_6 )\r\n{\r\nF_16 ( V_46 , V_6 , 0 ) ;\r\nV_5 -> V_20 = V_6 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( struct V_16 * V_5 ,\r\nT_1 V_47 , T_1 V_44 )\r\n{\r\nif ( F_23 ( V_5 , V_44 , V_47 ) )\r\nreturn 1 ;\r\nif ( F_24 ( V_5 , V_47 ) )\r\nreturn 1 ;\r\nif ( F_25 ( V_5 , V_44 ) )\r\nreturn 1 ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( ( V_47 != V_5 -> V_27 ) || ( V_44 != V_5 -> V_25 ) ) {\r\nF_18 (KERN_ERR PFX L_18\r\nL_19 ,\r\nsmp_processor_id(),\r\nreqfid, reqvid, data->currfid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_20 ,\r\nF_15 () , V_5 -> V_27 , V_5 -> V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_23 ( struct V_16 * V_5 ,\r\nT_1 V_44 , T_1 V_47 )\r\n{\r\nT_1 V_48 = V_5 -> V_49 ;\r\nT_1 V_42 = V_5 -> V_27 ;\r\nT_1 V_50 , V_10 , V_51 = 1 ;\r\nF_10 ( L_21\r\nL_22 ,\r\nF_15 () ,\r\nV_5 -> V_27 , V_5 -> V_25 , V_44 , V_5 -> V_49 ) ;\r\nif ( ( V_42 < V_52 ) && ( V_47 < V_52 ) )\r\nV_51 = 2 ;\r\nV_48 *= V_51 ;\r\nF_8 ( V_14 , V_10 , V_50 ) ;\r\nV_50 = 0x1f & ( V_50 >> 16 ) ;\r\nF_10 ( L_23 , V_50 ) ;\r\nif ( V_44 < V_50 )\r\nV_44 = V_50 ;\r\nwhile ( V_5 -> V_25 > V_44 ) {\r\nF_10 ( L_24 ,\r\nV_5 -> V_25 , V_44 ) ;\r\nif ( F_20 ( V_5 , V_44 , V_5 -> V_53 ) )\r\nreturn 1 ;\r\n}\r\nwhile ( ( V_48 > 0 ) &&\r\n( ( V_51 * V_5 -> V_49 + V_5 -> V_25 ) > V_44 ) ) {\r\nif ( V_5 -> V_25 == V_50 ) {\r\nV_48 = 0 ;\r\n} else {\r\nF_10 ( L_25 ,\r\nV_5 -> V_25 - 1 ) ;\r\nif ( F_20 ( V_5 , V_5 -> V_25 - 1 , 1 ) )\r\nreturn 1 ;\r\nV_48 -- ;\r\n}\r\n}\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_42 != V_5 -> V_27 ) {\r\nF_18 (KERN_ERR PFX L_26 ,\r\ndata->currfid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_27 ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_16 * V_5 , T_1 V_47 )\r\n{\r\nT_1 V_54 , V_55 , V_56 ;\r\nT_1 V_57 , V_36 = V_5 -> V_25 ;\r\nif ( V_5 -> V_27 == V_47 ) {\r\nF_18 (KERN_ERR PFX L_28 ,\r\ndata->currfid) ;\r\nreturn 0 ;\r\n}\r\nF_10 ( L_29\r\nL_30 ,\r\nF_15 () ,\r\nV_5 -> V_27 , V_5 -> V_25 , V_47 ) ;\r\nV_54 = F_6 ( V_47 ) ;\r\nV_55 = F_6 ( V_5 -> V_27 ) ;\r\nV_56 = V_55 > V_54 ? V_55 - V_54\r\n: V_54 - V_55 ;\r\nif ( ( V_47 <= V_52 ) && ( V_5 -> V_27 <= V_52 ) )\r\nV_56 = 0 ;\r\nwhile ( V_56 > 2 ) {\r\n( V_5 -> V_27 & 1 ) ? ( V_57 = 1 ) : ( V_57 = 2 ) ;\r\nif ( V_47 > V_5 -> V_27 ) {\r\nif ( V_5 -> V_27 > V_52 ) {\r\nif ( F_17 ( V_5 ,\r\nV_5 -> V_27 + V_57 ) )\r\nreturn 1 ;\r\n} else {\r\nif ( F_17\r\n( V_5 ,\r\n2 + F_6 ( V_5 -> V_27 ) ) )\r\nreturn 1 ;\r\n}\r\n} else {\r\nif ( F_17 ( V_5 , V_5 -> V_27 - V_57 ) )\r\nreturn 1 ;\r\n}\r\nV_55 = F_6 ( V_5 -> V_27 ) ;\r\nV_56 = V_55 > V_54 ? V_55 - V_54\r\n: V_54 - V_55 ;\r\n}\r\nif ( F_17 ( V_5 , V_47 ) )\r\nreturn 1 ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_5 -> V_27 != V_47 ) {\r\nF_18 (KERN_ERR PFX\r\nL_31\r\nL_32 ,\r\ndata->currfid, reqfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_36 != V_5 -> V_25 ) {\r\nF_18 (KERN_ERR PFX L_33 ,\r\nsavevid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_34 ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( struct V_16 * V_5 ,\r\nT_1 V_44 )\r\n{\r\nT_1 V_42 = V_5 -> V_27 ;\r\nT_1 V_58 = V_44 ;\r\nF_10 ( L_35 ,\r\nF_15 () ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nif ( V_44 != V_5 -> V_25 ) {\r\nif ( F_19 ( V_5 , V_44 ) )\r\nreturn 1 ;\r\nif ( V_42 != V_5 -> V_27 ) {\r\nF_18 (KERN_ERR PFX\r\nL_36 ,\r\nsavefid, data->currfid) ;\r\nreturn 1 ;\r\n}\r\nif ( V_5 -> V_25 != V_44 ) {\r\nF_18 (KERN_ERR PFX\r\nL_37\r\nL_38 ,\r\nreqvid, data->currvid) ;\r\nreturn 1 ;\r\n}\r\n}\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( V_58 != V_5 -> V_25 ) {\r\nF_10 ( L_39 , V_5 -> V_25 ) ;\r\nreturn 1 ;\r\n}\r\nif ( V_42 != V_5 -> V_27 ) {\r\nF_10 ( L_40 ,\r\nV_5 -> V_27 ) ;\r\nreturn 1 ;\r\n}\r\nF_10 ( L_41 ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_26 ( void * V_59 )\r\n{\r\nT_1 V_60 , V_61 , V_62 , V_63 ;\r\nint * V_64 = V_59 ;\r\n* V_64 = - V_65 ;\r\nV_60 = F_27 ( V_66 ) ;\r\nif ( ( V_60 & V_67 ) == V_68 ) {\r\nif ( ( ( V_60 & V_69 ) != V_69 ) ||\r\n( ( V_60 & V_70 ) > V_71 ) ) {\r\nF_18 (KERN_INFO PFX\r\nL_42 , eax) ;\r\nreturn;\r\n}\r\nV_60 = F_27 ( V_72 ) ;\r\nif ( V_60 < V_73 ) {\r\nF_18 (KERN_INFO PFX\r\nL_43 ) ;\r\nreturn;\r\n}\r\nF_28 ( V_73 , & V_60 , & V_61 , & V_62 , & V_63 ) ;\r\nif ( ( V_63 & V_74 )\r\n!= V_74 ) {\r\nF_18 (KERN_INFO PFX\r\nL_44 ) ;\r\nreturn;\r\n}\r\n} else {\r\nF_28 ( V_73 , & V_60 , & V_61 , & V_62 , & V_63 ) ;\r\nif ( ( V_63 & V_75 ) == V_75 )\r\nV_12 = V_13 ;\r\nelse\r\nreturn;\r\n}\r\n* V_64 = 0 ;\r\n}\r\nstatic int F_29 ( struct V_16 * V_5 , struct V_76 * V_77 ,\r\nT_2 V_50 )\r\n{\r\nunsigned int V_78 ;\r\nT_2 V_79 = 0xff ;\r\nfor ( V_78 = 0 ; V_78 < V_5 -> V_23 ; V_78 ++ ) {\r\nif ( V_77 [ V_78 ] . V_32 > V_80 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_45 ,\r\nj, pst[j].vid) ;\r\nreturn - V_81 ;\r\n}\r\nif ( V_77 [ V_78 ] . V_32 < V_5 -> V_49 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_46\r\nL_47 , j) ;\r\nreturn - V_65 ;\r\n}\r\nif ( V_77 [ V_78 ] . V_32 < V_50 + V_5 -> V_49 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_48\r\nL_47 , j) ;\r\nreturn - V_65 ;\r\n}\r\nif ( V_77 [ V_78 ] . V_3 > V_82 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_49\r\nL_47 , j) ;\r\nreturn - V_65 ;\r\n}\r\nif ( V_78 && ( V_77 [ V_78 ] . V_3 < V_9 ) ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_50\r\nL_51 , j, pst[j].fid) ;\r\nreturn - V_81 ;\r\n}\r\nif ( V_77 [ V_78 ] . V_3 < V_79 )\r\nV_79 = V_77 [ V_78 ] . V_3 ;\r\n}\r\nif ( V_79 & 1 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_52 ) ;\r\nreturn - V_81 ;\r\n}\r\nif ( V_79 > V_52 )\r\nF_18 (KERN_INFO FW_BUG PFX\r\nL_53 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_30 ( struct V_4 * V_83 ,\r\nunsigned int V_84 )\r\n{\r\nV_83 [ V_84 ] . V_8 = V_85 ;\r\n}\r\nstatic void F_31 ( struct V_16 * V_5 )\r\n{\r\nint V_78 ;\r\nfor ( V_78 = 0 ; V_78 < V_5 -> V_23 ; V_78 ++ ) {\r\nif ( V_5 -> V_83 [ V_78 ] . V_8 !=\r\nV_85 ) {\r\nif ( V_12 == V_13 ) {\r\nF_18 (KERN_INFO PFX\r\nL_54 , j,\r\ndata->powernow_table[j].index,\r\ndata->powernow_table[j].frequency/1000 ) ;\r\n} else {\r\nF_18 (KERN_INFO PFX\r\nL_55 ,\r\ndata->powernow_table[j].index & 0xff ,\r\ndata->powernow_table[j].frequency/1000 ,\r\ndata->powernow_table[j].index >> 8 ) ;\r\n}\r\n}\r\n}\r\nif ( V_5 -> V_86 )\r\nF_18 (KERN_INFO PFX L_56 ,\r\ndata->batps) ;\r\n}\r\nstatic T_1 F_32 ( T_1 V_3 , T_1 V_87 )\r\n{\r\nT_1 V_88 = 0 ;\r\nif ( V_21 . V_22 == 0x10 )\r\nV_88 = ( 100 * ( V_3 + 0x10 ) ) >> V_87 ;\r\nelse if ( V_21 . V_22 == 0x11 )\r\nV_88 = ( 100 * ( V_3 + 8 ) ) >> V_87 ;\r\nelse\r\nF_33 () ;\r\nreturn V_88 * 1000 ;\r\n}\r\nstatic int F_34 ( struct V_16 * V_5 ,\r\nstruct V_76 * V_77 , T_2 V_50 )\r\n{\r\nstruct V_4 * V_83 ;\r\nunsigned int V_78 ;\r\nif ( V_5 -> V_86 ) {\r\nF_18 (KERN_WARNING PFX\r\nL_57\r\nL_58 , data->batps) ;\r\nV_5 -> V_23 = V_5 -> V_86 ;\r\n}\r\nfor ( V_78 = 1 ; V_78 < V_5 -> V_23 ; V_78 ++ ) {\r\nif ( V_77 [ V_78 - 1 ] . V_3 >= V_77 [ V_78 ] . V_3 ) {\r\nF_18 (KERN_ERR PFX L_59 ) ;\r\nreturn - V_81 ;\r\n}\r\n}\r\nif ( V_5 -> V_23 < 2 ) {\r\nF_18 (KERN_ERR PFX L_60 ) ;\r\nreturn - V_65 ;\r\n}\r\nif ( F_29 ( V_5 , V_77 , V_50 ) )\r\nreturn - V_81 ;\r\nV_83 = F_35 ( ( sizeof( struct V_4 )\r\n* ( V_5 -> V_23 + 1 ) ) , V_89 ) ;\r\nif ( ! V_83 ) {\r\nF_18 (KERN_ERR PFX L_61 ) ;\r\nreturn - V_90 ;\r\n}\r\nfor ( V_78 = 0 ; V_78 < V_5 -> V_23 ; V_78 ++ ) {\r\nint V_91 ;\r\nV_83 [ V_78 ] . V_92 = V_77 [ V_78 ] . V_3 ;\r\nV_83 [ V_78 ] . V_92 |= ( V_77 [ V_78 ] . V_32 << 8 ) ;\r\nV_91 = F_4 ( V_77 [ V_78 ] . V_3 ) ;\r\nV_83 [ V_78 ] . V_8 = V_91 ;\r\n}\r\nV_83 [ V_5 -> V_23 ] . V_8 = V_93 ;\r\nV_83 [ V_5 -> V_23 ] . V_92 = 0 ;\r\nif ( F_9 ( V_5 ) ) {\r\nF_36 ( V_83 ) ;\r\nreturn - V_94 ;\r\n}\r\nF_10 ( L_62 , V_5 -> V_27 , V_5 -> V_25 ) ;\r\nV_5 -> V_83 = V_83 ;\r\nif ( F_37 ( F_1 ( V_5 -> V_2 ) ) == V_5 -> V_2 )\r\nF_31 ( V_5 ) ;\r\nfor ( V_78 = 0 ; V_78 < V_5 -> V_23 ; V_78 ++ )\r\nif ( ( V_77 [ V_78 ] . V_3 == V_5 -> V_27 ) &&\r\n( V_77 [ V_78 ] . V_32 == V_5 -> V_25 ) )\r\nreturn 0 ;\r\nF_10 ( L_63 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_38 ( struct V_16 * V_5 )\r\n{\r\nstruct V_95 * V_96 ;\r\nunsigned int V_17 ;\r\nT_1 V_97 ;\r\nT_2 V_50 ;\r\nT_1 V_98 = 0 ;\r\nT_1 V_99 ;\r\nfor ( V_17 = 0xc0000 ; V_17 < 0xffff0 ; V_17 += 0x10 ) {\r\nV_96 = F_39 ( V_17 ) ;\r\nif ( memcmp ( V_96 , V_100 , V_101 ) != 0 )\r\ncontinue;\r\nF_10 ( L_64 , V_96 ) ;\r\nF_10 ( L_65 , V_96 -> V_102 ) ;\r\nif ( V_96 -> V_102 != V_103 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_66 ) ;\r\nreturn - V_65 ;\r\n}\r\nF_10 ( L_67 , V_96 -> V_104 ) ;\r\nif ( V_96 -> V_104 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_68 ) ;\r\nreturn - V_65 ;\r\n}\r\nV_5 -> V_30 = V_96 -> V_30 ;\r\nF_10 ( L_69 ,\r\nV_5 -> V_30 ) ;\r\nF_10 ( L_70 , V_96 -> V_105 ) ;\r\nV_5 -> V_49 = V_96 -> V_105 & 3 ;\r\nV_5 -> V_29 = ( ( V_96 -> V_105 ) >> 2 ) & 3 ;\r\nV_97 = ( ( V_96 -> V_105 ) >> 4 ) & 3 ;\r\nV_5 -> V_53 = 1 << V_97 ;\r\nV_5 -> V_86 = ( ( V_96 -> V_105 ) >> 6 ) & 3 ;\r\nF_10 ( L_71 , V_5 -> V_49 ) ;\r\nF_10 ( L_72 , V_5 -> V_29 ) ;\r\nF_10 ( L_73 , V_97 , V_5 -> V_53 ) ;\r\nF_10 ( L_74 , V_96 -> V_106 ) ;\r\nV_98 = V_96 -> V_106 ;\r\nif ( ( V_96 -> F_28 == 0x00000fc0 ) ||\r\n( V_96 -> F_28 == 0x00000fe0 ) ) {\r\nV_99 = F_27 ( V_66 ) ;\r\nif ( ( V_99 == 0x00000fc0 ) ||\r\n( V_99 == 0x00000fe0 ) )\r\nV_98 = 1 ;\r\n}\r\nif ( V_98 != 1 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_75 ) ;\r\nreturn - V_65 ;\r\n}\r\nV_5 -> V_40 = V_96 -> V_107 ;\r\nF_10 ( L_76 , V_96 -> V_107 ) ;\r\nF_10 ( L_77 , V_96 -> V_108 ) ;\r\nF_10 ( L_78 , V_96 -> V_50 ) ;\r\nV_50 = V_96 -> V_50 ;\r\nV_5 -> V_23 = V_96 -> V_23 ;\r\nF_10 ( L_79 , V_5 -> V_23 ) ;\r\nreturn F_34 ( V_5 ,\r\n(struct V_76 * ) ( V_96 + 1 ) , V_50 ) ;\r\n}\r\nF_18 (KERN_ERR FW_BUG PFX L_80 ) ;\r\nF_18 (KERN_ERR PFX L_81\r\nL_82 ) ;\r\nreturn - V_65 ;\r\n}\r\nstatic void F_40 ( struct V_16 * V_5 ,\r\nunsigned int V_92 )\r\n{\r\nT_3 V_109 ;\r\nif ( ! V_5 -> V_110 . V_111 || ( V_12 == V_13 ) )\r\nreturn;\r\nV_109 = V_5 -> V_110 . V_112 [ V_92 ] . V_109 ;\r\nV_5 -> V_29 = ( V_109 >> V_113 ) & V_114 ;\r\nV_5 -> V_49 = ( V_109 >> V_115 ) & V_116 ;\r\nV_5 -> V_117 = ( V_109 >> V_118 ) & V_119 ;\r\nV_5 -> V_40 = ( V_109 >> V_120 ) & V_121 ;\r\nV_5 -> V_53 = 1 << ( ( V_109 >> V_122 ) & V_123 ) ;\r\nV_5 -> V_30 = ( V_109 >> V_124 ) & V_125 ;\r\n}\r\nstatic int F_41 ( struct V_16 * V_5 )\r\n{\r\nstruct V_4 * V_83 ;\r\nint V_126 = - V_65 ;\r\nT_3 V_109 , V_127 ;\r\nif ( F_42 ( & V_5 -> V_110 , V_5 -> V_2 ) ) {\r\nF_10 ( L_83 ) ;\r\nreturn - V_94 ;\r\n}\r\nif ( V_5 -> V_110 . V_111 <= 1 ) {\r\nF_10 ( L_84 ) ;\r\ngoto V_128;\r\n}\r\nV_109 = V_5 -> V_110 . V_129 . V_130 ;\r\nV_127 = V_5 -> V_110 . V_131 . V_130 ;\r\nif ( ( V_109 != V_132 ) ||\r\n( V_127 != V_132 ) ) {\r\nF_10 ( L_85 ,\r\nV_109 , V_127 ) ;\r\ngoto V_128;\r\n}\r\nV_83 = F_35 ( ( sizeof( struct V_4 )\r\n* ( V_5 -> V_110 . V_111 + 1 ) ) , V_89 ) ;\r\nif ( ! V_83 ) {\r\nF_10 ( L_61 ) ;\r\ngoto V_128;\r\n}\r\nV_5 -> V_23 = V_5 -> V_110 . V_111 ;\r\nF_40 ( V_5 , 0 ) ;\r\nif ( V_12 == V_13 )\r\nV_126 = F_43 ( V_5 , V_83 ) ;\r\nelse\r\nV_126 = F_44 ( V_5 , V_83 ) ;\r\nif ( V_126 )\r\ngoto V_133;\r\nV_83 [ V_5 -> V_110 . V_111 ] . V_8 =\r\nV_93 ;\r\nV_83 [ V_5 -> V_110 . V_111 ] . V_92 = 0 ;\r\nV_5 -> V_83 = V_83 ;\r\nif ( F_37 ( F_1 ( V_5 -> V_2 ) ) == V_5 -> V_2 )\r\nF_31 ( V_5 ) ;\r\nF_45 ( V_134 ) ;\r\nif ( ! F_46 ( & V_5 -> V_110 . V_135 , V_89 ) ) {\r\nF_18 (KERN_ERR PFX\r\nL_86 ) ;\r\nV_126 = - V_90 ;\r\ngoto V_133;\r\n}\r\nreturn 0 ;\r\nV_133:\r\nF_36 ( V_83 ) ;\r\nV_128:\r\nF_47 ( & V_5 -> V_110 , V_5 -> V_2 ) ;\r\nV_5 -> V_110 . V_111 = 0 ;\r\nreturn V_126 ;\r\n}\r\nstatic int F_43 ( struct V_16 * V_5 ,\r\nstruct V_4 * V_83 )\r\n{\r\nint V_17 ;\r\nT_1 V_11 = 0 , V_10 = 0 ;\r\nF_8 ( V_136 , V_10 , V_11 ) ;\r\nV_5 -> V_137 = ( V_10 & V_138 ) >> V_139 ;\r\nfor ( V_17 = 0 ; V_17 < V_5 -> V_110 . V_111 ; V_17 ++ ) {\r\nT_1 V_92 ;\r\nV_92 = V_5 -> V_110 . V_112 [ V_17 ] . V_109 & V_19 ;\r\nif ( V_92 > V_5 -> V_137 ) {\r\nF_18 (KERN_ERR PFX L_87\r\nL_88 , i, index) ;\r\nF_18 (KERN_ERR PFX L_89\r\nL_90 ) ;\r\nF_30 ( V_83 , V_17 ) ;\r\ncontinue;\r\n}\r\nV_7 [ V_92 ] = V_17 ;\r\nif ( ( V_21 . V_22 == 0x10 && V_21 . V_140 < 10 )\r\n|| V_21 . V_22 == 0x11 ) {\r\nF_8 ( V_141 + V_92 , V_10 , V_11 ) ;\r\nif ( ! ( V_11 & V_142 ) ) {\r\nF_10 ( L_91 , V_92 ) ;\r\nF_30 ( V_83 , V_17 ) ;\r\ncontinue;\r\n}\r\nV_83 [ V_17 ] . V_8 =\r\nF_32 ( V_10 & 0x3f , ( V_10 >> 6 ) & 7 ) ;\r\n} else\r\nV_83 [ V_17 ] . V_8 =\r\nV_5 -> V_110 . V_112 [ V_17 ] . V_143 * 1000 ;\r\nV_83 [ V_17 ] . V_92 = V_92 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_44 ( struct V_16 * V_5 ,\r\nstruct V_4 * V_83 )\r\n{\r\nint V_17 ;\r\nfor ( V_17 = 0 ; V_17 < V_5 -> V_110 . V_111 ; V_17 ++ ) {\r\nT_1 V_3 ;\r\nT_1 V_32 ;\r\nT_1 V_91 , V_92 ;\r\nT_3 V_127 , V_109 ;\r\nif ( V_5 -> V_117 ) {\r\nV_127 = V_5 -> V_110 . V_112 [ V_17 ] . V_127 ;\r\nV_3 = V_127 & V_144 ;\r\nV_32 = ( V_127 >> V_145 ) & V_146 ;\r\n} else {\r\nV_109 = V_5 -> V_110 . V_112 [ V_17 ] . V_109 ;\r\nV_3 = V_109 & V_147 ;\r\nV_32 = ( V_109 >> V_145 ) & V_148 ;\r\n}\r\nF_10 ( L_92 , V_17 , V_3 , V_32 ) ;\r\nV_92 = V_3 | ( V_32 << 8 ) ;\r\nV_83 [ V_17 ] . V_92 = V_92 ;\r\nV_91 = F_4 ( V_3 ) ;\r\nV_83 [ V_17 ] . V_8 = V_91 ;\r\nif ( ( V_91 > ( V_149 * 1000 ) ) || ( V_91 < ( V_150 * 1000 ) ) ) {\r\nF_10 ( L_93 , V_91 ) ;\r\nF_30 ( V_83 , V_17 ) ;\r\ncontinue;\r\n}\r\nif ( V_32 == V_151 ) {\r\nF_10 ( L_94 , V_32 ) ;\r\nF_30 ( V_83 , V_17 ) ;\r\ncontinue;\r\n}\r\nif ( V_91 != ( V_5 -> V_110 . V_112 [ V_17 ] . V_143 * 1000 ) ) {\r\nF_18 (KERN_INFO PFX L_95\r\nL_96 , freq,\r\n(unsigned int)\r\n(data->acpi_data.states[i].core_frequency\r\n* 1000)) ;\r\nF_30 ( V_83 , V_17 ) ;\r\ncontinue;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_48 ( struct V_16 * V_5 )\r\n{\r\nif ( V_5 -> V_110 . V_111 )\r\nF_47 ( & V_5 -> V_110 ,\r\nV_5 -> V_2 ) ;\r\nF_49 ( V_5 -> V_110 . V_135 ) ;\r\n}\r\nstatic int F_50 ( struct V_16 * V_5 )\r\n{\r\nint V_152 = 0 ;\r\nint V_17 ;\r\nfor ( V_17 = 0 ; V_17 < V_5 -> V_110 . V_111 ; V_17 ++ ) {\r\nint V_153 = V_5 -> V_110 . V_112 [ V_17 ] . V_154\r\n+ V_5 -> V_110 . V_112 [ V_17 ] . V_155 ;\r\nif ( V_153 > V_152 )\r\nV_152 = V_153 ;\r\n}\r\nif ( V_152 == 0 ) {\r\nif ( V_21 . V_22 < 0x11 )\r\nF_18 (KERN_ERR FW_WARN PFX L_97\r\nL_98 ) ;\r\nV_152 = 1 ;\r\n}\r\nreturn 1000 * V_152 ;\r\n}\r\nstatic int F_51 ( struct V_16 * V_5 ,\r\nunsigned int V_92 )\r\n{\r\nT_1 V_3 = 0 ;\r\nT_1 V_32 = 0 ;\r\nint V_156 , V_17 ;\r\nstruct V_157 V_158 ;\r\nF_10 ( L_99 , F_15 () , V_92 ) ;\r\nV_3 = V_5 -> V_83 [ V_92 ] . V_92 & 0xFF ;\r\nV_32 = ( V_5 -> V_83 [ V_92 ] . V_92 & 0xFF00 ) >> 8 ;\r\nF_10 ( L_100 , V_3 , V_32 ) ;\r\nif ( F_9 ( V_5 ) )\r\nreturn 1 ;\r\nif ( ( V_5 -> V_25 == V_32 ) && ( V_5 -> V_27 == V_3 ) ) {\r\nF_10 ( L_101 ,\r\nV_3 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nF_10 ( L_102 ,\r\nF_15 () , V_3 , V_32 ) ;\r\nV_158 . V_159 = F_4 ( V_5 -> V_27 ) ;\r\nV_158 . V_160 = F_4 ( V_3 ) ;\r\nF_52 (i, data->available_cores) {\r\nV_158 . V_2 = V_17 ;\r\nF_53 ( & V_158 , V_161 ) ;\r\n}\r\nV_156 = F_22 ( V_5 , V_3 , V_32 ) ;\r\nif ( V_156 )\r\nreturn V_156 ;\r\nV_158 . V_160 = F_4 ( V_5 -> V_27 ) ;\r\nF_52 (i, data->available_cores) {\r\nV_158 . V_2 = V_17 ;\r\nF_53 ( & V_158 , V_162 ) ;\r\n}\r\nreturn V_156 ;\r\n}\r\nstatic int F_54 ( struct V_16 * V_5 ,\r\nunsigned int V_92 )\r\n{\r\nT_1 V_6 = 0 ;\r\nint V_156 , V_17 ;\r\nstruct V_157 V_158 ;\r\nF_10 ( L_99 , F_15 () , V_92 ) ;\r\nV_6 = V_92 & V_19 ;\r\nif ( V_6 > V_5 -> V_137 )\r\nreturn - V_81 ;\r\nV_158 . V_159 = F_5 ( V_5 -> V_83 ,\r\nV_5 -> V_20 ) ;\r\nV_158 . V_160 = F_5 ( V_5 -> V_83 , V_6 ) ;\r\nF_52 (i, data->available_cores) {\r\nV_158 . V_2 = V_17 ;\r\nF_53 ( & V_158 , V_161 ) ;\r\n}\r\nV_156 = F_21 ( V_5 , V_6 ) ;\r\nV_158 . V_160 = F_5 ( V_5 -> V_83 , V_6 ) ;\r\nF_52 (i, data->available_cores) {\r\nV_158 . V_2 = V_17 ;\r\nF_53 ( & V_158 , V_162 ) ;\r\n}\r\nreturn V_156 ;\r\n}\r\nstatic int F_55 ( struct V_163 * V_164 ,\r\nunsigned V_165 , unsigned V_166 )\r\n{\r\nT_4 V_167 ;\r\nstruct V_16 * V_5 = F_56 ( V_168 , V_164 -> V_2 ) ;\r\nT_1 V_169 ;\r\nT_1 V_170 ;\r\nunsigned int V_171 ;\r\nint V_172 = - V_94 ;\r\nif ( ! V_5 )\r\nreturn - V_81 ;\r\nV_169 = V_5 -> V_27 ;\r\nV_170 = V_5 -> V_25 ;\r\nif ( ! F_57 ( & V_167 , V_89 ) )\r\nreturn - V_90 ;\r\nF_58 ( V_167 , F_59 ( V_173 ) ) ;\r\nF_60 ( V_173 , F_2 ( V_164 -> V_2 ) ) ;\r\nif ( F_15 () != V_164 -> V_2 ) {\r\nF_18 (KERN_ERR PFX L_103 , pol->cpu) ;\r\ngoto V_128;\r\n}\r\nif ( F_7 () ) {\r\nF_18 (KERN_ERR PFX L_104 ) ;\r\ngoto V_128;\r\n}\r\nF_10 ( L_105 ,\r\nV_164 -> V_2 , V_165 , V_164 -> V_174 , V_164 -> V_175 , V_166 ) ;\r\nif ( F_9 ( V_5 ) )\r\ngoto V_128;\r\nif ( V_12 != V_13 ) {\r\nF_10 ( L_106 ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nif ( ( V_170 != V_5 -> V_25 ) ||\r\n( V_169 != V_5 -> V_27 ) ) {\r\nF_18 (KERN_INFO PFX\r\nL_107\r\nL_108 ,\r\ncheckfid, data->currfid,\r\ncheckvid, data->currvid) ;\r\n}\r\n}\r\nif ( F_61 ( V_164 , V_5 -> V_83 ,\r\nV_165 , V_166 , & V_171 ) )\r\ngoto V_128;\r\nF_62 ( & V_176 ) ;\r\nF_40 ( V_5 , V_171 ) ;\r\nif ( V_12 == V_13 )\r\nV_172 = F_54 ( V_5 ,\r\nV_5 -> V_83 [ V_171 ] . V_92 ) ;\r\nelse\r\nV_172 = F_51 ( V_5 , V_171 ) ;\r\nif ( V_172 ) {\r\nF_18 (KERN_ERR PFX L_109 ) ;\r\nV_172 = 1 ;\r\nF_63 ( & V_176 ) ;\r\ngoto V_128;\r\n}\r\nF_63 ( & V_176 ) ;\r\nif ( V_12 == V_13 )\r\nV_164 -> V_177 = F_5 ( V_5 -> V_83 ,\r\nV_5 -> V_83 [ V_171 ] . V_92 ) ;\r\nelse\r\nV_164 -> V_177 = F_4 ( V_5 -> V_27 ) ;\r\nV_172 = 0 ;\r\nV_128:\r\nF_60 ( V_173 , V_167 ) ;\r\nF_49 ( V_167 ) ;\r\nreturn V_172 ;\r\n}\r\nstatic int F_64 ( struct V_163 * V_164 )\r\n{\r\nstruct V_16 * V_5 = F_56 ( V_168 , V_164 -> V_2 ) ;\r\nif ( ! V_5 )\r\nreturn - V_81 ;\r\nreturn F_65 ( V_164 , V_5 -> V_83 ) ;\r\n}\r\nstatic void T_5 F_66 ( void * V_178 )\r\n{\r\nstruct V_179 * V_179 = V_178 ;\r\nif ( F_7 () ) {\r\nF_18 (KERN_ERR PFX L_110 ) ;\r\nV_179 -> V_64 = - V_65 ;\r\nreturn;\r\n}\r\nif ( F_9 ( V_179 -> V_5 ) ) {\r\nV_179 -> V_64 = - V_65 ;\r\nreturn;\r\n}\r\nif ( V_12 == V_180 )\r\nF_14 () ;\r\nV_179 -> V_64 = 0 ;\r\n}\r\nstatic int T_5 F_67 ( struct V_163 * V_164 )\r\n{\r\nstatic const char V_181 [] =\r\nV_182 V_183 V_184 L_111\r\nV_183 V_184 L_112 ;\r\nstruct V_16 * V_5 ;\r\nstruct V_179 V_179 ;\r\nint V_64 ;\r\nstruct V_185 * V_186 = & F_68 ( V_164 -> V_2 ) ;\r\nif ( ! F_69 ( V_164 -> V_2 ) )\r\nreturn - V_65 ;\r\nF_70 ( V_164 -> V_2 , F_26 , & V_64 , 1 ) ;\r\nif ( V_64 )\r\nreturn - V_65 ;\r\nV_5 = F_71 ( sizeof( struct V_16 ) , V_89 ) ;\r\nif ( ! V_5 ) {\r\nF_18 (KERN_ERR PFX L_113 ) ;\r\nreturn - V_90 ;\r\n}\r\nV_5 -> V_2 = V_164 -> V_2 ;\r\nV_5 -> V_20 = V_187 ;\r\nif ( F_41 ( V_5 ) ) {\r\nif ( F_72 () != 1 ) {\r\nF_73 ( V_181 ) ;\r\ngoto V_128;\r\n}\r\nif ( V_164 -> V_2 != 0 ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_114\r\nL_115\r\nL_116 ) ;\r\ngoto V_128;\r\n}\r\nV_64 = F_38 ( V_5 ) ;\r\nif ( V_64 )\r\ngoto V_128;\r\nV_164 -> V_188 . V_154 = (\r\n( ( V_5 -> V_49 + 8 ) * V_5 -> V_30 * V_31 ) +\r\n( ( 1 << V_5 -> V_29 ) * 30 ) ) * 1000 ;\r\n} else\r\nV_164 -> V_188 . V_154 = F_50 ( V_5 ) ;\r\nV_179 . V_5 = V_5 ;\r\nF_70 ( V_5 -> V_2 , F_66 ,\r\n& V_179 , 1 ) ;\r\nV_64 = V_179 . V_64 ;\r\nif ( V_64 != 0 )\r\ngoto V_189;\r\nif ( V_12 == V_13 )\r\nF_58 ( V_164 -> V_190 , F_2 ( V_164 -> V_2 ) ) ;\r\nelse\r\nF_58 ( V_164 -> V_190 , F_1 ( V_164 -> V_2 ) ) ;\r\nV_5 -> V_191 = V_164 -> V_190 ;\r\nif ( V_12 == V_13 )\r\nV_164 -> V_177 = F_5 ( V_5 -> V_83 ,\r\nV_5 -> V_20 ) ;\r\nelse\r\nV_164 -> V_177 = F_4 ( V_5 -> V_27 ) ;\r\nF_10 ( L_117 , V_164 -> V_177 ) ;\r\nif ( F_74 ( V_164 , V_5 -> V_83 ) ) {\r\nF_18 (KERN_ERR FW_BUG PFX L_118 ) ;\r\nF_48 ( V_5 ) ;\r\nF_36 ( V_5 -> V_83 ) ;\r\nF_36 ( V_5 ) ;\r\nreturn - V_81 ;\r\n}\r\nif ( F_75 ( V_186 , V_192 ) )\r\nV_193 . V_194 = V_195 ;\r\nF_76 ( V_5 -> V_83 , V_164 -> V_2 ) ;\r\nif ( V_12 == V_13 )\r\nF_10 ( L_119 ,\r\nV_5 -> V_20 ) ;\r\nelse\r\nF_10 ( L_120 ,\r\nV_5 -> V_27 , V_5 -> V_25 ) ;\r\nF_56 ( V_168 , V_164 -> V_2 ) = V_5 ;\r\nreturn 0 ;\r\nV_189:\r\nF_48 ( V_5 ) ;\r\nV_128:\r\nF_36 ( V_5 ) ;\r\nreturn - V_65 ;\r\n}\r\nstatic int T_6 F_77 ( struct V_163 * V_164 )\r\n{\r\nstruct V_16 * V_5 = F_56 ( V_168 , V_164 -> V_2 ) ;\r\nif ( ! V_5 )\r\nreturn - V_81 ;\r\nF_48 ( V_5 ) ;\r\nF_78 ( V_164 -> V_2 ) ;\r\nF_36 ( V_5 -> V_83 ) ;\r\nF_36 ( V_5 ) ;\r\nF_56 ( V_168 , V_164 -> V_2 ) = NULL ;\r\nreturn 0 ;\r\n}\r\nstatic void F_79 ( void * V_196 )\r\n{\r\nint * V_197 = V_196 ;\r\nstruct V_16 * V_5 = F_80 ( V_168 ) ;\r\n* V_197 = F_9 ( V_5 ) ;\r\n}\r\nstatic unsigned int F_81 ( unsigned int V_2 )\r\n{\r\nstruct V_16 * V_5 = F_56 ( V_168 , V_2 ) ;\r\nunsigned int V_198 = 0 ;\r\nint V_197 ;\r\nif ( ! V_5 )\r\nreturn 0 ;\r\nF_70 ( V_2 , F_79 , & V_197 , true ) ;\r\nif ( V_197 )\r\ngoto V_199;\r\nif ( V_12 == V_13 )\r\nV_198 = F_5 ( V_5 -> V_83 ,\r\nV_5 -> V_20 ) ;\r\nelse\r\nV_198 = F_4 ( V_5 -> V_27 ) ;\r\nV_199:\r\nreturn V_198 ;\r\n}\r\nstatic void F_82 ( bool V_200 )\r\n{\r\nint V_2 ;\r\nF_83 () ;\r\nF_84 ( V_201 , V_202 , V_203 ) ;\r\nF_52 (cpu, cpu_online_mask) {\r\nstruct V_204 * V_205 = F_85 ( V_203 , V_2 ) ;\r\nif ( V_200 )\r\nV_205 -> V_206 &= ~ F_86 ( 25 ) ;\r\nelse\r\nV_205 -> V_206 |= F_86 ( 25 ) ;\r\n}\r\nF_87 ( V_201 , V_202 , V_203 ) ;\r\nF_88 () ;\r\n}\r\nstatic void F_89 ( bool V_200 )\r\n{\r\nif ( ! V_207 )\r\nreturn;\r\nif ( V_200 && ! V_208 ) {\r\nV_208 = true ;\r\nF_82 ( V_200 ) ;\r\nF_18 (KERN_INFO PFX L_121 ) ;\r\n} else if ( ! V_200 && V_208 ) {\r\nV_208 = false ;\r\nF_82 ( V_200 ) ;\r\nF_18 (KERN_INFO PFX L_122 ) ;\r\n}\r\n}\r\nstatic T_7 F_90 ( struct V_163 * V_209 , const char * V_210 ,\r\nT_8 V_211 )\r\n{\r\nint V_172 = - V_81 ;\r\nunsigned long V_212 = 0 ;\r\nV_172 = F_91 ( V_210 , 10 , & V_212 ) ;\r\nif ( ! V_172 && ( V_212 == 0 || V_212 == 1 ) && V_207 )\r\nF_89 ( V_212 ) ;\r\nelse\r\nreturn - V_81 ;\r\nreturn V_211 ;\r\n}\r\nstatic T_7 F_92 ( struct V_163 * V_209 , char * V_210 )\r\n{\r\nreturn sprintf ( V_210 , L_123 , V_208 ) ;\r\n}\r\nstatic int F_93 ( struct V_213 * V_214 , unsigned long V_215 ,\r\nvoid * V_216 )\r\n{\r\nunsigned V_2 = ( long ) V_216 ;\r\nT_1 V_10 , V_11 ;\r\nswitch ( V_215 ) {\r\ncase V_217 :\r\ncase V_218 :\r\nif ( ! V_208 ) {\r\nF_94 ( V_2 , V_202 , & V_10 , & V_11 ) ;\r\nV_10 |= F_86 ( 25 ) ;\r\nF_95 ( V_2 , V_202 , V_10 , V_11 ) ;\r\n}\r\nbreak;\r\ncase V_219 :\r\ncase V_220 :\r\nF_94 ( V_2 , V_202 , & V_10 , & V_11 ) ;\r\nV_10 &= ~ F_86 ( 25 ) ;\r\nF_95 ( V_2 , V_202 , V_10 , V_11 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_221 ;\r\n}\r\nstatic int T_5 F_96 ( void )\r\n{\r\nunsigned int V_17 , V_222 = 0 , V_2 ;\r\nint V_223 ;\r\nif ( ! F_97 ( V_224 ) )\r\nreturn - V_65 ;\r\nF_98 (i) {\r\nint V_64 ;\r\nF_70 ( V_17 , F_26 , & V_64 , 1 ) ;\r\nif ( V_64 == 0 )\r\nV_222 ++ ;\r\n}\r\nif ( V_222 != F_72 () )\r\nreturn - V_65 ;\r\nF_18 (KERN_INFO PFX L_124 VERSION L_125 ,\r\nnum_online_nodes(), boot_cpu_data.x86_model_id, supported_cpus) ;\r\nif ( F_99 ( V_225 ) ) {\r\nV_207 = true ;\r\nV_203 = F_100 () ;\r\nif ( ! V_203 ) {\r\nF_18 ( V_182 L_126 , V_226 ) ;\r\nreturn - V_90 ;\r\n}\r\nF_101 ( & V_227 ) ;\r\nF_84 ( V_201 , V_202 , V_203 ) ;\r\nF_52 (cpu, cpu_online_mask) {\r\nstruct V_204 * V_205 = F_85 ( V_203 , V_2 ) ;\r\nV_208 |= ! ( ! ! ( V_205 -> V_206 & F_86 ( 25 ) ) ) ;\r\n}\r\nF_18 (KERN_INFO PFX L_127 ,\r\n(cpb_enabled ? L_128 : L_129)) ;\r\n}\r\nV_223 = F_102 ( & V_193 ) ;\r\nif ( V_223 < 0 && F_99 ( V_225 ) ) {\r\nF_103 ( & V_227 ) ;\r\nF_104 ( V_203 ) ;\r\nV_203 = NULL ;\r\n}\r\nreturn V_223 ;\r\n}\r\nstatic void T_9 F_105 ( void )\r\n{\r\nF_10 ( L_130 ) ;\r\nif ( F_99 ( V_225 ) ) {\r\nF_104 ( V_203 ) ;\r\nV_203 = NULL ;\r\nF_103 ( & V_227 ) ;\r\n}\r\nF_106 ( & V_193 ) ;\r\n}
