0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sim_1/new/Multiplier_tb.v,1656771790,verilog,,,,Multiplier_tb,,,,,,,,
C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sources_1/new/Pipelined_Multiplier.v,1656771180,verilog,,C:/Users/user/Desktop/programming/VLSI_MODULE/Multiplier/Multiplier.srcs/sim_1/new/Multiplier_tb.v,,Fulladder;Halfadder;Pipelined_Multiplier;RCA,,,,,,,,
