<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
time_elapsed: 0.008s
ram usage: 9644 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e explicit <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>:12-16:
   | 
   | if (rst == 1&#39;b1) begin
   |            ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:27</a>:12-16:
   | 
   | if (rst == 1&#39;b1) begin
   |            ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:28</a>:8-9:
   | 
   |   q &lt;= 0;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>:21-25:
   | 
   | end else if (pre == 1&#39;b1) begin
   |                     ^^^^       
   = note: Casts `1&#39;b1` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:29</a>:21-25:
   | 
   | end else if (pre == 1&#39;b1) begin
   |                     ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 
   = note: Casts `1` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 
   = note: Casts `1` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 
   = note: Casts `1` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 
   = note: Casts `1` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_explicit.v:30</a>:8-9:
   | 
   |   q &lt;= 1;
   |        ^ 

proc %dff.param1.always.257.1 (i1$ %clk, i1$ %d, i1$ %rst, i1$ %pre) -&gt; (i1$ %q) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %rst1 = prb i1$ %rst
    %3 = const i1 1
    %4 = eq i1 %rst1, %3
    %5 = neq i1 %4, %0
    %6 = const time 0s 1d
    br %5, %if_false, %if_true
if_true:
    drv i1$ %q, %0, %6
    br %init
if_false:
    %pre1 = prb i1$ %pre
    %7 = eq i1 %pre1, %3
    %8 = neq i1 %7, %0
    br %8, %if_false1, %if_true1
if_true1:
    drv i1$ %q, %3, %6
    br %init
if_false1:
    %d1 = prb i1$ %d
    drv i1$ %q, %d1, %6
    br %init
}

entity @dff.param1 (i1$ %clk, i1$ %d, i1$ %rst, i1$ %pre) -&gt; (i1$ %q, i1$ %q_bar) {
    %0 = const i1 0
    %q1 = sig i1 %0
    %q2 = prb i1$ %q1
    %1 = not i1 %q2
    %2 = const time 0s 1e
    drv i1$ %q_bar, %1, %2
    inst %dff.param1.always.257.1 (i1$ %clk, i1$ %d, i1$ %rst, i1$ %pre) -&gt; (i1$ %q1)
    %3 = const time 0s
    drv i1$ %q, %0, %3
    halt
}

entity @explicit () -&gt; () {
    %0 = const i1 0
    %clk = sig i1 %0
    %d = sig i1 %0
    %rst = sig i1 %0
    %pre = sig i1 %0
    %q = sig i1 %0
    %clk1 = prb i1$ %clk
    %1 = sig i1 %0
    %2 = const time 0s 1e
    drv i1$ %1, %clk1, %2
    %d1 = prb i1$ %d
    %3 = sig i1 %0
    drv i1$ %3, %d1, %2
    %rst1 = prb i1$ %rst
    %4 = sig i1 %0
    drv i1$ %4, %rst1, %2
    %pre1 = prb i1$ %pre
    %5 = sig i1 %0
    drv i1$ %5, %pre1, %2
    %u0.q_bar.default = sig i1 %0
    inst @dff.param1 (i1$ %1, i1$ %3, i1$ %4, i1$ %5) -&gt; (i1$ %q, i1$ %u0.q_bar.default)
    halt
}

</pre>
</body>