# Level 1 â€” Data Movement & Addressing Modes

This level covers fundamental data movement mechanisms and addressing modes of the 8051.

---

## Register Operations
ğŸ“„ [`src/register_to_register_transfer.asm`](./src/register_to_register_transfer.asm)  
ğŸ“„ [`src/accumulator_based_operations.asm`](./src/accumulator_based_operations.asm)

---

## Direct Addressing
ğŸ“„ [`src/direct_addressing_internal_ram.asm`](./src/direct_addressing_internal_ram.asm)  
ğŸ“„ [`src/direct_addressing_special_function_registers.asm`](./src/direct_addressing_special_function_registers.asm)

---

## Indirect Addressing
ğŸ“„ [`src/indirect_addressing_r0.asm`](./src/indirect_addressing_r0.asm)  
ğŸ“„ [`src/indirect_addressing_r1.asm`](./src/indirect_addressing_r1.asm)

---

## Indexed Addressing (Code Memory Access)
ğŸ“„ [`src/indexed_addressing_movc_dptr.asm`](./src/indexed_addressing_movc_dptr.asm)  
ğŸ“„ [`src/lookup_table_code_memory.asm`](./src/lookup_table_code_memory.asm)

---

## Block Data Transfer
ğŸ“„ [`src/block_data_transfer_internal_ram.asm`](./src/block_data_transfer_internal_ram.asm)

---

## Stack Operations
ğŸ“„ [`src/stack_push_pop_operations.asm`](./src/stack_push_pop_operations.asm)  
ğŸ“„ [`src/subroutine_parameter_passing_stack.asm`](./src/subroutine_parameter_passing_stack.asm)

---

## Bit-Addressable RAM Operations
ğŸ“„ [`src/bit_addressable_ram_set_clear.asm`](./src/bit_addressable_ram_set_clear.asm)  
ğŸ“„ [`src/bit_addressable_ram_toggle_test.asm`](./src/bit_addressable_ram_toggle_test.asm)

---
