#ifndef __DB9000_REGS_H
#define __DB9000_REGS_H
/*
 * linux/drivers/video/db9000fb.h
 *    -- Digital Blocks DB9000 LCD Controller Frame Buffer Device
 *  Copyright (C) 2010 Digital Blocks, Inc.
 *  2010-05-01: Guy Winter <gwinter@digitalblocks.com>
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file COPYING in the main directory of this archive
 * for more details.
 */

#include <linux/byteorder/little_endian.h>
#include <mach/bitfield.h>

/*
 * LCD Controller Registers and Bits Definitions
 */
/* LCD Controller Control Register 1 */
#define DB9000_CR1	(0x000)
/* Horizontal Timing Register */
#define DB9000_HTR	(0x008)
/* Vertical Timing Register 1 */
#define DB9000_VTR1	(0x00C)
/* Vertical Timing Register 2 */
#define DB9000_VTR2	(0x010)
/* Pixel Clock Timing Register */
#define DB9000_PCTR	(0x014)
/* Interrupt Status Register */
#define DB9000_ISR	(0x018)
/* Interrupt Mask Register */
#define DB9000_IMR	(0x01C)
/* Interrupt Vector Register */
#define DB9000_IVR	(0x020)
/* Interrupt Scan Compare Register */
#define DB9000_ISCR	(0x024)
/* DMA Base Address Register */
#define DB9000_DBAR	(0x028)
/* DMA Current Address Register */
#define DB9000_DCAR	(0x02C)
/* DMA End Address Register */
#define DB9000_DEAR	(0x030)
/* PWM Frequency Register */
#define DB9000_PWMFR	(0x034)
/* PWM Duty Cycle Register */
#define DB9000_PWMDCR	(0x038)
/* DMA Frame Descriptor Branch Address Register */
#define DB9000_DFBAR	(0x03C)
/* DMA Frame Descriptor Last Address Register */
#define DB9000_DFLAR	(0x040)
/* DMA Horizontal and Vertical Timing Extension Register */
#define DB9000_HVTER	(0x044)
/* Core Identification Register */
#define DB9000_CIR	(0x1FC)
/* Palette Data Words */
#define DB9000_PALT	(0x200)
/* Palette Data Words - 2nd Port/2 Port TFT */
#define DB9000_PALT_2P	(0x400)

/* Overlay Window Registers  */
#define DB9000_NUM_OW	(16)
/* Overlay Window Enable Register */
#define DB9000_OWER	(0x600)

/* Overlay Window 0 Registers  */
/* Overlay Window X Start/End Register 0 */
#define DB9000_OWXSER0	(0x604)
/* Overlay Window Y Start/End Register 0 */
#define DB9000_OWYSER0	(0x608)
/* Overlay Window DMA BAR 0 */
#define DB9000_OWDBAR0	(0x60C)
/* Overlay Window DMA Current Addr Register 0 */
#define DB9000_OWDCAR0	(0x610)

/* Overlay Window 1 Registers  */
/* Overlay Window X Start/End Register 1 */
#define DB9000_OWXSER1	(0x614)
/* Overlay Window Y Start/End Register 1 */
#define DB9000_OWYSER1	(0x618)
/* Overlay Window DMA BAR 1 */
#define DB9000_OWDBAR1	(0x61C)
/* Overlay Window DMA Current Addr Register 1 */
#define DB9000_OWDCAR1	(0x620)

/* Control Register 1, Offset 0x000 */
/* LCD Controller Enable */
#define DB9000_CR1_ENB	(1 << 0)
/* LCD Power Enable */
#define DB9000_CR1_LPE	(1 << 1)
/* LCD Bits per Pixel */
#define DB9000_CR1_BPP(x)  (((x) & 0x7) << 2)
/* RGB or BGR Format */
#define DB9000_CR1_RGB	(1 << 5)
/* Big or Little Endian Pixel Ordering */
#define DB9000_CR1_EPO	(1 << 6)
/* Big or Little Endian Byte Ordering  */
#define DB9000_CR1_EBO	(1 << 7)
/* Data Enable Polarity */
#define DB9000_CR1_DEP	(1 << 8)
/* Pixel Clock Polarity */
#define DB9000_CR1_PCP	(1 << 9)
/* Horizontal Sync Polarity */
#define DB9000_CR1_HSP	(1 << 10)
/* Vertical Sync Polarity */
#define DB9000_CR1_VSP	(1 << 11)
/* Output Pixel Select */
#define DB9000_CR1_OPS(x)	(((x) & 0x7) << 12)
/* Palette Load Source */
#define DB9000_CR1_PSS	(1 << 15)
/* FIFO DMA Request Words */
#define DB9000_CR1_FDW(x)	(((x) & 0x3) << 16)
/* LCD 1 or Port Select */
#define DB9000_CR1_LPS		(1 << 18)
/* Frame Buffer 24bpp Packed Word */
#define DB9000_CR1_FBP		(1 << 19)
/* DMA End Address Enable */
#define DB9000_CR1_DEE		(1 << 20)
/* DMA Frame Descriptor Re-start */
#define DB9000_CR1_DFR		(1 << 21)
/* DMA Frame Descriptor Branch Address Enable */
#define DB9000_CR1_DFB		(1 << 22)
/* DMA Frame Descriptor Enable */
#define DB9000_CR1_DFE		(1 << 23)
/* 1 bit per pixel */
#define DB9000_CR1_BPP_1bpp	(0)
/* 2 bits per pixel */
#define DB9000_CR1_BPP_2bpp	(1)
/* 4 bits per pixel */
#define DB9000_CR1_BPP_4bpp	(2)
/* 8 bits per pixel */
#define DB9000_CR1_BPP_8bpp	(3)
/* 16 bits per pixel */
#define DB9000_CR1_BPP_16bpp	(4)
/* 18 bits per pixel */
#define DB9000_CR1_BPP_18bpp	(5)
/* 14 bits per pixel */
#define DB9000_CR1_BPP_24bpp	(6)
/*  Pixel clock Rising-Edge */
#define DB9000_CR1_PixRsEdg	(DB9000_CR1_PCP*0)
/*  Pixel clock Falling-Edge */
#define DB9000_CR1_PixFlEdg	(DB9000_CR1_PCP*1)

/* Horizontal Timing Register, Offset 0x008 */
/* Horizontal Front Porch */
#define DB9000_HTR_HFP(x)	(((x) & 0xff) << 0)
/* Pixels per Line */
#define DB9000_HTR_PPL(x)	(((x) & 0xff) << 8)
/* Horizontal Back Porch */
#define DB9000_HTR_HBP(x)	(((x) & 0xff) << 16)
/* Horizontal Sync Width */
#define DB9000_HTR_HSW(x)	(((x) & 0xff) << 24)

/* Vertical Timing Register 1, Offset 0x00C */
/* Vertical Sync Width */
#define DB9000_VTR1_VSW(x)	(((x) & 0xff) << 0)
/* Vertical Front Porch */
#define DB9000_VTR1_VFP(x)	(((x) & 0xff) << 8)
/* Vertical Back Porch */
#define DB9000_VTR1_VBP(x)	(((x) & 0xff) << 16)

/* Vertical and Horizontal Timing Extension Register, Offset 0x044 */
/* Horizontal Front Porch Extension */
#define DB9000_HVTER_HFPE(x)	((((x) >> 8) & 0x3) << 0)
/* Horizontal Back Porch Extension */
#define DB9000_HVTER_HBPE(x)	((((x) >> 8) & 0x3) << 4)
/* Vertical Front Porch Extension */
#define DB9000_HVTER_VFPE(x)	((((x) >> 8) & 0x3) << 8)
/* Vertical Back Porch Extension */
#define DB9000_HVTER_VBPE(x)	((((x) >> 8) & 0x3) << 12)

/* DB9000 Revisions */
#define DB9000_REVISION_1_0		(0x00)
#define DB9000_REVISION_1_1		(0x01)
#define DB9000_REVISION_1_2		(0x02)
#define DB9000_REVISION_1_3		(0x03)
#define DB9000_REVISION_1_4		(0x04)
#define DB9000_REVISION_1_5		(0x05)
#define DB9000_REVISION_1_6		(0x06)
#define DB9000_REVISION_1_7		(0x07)
#define DB9000_REVISION_1_8		(0x08)
#define DB9000_REVISION_1_9		(0x09)
#define DB9000_REVISION_1_10		(0x0A)
#define DB9000_REVISION_1_11		(0x0B)
#define DB9000_REVISION_1_12		(0x0C)
#define DB9000_REVISION_1_13		(0x0D)
#define DB9000_REVISION_1_14		(0x0E)

/* Vertical Timing Register 2, Offset 0x010 */
/* Lines Per Panel */
#define DB9000_VTR2_LPP(x)	(((x) & 0xfff) << 0)

/* Pixel Clock Timing Register, Offset 0x014 */
/* Pixel Clock Divider */
#define DB9000_PCTR_PCD(x)	(((x) & 0xff) << 0)
/* Pixel Clock Divider Bypass */
#define DB9000_PCTR_PCB		(1 << 8)
/* Pixel Clock Input Select */
#define DB9000_PCTR_PCI		(1 << 9)
/* clock reset select */
#define DB9000_PCTR_PCR		(1 << 10)

/* Interrupt Status Register, Offset 0x018 */
#define DB9000_ISR_OFU	(1 << 0) /* Output FIFO Underrun */
#define DB9000_ISR_OFO	(1 << 1) /* Output FIFO Overrun */
#define DB9000_ISR_IFU	(1 << 2) /* Input FIFO Underrun */
#define DB9000_ISR_IFO	(1 << 3) /* Input FIFO Overrun */
#define DB9000_ISR_FER	(1 << 4) /* OR of OFU, OFO, IFU, IFO */
#define DB9000_ISR_MBE	(1 << 5) /* Master Bus Error */
#define DB9000_ISR_VCT	(1 << 6) /* Vertical Compare Triggered */
#define DB9000_ISR_BAU	(1 << 7) /* DMA Base Address Register Update to CAR */
#define DB9000_ISR_LDD	(1 << 8) /* LCD Controller Disable Done */
/* #ifdef CONFIG_AXI_BUS */
#define DB9000_ISR_ABL	(1 << 9) /* AXI Master - Read Burst Length Error */
#define DB9000_ISR_ARI	(1 << 10) /* AXI Master - Return ID Error */
#define DB9000_ISR_ARS	(1 << 11) /* AXI Master - Response Signal Error */
/* #endif */
#define DB9000_ISR_FBE	(1 << 12) /* Frame Descriptor - Bus Error */
#define DB9000_ISR_FNC	(1 << 13) /* Frame Descriptor - Node Complete */
#define DB9000_ISR_FLC	(1 << 14) /* Frame Descriptor - List Complete */

/* Interrupt Mask Register, Offset 0x01C */
#define DB9000_ISR_OFUM	(1 << 0)  /* Output FIFO Underrun - Mask */
#define DB9000_ISR_OFOM	(1 << 1)  /* Output FIFO Overrun - Mask */
#define DB9000_ISR_IFUM	(1 << 2)  /* Input FIFO Underrun - Mask */
#define DB9000_ISR_IFOM	(1 << 3)  /* Input FIFO Overrun - Mask */
#define DB9000_ISR_FERM	(1 << 4)  /* OR of OFU, OFO, IFU, IFO - Mask */
#define DB9000_ISR_MBEM	(1 << 5)  /* Master Bus Error - Mask */
#define DB9000_ISR_VCTM	(1 << 6)  /* Vertical Compare Triggered - Mask */
/* DMA Base Address Register Update to CAR - Mask */
#define DB9000_ISR_BAUM	(1 << 7)
#define DB9000_ISR_LDDM	(1 << 8)  /* LCD Controller Disable Done - Mask */
/* #ifdef CONFIG_AXI_BUS */
/* AXI Master - Read Burst Length Error - Mask */
#define DB9000_ISR_ABLM	(1 << 9)
/* AXI Master - Return ID Error - Mask */
#define DB9000_ISR_ARIM	(1 << 10)
/* AXI Master - Response Signal Error - Mask */
#define DB9000_ISR_ARSM	(1 << 11)
/* #endif */
#define DB9000_ISR_FBEM	(1 << 12) /* Frame Descriptor - Bus Error - Mask */
#define DB9000_ISR_FNCM	(1 << 13) /* Frame Descriptor - Node Complete - Mask */
#define DB9000_ISR_FLCM	(1 << 14) /* Frame Descriptor - List Complete - Mask */

/* Interrupt Vector Register, Offset 0x020 */
#define DB9000_ISR_OFUV	(1 << 0)  /* OFU & OFUM */
#define DB9000_ISR_OFOV	(1 << 1)  /* OFO & OFOM */
#define DB9000_ISR_IFUV	(1 << 2)  /* IFU & IFUM */
#define DB9000_ISR_IFOV	(1 << 3)  /* IFO & IFOM */
#define DB9000_ISR_FERV	(1 << 4)  /* FER & FERM */
#define DB9000_ISR_MBEV	(1 << 5)  /* MBE & MBEM */
#define DB9000_ISR_VCTV	(1 << 6)  /* VCT & VCTM */
#define DB9000_ISR_BAUV	(1 << 7)  /* BAU & BAUM */
#define DB9000_ISR_LDDV	(1 << 8)  /* LDD & LDDM */
/* #ifdef CONFIG_AXI_BUS */
#define DB9000_ISR_ABLV	(1 << 9)  /* ABL & ABLM */
#define DB9000_ISR_ARIV	(1 << 10) /* ARI & ARIM */
#define DB9000_ISR_ARSV	(1 << 11) /* ARS & ARSM */
/* #endif */
#define DB9000_ISR_FBEV	(1 << 12) /* FBE & FBEM */
#define DB9000_ISR_FNCV	(1 << 13) /* FNC & FNCM */
#define DB9000_ISR_FLCV	(1 << 14) /* FLC & FLCM */

/* Interrupt Scan Compare Register, Offset 0x024 */
#define DB9000_ISCR_VSC(x)		((x) & 0x7)

/* PWM Frequency Register, Offset 0x034 */
#define DB9000_PWMFR_PWM_FCD(x)	(((x) & 0xfffff) << 0)
#define DB9000_PWMFR_PWM_FCE	(1 << 20)
#define DB9000_PWMFR_PWM_FCI	(1 << 21)

/* PWM Duty Cycle Register, Offset 0x038 */
#define DB9000_PWMDCR_DCR(x)	((x) & 0xff)

#endif /* __DB9000_REGS_H */
