--Circuito: Sumador BCD
--Autor: Eduardo Chavez Martin A01799595
-- Curso: TE2002B --

-- Seccion de definicion de Librerias --

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY SUM_BCD IS
	PORT(A,B: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			CIN: IN STD_LOGIC;
			S: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
			COUT: OUT STD_LOGIC);
		END SUM_BCD;
		
ARCHITECTURE RTL OF SUM_BCD IS
	COMPONENT suma4 IS

		PORT (a,b: IN STD_LOGIC_VECTOR (3 downto 0);
			Cin: IN STD_LOGIC;
			s: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
			Cout: OUT STD_LOGIC);
		
	END COMPONENT suma4;
	
	
	Component fa is

		PORT (a,b, Cin : IN STD_LOGIC;
		s, Cout: OUT STD_LOGIC);
	END Component fa;
	
	COMPONENT ha IS

		PORT (a,b : IN STD_LOGIC;
      s, Cout: OUT STD_LOGIC);
	END COMPONENT ha;
	
	SIGNAL Z: STD_LOGIC_VECTOR (3 DOWNTO 0);
	SIGNAL CO: STD_LOGIC;
	
	BEGIN
	I0: suma4 PORT MAP(A, B, CIN, Z, CO);
	
END RTL;
	
	
