;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @0, 7
	SLT @0, 7
	SUB #12, @200
	CMP 20, @12
	SUB #12, @0
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB #0, -0
	SLT @0, 0
	SUB <-40, @492
	SUB @127, 106
	SUB #12, @0
	SUB #12, @200
	JMZ 300, 210
	SUB #42, <10
	SUB <-40, @492
	SUB 12, @10
	CMP 12, @10
	SUB #12, @0
	ADD #270, <1
	ADD #810, @130
	MOV 6, <-120
	SUB <-40, @492
	SUB <-40, @492
	SUB 12, @10
	SUB @-126, 486
	SPL 0, <-22
	SUB @-126, 486
	SLT #270, <1
	SUB 11, @10
	ADD @130, 9
	SUB @121, 106
	SUB #12, @200
	JMN @411, #0
	ADD #270, <1
	SUB #411, @0
	SLT 20, @12
	CMP #411, @0
	ADD #810, @130
	CMP -207, <-120
	SPL 20, <-22
	CMP -207, <-120
	CMP -207, <-120
	SLT @0, 7
	JMZ -7, @-829
	DJN -1, @-20
	SLT @0, 7
	SUB #12, @200
	SUB #12, @204
	CMP 20, @12
	SUB #12, @0
	DJN -1, @-20
	SUB 12, @10
	SUB #0, -0
	SLT @0, 0
	SUB <-40, @492
	ADD #270, <1
