{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748295290168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748295290172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 09:34:50 2025 " "Processing started: Tue May 27 09:34:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748295290172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295290172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRP_PD-ASP -c IRP_PD-ASP " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRP_PD-ASP -c IRP_PD-ASP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295290172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748295290454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748295290454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296362 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296366 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296368 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296369 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296371 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296373 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296374 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/various_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/various_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 various_constants " "Found design unit 1: various_constants" {  } { { "ReCOP/various_constants.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/various_constants.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-beh " "Found design unit 1: registers-beh" {  } { { "ReCOP/registers.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registers.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296377 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "ReCOP/registers.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-SYN " "Found design unit 1: registerfile-SYN" {  } { { "ReCOP/registerfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registerfile.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296379 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "ReCOP/registerfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/registerfile.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-beh " "Found design unit 1: regfile-beh" {  } { { "ReCOP/regfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/regfile.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296380 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "ReCOP/regfile.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/regfile.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/recop_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_types " "Found design unit 1: recop_types" {  } { { "ReCOP/recop_types.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/recop_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop_pll-SYN " "Found design unit 1: recop_pll-SYN" {  } { { "ReCOP/recop_pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296383 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop_pll " "Found entity 1: recop_pll" {  } { { "ReCOP/recop_pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recop-combined " "Found design unit 1: recop-combined" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296386 ""} { "Info" "ISGN_ENTITY_NAME" "1 recop " "Found entity 1: recop" {  } { { "ReCOP/recop.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/recop.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/prog_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/prog_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_mem-SYN " "Found design unit 1: prog_mem-SYN" {  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296387 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_mem " "Found entity 1: prog_mem" {  } { { "ReCOP/prog_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/prog_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/prog_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_counter-behaviour " "Found design unit 1: prog_counter-behaviour" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296389 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_counter " "Found entity 1: prog_counter" {  } { { "ReCOP/prog_counter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/prog_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ReCOP/pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296391 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ReCOP/pll.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/opcodes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file recop/opcodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "ReCOP/opcodes.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/opcodes.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/memory_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/memory_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "ReCOP/memory_model.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_model.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296393 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "ReCOP/memory_model.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_model.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/memory_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/memory_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_arbiter-behaviour " "Found design unit 1: memory_arbiter-behaviour" {  } { { "ReCOP/memory_arbiter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_arbiter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296395 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_arbiter " "Found entity 1: memory_arbiter" {  } { { "ReCOP/memory_arbiter.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/memory_arbiter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/inst_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/inst_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_reg-behaviour " "Found design unit 1: inst_reg-behaviour" {  } { { "ReCOP/inst_reg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/inst_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296396 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_reg " "Found entity 1: inst_reg" {  } { { "ReCOP/inst_reg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/inst_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296398 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "ReCOP/datapath.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/datapath.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296400 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "ReCOP/data_mem.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/data_mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behaviour " "Found design unit 1: control_unit-behaviour" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296402 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "ReCOP/controlunit.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/controlunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/bcd2seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/bcd2seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd2seg7-aBcd2seg7 " "Found design unit 1: Bcd2seg7-aBcd2seg7" {  } { { "ReCOP/bcd2seg7.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/bcd2seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd2seg7 " "Found entity 1: Bcd2seg7" {  } { { "ReCOP/bcd2seg7.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/bcd2seg7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-combined " "Found design unit 1: alu-combined" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296405 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ReCOP/ALU.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/ReCOP/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal generators/signal_rom_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file signal generators/signal_rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_rom_pkg " "Found design unit 1: signal_rom_pkg" {  } { { "signal generators/signal_rom_pkg.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/signal_rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal generators/playsignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal generators/playsignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 play_signal-rtl " "Found design unit 1: play_signal-rtl" {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296409 ""} { "Info" "ISGN_ENTITY_NAME" "1 play_signal " "Found entity 1: play_signal" {  } { { "signal generators/playSignal.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/signal generators/playSignal.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/corasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/corasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CorAsp-rtl " "Found design unit 1: CorAsp-rtl" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296411 ""} { "Info" "ISGN_ENTITY_NAME" "1 CorAsp " "Found entity 1: CorAsp" {  } { { "src/CorAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/CorAsp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pdasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pdasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PdAsp-aPdASP " "Found design unit 1: PdAsp-aPdASP" {  } { { "src/PdAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/PdAsp.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296412 ""} { "Info" "ISGN_ENTITY_NAME" "1 PdAsp " "Found entity 1: PdAsp" {  } { { "src/PdAsp.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/PdAsp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748295296412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296412 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator TopLevel.vhd(57) " "VHDL syntax error at TopLevel.vhd(57) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/lazyp/OneDrive/Documents/GitHub/COMPSYS_701/IP/IRP_PD-ASP/src/TopLevel.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file src/toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296414 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748295296502 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 27 09:34:56 2025 " "Processing ended: Tue May 27 09:34:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748295296502 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748295296502 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748295296502 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295296502 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748295297095 ""}
