strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f711a256910>",
		fillcolor=turquoise,
		label="13:BL
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f711a2a3210>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f711a2a33d0>",
		fillcolor=turquoise,
		label="12:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f711a2b1050>]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f711a2a3ed0>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f711a24ee90>",
		fillcolor=turquoise,
		label="16:BL
next_state <= ~present_state & in;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f711a2b1150>]",
		style=filled,
		typ=Block];
	"13:IF" -> "16:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f711a256bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'in', 'present_state', 'next_state']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"22:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f711a2a6e90>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="22:AS
out = present_state;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_12:AL" -> "22:AS";
	"16:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
