
---------- Begin Simulation Statistics ----------
final_tick                               162747379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 288163                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687828                       # Number of bytes of host memory used
host_op_rate                                   288729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   347.03                       # Real time elapsed on the host
host_tick_rate                              468977516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162747                       # Number of seconds simulated
sim_ticks                                162747379000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693316                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477713                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.627474                       # CPI: cycles per instruction
system.cpu.discardedOps                        190607                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610124                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402313                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001343                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30108792                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614449                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162747379                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132638587                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       219601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        456162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1354852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11112                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              85046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       151022                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68566                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         85046                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       692736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 692736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24806144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24806144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            236574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  236574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              236574                       # Request fanout histogram
system.membus.respLayer1.occupancy         1282743250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1060250000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            406016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       741163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          160523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       405318                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2032105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2033601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     81164224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               81215296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          225683                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9665472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           904432                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012735                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 892921     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11504      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             904432                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2535332000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2034156996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2094000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   39                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               442132                       # number of demand (read+write) hits
system.l2.demand_hits::total                   442171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  39                       # number of overall hits
system.l2.overall_hits::.cpu.data              442132                       # number of overall hits
system.l2.overall_hits::total                  442171                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             235919                       # number of demand (read+write) misses
system.l2.demand_misses::total                 236578                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            235919                       # number of overall misses
system.l2.overall_misses::total                236578                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24909791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24974584000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64793000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24909791000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24974584000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           678051                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               678749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          678051                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              678749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.944126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.348550                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.944126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.348550                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98320.182094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105586.201196                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105565.961332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98320.182094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105586.201196                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105565.961332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              151023                       # number of writebacks
system.l2.writebacks::total                    151023                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        235915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            236574                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       235915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           236574                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20191201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20242814000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20191201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20242814000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.944126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.348544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.944126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.348544                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78320.182094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85586.762181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85566.520412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78320.182094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85586.762181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85566.520412                       # average overall mshr miss latency
system.l2.replacements                         225683                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       590140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           590140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       590140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       590140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           94                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               94                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           94                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           94                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121205                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16270697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16270697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.555591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107377.494588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107377.494588                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13240137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13240137000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.555591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87377.494588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87377.494588                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 39                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64793000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64793000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.944126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.944126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98320.182094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98320.182094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51613000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.944126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78320.182094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78320.182094                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        320927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        84391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           84391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8639094000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8639094000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       405318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        405318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.208209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.208209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102369.849866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102369.849866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        84387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        84387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6951064000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6951064000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.208199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.208199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82371.265716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82371.265716                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16136.498450                       # Cycle average of tags in use
system.l2.tags.total_refs                     1349432                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.574622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     254.345252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.760151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15833.393047                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984894                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8531                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2950975                       # Number of tag accesses
system.l2.tags.data_accesses                  2950975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15098560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15140736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9665408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9665408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          235915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              236574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       151022                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151022                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            259150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          92772984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93032134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       259150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       59389024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59389024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       59389024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           259150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         92772984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152421158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    151013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    235601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012075380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8901                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8901                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              653949                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             142288                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      236574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151022                       # Number of write requests accepted
system.mem_ctrls.readBursts                    236574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    314                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9790                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3645970250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1181300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8075845250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15432.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34182.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                236574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.219733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.218555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.344568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       121556     74.66%     74.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17578     10.80%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5338      3.28%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1412      0.87%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9079      5.58%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          573      0.35%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          423      0.26%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          505      0.31%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6352      3.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162816                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.542860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.459826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.820100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8669     97.39%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          127      1.43%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           24      0.27%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            4      0.04%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           62      0.70%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8901                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.963937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.931041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4742     53.27%     53.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      1.71%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3631     40.79%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              342      3.84%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.34%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8901                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15120640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   20096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9663744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15140736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9665408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        92.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  162747231000                       # Total gap between requests
system.mem_ctrls.avgGap                     419888.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15078464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9663744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 259150.102810565091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 92649504.358531028032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59378799.581159465015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       235915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       151022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17786750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8058058500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3883644738500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26990.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34156.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  25715754.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            571557000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            303770775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           835708440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          388775160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12846590640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36275955960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31946820480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83169178455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.032368                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82670909250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5434260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  74642209750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            591013500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            314115945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           851187960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          399423960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12846590640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36914832480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31408819200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83325983685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.995856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81269356000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5434260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  76043763000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662822                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662822                       # number of overall hits
system.cpu.icache.overall_hits::total         9662822                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          698                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          698                       # number of overall misses
system.cpu.icache.overall_misses::total           698                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69137000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69137000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99050.143266                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99050.143266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99050.143266                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99050.143266                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          100                       # number of writebacks
system.cpu.icache.writebacks::total               100                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67741000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67741000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67741000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97050.143266                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97050.143266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97050.143266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97050.143266                       # average overall mshr miss latency
system.cpu.icache.replacements                    100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662822                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          698                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           698                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99050.143266                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99050.143266                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67741000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97050.143266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97050.143266                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.240239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13844.584527                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.240239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          598                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.291992                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664218                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51340953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51340953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51341447                       # number of overall hits
system.cpu.dcache.overall_hits::total        51341447                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       724249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         724249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       732173                       # number of overall misses
system.cpu.dcache.overall_misses::total        732173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38523329000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38523329000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38523329000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38523329000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53190.724461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53190.724461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52615.063653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52615.063653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       113149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2972                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.071669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       590140                       # number of writebacks
system.cpu.dcache.writebacks::total            590140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54117                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       670132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       670132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       678051                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       678051                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35503781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35503781000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36376527999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36376527999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012871                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012871                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013021                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52980.280005                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52980.280005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53648.660645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53648.660645                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676003                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40716641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40716641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16652887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16652887000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009691                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41793.121016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41793.121016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1004                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       397456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       397456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15808587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15808587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39774.432893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39774.432893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10624312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10624312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21870442000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21870442000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029752                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67130.695020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67130.695020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19695194000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19695194000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72229.290440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72229.290440                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7924                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    872746999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    872746999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110209.243465                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110209.243465                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2023.587055                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019574                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            678051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.719264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.587055                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52751747                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52751747                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162747379000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
