
*** Running vivado
    with args -log design_1_NCO3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NCO3_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_NCO3_0_0.tcl -notrace
Command: synth_design -top design_1_NCO3_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 293.902 ; gain = 84.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NCO3_0_0' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/synth/design_1_NCO3_0_0.vhd:80]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NCO3' declared at 'c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:12' bound to instance 'U0' of component 'NCO3' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/synth/design_1_NCO3_0_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'NCO3' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:39]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:75]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'NCO3_sine_lut1_V' declared at 'c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:32806' bound to instance 'sine_lut1_V_U' of component 'NCO3_sine_lut1_V' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:133]
INFO: [Synth 8-638] synthesizing module 'NCO3_sine_lut1_V' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:32819]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'NCO3_sine_lut1_V_rom' declared at 'c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:12' bound to instance 'NCO3_sine_lut1_V_rom_U' of component 'NCO3_sine_lut1_V_rom' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:32831]
INFO: [Synth 8-638] synthesizing module 'NCO3_sine_lut1_V_rom' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:27]
	Parameter dwidth bound to: 23 - type: integer 
	Parameter awidth bound to: 16 - type: integer 
	Parameter mem_size bound to: 65536 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NCO3_sine_lut1_V_rom' (1#1) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'NCO3_sine_lut1_V' (2#1) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_sine_lut1_V.vhd:32819]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NCO3_AXILiteS_s_axi' declared at 'c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_AXILiteS_s_axi.vhd:12' bound to instance 'NCO3_AXILiteS_s_axi_U' of component 'NCO3_AXILiteS_s_axi' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:145]
INFO: [Synth 8-638] synthesizing module 'NCO3_AXILiteS_s_axi' [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_AXILiteS_s_axi.vhd:60]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NCO3_AXILiteS_s_axi' (3#1) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3_AXILiteS_s_axi.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'NCO3' (4#1) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ipshared/9f10/hdl/vhdl/NCO3.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_NCO3_0_0' (5#1) [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/synth/design_1_NCO3_0_0.vhd:80]
WARNING: [Synth 8-3331] design NCO3_sine_lut1_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 380.332 ; gain = 170.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 380.332 ; gain = 170.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/constraints/NCO3_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/constraints/NCO3_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.runs/design_1_NCO3_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.runs/design_1_NCO3_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 667.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 667.410 ; gain = 457.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 667.410 ; gain = 457.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 667.410 ; gain = 457.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_125_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 667.410 ; gain = 457.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NCO3_sine_lut1_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module NCO3_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module NCO3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[23]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[24]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[25]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[26]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[27]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[28]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[29]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[30]' (FDRE) to 'U0/NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/NCO3_AXILiteS_s_axi_U/rstate_reg[1]' (FDS) to 'U0/NCO3_AXILiteS_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NCO3_AXILiteS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (NCO3_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (NCO3_AXILiteS_s_axi_U/int_sine_sample_reg[31]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[16]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[17]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[18]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[19]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[20]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[21]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[22]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[23]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[24]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[25]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[26]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[27]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[28]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[29]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[30]) is unused and will be removed from module NCO3.
WARNING: [Synth 8-3332] Sequential element (temp_reg[31]) is unused and will be removed from module NCO3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 667.410 ; gain = 457.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------+---------------+----------------+
|Module Name          | RTL Object | Depth x Width | Implemented As | 
+---------------------+------------+---------------+----------------+
|NCO3_sine_lut1_V_rom | q0_reg     | 65536x23      | Block RAM      | 
+---------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 690.234 ; gain = 480.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 778.242 ; gain = 568.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |     8|
|2     |LUT1        |     2|
|3     |LUT2        |    40|
|4     |LUT3        |    70|
|5     |LUT4        |     5|
|6     |LUT5        |     7|
|7     |LUT6        |     5|
|8     |RAMB36E1    |     1|
|9     |RAMB36E1_1  |     1|
|10    |RAMB36E1_10 |     1|
|11    |RAMB36E1_11 |     1|
|12    |RAMB36E1_12 |     1|
|13    |RAMB36E1_13 |     1|
|14    |RAMB36E1_14 |     1|
|15    |RAMB36E1_15 |     1|
|16    |RAMB36E1_16 |     1|
|17    |RAMB36E1_17 |     1|
|18    |RAMB36E1_18 |     1|
|19    |RAMB36E1_19 |     1|
|20    |RAMB36E1_2  |     1|
|21    |RAMB36E1_20 |     1|
|22    |RAMB36E1_21 |     1|
|23    |RAMB36E1_22 |     1|
|24    |RAMB36E1_23 |     1|
|25    |RAMB36E1_24 |     1|
|26    |RAMB36E1_25 |     1|
|27    |RAMB36E1_26 |     1|
|28    |RAMB36E1_27 |     1|
|29    |RAMB36E1_28 |     1|
|30    |RAMB36E1_29 |     1|
|31    |RAMB36E1_3  |     1|
|32    |RAMB36E1_30 |     1|
|33    |RAMB36E1_31 |     1|
|34    |RAMB36E1_32 |     1|
|35    |RAMB36E1_33 |     1|
|36    |RAMB36E1_34 |     1|
|37    |RAMB36E1_35 |     1|
|38    |RAMB36E1_36 |     1|
|39    |RAMB36E1_37 |     1|
|40    |RAMB36E1_38 |     1|
|41    |RAMB36E1_39 |     1|
|42    |RAMB36E1_4  |     1|
|43    |RAMB36E1_40 |     1|
|44    |RAMB36E1_41 |     1|
|45    |RAMB36E1_42 |     1|
|46    |RAMB36E1_43 |     1|
|47    |RAMB36E1_44 |     1|
|48    |RAMB36E1_45 |     1|
|49    |RAMB36E1_5  |     1|
|50    |RAMB36E1_6  |     1|
|51    |RAMB36E1_7  |     1|
|52    |RAMB36E1_8  |     1|
|53    |RAMB36E1_9  |     1|
|54    |FDRE        |   121|
|55    |FDSE        |     5|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+---------------------+------+
|      |Instance                     |Module               |Cells |
+------+-----------------------------+---------------------+------+
|1     |top                          |                     |   309|
|2     |  U0                         |NCO3                 |   309|
|3     |    NCO3_AXILiteS_s_axi_U    |NCO3_AXILiteS_s_axi  |   220|
|4     |    sine_lut1_V_U            |NCO3_sine_lut1_V     |    46|
|5     |      NCO3_sine_lut1_V_rom_U |NCO3_sine_lut1_V_rom |    46|
+------+-----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 797.504 ; gain = 292.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 797.504 ; gain = 588.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/constraints/NCO3_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/constraints/NCO3_ooc.xdc:6]
Finished Parsing XDC File [c:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.srcs/sources_1/bd/design_1/ip/design_1_NCO3_0_0/constraints/NCO3_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 797.504 ; gain = 580.008
INFO: [Common 17-1381] The checkpoint 'C:/Users/11401393/Desktop/NCO_audio_output/Vivado_BD_SDK/Aansturing_Audio_output/Aansturing_Audio_output.runs/design_1_NCO3_0_0_synth_1/design_1_NCO3_0_0.dcp' has been generated.
