// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Dec  7 16:43:21 2022
// Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/tmp/CLEFIA/CLEFIA.gen/sources_1/bd/design_1/ip/design_1_clefia_0_0/design_1_clefia_0_0_sim_netlist.v
// Design      : design_1_clefia_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_clefia_0_0,clefia,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "clefia,Vivado 2022.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_clefia_0_0
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "150'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "150'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "150'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "150'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "150'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "150'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "150'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "150'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "150'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "150'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "150'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "150'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "150'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "150'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "150'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "150'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "150'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "150'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "150'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "150'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "150'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "150'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "150'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "150'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "150'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "150'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "150'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "150'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "150'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "150'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "150'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "150'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "150'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "150'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "150'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "150'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "150'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "150'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "150'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "150'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "150'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "150'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state142 = "150'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state143 = "150'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state144 = "150'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state145 = "150'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state146 = "150'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state147 = "150'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state148 = "150'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state149 = "150'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state150 = "150'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state16 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "150'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "150'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "150'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "150'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "150'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "150'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "150'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "150'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "150'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "150'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "150'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "150'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "150'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "150'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "150'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "150'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "150'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "150'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "150'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "150'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "150'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_clefia_0_0_clefia inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "clefia" *) 
(* ap_ST_fsm_state1 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "150'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state101 = "150'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "150'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "150'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "150'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "150'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "150'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state107 = "150'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "150'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "150'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state11 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "150'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "150'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state112 = "150'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "150'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "150'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state115 = "150'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state116 = "150'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "150'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state118 = "150'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state119 = "150'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state120 = "150'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state121 = "150'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state122 = "150'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state123 = "150'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state124 = "150'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state125 = "150'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state126 = "150'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state127 = "150'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state128 = "150'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state129 = "150'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state13 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state130 = "150'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state131 = "150'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state132 = "150'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state133 = "150'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state134 = "150'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state135 = "150'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state136 = "150'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state137 = "150'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state138 = "150'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state139 = "150'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state14 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state140 = "150'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state141 = "150'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state142 = "150'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state143 = "150'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state144 = "150'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state145 = "150'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state146 = "150'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state147 = "150'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state148 = "150'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state149 = "150'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state150 = "150'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state16 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state48 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state50 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state51 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state57 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state59 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state73 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state75 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state76 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state78 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "150'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state80 = "150'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state81 = "150'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "150'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state83 = "150'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state84 = "150'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "150'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state86 = "150'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state87 = "150'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "150'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state89 = "150'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state9 = "150'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "150'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state91 = "150'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state92 = "150'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "150'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state94 = "150'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state95 = "150'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "150'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state97 = "150'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state98 = "150'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "150'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* hls_module = "yes" *) 
module design_1_clefia_0_0_clefia
   (ap_clk,
    ap_rst_n,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [3:3]Clefia_dec_address0;
  wire Clefia_dec_ce0;
  wire [7:0]Clefia_dec_d0;
  wire [7:0]Clefia_dec_q0;
  wire [3:3]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [7:0]Clefia_enc_d0;
  wire [7:0]Clefia_enc_q0;
  wire [31:0]add_ln188_1_fu_865_p2;
  wire [31:0]add_ln188_1_reg_1339;
  wire \add_ln188_1_reg_1339[12]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[12]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[12]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[12]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[16]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[16]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[16]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[16]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[20]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[20]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[20]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[20]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[24]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[24]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[24]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[24]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[28]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[28]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[28]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[28]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[31]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[31]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[31]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[4]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[4]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[4]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[4]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339[8]_i_2_n_0 ;
  wire \add_ln188_1_reg_1339[8]_i_3_n_0 ;
  wire \add_ln188_1_reg_1339[8]_i_4_n_0 ;
  wire \add_ln188_1_reg_1339[8]_i_5_n_0 ;
  wire \add_ln188_1_reg_1339_reg[12]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[12]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[12]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[12]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[16]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[16]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[16]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[16]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[20]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[20]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[20]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[20]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[24]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[24]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[24]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[24]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[28]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[28]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[28]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[28]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[31]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[31]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[4]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[4]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[4]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[4]_i_1_n_3 ;
  wire \add_ln188_1_reg_1339_reg[8]_i_1_n_0 ;
  wire \add_ln188_1_reg_1339_reg[8]_i_1_n_1 ;
  wire \add_ln188_1_reg_1339_reg[8]_i_1_n_2 ;
  wire \add_ln188_1_reg_1339_reg[8]_i_1_n_3 ;
  wire [7:3]add_ln188_cast_fu_633_p2;
  wire [7:0]add_ln188_cast_reg_1249;
  wire [7:2]add_ln188_fu_871_p2;
  wire [7:0]add_ln188_reg_1345;
  wire \add_ln188_reg_1345[5]_i_2_n_0 ;
  wire \add_ln188_reg_1345_reg[5]_i_1_n_0 ;
  wire \add_ln188_reg_1345_reg[5]_i_1_n_1 ;
  wire \add_ln188_reg_1345_reg[5]_i_1_n_2 ;
  wire \add_ln188_reg_1345_reg[5]_i_1_n_3 ;
  wire \add_ln188_reg_1345_reg[7]_i_1_n_3 ;
  wire [7:2]add_ln195_fu_748_p2;
  wire [7:0]add_ln195_reg_1294;
  wire \add_ln195_reg_1294[3]_i_1_n_0 ;
  wire [31:0]add_ln224_1_fu_1188_p2;
  wire [31:0]add_ln224_1_reg_1495;
  wire \add_ln224_1_reg_1495[12]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[12]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[12]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[12]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[16]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[16]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[16]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[16]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[20]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[20]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[20]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[20]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[24]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[24]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[24]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[24]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[28]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[28]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[28]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[28]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[31]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[31]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[31]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[4]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[4]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[4]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[4]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495[8]_i_2_n_0 ;
  wire \add_ln224_1_reg_1495[8]_i_3_n_0 ;
  wire \add_ln224_1_reg_1495[8]_i_4_n_0 ;
  wire \add_ln224_1_reg_1495[8]_i_5_n_0 ;
  wire \add_ln224_1_reg_1495_reg[12]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[12]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[12]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[12]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[16]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[16]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[16]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[16]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[20]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[20]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[20]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[20]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[24]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[24]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[24]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[24]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[28]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[28]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[28]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[28]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[31]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[31]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[4]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[4]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[4]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[4]_i_1_n_3 ;
  wire \add_ln224_1_reg_1495_reg[8]_i_1_n_0 ;
  wire \add_ln224_1_reg_1495_reg[8]_i_1_n_1 ;
  wire \add_ln224_1_reg_1495_reg[8]_i_1_n_2 ;
  wire \add_ln224_1_reg_1495_reg[8]_i_1_n_3 ;
  wire [7:4]add_ln224_fu_958_p2;
  wire [7:0]add_ln224_reg_1399;
  wire \add_ln224_reg_1399[7]_i_2_n_0 ;
  wire \add_ln224_reg_1399[7]_i_3_n_0 ;
  wire \add_ln224_reg_1399[7]_i_4_n_0 ;
  wire \add_ln224_reg_1399[7]_i_5_n_0 ;
  wire [2:2]add_ln224_reg_1399__0;
  wire \add_ln224_reg_1399_reg[7]_i_1_n_1 ;
  wire \add_ln224_reg_1399_reg[7]_i_1_n_2 ;
  wire \add_ln224_reg_1399_reg[7]_i_1_n_3 ;
  wire [7:2]add_ln233_fu_1194_p2;
  wire [7:0]add_ln233_reg_1501;
  wire \add_ln233_reg_1501[5]_i_2_n_0 ;
  wire \add_ln233_reg_1501[5]_i_3_n_0 ;
  wire \add_ln233_reg_1501[5]_i_4_n_0 ;
  wire \add_ln233_reg_1501[7]_i_2_n_0 ;
  wire \add_ln233_reg_1501[7]_i_3_n_0 ;
  wire \add_ln233_reg_1501_reg[5]_i_1_n_0 ;
  wire \add_ln233_reg_1501_reg[5]_i_1_n_1 ;
  wire \add_ln233_reg_1501_reg[5]_i_1_n_2 ;
  wire \add_ln233_reg_1501_reg[5]_i_1_n_3 ;
  wire \add_ln233_reg_1501_reg[7]_i_1_n_3 ;
  wire \add_ln432_reg_1368[5]_i_1_n_0 ;
  wire \add_ln432_reg_1368[6]_i_1_n_0 ;
  wire \add_ln432_reg_1368[7]_i_1_n_0 ;
  wire [4:2]add_ln432_reg_1368_reg;
  wire [7:5]add_ln433_reg_1373;
  wire \add_ln433_reg_1373[5]_i_1_n_0 ;
  wire \add_ln433_reg_1373[6]_i_1_n_0 ;
  wire \add_ln433_reg_1373[7]_i_1_n_0 ;
  wire [3:0]address0;
  wire \ap_CS_fsm[115]_i_10_n_0 ;
  wire \ap_CS_fsm[115]_i_11_n_0 ;
  wire \ap_CS_fsm[115]_i_12_n_0 ;
  wire \ap_CS_fsm[115]_i_14_n_0 ;
  wire \ap_CS_fsm[115]_i_15_n_0 ;
  wire \ap_CS_fsm[115]_i_16_n_0 ;
  wire \ap_CS_fsm[115]_i_17_n_0 ;
  wire \ap_CS_fsm[115]_i_18_n_0 ;
  wire \ap_CS_fsm[115]_i_19_n_0 ;
  wire \ap_CS_fsm[115]_i_20_n_0 ;
  wire \ap_CS_fsm[115]_i_21_n_0 ;
  wire \ap_CS_fsm[115]_i_23_n_0 ;
  wire \ap_CS_fsm[115]_i_24_n_0 ;
  wire \ap_CS_fsm[115]_i_25_n_0 ;
  wire \ap_CS_fsm[115]_i_26_n_0 ;
  wire \ap_CS_fsm[115]_i_27_n_0 ;
  wire \ap_CS_fsm[115]_i_28_n_0 ;
  wire \ap_CS_fsm[115]_i_29_n_0 ;
  wire \ap_CS_fsm[115]_i_30_n_0 ;
  wire \ap_CS_fsm[115]_i_31_n_0 ;
  wire \ap_CS_fsm[115]_i_32_n_0 ;
  wire \ap_CS_fsm[115]_i_33_n_0 ;
  wire \ap_CS_fsm[115]_i_34_n_0 ;
  wire \ap_CS_fsm[115]_i_35_n_0 ;
  wire \ap_CS_fsm[115]_i_36_n_0 ;
  wire \ap_CS_fsm[115]_i_37_n_0 ;
  wire \ap_CS_fsm[115]_i_38_n_0 ;
  wire \ap_CS_fsm[115]_i_5_n_0 ;
  wire \ap_CS_fsm[115]_i_6_n_0 ;
  wire \ap_CS_fsm[115]_i_7_n_0 ;
  wire \ap_CS_fsm[115]_i_8_n_0 ;
  wire \ap_CS_fsm[115]_i_9_n_0 ;
  wire \ap_CS_fsm[39]_i_10_n_0 ;
  wire \ap_CS_fsm[39]_i_11_n_0 ;
  wire \ap_CS_fsm[39]_i_13_n_0 ;
  wire \ap_CS_fsm[39]_i_14_n_0 ;
  wire \ap_CS_fsm[39]_i_15_n_0 ;
  wire \ap_CS_fsm[39]_i_16_n_0 ;
  wire \ap_CS_fsm[39]_i_17_n_0 ;
  wire \ap_CS_fsm[39]_i_18_n_0 ;
  wire \ap_CS_fsm[39]_i_19_n_0 ;
  wire \ap_CS_fsm[39]_i_20_n_0 ;
  wire \ap_CS_fsm[39]_i_22_n_0 ;
  wire \ap_CS_fsm[39]_i_23_n_0 ;
  wire \ap_CS_fsm[39]_i_24_n_0 ;
  wire \ap_CS_fsm[39]_i_25_n_0 ;
  wire \ap_CS_fsm[39]_i_26_n_0 ;
  wire \ap_CS_fsm[39]_i_27_n_0 ;
  wire \ap_CS_fsm[39]_i_28_n_0 ;
  wire \ap_CS_fsm[39]_i_29_n_0 ;
  wire \ap_CS_fsm[39]_i_30_n_0 ;
  wire \ap_CS_fsm[39]_i_31_n_0 ;
  wire \ap_CS_fsm[39]_i_32_n_0 ;
  wire \ap_CS_fsm[39]_i_33_n_0 ;
  wire \ap_CS_fsm[39]_i_34_n_0 ;
  wire \ap_CS_fsm[39]_i_35_n_0 ;
  wire \ap_CS_fsm[39]_i_36_n_0 ;
  wire \ap_CS_fsm[39]_i_37_n_0 ;
  wire \ap_CS_fsm[39]_i_4_n_0 ;
  wire \ap_CS_fsm[39]_i_5_n_0 ;
  wire \ap_CS_fsm[39]_i_6_n_0 ;
  wire \ap_CS_fsm[39]_i_7_n_0 ;
  wire \ap_CS_fsm[39]_i_8_n_0 ;
  wire \ap_CS_fsm[39]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage8;
  wire \ap_CS_fsm_reg[115]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[115]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[115]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[115]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[115]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[115]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[115]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[115]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[115]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[115]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[115]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[115]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[115]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[115]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[115]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[39]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[39]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[39]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[39]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[39]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[39]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[39]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[39]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[39]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[39]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[113] ;
  wire \ap_CS_fsm_reg_n_0_[124] ;
  wire \ap_CS_fsm_reg_n_0_[126] ;
  wire \ap_CS_fsm_reg_n_0_[144] ;
  wire \ap_CS_fsm_reg_n_0_[146] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[72] ;
  wire \ap_CS_fsm_reg_n_0_[75] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [117:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm112_out;
  wire ap_NS_fsm122_out;
  wire ap_NS_fsm19_out;
  wire [1:1]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire clefia_s0_U_n_12;
  wire clefia_s0_U_n_18;
  wire clefia_s0_U_n_25;
  wire clefia_s0_U_n_26;
  wire clefia_s0_U_n_27;
  wire clefia_s0_U_n_28;
  wire clefia_s0_U_n_29;
  wire clefia_s0_U_n_32;
  wire clefia_s0_U_n_33;
  wire clefia_s0_U_n_34;
  wire clefia_s0_U_n_35;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce1;
  wire [7:0]clefia_s1_q0;
  wire control_s_axi_U_n_0;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_107;
  wire control_s_axi_U_n_108;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire ct_U_n_0;
  wire ct_U_n_1;
  wire ct_U_n_2;
  wire ct_U_n_3;
  wire ct_U_n_4;
  wire ct_U_n_5;
  wire ct_U_n_6;
  wire ct_U_n_7;
  wire [3:0]ct_address0;
  wire ct_ce0;
  wire [7:0]d0;
  wire [31:0]dec12_i_i14_in_fu_186;
  wire [31:0]dec12_i_i_in_fu_178;
  wire fin_1_U_n_0;
  wire fin_1_U_n_1;
  wire fin_1_U_n_10;
  wire fin_1_U_n_11;
  wire fin_1_U_n_12;
  wire fin_1_U_n_13;
  wire fin_1_U_n_2;
  wire fin_1_U_n_3;
  wire fin_1_U_n_4;
  wire fin_1_U_n_5;
  wire fin_1_U_n_6;
  wire fin_1_U_n_7;
  wire fin_1_U_n_8;
  wire fin_1_U_n_9;
  wire fin_U_n_0;
  wire fin_U_n_1;
  wire fin_U_n_10;
  wire fin_U_n_11;
  wire fin_U_n_12;
  wire fin_U_n_13;
  wire fin_U_n_14;
  wire fin_U_n_15;
  wire fin_U_n_16;
  wire fin_U_n_17;
  wire fin_U_n_18;
  wire fin_U_n_19;
  wire fin_U_n_2;
  wire fin_U_n_20;
  wire fin_U_n_21;
  wire fin_U_n_22;
  wire fin_U_n_23;
  wire fin_U_n_24;
  wire fin_U_n_25;
  wire fin_U_n_26;
  wire fin_U_n_27;
  wire fin_U_n_28;
  wire fin_U_n_29;
  wire fin_U_n_3;
  wire fin_U_n_30;
  wire fin_U_n_31;
  wire fin_U_n_32;
  wire fin_U_n_33;
  wire fin_U_n_34;
  wire fin_U_n_35;
  wire fin_U_n_36;
  wire fin_U_n_4;
  wire fin_U_n_5;
  wire fin_U_n_6;
  wire fin_U_n_7;
  wire fin_U_n_8;
  wire fin_U_n_9;
  wire fout_1_U_n_1;
  wire fout_1_U_n_2;
  wire fout_1_U_n_3;
  wire fout_1_U_n_4;
  wire fout_1_U_n_5;
  wire fout_1_U_n_6;
  wire fout_1_U_n_7;
  wire fout_1_U_n_8;
  wire fout_U_n_0;
  wire fout_U_n_1;
  wire fout_U_n_10;
  wire fout_U_n_11;
  wire fout_U_n_12;
  wire fout_U_n_13;
  wire fout_U_n_2;
  wire fout_U_n_22;
  wire fout_U_n_23;
  wire fout_U_n_24;
  wire fout_U_n_25;
  wire fout_U_n_26;
  wire fout_U_n_27;
  wire fout_U_n_28;
  wire fout_U_n_29;
  wire fout_U_n_3;
  wire fout_U_n_30;
  wire fout_U_n_4;
  wire fout_U_n_5;
  wire fout_U_n_6;
  wire fout_U_n_7;
  wire fout_U_n_8;
  wire fout_U_n_9;
  wire grp_ByteCpy_116_fu_510_ap_start_reg;
  wire [3:3]grp_ByteCpy_116_fu_510_dst_address0;
  wire grp_ByteCpy_116_fu_510_dst_we0;
  wire grp_ByteCpy_116_fu_510_n_11;
  wire grp_ByteCpy_116_fu_510_n_18;
  wire [3:0]grp_ByteCpy_116_fu_510_src_address0;
  wire grp_ByteCpy_116_fu_510_src_ce0;
  wire grp_ByteCpy_11831_fu_378_ap_start_reg;
  wire grp_ByteCpy_11831_fu_378_dst_we0;
  wire grp_ByteCpy_11831_fu_378_n_14;
  wire grp_ByteCpy_11831_fu_378_n_15;
  wire grp_ByteCpy_11831_fu_378_n_16;
  wire grp_ByteCpy_11831_fu_378_n_17;
  wire grp_ByteCpy_11831_fu_378_n_18;
  wire grp_ByteCpy_11831_fu_378_n_20;
  wire grp_ByteCpy_11831_fu_378_n_21;
  wire grp_ByteCpy_11831_fu_378_n_22;
  wire grp_ByteCpy_11831_fu_378_n_23;
  wire grp_ByteCpy_11831_fu_378_n_24;
  wire grp_ByteCpy_11831_fu_378_n_26;
  wire grp_ByteCpy_11831_fu_378_n_27;
  wire grp_ByteCpy_11831_fu_378_n_28;
  wire grp_ByteCpy_11831_fu_378_n_29;
  wire grp_ByteCpy_11831_fu_378_n_30;
  wire grp_ByteCpy_11831_fu_378_n_31;
  wire grp_ByteCpy_11831_fu_378_n_32;
  wire grp_ByteCpy_11831_fu_378_n_33;
  wire grp_ByteCpy_11831_fu_378_n_34;
  wire grp_ByteCpy_11831_fu_378_n_36;
  wire [3:0]grp_ByteCpy_11831_fu_378_src_address0;
  wire grp_ByteCpy_11831_fu_378_src_ce0;
  wire grp_ByteCpy_119_fu_491_ap_start_reg;
  wire grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0;
  wire grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0;
  wire [2:2]grp_ByteCpy_119_fu_491_dst_offset;
  wire grp_ByteCpy_119_fu_491_n_18;
  wire grp_ByteCpy_119_fu_491_n_20;
  wire grp_ByteCpy_119_fu_491_n_21;
  wire grp_ByteCpy_119_fu_491_n_22;
  wire grp_ByteCpy_119_fu_491_n_23;
  wire grp_ByteCpy_119_fu_491_n_24;
  wire grp_ByteCpy_119_fu_491_n_25;
  wire grp_ByteCpy_119_fu_491_n_30;
  wire grp_ByteCpy_119_fu_491_n_31;
  wire grp_ByteCpy_119_fu_491_n_34;
  wire grp_ByteCpy_119_fu_491_n_35;
  wire grp_ByteCpy_119_fu_491_n_36;
  wire grp_ByteCpy_119_fu_491_n_37;
  wire grp_ByteCpy_119_fu_491_n_4;
  wire grp_ByteCpy_119_fu_491_n_40;
  wire grp_ByteCpy_1_fu_338_ap_ce;
  wire grp_ByteCpy_1_fu_338_ap_start_reg;
  wire [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  wire grp_ByteCpy_1_fu_338_dst_ce0;
  wire grp_ByteCpy_1_fu_338_n_1;
  wire grp_ByteCpy_1_fu_338_n_10;
  wire grp_ByteCpy_1_fu_338_n_11;
  wire grp_ByteCpy_1_fu_338_n_13;
  wire grp_ByteCpy_1_fu_338_n_15;
  wire grp_ByteCpy_1_fu_338_n_18;
  wire grp_ByteCpy_1_fu_338_n_21;
  wire grp_ByteCpy_1_fu_338_n_22;
  wire grp_ByteCpy_1_fu_338_n_9;
  wire [3:2]grp_ByteCpy_1_fu_338_pt_address0;
  wire [7:0]grp_ByteCpy_1_fu_338_pt_q0;
  wire [3:0]grp_ByteCpy_2_fu_516_Clefia_enc_address0;
  wire grp_ByteCpy_2_fu_516_Clefia_enc_ce0;
  wire grp_ByteCpy_2_fu_516_ap_start_reg;
  wire grp_ByteCpy_2_fu_516_n_14;
  wire grp_ByteCpy_2_fu_516_n_33;
  wire grp_ByteCpy_2_fu_516_n_35;
  wire grp_ByteCpy_2_fu_516_n_38;
  wire grp_ByteCpy_2_fu_516_n_39;
  wire grp_ByteCpy_2_fu_516_n_40;
  wire [2:1]grp_ByteCpy_2_fu_516_src_address0;
  wire [3:1]grp_ByteCpy_2_fu_516_src_address1;
  wire [7:0]grp_ByteCpy_2_fu_516_src_q0;
  wire [7:0]grp_ByteCpy_2_fu_516_src_q1;
  wire grp_ByteCpy_fu_394_ap_start_reg;
  wire [3:0]grp_ByteCpy_fu_394_dst_address0;
  wire grp_ByteCpy_fu_394_dst_we0;
  wire grp_ByteCpy_fu_394_n_23;
  wire grp_ByteCpy_fu_394_n_24;
  wire grp_ByteCpy_fu_394_n_25;
  wire grp_ByteCpy_fu_394_n_26;
  wire grp_ByteCpy_fu_394_n_27;
  wire [2:0]grp_ByteCpy_fu_394_src_address0;
  wire grp_ByteCpy_fu_394_src_ce0;
  wire [2:0]grp_ByteXor_11151_fu_384_a_address0;
  wire grp_ByteXor_11151_fu_384_ap_done;
  wire [7:0]grp_ByteXor_11151_fu_384_ap_return_1;
  wire [7:0]grp_ByteXor_11151_fu_384_ap_return_2;
  wire [7:0]grp_ByteXor_11151_fu_384_ap_return_3;
  wire grp_ByteXor_11151_fu_384_ap_start_reg;
  wire [7:1]grp_ByteXor_11151_fu_384_b_address0;
  wire grp_ByteXor_11151_fu_384_b_ce0;
  wire [7:0]grp_ByteXor_11151_fu_384_b_offset;
  wire grp_ByteXor_11151_fu_384_n_11;
  wire grp_ByteXor_11151_fu_384_n_15;
  wire grp_ByteXor_11151_fu_384_n_16;
  wire grp_ByteXor_11151_fu_384_n_17;
  wire grp_ByteXor_11151_fu_384_n_18;
  wire grp_ByteXor_11151_fu_384_n_19;
  wire grp_ByteXor_11151_fu_384_n_20;
  wire grp_ByteXor_11151_fu_384_n_21;
  wire grp_ByteXor_11151_fu_384_n_22;
  wire grp_ByteXor_11151_fu_384_n_23;
  wire grp_ByteXor_11151_fu_384_n_24;
  wire grp_ByteXor_11151_fu_384_n_25;
  wire grp_ByteXor_11151_fu_384_n_34;
  wire grp_ByteXor_11151_fu_384_n_35;
  wire grp_ByteXor_11151_fu_384_n_36;
  wire grp_ByteXor_11151_fu_384_n_37;
  wire grp_ByteXor_11151_fu_384_n_38;
  wire grp_ByteXor_11151_fu_384_n_39;
  wire grp_ByteXor_11151_fu_384_n_40;
  wire grp_ByteXor_11151_fu_384_n_41;
  wire grp_ByteXor_11151_fu_384_n_66;
  wire grp_ByteXor_11151_fu_384_n_70;
  wire grp_ByteXor_11151_fu_384_n_71;
  wire grp_ByteXor_11151_fu_384_n_73;
  wire grp_ByteXor_11151_fu_384_n_74;
  wire [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  wire grp_ByteXor_112_2_fu_366_a_we0;
  wire grp_ByteXor_112_2_fu_366_ap_start_reg;
  wire [7:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire grp_ByteXor_112_2_fu_366_b_ce0;
  wire [7:5]grp_ByteXor_112_2_fu_366_b_offset;
  wire grp_ByteXor_112_2_fu_366_n_12;
  wire grp_ByteXor_112_2_fu_366_n_13;
  wire grp_ByteXor_112_2_fu_366_n_14;
  wire grp_ByteXor_112_2_fu_366_n_24;
  wire [1:0]grp_ByteXor_143_fu_475_a_address0;
  wire grp_ByteXor_143_fu_475_a_ce0;
  wire grp_ByteXor_143_fu_475_ap_start_reg;
  wire [3:0]grp_ByteXor_143_fu_475_dst_address0;
  wire grp_ByteXor_143_fu_475_dst_ce0;
  wire [7:0]grp_ByteXor_143_fu_475_dst_d0;
  wire grp_ByteXor_143_fu_475_n_11;
  wire grp_ByteXor_143_fu_475_n_8;
  wire grp_ByteXor_143_fu_475_n_9;
  wire [3:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  wire [7:0]grp_ByteXor_1_fu_524_Clefia_enc_d0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_we0;
  wire grp_ByteXor_1_fu_524_a_offset1;
  wire grp_ByteXor_1_fu_524_ap_start_reg;
  wire [7:1]grp_ByteXor_1_fu_524_b_address0;
  wire [3:3]grp_ByteXor_1_fu_524_b_offset;
  wire grp_ByteXor_1_fu_524_n_13;
  wire grp_ByteXor_1_fu_524_n_14;
  wire grp_ByteXor_1_fu_524_n_8;
  wire grp_ByteXor_1_fu_524_n_9;
  wire grp_ClefiaKeySet_fu_347_ap_done;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire grp_ClefiaKeySet_fu_347_n_0;
  wire grp_ClefiaKeySet_fu_347_n_1;
  wire grp_ClefiaKeySet_fu_347_n_106;
  wire grp_ClefiaKeySet_fu_347_n_2;
  wire grp_ClefiaKeySet_fu_347_n_3;
  wire grp_ClefiaKeySet_fu_347_n_39;
  wire grp_ClefiaKeySet_fu_347_n_53;
  wire grp_ClefiaKeySet_fu_347_n_64;
  wire grp_ClefiaKeySet_fu_347_n_65;
  wire grp_ClefiaKeySet_fu_347_n_7;
  wire grp_ClefiaKeySet_fu_347_n_75;
  wire grp_ClefiaKeySet_fu_347_n_76;
  wire grp_ClefiaKeySet_fu_347_n_77;
  wire grp_ClefiaKeySet_fu_347_n_81;
  wire grp_ClefiaKeySet_fu_347_n_83;
  wire grp_ClefiaKeySet_fu_347_n_88;
  wire grp_ClefiaKeySet_fu_347_n_89;
  wire grp_ClefiaKeySet_fu_347_n_90;
  wire grp_ClefiaKeySet_fu_347_n_94;
  wire grp_ClefiaKeySet_fu_347_n_95;
  wire grp_ClefiaKeySet_fu_347_n_97;
  wire [7:0]grp_ClefiaKeySet_fu_347_rk_d0;
  wire grp_fu_606_p220_in;
  wire icmp_ln193_1_fu_882_p2;
  wire \icmp_ln193_reg_1223[0]_i_1_n_0 ;
  wire \icmp_ln193_reg_1223_reg_n_0_[0] ;
  wire icmp_ln197_fu_876_p2;
  wire icmp_ln197_reg_1350;
  wire \icmp_ln197_reg_1350[0]_i_2_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_3_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_4_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_5_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_6_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_7_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_8_n_0 ;
  wire \icmp_ln197_reg_1350[0]_i_9_n_0 ;
  wire icmp_ln230_1_fu_1205_p2;
  wire \icmp_ln230_reg_1378[0]_i_1_n_0 ;
  wire \icmp_ln230_reg_1378_reg_n_0_[0] ;
  wire icmp_ln234_fu_1199_p2;
  wire icmp_ln234_reg_1506;
  wire \icmp_ln234_reg_1506[0]_i_2_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_3_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_4_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_5_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_6_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_7_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_8_n_0 ;
  wire \icmp_ln234_reg_1506[0]_i_9_n_0 ;
  wire \idx34_fu_182_reg_n_0_[0] ;
  wire \idx34_fu_182_reg_n_0_[1] ;
  wire \idx34_fu_182_reg_n_0_[2] ;
  wire \idx34_fu_182_reg_n_0_[3] ;
  wire \idx34_fu_182_reg_n_0_[4] ;
  wire \idx34_fu_182_reg_n_0_[5] ;
  wire \idx34_fu_182_reg_n_0_[6] ;
  wire \idx34_fu_182_reg_n_0_[7] ;
  wire \idx_fu_174_reg_n_0_[0] ;
  wire \idx_fu_174_reg_n_0_[1] ;
  wire \idx_fu_174_reg_n_0_[2] ;
  wire \idx_fu_174_reg_n_0_[3] ;
  wire \idx_fu_174_reg_n_0_[4] ;
  wire \idx_fu_174_reg_n_0_[5] ;
  wire \idx_fu_174_reg_n_0_[6] ;
  wire \idx_fu_174_reg_n_0_[7] ;
  wire [2:2]idx_fu_30;
  wire [2:2]idx_fu_40;
  wire [3:2]int_Clefia_dec_be0;
  wire interrupt;
  wire [31:0]key_bitlen;
  wire [31:0]key_bitlen_read_reg_1218;
  wire [7:0]or_ln232_reg_1445;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in0_1;
  wire p_0_in0_2;
  wire p_0_in0_3;
  wire [7:0]p_0_in_5;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire p_0_in__6;
  wire p_0_in__7;
  wire [7:0]p_1_in;
  wire [7:0]p_1_in__0;
  wire p_2_in;
  wire p_2_in_4;
  wire p_2_out;
  wire pt_ce0;
  wire [7:0]q1;
  wire [7:0]q1_reg;
  wire reg_3571;
  wire reg_3631;
  wire [7:0]reg_573;
  wire reg_5730;
  wire [7:0]reg_577;
  wire reg_5770;
  wire [7:0]reg_581;
  wire \reg_581[7]_i_1_n_0 ;
  wire [7:0]reg_588;
  wire [7:0]reg_595;
  wire [7:0]reg_600;
  wire reg_6000;
  wire rin_1_U_n_0;
  wire rin_1_U_n_1;
  wire rin_1_U_n_10;
  wire rin_1_U_n_11;
  wire rin_1_U_n_2;
  wire rin_1_U_n_3;
  wire rin_1_U_n_4;
  wire rin_1_U_n_5;
  wire rin_1_U_n_6;
  wire rin_1_U_n_7;
  wire rin_1_U_n_8;
  wire rin_1_U_n_9;
  wire [3:0]rin_1_address0;
  wire rin_1_ce0;
  wire rin_U_n_0;
  wire rin_U_n_1;
  wire rin_U_n_10;
  wire rin_U_n_11;
  wire rin_U_n_12;
  wire rin_U_n_13;
  wire rin_U_n_14;
  wire rin_U_n_15;
  wire rin_U_n_16;
  wire rin_U_n_2;
  wire rin_U_n_3;
  wire rin_U_n_4;
  wire rin_U_n_5;
  wire rin_U_n_6;
  wire rin_U_n_7;
  wire rin_U_n_8;
  wire rin_U_n_9;
  wire [3:0]rin_address0;
  wire rin_ce0;
  wire rk_U_n_16;
  wire rk_U_n_17;
  wire rk_U_n_19;
  wire rk_U_n_20;
  wire rk_U_n_29;
  wire rk_U_n_32;
  wire [7:0]rk_address0;
  wire rk_ce0;
  wire rk_ce1;
  wire [7:0]rk_q0;
  wire [7:0]rk_q1;
  wire rk_we0;
  wire rout_1_U_n_10;
  wire rout_1_U_n_11;
  wire rout_1_U_n_12;
  wire rout_1_U_n_13;
  wire rout_1_U_n_14;
  wire rout_1_U_n_15;
  wire rout_1_U_n_24;
  wire rout_1_U_n_25;
  wire rout_1_U_n_26;
  wire rout_1_U_n_27;
  wire rout_1_U_n_28;
  wire rout_1_U_n_29;
  wire rout_1_U_n_30;
  wire rout_1_U_n_31;
  wire rout_1_U_n_32;
  wire rout_1_U_n_8;
  wire rout_1_U_n_9;
  wire [3:0]rout_1_address0;
  wire rout_1_ce0;
  wire rout_1_ce1;
  wire rout_U_n_0;
  wire rout_U_n_10;
  wire rout_U_n_11;
  wire rout_U_n_12;
  wire rout_U_n_13;
  wire rout_U_n_14;
  wire rout_U_n_15;
  wire rout_U_n_16;
  wire rout_U_n_9;
  wire [3:0]rout_address0;
  wire rout_ce0;
  wire rout_ce1;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]sel;
  wire [7:5]shl_ln1_fu_916_p3;
  wire \shl_ln_reg_1357[5]_i_1_n_0 ;
  wire \shl_ln_reg_1357[6]_i_1_n_0 ;
  wire \shl_ln_reg_1357[7]_i_1_n_0 ;
  wire \shl_ln_reg_1357_reg_n_0_[5] ;
  wire \shl_ln_reg_1357_reg_n_0_[6] ;
  wire \shl_ln_reg_1357_reg_n_0_[7] ;
  wire [7:3]trunc_ln188_reg_1244;
  wire [7:0]x_1_3_reg_1450;
  wire [7:0]y_0_1_fu_792_p2;
  wire [7:0]y_0_1_reg_1319;
  wire \y_0_1_reg_1319[2]_i_2_n_0 ;
  wire \y_0_1_reg_1319[4]_i_3_n_0 ;
  wire \y_0_1_reg_1319[5]_i_2_n_0 ;
  wire \y_0_1_reg_1319[7]_i_2_n_0 ;
  wire [7:0]y_0_2_reg_1425;
  wire [7:0]y_0_3_reg_1475;
  wire [7:0]y_0_fu_678_p2;
  wire [7:0]y_0_reg_1274;
  wire \y_0_reg_1274[0]_i_5_n_0 ;
  wire \y_0_reg_1274[1]_i_5_n_0 ;
  wire \y_0_reg_1274[2]_i_2_n_0 ;
  wire \y_0_reg_1274[3]_i_4_n_0 ;
  wire \y_0_reg_1274[4]_i_3_n_0 ;
  wire \y_0_reg_1274[5]_i_2_n_0 ;
  wire \y_0_reg_1274[6]_i_3_n_0 ;
  wire \y_0_reg_1274[6]_i_4_n_0 ;
  wire \y_0_reg_1274[7]_i_5_n_0 ;
  wire [7:0]y_1_1_fu_811_p2;
  wire [7:0]y_1_1_reg_1324;
  wire \y_1_1_reg_1324[3]_i_4_n_0 ;
  wire \y_1_1_reg_1324[4]_i_4_n_0 ;
  wire \y_1_1_reg_1324[5]_i_4_n_0 ;
  wire [7:0]y_1_2_reg_1430;
  wire [7:0]y_1_3_fu_1134_p2;
  wire [7:0]y_1_3_reg_1480;
  wire [7:0]y_1_fu_703_p2;
  wire [7:0]y_1_reg_1279;
  wire \y_1_reg_1279[0]_i_2_n_0 ;
  wire [7:0]y_2_1_fu_836_p2;
  wire [7:0]y_2_1_reg_1329;
  wire \y_2_1_reg_1329[0]_i_2_n_0 ;
  wire [7:0]y_2_2_fu_1046_p2;
  wire [7:0]y_2_2_reg_1435;
  wire [7:0]y_2_3_reg_1485;
  wire [7:0]y_2_reg_1284;
  wire \y_2_reg_1284[0]_i_2_n_0 ;
  wire \y_2_reg_1284[1]_i_2_n_0 ;
  wire \y_2_reg_1284[2]_i_2_n_0 ;
  wire \y_2_reg_1284[5]_i_2_n_0 ;
  wire \y_2_reg_1284[7]_i_2_n_0 ;
  wire [7:0]y_3_1_fu_855_p2;
  wire [7:0]y_3_1_reg_1334;
  wire \y_3_1_reg_1334[4]_i_2_n_0 ;
  wire [7:0]y_3_2_fu_1065_p2;
  wire [7:0]y_3_2_reg_1440;
  wire [7:0]y_3_3_fu_1178_p2;
  wire [7:0]y_3_3_reg_1490;
  wire [7:0]y_3_reg_1289;
  wire \y_3_reg_1289[6]_i_2_n_0 ;
  wire \y_3_reg_1289[7]_i_2_n_0 ;
  wire [3:2]\NLW_add_ln188_1_reg_1339_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln188_1_reg_1339_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln188_reg_1345_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln188_reg_1345_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln224_1_reg_1495_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln224_1_reg_1495_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln224_reg_1399_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln233_reg_1501_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln233_reg_1501_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[115]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED ;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[0]_i_1 
       (.I0(dec12_i_i_in_fu_178[0]),
        .O(add_ln188_1_fu_865_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[12]_i_2 
       (.I0(dec12_i_i_in_fu_178[12]),
        .O(\add_ln188_1_reg_1339[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[12]_i_3 
       (.I0(dec12_i_i_in_fu_178[11]),
        .O(\add_ln188_1_reg_1339[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[12]_i_4 
       (.I0(dec12_i_i_in_fu_178[10]),
        .O(\add_ln188_1_reg_1339[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[12]_i_5 
       (.I0(dec12_i_i_in_fu_178[9]),
        .O(\add_ln188_1_reg_1339[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[16]_i_2 
       (.I0(dec12_i_i_in_fu_178[16]),
        .O(\add_ln188_1_reg_1339[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[16]_i_3 
       (.I0(dec12_i_i_in_fu_178[15]),
        .O(\add_ln188_1_reg_1339[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[16]_i_4 
       (.I0(dec12_i_i_in_fu_178[14]),
        .O(\add_ln188_1_reg_1339[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[16]_i_5 
       (.I0(dec12_i_i_in_fu_178[13]),
        .O(\add_ln188_1_reg_1339[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[20]_i_2 
       (.I0(dec12_i_i_in_fu_178[20]),
        .O(\add_ln188_1_reg_1339[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[20]_i_3 
       (.I0(dec12_i_i_in_fu_178[19]),
        .O(\add_ln188_1_reg_1339[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[20]_i_4 
       (.I0(dec12_i_i_in_fu_178[18]),
        .O(\add_ln188_1_reg_1339[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[20]_i_5 
       (.I0(dec12_i_i_in_fu_178[17]),
        .O(\add_ln188_1_reg_1339[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[24]_i_2 
       (.I0(dec12_i_i_in_fu_178[24]),
        .O(\add_ln188_1_reg_1339[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[24]_i_3 
       (.I0(dec12_i_i_in_fu_178[23]),
        .O(\add_ln188_1_reg_1339[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[24]_i_4 
       (.I0(dec12_i_i_in_fu_178[22]),
        .O(\add_ln188_1_reg_1339[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[24]_i_5 
       (.I0(dec12_i_i_in_fu_178[21]),
        .O(\add_ln188_1_reg_1339[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[28]_i_2 
       (.I0(dec12_i_i_in_fu_178[28]),
        .O(\add_ln188_1_reg_1339[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[28]_i_3 
       (.I0(dec12_i_i_in_fu_178[27]),
        .O(\add_ln188_1_reg_1339[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[28]_i_4 
       (.I0(dec12_i_i_in_fu_178[26]),
        .O(\add_ln188_1_reg_1339[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[28]_i_5 
       (.I0(dec12_i_i_in_fu_178[25]),
        .O(\add_ln188_1_reg_1339[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[31]_i_2 
       (.I0(dec12_i_i_in_fu_178[31]),
        .O(\add_ln188_1_reg_1339[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[31]_i_3 
       (.I0(dec12_i_i_in_fu_178[30]),
        .O(\add_ln188_1_reg_1339[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[31]_i_4 
       (.I0(dec12_i_i_in_fu_178[29]),
        .O(\add_ln188_1_reg_1339[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[4]_i_2 
       (.I0(dec12_i_i_in_fu_178[4]),
        .O(\add_ln188_1_reg_1339[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[4]_i_3 
       (.I0(dec12_i_i_in_fu_178[3]),
        .O(\add_ln188_1_reg_1339[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[4]_i_4 
       (.I0(dec12_i_i_in_fu_178[2]),
        .O(\add_ln188_1_reg_1339[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[4]_i_5 
       (.I0(dec12_i_i_in_fu_178[1]),
        .O(\add_ln188_1_reg_1339[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[8]_i_2 
       (.I0(dec12_i_i_in_fu_178[8]),
        .O(\add_ln188_1_reg_1339[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[8]_i_3 
       (.I0(dec12_i_i_in_fu_178[7]),
        .O(\add_ln188_1_reg_1339[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[8]_i_4 
       (.I0(dec12_i_i_in_fu_178[6]),
        .O(\add_ln188_1_reg_1339[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_1_reg_1339[8]_i_5 
       (.I0(dec12_i_i_in_fu_178[5]),
        .O(\add_ln188_1_reg_1339[8]_i_5_n_0 ));
  FDRE \add_ln188_1_reg_1339_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[0]),
        .Q(add_ln188_1_reg_1339[0]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[10]),
        .Q(add_ln188_1_reg_1339[10]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[11]),
        .Q(add_ln188_1_reg_1339[11]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[12]),
        .Q(add_ln188_1_reg_1339[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[12]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[8]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[12]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[12]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[12]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[12:9]),
        .O(add_ln188_1_fu_865_p2[12:9]),
        .S({\add_ln188_1_reg_1339[12]_i_2_n_0 ,\add_ln188_1_reg_1339[12]_i_3_n_0 ,\add_ln188_1_reg_1339[12]_i_4_n_0 ,\add_ln188_1_reg_1339[12]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[13]),
        .Q(add_ln188_1_reg_1339[13]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[14]),
        .Q(add_ln188_1_reg_1339[14]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[15]),
        .Q(add_ln188_1_reg_1339[15]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[16]),
        .Q(add_ln188_1_reg_1339[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[16]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[12]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[16]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[16]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[16]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[16:13]),
        .O(add_ln188_1_fu_865_p2[16:13]),
        .S({\add_ln188_1_reg_1339[16]_i_2_n_0 ,\add_ln188_1_reg_1339[16]_i_3_n_0 ,\add_ln188_1_reg_1339[16]_i_4_n_0 ,\add_ln188_1_reg_1339[16]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[17]),
        .Q(add_ln188_1_reg_1339[17]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[18]),
        .Q(add_ln188_1_reg_1339[18]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[19]),
        .Q(add_ln188_1_reg_1339[19]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[1]),
        .Q(add_ln188_1_reg_1339[1]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[20]),
        .Q(add_ln188_1_reg_1339[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[20]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[16]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[20]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[20]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[20]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[20:17]),
        .O(add_ln188_1_fu_865_p2[20:17]),
        .S({\add_ln188_1_reg_1339[20]_i_2_n_0 ,\add_ln188_1_reg_1339[20]_i_3_n_0 ,\add_ln188_1_reg_1339[20]_i_4_n_0 ,\add_ln188_1_reg_1339[20]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[21]),
        .Q(add_ln188_1_reg_1339[21]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[22]),
        .Q(add_ln188_1_reg_1339[22]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[23]),
        .Q(add_ln188_1_reg_1339[23]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[24]),
        .Q(add_ln188_1_reg_1339[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[24]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[20]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[24]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[24]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[24]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[24:21]),
        .O(add_ln188_1_fu_865_p2[24:21]),
        .S({\add_ln188_1_reg_1339[24]_i_2_n_0 ,\add_ln188_1_reg_1339[24]_i_3_n_0 ,\add_ln188_1_reg_1339[24]_i_4_n_0 ,\add_ln188_1_reg_1339[24]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[25]),
        .Q(add_ln188_1_reg_1339[25]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[26]),
        .Q(add_ln188_1_reg_1339[26]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[27]),
        .Q(add_ln188_1_reg_1339[27]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[28]),
        .Q(add_ln188_1_reg_1339[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[28]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[24]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[28]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[28]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[28]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[28:25]),
        .O(add_ln188_1_fu_865_p2[28:25]),
        .S({\add_ln188_1_reg_1339[28]_i_2_n_0 ,\add_ln188_1_reg_1339[28]_i_3_n_0 ,\add_ln188_1_reg_1339[28]_i_4_n_0 ,\add_ln188_1_reg_1339[28]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[29]),
        .Q(add_ln188_1_reg_1339[29]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[2]),
        .Q(add_ln188_1_reg_1339[2]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[30]),
        .Q(add_ln188_1_reg_1339[30]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[31]),
        .Q(add_ln188_1_reg_1339[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[31]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln188_1_reg_1339_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln188_1_reg_1339_reg[31]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec12_i_i_in_fu_178[30:29]}),
        .O({\NLW_add_ln188_1_reg_1339_reg[31]_i_1_O_UNCONNECTED [3],add_ln188_1_fu_865_p2[31:29]}),
        .S({1'b0,\add_ln188_1_reg_1339[31]_i_2_n_0 ,\add_ln188_1_reg_1339[31]_i_3_n_0 ,\add_ln188_1_reg_1339[31]_i_4_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[3]),
        .Q(add_ln188_1_reg_1339[3]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[4]),
        .Q(add_ln188_1_reg_1339[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln188_1_reg_1339_reg[4]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[4]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[4]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[4]_i_1_n_3 }),
        .CYINIT(dec12_i_i_in_fu_178[0]),
        .DI(dec12_i_i_in_fu_178[4:1]),
        .O(add_ln188_1_fu_865_p2[4:1]),
        .S({\add_ln188_1_reg_1339[4]_i_2_n_0 ,\add_ln188_1_reg_1339[4]_i_3_n_0 ,\add_ln188_1_reg_1339[4]_i_4_n_0 ,\add_ln188_1_reg_1339[4]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[5]),
        .Q(add_ln188_1_reg_1339[5]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[6]),
        .Q(add_ln188_1_reg_1339[6]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[7]),
        .Q(add_ln188_1_reg_1339[7]),
        .R(1'b0));
  FDRE \add_ln188_1_reg_1339_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[8]),
        .Q(add_ln188_1_reg_1339[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln188_1_reg_1339_reg[8]_i_1 
       (.CI(\add_ln188_1_reg_1339_reg[4]_i_1_n_0 ),
        .CO({\add_ln188_1_reg_1339_reg[8]_i_1_n_0 ,\add_ln188_1_reg_1339_reg[8]_i_1_n_1 ,\add_ln188_1_reg_1339_reg[8]_i_1_n_2 ,\add_ln188_1_reg_1339_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i_in_fu_178[8:5]),
        .O(add_ln188_1_fu_865_p2[8:5]),
        .S({\add_ln188_1_reg_1339[8]_i_2_n_0 ,\add_ln188_1_reg_1339[8]_i_3_n_0 ,\add_ln188_1_reg_1339[8]_i_4_n_0 ,\add_ln188_1_reg_1339[8]_i_5_n_0 }));
  FDRE \add_ln188_1_reg_1339_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_1_fu_865_p2[9]),
        .Q(add_ln188_1_reg_1339[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_cast_reg_1249[3]_i_1 
       (.I0(\idx_fu_174_reg_n_0_[3] ),
        .O(add_ln188_cast_fu_633_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln188_cast_reg_1249[4]_i_1 
       (.I0(\idx_fu_174_reg_n_0_[3] ),
        .I1(\idx_fu_174_reg_n_0_[4] ),
        .O(add_ln188_cast_fu_633_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln188_cast_reg_1249[5]_i_1 
       (.I0(\idx_fu_174_reg_n_0_[3] ),
        .I1(\idx_fu_174_reg_n_0_[4] ),
        .I2(\idx_fu_174_reg_n_0_[5] ),
        .O(add_ln188_cast_fu_633_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln188_cast_reg_1249[6]_i_1 
       (.I0(\idx_fu_174_reg_n_0_[4] ),
        .I1(\idx_fu_174_reg_n_0_[3] ),
        .I2(\idx_fu_174_reg_n_0_[5] ),
        .I3(\idx_fu_174_reg_n_0_[6] ),
        .O(add_ln188_cast_fu_633_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln188_cast_reg_1249[7]_i_1 
       (.I0(\idx_fu_174_reg_n_0_[5] ),
        .I1(\idx_fu_174_reg_n_0_[3] ),
        .I2(\idx_fu_174_reg_n_0_[4] ),
        .I3(\idx_fu_174_reg_n_0_[6] ),
        .I4(\idx_fu_174_reg_n_0_[7] ),
        .O(add_ln188_cast_fu_633_p2[7]));
  FDRE \add_ln188_cast_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[0] ),
        .Q(add_ln188_cast_reg_1249[0]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[1] ),
        .Q(add_ln188_cast_reg_1249[1]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[2] ),
        .Q(add_ln188_cast_reg_1249[2]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln188_cast_fu_633_p2[3]),
        .Q(add_ln188_cast_reg_1249[3]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln188_cast_fu_633_p2[4]),
        .Q(add_ln188_cast_reg_1249[4]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln188_cast_fu_633_p2[5]),
        .Q(add_ln188_cast_reg_1249[5]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln188_cast_fu_633_p2[6]),
        .Q(add_ln188_cast_reg_1249[6]),
        .R(1'b0));
  FDRE \add_ln188_cast_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(add_ln188_cast_fu_633_p2[7]),
        .Q(add_ln188_cast_reg_1249[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln188_reg_1345[5]_i_2 
       (.I0(\idx_fu_174_reg_n_0_[3] ),
        .O(\add_ln188_reg_1345[5]_i_2_n_0 ));
  FDRE \add_ln188_reg_1345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(\idx_fu_174_reg_n_0_[0] ),
        .Q(add_ln188_reg_1345[0]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(\idx_fu_174_reg_n_0_[1] ),
        .Q(add_ln188_reg_1345[1]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[2]),
        .Q(add_ln188_reg_1345[2]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[3]),
        .Q(add_ln188_reg_1345[3]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[4]),
        .Q(add_ln188_reg_1345[4]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[5]),
        .Q(add_ln188_reg_1345[5]),
        .R(1'b0));
  CARRY4 \add_ln188_reg_1345_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln188_reg_1345_reg[5]_i_1_n_0 ,\add_ln188_reg_1345_reg[5]_i_1_n_1 ,\add_ln188_reg_1345_reg[5]_i_1_n_2 ,\add_ln188_reg_1345_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\idx_fu_174_reg_n_0_[3] ,1'b0}),
        .O(add_ln188_fu_871_p2[5:2]),
        .S({\idx_fu_174_reg_n_0_[5] ,\idx_fu_174_reg_n_0_[4] ,\add_ln188_reg_1345[5]_i_2_n_0 ,\idx_fu_174_reg_n_0_[2] }));
  FDRE \add_ln188_reg_1345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[6]),
        .Q(add_ln188_reg_1345[6]),
        .R(1'b0));
  FDRE \add_ln188_reg_1345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(add_ln188_fu_871_p2[7]),
        .Q(add_ln188_reg_1345[7]),
        .R(1'b0));
  CARRY4 \add_ln188_reg_1345_reg[7]_i_1 
       (.CI(\add_ln188_reg_1345_reg[5]_i_1_n_0 ),
        .CO({\NLW_add_ln188_reg_1345_reg[7]_i_1_CO_UNCONNECTED [3:1],\add_ln188_reg_1345_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln188_reg_1345_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln188_fu_871_p2[7:6]}),
        .S({1'b0,1'b0,\idx_fu_174_reg_n_0_[7] ,\idx_fu_174_reg_n_0_[6] }));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln195_reg_1294[2]_i_1 
       (.I0(add_ln188_cast_reg_1249[2]),
        .O(add_ln195_fu_748_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln195_reg_1294[3]_i_1 
       (.I0(add_ln188_cast_reg_1249[2]),
        .I1(trunc_ln188_reg_1244[3]),
        .O(\add_ln195_reg_1294[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \add_ln195_reg_1294[4]_i_1 
       (.I0(trunc_ln188_reg_1244[4]),
        .I1(add_ln188_cast_reg_1249[2]),
        .I2(trunc_ln188_reg_1244[3]),
        .O(add_ln195_fu_748_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \add_ln195_reg_1294[5]_i_1 
       (.I0(trunc_ln188_reg_1244[5]),
        .I1(add_ln188_cast_reg_1249[2]),
        .I2(trunc_ln188_reg_1244[3]),
        .I3(trunc_ln188_reg_1244[4]),
        .O(add_ln195_fu_748_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h666AAAAA)) 
    \add_ln195_reg_1294[6]_i_1 
       (.I0(trunc_ln188_reg_1244[6]),
        .I1(trunc_ln188_reg_1244[4]),
        .I2(trunc_ln188_reg_1244[3]),
        .I3(add_ln188_cast_reg_1249[2]),
        .I4(trunc_ln188_reg_1244[5]),
        .O(add_ln195_fu_748_p2[6]));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAAA)) 
    \add_ln195_reg_1294[7]_i_1 
       (.I0(trunc_ln188_reg_1244[7]),
        .I1(trunc_ln188_reg_1244[5]),
        .I2(add_ln188_cast_reg_1249[2]),
        .I3(trunc_ln188_reg_1244[3]),
        .I4(trunc_ln188_reg_1244[4]),
        .I5(trunc_ln188_reg_1244[6]),
        .O(add_ln195_fu_748_p2[7]));
  FDRE \add_ln195_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln188_cast_reg_1249[0]),
        .Q(add_ln195_reg_1294[0]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln188_cast_reg_1249[1]),
        .Q(add_ln195_reg_1294[1]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln195_fu_748_p2[2]),
        .Q(add_ln195_reg_1294[2]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\add_ln195_reg_1294[3]_i_1_n_0 ),
        .Q(add_ln195_reg_1294[3]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln195_fu_748_p2[4]),
        .Q(add_ln195_reg_1294[4]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln195_fu_748_p2[5]),
        .Q(add_ln195_reg_1294[5]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln195_fu_748_p2[6]),
        .Q(add_ln195_reg_1294[6]),
        .R(1'b0));
  FDRE \add_ln195_reg_1294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(add_ln195_fu_748_p2[7]),
        .Q(add_ln195_reg_1294[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[0]_i_1 
       (.I0(dec12_i_i14_in_fu_186[0]),
        .O(add_ln224_1_fu_1188_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[12]_i_2 
       (.I0(dec12_i_i14_in_fu_186[12]),
        .O(\add_ln224_1_reg_1495[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[12]_i_3 
       (.I0(dec12_i_i14_in_fu_186[11]),
        .O(\add_ln224_1_reg_1495[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[12]_i_4 
       (.I0(dec12_i_i14_in_fu_186[10]),
        .O(\add_ln224_1_reg_1495[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[12]_i_5 
       (.I0(dec12_i_i14_in_fu_186[9]),
        .O(\add_ln224_1_reg_1495[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[16]_i_2 
       (.I0(dec12_i_i14_in_fu_186[16]),
        .O(\add_ln224_1_reg_1495[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[16]_i_3 
       (.I0(dec12_i_i14_in_fu_186[15]),
        .O(\add_ln224_1_reg_1495[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[16]_i_4 
       (.I0(dec12_i_i14_in_fu_186[14]),
        .O(\add_ln224_1_reg_1495[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[16]_i_5 
       (.I0(dec12_i_i14_in_fu_186[13]),
        .O(\add_ln224_1_reg_1495[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[20]_i_2 
       (.I0(dec12_i_i14_in_fu_186[20]),
        .O(\add_ln224_1_reg_1495[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[20]_i_3 
       (.I0(dec12_i_i14_in_fu_186[19]),
        .O(\add_ln224_1_reg_1495[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[20]_i_4 
       (.I0(dec12_i_i14_in_fu_186[18]),
        .O(\add_ln224_1_reg_1495[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[20]_i_5 
       (.I0(dec12_i_i14_in_fu_186[17]),
        .O(\add_ln224_1_reg_1495[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[24]_i_2 
       (.I0(dec12_i_i14_in_fu_186[24]),
        .O(\add_ln224_1_reg_1495[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[24]_i_3 
       (.I0(dec12_i_i14_in_fu_186[23]),
        .O(\add_ln224_1_reg_1495[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[24]_i_4 
       (.I0(dec12_i_i14_in_fu_186[22]),
        .O(\add_ln224_1_reg_1495[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[24]_i_5 
       (.I0(dec12_i_i14_in_fu_186[21]),
        .O(\add_ln224_1_reg_1495[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[28]_i_2 
       (.I0(dec12_i_i14_in_fu_186[28]),
        .O(\add_ln224_1_reg_1495[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[28]_i_3 
       (.I0(dec12_i_i14_in_fu_186[27]),
        .O(\add_ln224_1_reg_1495[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[28]_i_4 
       (.I0(dec12_i_i14_in_fu_186[26]),
        .O(\add_ln224_1_reg_1495[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[28]_i_5 
       (.I0(dec12_i_i14_in_fu_186[25]),
        .O(\add_ln224_1_reg_1495[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[31]_i_2 
       (.I0(dec12_i_i14_in_fu_186[31]),
        .O(\add_ln224_1_reg_1495[31]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[31]_i_3 
       (.I0(dec12_i_i14_in_fu_186[30]),
        .O(\add_ln224_1_reg_1495[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[31]_i_4 
       (.I0(dec12_i_i14_in_fu_186[29]),
        .O(\add_ln224_1_reg_1495[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[4]_i_2 
       (.I0(dec12_i_i14_in_fu_186[4]),
        .O(\add_ln224_1_reg_1495[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[4]_i_3 
       (.I0(dec12_i_i14_in_fu_186[3]),
        .O(\add_ln224_1_reg_1495[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[4]_i_4 
       (.I0(dec12_i_i14_in_fu_186[2]),
        .O(\add_ln224_1_reg_1495[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[4]_i_5 
       (.I0(dec12_i_i14_in_fu_186[1]),
        .O(\add_ln224_1_reg_1495[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[8]_i_2 
       (.I0(dec12_i_i14_in_fu_186[8]),
        .O(\add_ln224_1_reg_1495[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[8]_i_3 
       (.I0(dec12_i_i14_in_fu_186[7]),
        .O(\add_ln224_1_reg_1495[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[8]_i_4 
       (.I0(dec12_i_i14_in_fu_186[6]),
        .O(\add_ln224_1_reg_1495[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln224_1_reg_1495[8]_i_5 
       (.I0(dec12_i_i14_in_fu_186[5]),
        .O(\add_ln224_1_reg_1495[8]_i_5_n_0 ));
  FDRE \add_ln224_1_reg_1495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[0]),
        .Q(add_ln224_1_reg_1495[0]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[10]),
        .Q(add_ln224_1_reg_1495[10]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[11]),
        .Q(add_ln224_1_reg_1495[11]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[12]),
        .Q(add_ln224_1_reg_1495[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[12]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[8]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[12]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[12]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[12]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[12:9]),
        .O(add_ln224_1_fu_1188_p2[12:9]),
        .S({\add_ln224_1_reg_1495[12]_i_2_n_0 ,\add_ln224_1_reg_1495[12]_i_3_n_0 ,\add_ln224_1_reg_1495[12]_i_4_n_0 ,\add_ln224_1_reg_1495[12]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[13]),
        .Q(add_ln224_1_reg_1495[13]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[14]),
        .Q(add_ln224_1_reg_1495[14]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[15]),
        .Q(add_ln224_1_reg_1495[15]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[16]),
        .Q(add_ln224_1_reg_1495[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[16]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[12]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[16]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[16]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[16]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[16:13]),
        .O(add_ln224_1_fu_1188_p2[16:13]),
        .S({\add_ln224_1_reg_1495[16]_i_2_n_0 ,\add_ln224_1_reg_1495[16]_i_3_n_0 ,\add_ln224_1_reg_1495[16]_i_4_n_0 ,\add_ln224_1_reg_1495[16]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[17]),
        .Q(add_ln224_1_reg_1495[17]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[18]),
        .Q(add_ln224_1_reg_1495[18]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[19]),
        .Q(add_ln224_1_reg_1495[19]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[1]),
        .Q(add_ln224_1_reg_1495[1]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[20]),
        .Q(add_ln224_1_reg_1495[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[20]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[16]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[20]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[20]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[20]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[20:17]),
        .O(add_ln224_1_fu_1188_p2[20:17]),
        .S({\add_ln224_1_reg_1495[20]_i_2_n_0 ,\add_ln224_1_reg_1495[20]_i_3_n_0 ,\add_ln224_1_reg_1495[20]_i_4_n_0 ,\add_ln224_1_reg_1495[20]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[21]),
        .Q(add_ln224_1_reg_1495[21]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[22]),
        .Q(add_ln224_1_reg_1495[22]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[23]),
        .Q(add_ln224_1_reg_1495[23]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[24]),
        .Q(add_ln224_1_reg_1495[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[24]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[20]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[24]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[24]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[24]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[24:21]),
        .O(add_ln224_1_fu_1188_p2[24:21]),
        .S({\add_ln224_1_reg_1495[24]_i_2_n_0 ,\add_ln224_1_reg_1495[24]_i_3_n_0 ,\add_ln224_1_reg_1495[24]_i_4_n_0 ,\add_ln224_1_reg_1495[24]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[25]),
        .Q(add_ln224_1_reg_1495[25]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[26]),
        .Q(add_ln224_1_reg_1495[26]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[27]),
        .Q(add_ln224_1_reg_1495[27]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[28]),
        .Q(add_ln224_1_reg_1495[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[28]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[24]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[28]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[28]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[28]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[28:25]),
        .O(add_ln224_1_fu_1188_p2[28:25]),
        .S({\add_ln224_1_reg_1495[28]_i_2_n_0 ,\add_ln224_1_reg_1495[28]_i_3_n_0 ,\add_ln224_1_reg_1495[28]_i_4_n_0 ,\add_ln224_1_reg_1495[28]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[29]),
        .Q(add_ln224_1_reg_1495[29]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[2]),
        .Q(add_ln224_1_reg_1495[2]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[30]),
        .Q(add_ln224_1_reg_1495[30]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[31]),
        .Q(add_ln224_1_reg_1495[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[31]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln224_1_reg_1495_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln224_1_reg_1495_reg[31]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dec12_i_i14_in_fu_186[30:29]}),
        .O({\NLW_add_ln224_1_reg_1495_reg[31]_i_1_O_UNCONNECTED [3],add_ln224_1_fu_1188_p2[31:29]}),
        .S({1'b0,\add_ln224_1_reg_1495[31]_i_2_n_0 ,\add_ln224_1_reg_1495[31]_i_3_n_0 ,\add_ln224_1_reg_1495[31]_i_4_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[3]),
        .Q(add_ln224_1_reg_1495[3]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[4]),
        .Q(add_ln224_1_reg_1495[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln224_1_reg_1495_reg[4]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[4]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[4]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[4]_i_1_n_3 }),
        .CYINIT(dec12_i_i14_in_fu_186[0]),
        .DI(dec12_i_i14_in_fu_186[4:1]),
        .O(add_ln224_1_fu_1188_p2[4:1]),
        .S({\add_ln224_1_reg_1495[4]_i_2_n_0 ,\add_ln224_1_reg_1495[4]_i_3_n_0 ,\add_ln224_1_reg_1495[4]_i_4_n_0 ,\add_ln224_1_reg_1495[4]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[5]),
        .Q(add_ln224_1_reg_1495[5]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[6]),
        .Q(add_ln224_1_reg_1495[6]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[7]),
        .Q(add_ln224_1_reg_1495[7]),
        .R(1'b0));
  FDRE \add_ln224_1_reg_1495_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[8]),
        .Q(add_ln224_1_reg_1495[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_1_reg_1495_reg[8]_i_1 
       (.CI(\add_ln224_1_reg_1495_reg[4]_i_1_n_0 ),
        .CO({\add_ln224_1_reg_1495_reg[8]_i_1_n_0 ,\add_ln224_1_reg_1495_reg[8]_i_1_n_1 ,\add_ln224_1_reg_1495_reg[8]_i_1_n_2 ,\add_ln224_1_reg_1495_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(dec12_i_i14_in_fu_186[8:5]),
        .O(add_ln224_1_fu_1188_p2[8:5]),
        .S({\add_ln224_1_reg_1495[8]_i_2_n_0 ,\add_ln224_1_reg_1495[8]_i_3_n_0 ,\add_ln224_1_reg_1495[8]_i_4_n_0 ,\add_ln224_1_reg_1495[8]_i_5_n_0 }));
  FDRE \add_ln224_1_reg_1495_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln224_1_fu_1188_p2[9]),
        .Q(add_ln224_1_reg_1495[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln224_reg_1399[7]_i_2 
       (.I0(\idx34_fu_182_reg_n_0_[7] ),
        .I1(add_ln432_reg_1368_reg[4]),
        .O(\add_ln224_reg_1399[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln224_reg_1399[7]_i_3 
       (.I0(add_ln432_reg_1368_reg[3]),
        .I1(\idx34_fu_182_reg_n_0_[6] ),
        .O(\add_ln224_reg_1399[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln224_reg_1399[7]_i_4 
       (.I0(add_ln432_reg_1368_reg[2]),
        .I1(\idx34_fu_182_reg_n_0_[5] ),
        .O(\add_ln224_reg_1399[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln224_reg_1399[7]_i_5 
       (.I0(add_ln432_reg_1368_reg[4]),
        .I1(\idx34_fu_182_reg_n_0_[4] ),
        .O(\add_ln224_reg_1399[7]_i_5_n_0 ));
  FDRE \add_ln224_reg_1399_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\idx34_fu_182_reg_n_0_[0] ),
        .Q(add_ln224_reg_1399[0]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\idx34_fu_182_reg_n_0_[1] ),
        .Q(add_ln224_reg_1399[1]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\idx34_fu_182_reg_n_0_[2] ),
        .Q(add_ln224_reg_1399__0),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(\idx34_fu_182_reg_n_0_[3] ),
        .Q(add_ln224_reg_1399[3]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(add_ln224_fu_958_p2[4]),
        .Q(add_ln224_reg_1399[4]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(add_ln224_fu_958_p2[5]),
        .Q(add_ln224_reg_1399[5]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(add_ln224_fu_958_p2[6]),
        .Q(add_ln224_reg_1399[6]),
        .R(1'b0));
  FDRE \add_ln224_reg_1399_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state100),
        .D(add_ln224_fu_958_p2[7]),
        .Q(add_ln224_reg_1399[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln224_reg_1399_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_ln224_reg_1399_reg[7]_i_1_CO_UNCONNECTED [3],\add_ln224_reg_1399_reg[7]_i_1_n_1 ,\add_ln224_reg_1399_reg[7]_i_1_n_2 ,\add_ln224_reg_1399_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,add_ln432_reg_1368_reg[3:2],add_ln432_reg_1368_reg[4]}),
        .O(add_ln224_fu_958_p2),
        .S({\add_ln224_reg_1399[7]_i_2_n_0 ,\add_ln224_reg_1399[7]_i_3_n_0 ,\add_ln224_reg_1399[7]_i_4_n_0 ,\add_ln224_reg_1399[7]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln233_reg_1501[5]_i_2 
       (.I0(\idx34_fu_182_reg_n_0_[5] ),
        .O(\add_ln233_reg_1501[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln233_reg_1501[5]_i_3 
       (.I0(\idx34_fu_182_reg_n_0_[4] ),
        .O(\add_ln233_reg_1501[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln233_reg_1501[5]_i_4 
       (.I0(\idx34_fu_182_reg_n_0_[3] ),
        .O(\add_ln233_reg_1501[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln233_reg_1501[7]_i_2 
       (.I0(\idx34_fu_182_reg_n_0_[7] ),
        .O(\add_ln233_reg_1501[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln233_reg_1501[7]_i_3 
       (.I0(\idx34_fu_182_reg_n_0_[6] ),
        .O(\add_ln233_reg_1501[7]_i_3_n_0 ));
  FDRE \add_ln233_reg_1501_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(\idx34_fu_182_reg_n_0_[0] ),
        .Q(add_ln233_reg_1501[0]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(\idx34_fu_182_reg_n_0_[1] ),
        .Q(add_ln233_reg_1501[1]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[2]),
        .Q(add_ln233_reg_1501[2]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[3]),
        .Q(add_ln233_reg_1501[3]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[4]),
        .Q(add_ln233_reg_1501[4]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[5]),
        .Q(add_ln233_reg_1501[5]),
        .R(1'b0));
  CARRY4 \add_ln233_reg_1501_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln233_reg_1501_reg[5]_i_1_n_0 ,\add_ln233_reg_1501_reg[5]_i_1_n_1 ,\add_ln233_reg_1501_reg[5]_i_1_n_2 ,\add_ln233_reg_1501_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\idx34_fu_182_reg_n_0_[5] ,\idx34_fu_182_reg_n_0_[4] ,\idx34_fu_182_reg_n_0_[3] ,1'b0}),
        .O(add_ln233_fu_1194_p2[5:2]),
        .S({\add_ln233_reg_1501[5]_i_2_n_0 ,\add_ln233_reg_1501[5]_i_3_n_0 ,\add_ln233_reg_1501[5]_i_4_n_0 ,\idx34_fu_182_reg_n_0_[2] }));
  FDRE \add_ln233_reg_1501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[6]),
        .Q(add_ln233_reg_1501[6]),
        .R(1'b0));
  FDRE \add_ln233_reg_1501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(add_ln233_fu_1194_p2[7]),
        .Q(add_ln233_reg_1501[7]),
        .R(1'b0));
  CARRY4 \add_ln233_reg_1501_reg[7]_i_1 
       (.CI(\add_ln233_reg_1501_reg[5]_i_1_n_0 ),
        .CO({\NLW_add_ln233_reg_1501_reg[7]_i_1_CO_UNCONNECTED [3:1],\add_ln233_reg_1501_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\idx34_fu_182_reg_n_0_[6] }),
        .O({\NLW_add_ln233_reg_1501_reg[7]_i_1_O_UNCONNECTED [3:2],add_ln233_fu_1194_p2[7:6]}),
        .S({1'b0,1'b0,\add_ln233_reg_1501[7]_i_2_n_0 ,\add_ln233_reg_1501[7]_i_3_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln432_reg_1368[5]_i_1 
       (.I0(shl_ln1_fu_916_p3[5]),
        .I1(ap_CS_fsm_state94),
        .I2(add_ln432_reg_1368_reg[2]),
        .O(\add_ln432_reg_1368[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln432_reg_1368[6]_i_1 
       (.I0(shl_ln1_fu_916_p3[6]),
        .I1(ap_CS_fsm_state94),
        .I2(add_ln432_reg_1368_reg[3]),
        .O(\add_ln432_reg_1368[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln432_reg_1368[7]_i_1 
       (.I0(shl_ln1_fu_916_p3[7]),
        .I1(ap_CS_fsm_state94),
        .I2(add_ln432_reg_1368_reg[4]),
        .O(\add_ln432_reg_1368[7]_i_1_n_0 ));
  FDRE \add_ln432_reg_1368_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln432_reg_1368[5]_i_1_n_0 ),
        .Q(add_ln432_reg_1368_reg[2]),
        .R(1'b0));
  FDRE \add_ln432_reg_1368_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln432_reg_1368[6]_i_1_n_0 ),
        .Q(add_ln432_reg_1368_reg[3]),
        .R(1'b0));
  FDRE \add_ln432_reg_1368_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln432_reg_1368[7]_i_1_n_0 ),
        .Q(add_ln432_reg_1368_reg[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln433_reg_1373[5]_i_1 
       (.I0(add_ln432_reg_1368_reg[2]),
        .I1(ap_CS_fsm_state96),
        .I2(add_ln433_reg_1373[5]),
        .O(\add_ln433_reg_1373[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln433_reg_1373[6]_i_1 
       (.I0(add_ln432_reg_1368_reg[3]),
        .I1(ap_CS_fsm_state96),
        .I2(add_ln433_reg_1373[6]),
        .O(\add_ln433_reg_1373[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln433_reg_1373[7]_i_1 
       (.I0(add_ln432_reg_1368_reg[4]),
        .I1(ap_CS_fsm_state96),
        .I2(add_ln433_reg_1373[7]),
        .O(\add_ln433_reg_1373[7]_i_1_n_0 ));
  FDRE \add_ln433_reg_1373_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln433_reg_1373[5]_i_1_n_0 ),
        .Q(add_ln433_reg_1373[5]),
        .R(1'b0));
  FDRE \add_ln433_reg_1373_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln433_reg_1373[6]_i_1_n_0 ),
        .Q(add_ln433_reg_1373[6]),
        .R(1'b0));
  FDRE \add_ln433_reg_1373_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln433_reg_1373[7]_i_1_n_0 ),
        .Q(add_ln433_reg_1373[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[114]_i_2 
       (.I0(shl_ln1_fu_916_p3[6]),
        .I1(shl_ln1_fu_916_p3[5]),
        .I2(shl_ln1_fu_916_p3[7]),
        .O(grp_fu_606_p220_in));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_10 
       (.I0(add_ln224_1_reg_1495[28]),
        .I1(add_ln224_1_reg_1495[29]),
        .O(\ap_CS_fsm[115]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_11 
       (.I0(add_ln224_1_reg_1495[26]),
        .I1(add_ln224_1_reg_1495[27]),
        .O(\ap_CS_fsm[115]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_12 
       (.I0(add_ln224_1_reg_1495[24]),
        .I1(add_ln224_1_reg_1495[25]),
        .O(\ap_CS_fsm[115]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_14 
       (.I0(add_ln224_1_reg_1495[23]),
        .I1(add_ln224_1_reg_1495[22]),
        .O(\ap_CS_fsm[115]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_15 
       (.I0(add_ln224_1_reg_1495[21]),
        .I1(add_ln224_1_reg_1495[20]),
        .O(\ap_CS_fsm[115]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_16 
       (.I0(add_ln224_1_reg_1495[19]),
        .I1(add_ln224_1_reg_1495[18]),
        .O(\ap_CS_fsm[115]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_17 
       (.I0(add_ln224_1_reg_1495[17]),
        .I1(add_ln224_1_reg_1495[16]),
        .O(\ap_CS_fsm[115]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_18 
       (.I0(add_ln224_1_reg_1495[22]),
        .I1(add_ln224_1_reg_1495[23]),
        .O(\ap_CS_fsm[115]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_19 
       (.I0(add_ln224_1_reg_1495[20]),
        .I1(add_ln224_1_reg_1495[21]),
        .O(\ap_CS_fsm[115]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_20 
       (.I0(add_ln224_1_reg_1495[18]),
        .I1(add_ln224_1_reg_1495[19]),
        .O(\ap_CS_fsm[115]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_21 
       (.I0(add_ln224_1_reg_1495[16]),
        .I1(add_ln224_1_reg_1495[17]),
        .O(\ap_CS_fsm[115]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_23 
       (.I0(add_ln224_1_reg_1495[15]),
        .I1(add_ln224_1_reg_1495[14]),
        .O(\ap_CS_fsm[115]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_24 
       (.I0(add_ln224_1_reg_1495[13]),
        .I1(add_ln224_1_reg_1495[12]),
        .O(\ap_CS_fsm[115]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_25 
       (.I0(add_ln224_1_reg_1495[11]),
        .I1(add_ln224_1_reg_1495[10]),
        .O(\ap_CS_fsm[115]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_26 
       (.I0(add_ln224_1_reg_1495[9]),
        .I1(add_ln224_1_reg_1495[8]),
        .O(\ap_CS_fsm[115]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_27 
       (.I0(add_ln224_1_reg_1495[14]),
        .I1(add_ln224_1_reg_1495[15]),
        .O(\ap_CS_fsm[115]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_28 
       (.I0(add_ln224_1_reg_1495[12]),
        .I1(add_ln224_1_reg_1495[13]),
        .O(\ap_CS_fsm[115]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_29 
       (.I0(add_ln224_1_reg_1495[10]),
        .I1(add_ln224_1_reg_1495[11]),
        .O(\ap_CS_fsm[115]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_30 
       (.I0(add_ln224_1_reg_1495[8]),
        .I1(add_ln224_1_reg_1495[9]),
        .O(\ap_CS_fsm[115]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_31 
       (.I0(add_ln224_1_reg_1495[7]),
        .I1(add_ln224_1_reg_1495[6]),
        .O(\ap_CS_fsm[115]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_32 
       (.I0(add_ln224_1_reg_1495[5]),
        .I1(add_ln224_1_reg_1495[4]),
        .O(\ap_CS_fsm[115]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_33 
       (.I0(add_ln224_1_reg_1495[3]),
        .I1(add_ln224_1_reg_1495[2]),
        .O(\ap_CS_fsm[115]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_34 
       (.I0(add_ln224_1_reg_1495[1]),
        .I1(add_ln224_1_reg_1495[0]),
        .O(\ap_CS_fsm[115]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_35 
       (.I0(add_ln224_1_reg_1495[6]),
        .I1(add_ln224_1_reg_1495[7]),
        .O(\ap_CS_fsm[115]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_36 
       (.I0(add_ln224_1_reg_1495[4]),
        .I1(add_ln224_1_reg_1495[5]),
        .O(\ap_CS_fsm[115]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_37 
       (.I0(add_ln224_1_reg_1495[2]),
        .I1(add_ln224_1_reg_1495[3]),
        .O(\ap_CS_fsm[115]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_38 
       (.I0(add_ln224_1_reg_1495[0]),
        .I1(add_ln224_1_reg_1495[1]),
        .O(\ap_CS_fsm[115]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[115]_i_5 
       (.I0(add_ln224_1_reg_1495[30]),
        .I1(add_ln224_1_reg_1495[31]),
        .O(\ap_CS_fsm[115]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_6 
       (.I0(add_ln224_1_reg_1495[29]),
        .I1(add_ln224_1_reg_1495[28]),
        .O(\ap_CS_fsm[115]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_7 
       (.I0(add_ln224_1_reg_1495[27]),
        .I1(add_ln224_1_reg_1495[26]),
        .O(\ap_CS_fsm[115]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[115]_i_8 
       (.I0(add_ln224_1_reg_1495[25]),
        .I1(add_ln224_1_reg_1495[24]),
        .O(\ap_CS_fsm[115]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[115]_i_9 
       (.I0(add_ln224_1_reg_1495[30]),
        .I1(add_ln224_1_reg_1495[31]),
        .O(\ap_CS_fsm[115]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_10 
       (.I0(add_ln188_1_reg_1339[26]),
        .I1(add_ln188_1_reg_1339[27]),
        .O(\ap_CS_fsm[39]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_11 
       (.I0(add_ln188_1_reg_1339[24]),
        .I1(add_ln188_1_reg_1339[25]),
        .O(\ap_CS_fsm[39]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_13 
       (.I0(add_ln188_1_reg_1339[23]),
        .I1(add_ln188_1_reg_1339[22]),
        .O(\ap_CS_fsm[39]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_14 
       (.I0(add_ln188_1_reg_1339[21]),
        .I1(add_ln188_1_reg_1339[20]),
        .O(\ap_CS_fsm[39]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_15 
       (.I0(add_ln188_1_reg_1339[19]),
        .I1(add_ln188_1_reg_1339[18]),
        .O(\ap_CS_fsm[39]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_16 
       (.I0(add_ln188_1_reg_1339[17]),
        .I1(add_ln188_1_reg_1339[16]),
        .O(\ap_CS_fsm[39]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_17 
       (.I0(add_ln188_1_reg_1339[22]),
        .I1(add_ln188_1_reg_1339[23]),
        .O(\ap_CS_fsm[39]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_18 
       (.I0(add_ln188_1_reg_1339[20]),
        .I1(add_ln188_1_reg_1339[21]),
        .O(\ap_CS_fsm[39]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_19 
       (.I0(add_ln188_1_reg_1339[18]),
        .I1(add_ln188_1_reg_1339[19]),
        .O(\ap_CS_fsm[39]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_20 
       (.I0(add_ln188_1_reg_1339[16]),
        .I1(add_ln188_1_reg_1339[17]),
        .O(\ap_CS_fsm[39]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_22 
       (.I0(add_ln188_1_reg_1339[15]),
        .I1(add_ln188_1_reg_1339[14]),
        .O(\ap_CS_fsm[39]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_23 
       (.I0(add_ln188_1_reg_1339[13]),
        .I1(add_ln188_1_reg_1339[12]),
        .O(\ap_CS_fsm[39]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_24 
       (.I0(add_ln188_1_reg_1339[11]),
        .I1(add_ln188_1_reg_1339[10]),
        .O(\ap_CS_fsm[39]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_25 
       (.I0(add_ln188_1_reg_1339[9]),
        .I1(add_ln188_1_reg_1339[8]),
        .O(\ap_CS_fsm[39]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_26 
       (.I0(add_ln188_1_reg_1339[14]),
        .I1(add_ln188_1_reg_1339[15]),
        .O(\ap_CS_fsm[39]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_27 
       (.I0(add_ln188_1_reg_1339[12]),
        .I1(add_ln188_1_reg_1339[13]),
        .O(\ap_CS_fsm[39]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_28 
       (.I0(add_ln188_1_reg_1339[10]),
        .I1(add_ln188_1_reg_1339[11]),
        .O(\ap_CS_fsm[39]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_29 
       (.I0(add_ln188_1_reg_1339[8]),
        .I1(add_ln188_1_reg_1339[9]),
        .O(\ap_CS_fsm[39]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_30 
       (.I0(add_ln188_1_reg_1339[7]),
        .I1(add_ln188_1_reg_1339[6]),
        .O(\ap_CS_fsm[39]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_31 
       (.I0(add_ln188_1_reg_1339[5]),
        .I1(add_ln188_1_reg_1339[4]),
        .O(\ap_CS_fsm[39]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_32 
       (.I0(add_ln188_1_reg_1339[3]),
        .I1(add_ln188_1_reg_1339[2]),
        .O(\ap_CS_fsm[39]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_33 
       (.I0(add_ln188_1_reg_1339[1]),
        .I1(add_ln188_1_reg_1339[0]),
        .O(\ap_CS_fsm[39]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_34 
       (.I0(add_ln188_1_reg_1339[6]),
        .I1(add_ln188_1_reg_1339[7]),
        .O(\ap_CS_fsm[39]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_35 
       (.I0(add_ln188_1_reg_1339[4]),
        .I1(add_ln188_1_reg_1339[5]),
        .O(\ap_CS_fsm[39]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_36 
       (.I0(add_ln188_1_reg_1339[2]),
        .I1(add_ln188_1_reg_1339[3]),
        .O(\ap_CS_fsm[39]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_37 
       (.I0(add_ln188_1_reg_1339[0]),
        .I1(add_ln188_1_reg_1339[1]),
        .O(\ap_CS_fsm[39]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[39]_i_4 
       (.I0(add_ln188_1_reg_1339[30]),
        .I1(add_ln188_1_reg_1339[31]),
        .O(\ap_CS_fsm[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_5 
       (.I0(add_ln188_1_reg_1339[29]),
        .I1(add_ln188_1_reg_1339[28]),
        .O(\ap_CS_fsm[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_6 
       (.I0(add_ln188_1_reg_1339[27]),
        .I1(add_ln188_1_reg_1339[26]),
        .O(\ap_CS_fsm[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[39]_i_7 
       (.I0(add_ln188_1_reg_1339[25]),
        .I1(add_ln188_1_reg_1339[24]),
        .O(\ap_CS_fsm[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_8 
       (.I0(add_ln188_1_reg_1339[30]),
        .I1(add_ln188_1_reg_1339[31]),
        .O(\ap_CS_fsm[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[39]_i_9 
       (.I0(add_ln188_1_reg_1339[28]),
        .I1(add_ln188_1_reg_1339[29]),
        .O(\ap_CS_fsm[39]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[100]),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[101]),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[102]),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[104]),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[106]),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[107]),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[108]),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[110]),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[111]),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[112]),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[113]),
        .Q(\ap_CS_fsm_reg_n_0_[113] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[114]),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[115]),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[115]_i_13 
       (.CI(\ap_CS_fsm_reg[115]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[115]_i_13_n_0 ,\ap_CS_fsm_reg[115]_i_13_n_1 ,\ap_CS_fsm_reg[115]_i_13_n_2 ,\ap_CS_fsm_reg[115]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[115]_i_23_n_0 ,\ap_CS_fsm[115]_i_24_n_0 ,\ap_CS_fsm[115]_i_25_n_0 ,\ap_CS_fsm[115]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[115]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[115]_i_27_n_0 ,\ap_CS_fsm[115]_i_28_n_0 ,\ap_CS_fsm[115]_i_29_n_0 ,\ap_CS_fsm[115]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[115]_i_2 
       (.CI(\ap_CS_fsm_reg[115]_i_4_n_0 ),
        .CO({icmp_ln230_1_fu_1205_p2,\ap_CS_fsm_reg[115]_i_2_n_1 ,\ap_CS_fsm_reg[115]_i_2_n_2 ,\ap_CS_fsm_reg[115]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[115]_i_5_n_0 ,\ap_CS_fsm[115]_i_6_n_0 ,\ap_CS_fsm[115]_i_7_n_0 ,\ap_CS_fsm[115]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[115]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[115]_i_9_n_0 ,\ap_CS_fsm[115]_i_10_n_0 ,\ap_CS_fsm[115]_i_11_n_0 ,\ap_CS_fsm[115]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[115]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[115]_i_22_n_0 ,\ap_CS_fsm_reg[115]_i_22_n_1 ,\ap_CS_fsm_reg[115]_i_22_n_2 ,\ap_CS_fsm_reg[115]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[115]_i_31_n_0 ,\ap_CS_fsm[115]_i_32_n_0 ,\ap_CS_fsm[115]_i_33_n_0 ,\ap_CS_fsm[115]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[115]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[115]_i_35_n_0 ,\ap_CS_fsm[115]_i_36_n_0 ,\ap_CS_fsm[115]_i_37_n_0 ,\ap_CS_fsm[115]_i_38_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[115]_i_4 
       (.CI(\ap_CS_fsm_reg[115]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[115]_i_4_n_0 ,\ap_CS_fsm_reg[115]_i_4_n_1 ,\ap_CS_fsm_reg[115]_i_4_n_2 ,\ap_CS_fsm_reg[115]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[115]_i_14_n_0 ,\ap_CS_fsm[115]_i_15_n_0 ,\ap_CS_fsm[115]_i_16_n_0 ,\ap_CS_fsm[115]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[115]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[115]_i_18_n_0 ,\ap_CS_fsm[115]_i_19_n_0 ,\ap_CS_fsm[115]_i_20_n_0 ,\ap_CS_fsm[115]_i_21_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[116]),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[117]),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state124),
        .Q(\ap_CS_fsm_reg_n_0_[124] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[124] ),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state126),
        .Q(\ap_CS_fsm_reg_n_0_[126] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[126] ),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state142),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state143),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state144),
        .Q(\ap_CS_fsm_reg_n_0_[144] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[144] ),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state146),
        .Q(\ap_CS_fsm_reg_n_0_[146] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[146] ),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state149),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[39]_i_12 
       (.CI(\ap_CS_fsm_reg[39]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[39]_i_12_n_0 ,\ap_CS_fsm_reg[39]_i_12_n_1 ,\ap_CS_fsm_reg[39]_i_12_n_2 ,\ap_CS_fsm_reg[39]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[39]_i_22_n_0 ,\ap_CS_fsm[39]_i_23_n_0 ,\ap_CS_fsm[39]_i_24_n_0 ,\ap_CS_fsm[39]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[39]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_26_n_0 ,\ap_CS_fsm[39]_i_27_n_0 ,\ap_CS_fsm[39]_i_28_n_0 ,\ap_CS_fsm[39]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[39]_i_2 
       (.CI(\ap_CS_fsm_reg[39]_i_3_n_0 ),
        .CO({icmp_ln193_1_fu_882_p2,\ap_CS_fsm_reg[39]_i_2_n_1 ,\ap_CS_fsm_reg[39]_i_2_n_2 ,\ap_CS_fsm_reg[39]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[39]_i_4_n_0 ,\ap_CS_fsm[39]_i_5_n_0 ,\ap_CS_fsm[39]_i_6_n_0 ,\ap_CS_fsm[39]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[39]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_8_n_0 ,\ap_CS_fsm[39]_i_9_n_0 ,\ap_CS_fsm[39]_i_10_n_0 ,\ap_CS_fsm[39]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[39]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[39]_i_21_n_0 ,\ap_CS_fsm_reg[39]_i_21_n_1 ,\ap_CS_fsm_reg[39]_i_21_n_2 ,\ap_CS_fsm_reg[39]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[39]_i_30_n_0 ,\ap_CS_fsm[39]_i_31_n_0 ,\ap_CS_fsm[39]_i_32_n_0 ,\ap_CS_fsm[39]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[39]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_34_n_0 ,\ap_CS_fsm[39]_i_35_n_0 ,\ap_CS_fsm[39]_i_36_n_0 ,\ap_CS_fsm[39]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[39]_i_3 
       (.CI(\ap_CS_fsm_reg[39]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[39]_i_3_n_0 ,\ap_CS_fsm_reg[39]_i_3_n_1 ,\ap_CS_fsm_reg[39]_i_3_n_2 ,\ap_CS_fsm_reg[39]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[39]_i_13_n_0 ,\ap_CS_fsm[39]_i_14_n_0 ,\ap_CS_fsm[39]_i_15_n_0 ,\ap_CS_fsm[39]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[39]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[39]_i_17_n_0 ,\ap_CS_fsm[39]_i_18_n_0 ,\ap_CS_fsm[39]_i_19_n_0 ,\ap_CS_fsm[39]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state42),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state43),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state44),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state45),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state46),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state47),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state48),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state50),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state51),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state52),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state53),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state55),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state57),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state58),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state59),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state67),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state72),
        .Q(\ap_CS_fsm_reg_n_0_[72] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[72] ),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state75),
        .Q(\ap_CS_fsm_reg_n_0_[75] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[75] ),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet_fu_347_n_3),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R clefia_s0_U
       (.ADDRARDADDR({grp_ByteXor_11151_fu_384_n_34,grp_ByteXor_11151_fu_384_n_35,grp_ByteXor_11151_fu_384_n_36,grp_ByteXor_11151_fu_384_n_37,grp_ByteXor_11151_fu_384_n_38,grp_ByteXor_11151_fu_384_n_39,grp_ByteXor_11151_fu_384_n_40,grp_ByteXor_11151_fu_384_n_41}),
        .D(clefia_s0_q0),
        .DOBDO({clefia_s1_q0[7],clefia_s1_q0[5:4],clefia_s1_q0[1:0]}),
        .Q({reg_595[7],reg_595[5],reg_595[2:0]}),
        .\ap_CS_fsm_reg[107] (clefia_s0_U_n_33),
        .\ap_CS_fsm_reg[109] ({y_2_1_fu_836_p2[7],y_2_1_fu_836_p2[2:0]}),
        .\ap_CS_fsm_reg[109]_0 (clefia_s0_U_n_27),
        .\ap_CS_fsm_reg[109]_1 (clefia_s0_U_n_32),
        .\ap_CS_fsm_reg[109]_2 (clefia_s0_U_n_34),
        .ap_clk(ap_clk),
        .dst2_02_fu_46_reg({y_3_2_fu_1065_p2[7],y_3_2_fu_1065_p2[1]}),
        .q0_reg_0(clefia_s0_U_n_12),
        .q0_reg_1(y_2_2_fu_1046_p2[2:0]),
        .q0_reg_2(clefia_s0_U_n_25),
        .q0_reg_3(clefia_s0_U_n_26),
        .q0_reg_4(clefia_s0_U_n_28),
        .q0_reg_5(clefia_s0_U_n_35),
        .q0_reg_6(grp_ByteCpy_fu_394_n_26),
        .\reg_581_reg[5] (clefia_s0_U_n_18),
        .\reg_588_reg[7] ({y_1_fu_703_p2[7:6],y_1_fu_703_p2[3:0]}),
        .\reg_595_reg[5] ({y_0_fu_678_p2[6],y_0_fu_678_p2[3]}),
        .\reg_600_reg[4] (clefia_s0_U_n_29),
        .\y_0_2_reg_1425_reg[3] (grp_ClefiaKeySet_fu_347_n_65),
        .\y_0_2_reg_1425_reg[3]_0 (\y_0_reg_1274[3]_i_4_n_0 ),
        .\y_0_2_reg_1425_reg[6] (\y_0_reg_1274[6]_i_4_n_0 ),
        .\y_1_2_reg_1430_reg[0] (grp_ClefiaKeySet_fu_347_n_90),
        .\y_1_2_reg_1430_reg[1] (grp_ClefiaKeySet_fu_347_n_76),
        .\y_1_2_reg_1430_reg[2] (grp_ClefiaKeySet_fu_347_n_75),
        .\y_1_2_reg_1430_reg[2]_0 (grp_ClefiaKeySet_fu_347_n_39),
        .\y_1_2_reg_1430_reg[3] (grp_ClefiaKeySet_fu_347_n_89),
        .\y_1_2_reg_1430_reg[3]_0 (grp_ClefiaKeySet_fu_347_n_77),
        .\y_1_2_reg_1430_reg[6] (grp_ClefiaKeySet_fu_347_n_97),
        .\y_1_2_reg_1430_reg[6]_0 (\y_0_reg_1274[4]_i_3_n_0 ),
        .\y_1_2_reg_1430_reg[7] (grp_ClefiaKeySet_fu_347_n_88),
        .\y_2_2_reg_1435_reg[0] (\y_2_reg_1284[0]_i_2_n_0 ),
        .\y_2_2_reg_1435_reg[0]_0 (\y_0_reg_1274[0]_i_5_n_0 ),
        .\y_2_2_reg_1435_reg[0]_1 (\y_0_reg_1274[6]_i_3_n_0 ),
        .\y_2_2_reg_1435_reg[2] (grp_ClefiaKeySet_fu_347_n_64),
        .\y_2_3_reg_1485_reg[0] (\y_2_1_reg_1329[0]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[1] (\y_2_reg_1284[1]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[1]_0 (\y_0_reg_1274[1]_i_5_n_0 ),
        .\y_2_3_reg_1485_reg[2] (\y_2_reg_1284[2]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[2]_0 (\y_0_reg_1274[2]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[2]_1 ({reg_581[7:3],reg_581[0]}),
        .\y_2_3_reg_1485_reg[2]_2 (reg_600[7:4]),
        .\y_2_3_reg_1485_reg[7] (\y_2_reg_1284[7]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[7]_0 (\y_0_reg_1274[5]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[7]_1 ({ap_CS_fsm_state110,ap_CS_fsm_state108,ap_CS_fsm_state34,ap_CS_fsm_state32}),
        .\y_3_2_reg_1440_reg[1] ({reg_588[7:6],reg_588[3:0]}),
        .\y_3_2_reg_1440_reg[1]_0 (\y_1_reg_1279[0]_i_2_n_0 ),
        .\y_3_2_reg_1440_reg[7] (\y_0_1_reg_1319[4]_i_3_n_0 ),
        .\y_3_2_reg_1440_reg[7]_0 (\y_0_1_reg_1319[7]_i_2_n_0 ),
        .\y_3_2_reg_1440_reg[7]_1 (\y_3_reg_1289[7]_i_2_n_0 ));
  design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRARDADDR(sel),
        .DOADO(q1_reg),
        .ap_clk(ap_clk),
        .clefia_s1_ce1(clefia_s1_ce1));
  design_1_clefia_0_0_clefia_control_s_axi control_s_axi_U
       (.ADDRBWRADDR({Clefia_enc_address0,grp_ByteCpy_2_fu_516_n_38}),
        .Clefia_dec_ce0(Clefia_dec_ce0),
        .Clefia_dec_q0(Clefia_dec_q0),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .Clefia_enc_q0(Clefia_enc_q0),
        .D(ap_NS_fsm_0),
        .DIBDI(Clefia_enc_d0),
        .DOADO(rk_q0),
        .E(pt_ce0),
        .Q({ap_CS_fsm_state150,ap_CS_fsm_state149,ap_CS_fsm_state148,\ap_CS_fsm_reg_n_0_[146] ,ap_CS_fsm_state146,\ap_CS_fsm_reg_n_0_[144] ,ap_CS_fsm_state144,ap_CS_fsm_state143,ap_CS_fsm_state142,ap_CS_fsm_state141,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state128,\ap_CS_fsm_reg_n_0_[126] ,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state85,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state77,\ap_CS_fsm_reg_n_0_[75] ,ap_CS_fsm_state75,ap_CS_fsm_state74,\ap_CS_fsm_reg_n_0_[72] ,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state70,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state62,ap_CS_fsm_state58,ap_CS_fsm_state57,\ap_CS_fsm_reg_n_0_[55] ,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,\ap_CS_fsm_reg_n_0_[48] ,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[1] ,\ap_CS_fsm_reg_n_0_[0] }),
        .WEBWE({p_2_out,p_2_in_4,grp_ByteCpy_1_fu_338_n_21,grp_ByteCpy_1_fu_338_n_22}),
        .\ap_CS_fsm_reg[10] (control_s_axi_U_n_10),
        .\ap_CS_fsm_reg[128] (control_s_axi_U_n_39),
        .\ap_CS_fsm_reg[140] (control_s_axi_U_n_38),
        .\ap_CS_fsm_reg[15] (rin_1_U_n_0),
        .\ap_CS_fsm_reg[15]_0 (grp_ClefiaKeySet_fu_347_ap_done),
        .\ap_CS_fsm_reg[16] (control_s_axi_U_n_42),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_pp0_stage1,grp_ByteCpy_1_fu_338_n_1}),
        .\ap_CS_fsm_reg[45] (control_s_axi_U_n_37),
        .\ap_CS_fsm_reg[52] (control_s_axi_U_n_36),
        .\ap_CS_fsm_reg[69] (control_s_axi_U_n_35),
        .\ap_CS_fsm_reg[74] (control_s_axi_U_n_41),
        .ap_NS_fsm(ap_NS_fsm[1:0]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .d0({control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18}),
        .dst_d0(grp_ByteCpy_1_fu_338_pt_q0),
        .grp_ByteCpy_1_fu_338_ap_ce(grp_ByteCpy_1_fu_338_ap_ce),
        .grp_ByteCpy_1_fu_338_ap_start_reg(grp_ByteCpy_1_fu_338_ap_start_reg),
        .grp_ByteCpy_1_fu_338_pt_address0(grp_ByteCpy_1_fu_338_pt_address0),
        .grp_ByteXor_1_fu_524_a_offset1(grp_ByteXor_1_fu_524_a_offset1),
        .\int_Clefia_dec_shift0_reg[0]_0 (control_s_axi_U_n_108),
        .\int_Clefia_dec_shift0_reg[0]_1 (grp_ByteCpy_2_fu_516_n_40),
        .\int_Clefia_dec_shift0_reg[1]_0 (control_s_axi_U_n_107),
        .\int_Clefia_dec_shift0_reg[1]_1 (grp_ByteXor_1_fu_524_n_9),
        .\int_Clefia_enc_shift0_reg[0]_0 (control_s_axi_U_n_3),
        .\int_Clefia_enc_shift0_reg[0]_1 (grp_ByteCpy_1_fu_338_n_13),
        .\int_Clefia_enc_shift0_reg[1]_0 (control_s_axi_U_n_2),
        .\int_Clefia_enc_shift0_reg[1]_1 (grp_ByteCpy_1_fu_338_n_11),
        .\int_key_bitlen_reg[31]_0 (key_bitlen),
        .\int_pt_shift0_reg[0]_0 (control_s_axi_U_n_1),
        .\int_pt_shift0_reg[0]_1 (grp_ByteCpy_1_fu_338_n_10),
        .\int_pt_shift0_reg[1]_0 (control_s_axi_U_n_0),
        .\int_pt_shift0_reg[1]_1 (grp_ByteCpy_1_fu_338_n_9),
        .interrupt(interrupt),
        .mem_reg({Clefia_dec_address0,grp_ByteCpy_2_fu_516_n_35}),
        .mem_reg_0(Clefia_dec_d0),
        .mem_reg_1({int_Clefia_dec_be0,grp_ByteXor_1_fu_524_n_13,grp_ByteXor_1_fu_524_n_14}),
        .mem_reg_2(rk_U_n_17),
        .mem_reg_3(rin_1_U_n_2),
        .mem_reg_4(rin_1_U_n_1),
        .mem_reg_i_29(grp_ByteCpy_2_fu_516_n_33),
        .\q0_reg[7] (rin_1_U_n_3),
        .\q0_reg[7]_0 ({rin_U_n_8,rin_U_n_9,rin_U_n_10,rin_U_n_11,rin_U_n_12,rin_U_n_13,rin_U_n_14,rin_U_n_15}),
        .\q0_reg[7]_1 (rin_U_n_16),
        .\q0_reg[7]_2 ({rin_1_U_n_4,rin_1_U_n_5,rin_1_U_n_6,rin_1_U_n_7,rin_1_U_n_8,rin_1_U_n_9,rin_1_U_n_10,rin_1_U_n_11}),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W ct_U
       (.E(ct_ce0),
        .ap_clk(ap_clk),
        .ct_address0(ct_address0),
        .dst_d0(grp_ByteCpy_1_fu_338_pt_q0),
        .p_0_in__2(p_0_in__2),
        .q0({ct_U_n_0,ct_U_n_1,ct_U_n_2,ct_U_n_3,ct_U_n_4,ct_U_n_5,ct_U_n_6,ct_U_n_7}));
  FDRE \dec12_i_i14_in_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[99]),
        .D(grp_ByteCpy_11831_fu_378_n_18),
        .Q(dec12_i_i14_in_fu_186[0]),
        .R(1'b0));
  FDRE \dec12_i_i14_in_fu_186_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[10]),
        .Q(dec12_i_i14_in_fu_186[10]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[11]),
        .Q(dec12_i_i14_in_fu_186[11]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[12]),
        .Q(dec12_i_i14_in_fu_186[12]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[13]),
        .Q(dec12_i_i14_in_fu_186[13]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[14]),
        .Q(dec12_i_i14_in_fu_186[14]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[15]),
        .Q(dec12_i_i14_in_fu_186[15]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[16]),
        .Q(dec12_i_i14_in_fu_186[16]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[17]),
        .Q(dec12_i_i14_in_fu_186[17]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[18]),
        .Q(dec12_i_i14_in_fu_186[18]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[19]),
        .Q(dec12_i_i14_in_fu_186[19]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[99]),
        .D(grp_ByteCpy_11831_fu_378_n_17),
        .Q(dec12_i_i14_in_fu_186[1]),
        .R(1'b0));
  FDRE \dec12_i_i14_in_fu_186_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[20]),
        .Q(dec12_i_i14_in_fu_186[20]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[21]),
        .Q(dec12_i_i14_in_fu_186[21]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[22]),
        .Q(dec12_i_i14_in_fu_186[22]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[23]),
        .Q(dec12_i_i14_in_fu_186[23]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[24]),
        .Q(dec12_i_i14_in_fu_186[24]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[25]),
        .Q(dec12_i_i14_in_fu_186[25]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[26]),
        .Q(dec12_i_i14_in_fu_186[26]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[27]),
        .Q(dec12_i_i14_in_fu_186[27]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[28]),
        .Q(dec12_i_i14_in_fu_186[28]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[29]),
        .Q(dec12_i_i14_in_fu_186[29]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[99]),
        .D(grp_ByteCpy_11831_fu_378_n_16),
        .Q(dec12_i_i14_in_fu_186[2]),
        .R(1'b0));
  FDRE \dec12_i_i14_in_fu_186_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[30]),
        .Q(dec12_i_i14_in_fu_186[30]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[31]),
        .Q(dec12_i_i14_in_fu_186[31]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[99]),
        .D(grp_ByteCpy_11831_fu_378_n_15),
        .Q(dec12_i_i14_in_fu_186[3]),
        .R(1'b0));
  FDRE \dec12_i_i14_in_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[99]),
        .D(grp_ByteCpy_11831_fu_378_n_14),
        .Q(dec12_i_i14_in_fu_186[4]),
        .R(1'b0));
  FDRE \dec12_i_i14_in_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[5]),
        .Q(dec12_i_i14_in_fu_186[5]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[6]),
        .Q(dec12_i_i14_in_fu_186[6]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[7]),
        .Q(dec12_i_i14_in_fu_186[7]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[8]),
        .Q(dec12_i_i14_in_fu_186[8]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i14_in_fu_186_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln224_1_reg_1495[9]),
        .Q(dec12_i_i14_in_fu_186[9]),
        .R(ap_NS_fsm19_out));
  FDRE \dec12_i_i_in_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(grp_ByteCpy_11831_fu_378_n_24),
        .Q(dec12_i_i_in_fu_178[0]),
        .R(1'b0));
  FDRE \dec12_i_i_in_fu_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[10]),
        .Q(dec12_i_i_in_fu_178[10]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[11]),
        .Q(dec12_i_i_in_fu_178[11]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[12]),
        .Q(dec12_i_i_in_fu_178[12]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[13]),
        .Q(dec12_i_i_in_fu_178[13]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[14]),
        .Q(dec12_i_i_in_fu_178[14]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[15]),
        .Q(dec12_i_i_in_fu_178[15]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[16]),
        .Q(dec12_i_i_in_fu_178[16]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[17]),
        .Q(dec12_i_i_in_fu_178[17]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[18]),
        .Q(dec12_i_i_in_fu_178[18]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[19]),
        .Q(dec12_i_i_in_fu_178[19]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(grp_ByteCpy_11831_fu_378_n_23),
        .Q(dec12_i_i_in_fu_178[1]),
        .R(1'b0));
  FDRE \dec12_i_i_in_fu_178_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[20]),
        .Q(dec12_i_i_in_fu_178[20]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[21]),
        .Q(dec12_i_i_in_fu_178[21]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[22]),
        .Q(dec12_i_i_in_fu_178[22]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[23]),
        .Q(dec12_i_i_in_fu_178[23]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[24]),
        .Q(dec12_i_i_in_fu_178[24]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[25]),
        .Q(dec12_i_i_in_fu_178[25]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[26]),
        .Q(dec12_i_i_in_fu_178[26]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[27]),
        .Q(dec12_i_i_in_fu_178[27]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[28]),
        .Q(dec12_i_i_in_fu_178[28]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[29]),
        .Q(dec12_i_i_in_fu_178[29]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(grp_ByteCpy_11831_fu_378_n_22),
        .Q(dec12_i_i_in_fu_178[2]),
        .R(1'b0));
  FDRE \dec12_i_i_in_fu_178_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[30]),
        .Q(dec12_i_i_in_fu_178[30]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[31]),
        .Q(dec12_i_i_in_fu_178[31]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(grp_ByteCpy_11831_fu_378_n_21),
        .Q(dec12_i_i_in_fu_178[3]),
        .R(1'b0));
  FDRE \dec12_i_i_in_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(grp_ByteCpy_11831_fu_378_n_20),
        .Q(dec12_i_i_in_fu_178[4]),
        .R(1'b0));
  FDRE \dec12_i_i_in_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[5]),
        .Q(dec12_i_i_in_fu_178[5]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[6]),
        .Q(dec12_i_i_in_fu_178[6]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[7]),
        .Q(dec12_i_i_in_fu_178[7]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[8]),
        .Q(dec12_i_i_in_fu_178[8]),
        .R(ap_NS_fsm122_out));
  FDRE \dec12_i_i_in_fu_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_1_reg_1339[9]),
        .Q(dec12_i_i_in_fu_178[9]),
        .R(ap_NS_fsm122_out));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0 fin_1_U
       (.E(p_0_in0_3),
        .Q(fin_U_n_31),
        .address0(address0),
        .\ap_CS_fsm_reg[112] (fin_1_U_n_1),
        .\ap_CS_fsm_reg[24] (fin_1_U_n_10),
        .\ap_CS_fsm_reg[28] (fin_1_U_n_11),
        .\ap_CS_fsm_reg[32] (fin_1_U_n_12),
        .\ap_CS_fsm_reg[36] (fin_1_U_n_13),
        .ap_clk(ap_clk),
        .d0({rin_U_n_0,rin_U_n_1,rin_U_n_2,rin_U_n_3,rin_U_n_4,rin_U_n_5,rin_U_n_6,rin_U_n_7}),
        .icmp_ln197_reg_1350(icmp_ln197_reg_1350),
        .icmp_ln234_reg_1506(icmp_ln234_reg_1506),
        .p_0_in__1(p_0_in__1),
        .q0({fin_1_U_n_2,fin_1_U_n_3,fin_1_U_n_4,fin_1_U_n_5,fin_1_U_n_6,fin_1_U_n_7,fin_1_U_n_8,fin_1_U_n_9}),
        .\q0_reg[3]_0 (fin_1_U_n_0),
        .\q0_reg[7]_0 ({ap_CS_fsm_state115,ap_CS_fsm_state113,ap_CS_fsm_state109,ap_CS_fsm_state39,ap_CS_fsm_state37,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state25}),
        .\q0_reg[7]_1 (\icmp_ln193_reg_1223_reg_n_0_[0] ),
        .\q0_reg[7]_2 (\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .ram_reg_0_15_3_3_i_1__5(fout_U_n_22),
        .ram_reg_0_15_3_3_i_2_0(fout_1_U_n_5));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1 fin_U
       (.DOADO(rk_q0),
        .E(p_0_in0_1),
        .Q({ap_CS_fsm_state115,ap_CS_fsm_state113,ap_CS_fsm_state111,ap_CS_fsm_state109,ap_CS_fsm_state107,ap_CS_fsm_state105,ap_CS_fsm_state103,ap_CS_fsm_state101,ap_CS_fsm_state93,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state31,ap_CS_fsm_state29}),
        .\ap_CS_fsm_reg[100] (fin_U_n_24),
        .\ap_CS_fsm_reg[104] (fin_U_n_25),
        .\ap_CS_fsm_reg[108] ({fin_U_n_8,fin_U_n_9,fin_U_n_10,fin_U_n_11,fin_U_n_12,fin_U_n_13,fin_U_n_14,fin_U_n_15}),
        .\ap_CS_fsm_reg[108]_0 (fin_U_n_36),
        .\ap_CS_fsm_reg[112] (fin_U_n_35),
        .\ap_CS_fsm_reg[30] (fin_U_n_26),
        .\ap_CS_fsm_reg[32] ({fin_U_n_16,fin_U_n_17,fin_U_n_18,fin_U_n_19,fin_U_n_20,fin_U_n_21,fin_U_n_22,fin_U_n_23}),
        .ap_clk(ap_clk),
        .d0({fin_U_n_0,fin_U_n_1,fin_U_n_2,fin_U_n_3,fin_U_n_4,fin_U_n_5,fin_U_n_6,fin_U_n_7}),
        .grp_ByteXor_143_fu_475_dst_d0(grp_ByteXor_143_fu_475_dst_d0),
        .icmp_ln234_reg_1506(icmp_ln234_reg_1506),
        .p_0_in__3(p_0_in__3),
        .q0({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34}),
        .\q0_reg[0]_0 (rin_U_n_16),
        .\q0_reg[0]_1 (fout_U_n_13),
        .\q0_reg[0]_2 (fout_U_n_12),
        .\q0_reg[1]_0 (fout_U_n_11),
        .\q0_reg[1]_1 (fout_U_n_10),
        .\q0_reg[2]_0 (fout_U_n_9),
        .\q0_reg[2]_1 (fout_U_n_8),
        .\q0_reg[3]_0 (fin_1_U_n_0),
        .\q0_reg[4]_0 (fout_U_n_7),
        .\q0_reg[4]_1 (fout_U_n_6),
        .\q0_reg[5]_0 (fout_U_n_5),
        .\q0_reg[5]_1 (fout_U_n_4),
        .\q0_reg[6]_0 (fout_U_n_3),
        .\q0_reg[6]_1 (fout_U_n_2),
        .\q0_reg[7]_0 ({rin_U_n_8,rin_U_n_9,rin_U_n_10,rin_U_n_11,rin_U_n_12,rin_U_n_13,rin_U_n_14,rin_U_n_15}),
        .\q0_reg[7]_1 ({rin_1_U_n_4,rin_1_U_n_5,rin_1_U_n_6,rin_1_U_n_7,rin_1_U_n_8,rin_1_U_n_9,rin_1_U_n_10,rin_1_U_n_11}),
        .\q0_reg[7]_2 (fout_U_n_1),
        .\q0_reg[7]_3 (fout_U_n_0),
        .\q0_reg[7]_4 (d0),
        .\q0_reg[7]_5 (grp_ByteCpy_119_fu_491_n_35),
        .\q0_reg[7]_6 (grp_ByteCpy_119_fu_491_n_34),
        .\q0_reg[7]_7 (grp_ByteCpy_119_fu_491_n_21),
        .\q0_reg[7]_8 (grp_ByteCpy_119_fu_491_n_4),
        .ram_reg_0_15_0_0_i_3__8(\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .ram_reg_0_15_7_7_i_1__3_0({ct_U_n_0,ct_U_n_1,ct_U_n_2,ct_U_n_3,ct_U_n_4,ct_U_n_5,ct_U_n_6,ct_U_n_7}),
        .ram_reg_0_15_7_7_i_1__3_1({fin_1_U_n_2,fin_1_U_n_3,fin_1_U_n_4,fin_1_U_n_5,fin_1_U_n_6,fin_1_U_n_7,fin_1_U_n_8,fin_1_U_n_9}));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2 fout_1_U
       (.E(p_0_in0_2),
        .Q({ap_CS_fsm_state115,ap_CS_fsm_state39}),
        .\add_ln117_4_reg_152_reg[2] (\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .\add_ln117_4_reg_152_reg[2]_0 (\icmp_ln193_reg_1223_reg_n_0_[0] ),
        .ap_clk(ap_clk),
        .d0({fin_U_n_16,fin_U_n_17,fin_U_n_18,fin_U_n_19,fin_U_n_20,fin_U_n_21,fin_U_n_22,fin_U_n_23}),
        .grp_ByteCpy_119_fu_491_dst_offset(grp_ByteCpy_119_fu_491_dst_offset),
        .icmp_ln197_reg_1350(icmp_ln197_reg_1350),
        .icmp_ln234_reg_1506(icmp_ln234_reg_1506),
        .p_0_in__4(p_0_in__4),
        .q0({fout_1_U_n_1,fout_1_U_n_2,fout_1_U_n_3,fout_1_U_n_4,fout_1_U_n_5,fout_1_U_n_6,fout_1_U_n_7,fout_1_U_n_8}),
        .\q0_reg[7]_0 (grp_ByteCpy_119_fu_491_n_30),
        .\q0_reg[7]_1 (grp_ByteCpy_119_fu_491_n_31),
        .\q0_reg[7]_2 (grp_ByteCpy_119_fu_491_n_22),
        .\q0_reg[7]_3 (grp_ByteCpy_119_fu_491_n_25));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3 fout_U
       (.E(p_0_in0),
        .Q({ap_CS_fsm_state117,ap_CS_fsm_state109,ap_CS_fsm_state99}),
        .ap_clk(ap_clk),
        .d0({fout_U_n_23,fout_U_n_24,fout_U_n_25,fout_U_n_26,fout_U_n_27,fout_U_n_28,fout_U_n_29,fout_U_n_30}),
        .p_0_in__5(p_0_in__5),
        .q0({fin_1_U_n_2,fin_1_U_n_3,fin_1_U_n_4,fin_1_U_n_5,fin_1_U_n_7,fin_1_U_n_8,fin_1_U_n_9}),
        .\q0_reg[0]_0 (fout_U_n_12),
        .\q0_reg[0]_1 (fout_U_n_13),
        .\q0_reg[0]_2 (fin_1_U_n_1),
        .\q0_reg[1]_0 (fout_U_n_10),
        .\q0_reg[1]_1 (fout_U_n_11),
        .\q0_reg[2]_0 (fout_U_n_8),
        .\q0_reg[2]_1 (fout_U_n_9),
        .\q0_reg[3]_0 (fout_U_n_22),
        .\q0_reg[4]_0 (fout_U_n_6),
        .\q0_reg[4]_1 (fout_U_n_7),
        .\q0_reg[5]_0 (fout_U_n_4),
        .\q0_reg[5]_1 (fout_U_n_5),
        .\q0_reg[6]_0 (fout_U_n_2),
        .\q0_reg[6]_1 (fout_U_n_3),
        .\q0_reg[7]_0 (fout_U_n_0),
        .\q0_reg[7]_1 (fout_U_n_1),
        .\q0_reg[7]_2 (d0),
        .\q0_reg[7]_3 ({rin_U_n_8,rin_U_n_9,rin_U_n_10,rin_U_n_11,rin_U_n_12,rin_U_n_13,rin_U_n_14,rin_U_n_15}),
        .\q0_reg[7]_4 ({rin_1_U_n_4,rin_1_U_n_5,rin_1_U_n_6,rin_1_U_n_7,rin_1_U_n_8,rin_1_U_n_9,rin_1_U_n_10,rin_1_U_n_11}),
        .\q0_reg[7]_5 ({fin_U_n_8,fin_U_n_9,fin_U_n_10,fin_U_n_11,fin_U_n_12,fin_U_n_13,fin_U_n_14,fin_U_n_15}),
        .\q0_reg[7]_6 (grp_ByteCpy_119_fu_491_n_36),
        .\q0_reg[7]_7 (grp_ByteCpy_119_fu_491_n_37),
        .\q0_reg[7]_8 (grp_ByteCpy_119_fu_491_n_23),
        .\q0_reg[7]_9 (grp_ByteCpy_119_fu_491_n_24),
        .\q1_reg[7] ({fout_1_U_n_1,fout_1_U_n_2,fout_1_U_n_3,fout_1_U_n_4,fout_1_U_n_5,fout_1_U_n_6,fout_1_U_n_7,fout_1_U_n_8}),
        .ram_reg_0_15_0_0_i_1__5(fin_1_U_n_13),
        .ram_reg_0_15_7_7_i_1__4({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_32,fin_U_n_33,fin_U_n_34}));
  design_1_clefia_0_0_clefia_ByteCpy_116 grp_ByteCpy_116_fu_510
       (.D({ap_NS_fsm[117:116],ap_NS_fsm[41:40]}),
        .Q(grp_ByteCpy_116_fu_510_dst_address0),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteCpy_116_fu_510_dst_we0,grp_ByteCpy_116_fu_510_src_ce0}),
        .\ap_CS_fsm_reg[39] (grp_ByteCpy_116_fu_510_n_18),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ByteCpy_116_fu_510_ap_start_reg(grp_ByteCpy_116_fu_510_ap_start_reg),
        .grp_ByteCpy_116_fu_510_ap_start_reg_reg(grp_ByteCpy_116_fu_510_n_11),
        .grp_ByteCpy_2_fu_516_src_address0(grp_ByteCpy_2_fu_516_src_address0),
        .\idx_fu_22_reg[3]_0 (grp_ByteCpy_116_fu_510_src_address0),
        .\q1_reg[7] (rout_1_U_n_32),
        .\q1_reg[7]_0 (grp_ByteCpy_2_fu_516_n_33),
        .\q1_reg[7]_1 ({ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state116,ap_CS_fsm_state41,\ap_CS_fsm_reg_n_0_[39] }),
        .\q1_reg[7]_2 (rout_U_n_0),
        .rout_1_address0(rout_1_address0[2:0]),
        .rout_address0(rout_address0[2:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_116_fu_510_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_116_fu_510_n_18),
        .Q(grp_ByteCpy_116_fu_510_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_11831 grp_ByteCpy_11831_fu_378
       (.D({ap_NS_fsm[114],ap_NS_fsm[98],ap_NS_fsm[38],ap_NS_fsm[22]}),
        .Q(grp_ByteCpy_11831_fu_378_src_address0),
        .\ap_CS_fsm_reg[114] ({ap_CS_fsm_state112,ap_CS_fsm_state107,ap_CS_fsm_state103,ap_CS_fsm_state101,ap_CS_fsm_state99,ap_CS_fsm_state98,ap_CS_fsm_state36,ap_CS_fsm_state31,ap_CS_fsm_state27,ap_CS_fsm_state25,ap_CS_fsm_state23,\ap_CS_fsm_reg_n_0_[21] ,ap_CS_fsm_state21,ap_CS_fsm_state19}),
        .\ap_CS_fsm_reg[114]_0 (grp_ByteCpy_119_fu_491_n_20),
        .\ap_CS_fsm_reg[21] (grp_ByteCpy_11831_fu_378_n_36),
        .\ap_CS_fsm_reg[22] (grp_ByteCpy_11831_fu_378_n_34),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteCpy_11831_fu_378_dst_we0,grp_ByteCpy_11831_fu_378_src_ce0}),
        .\ap_CS_fsm_reg[38] (grp_ByteCpy_119_fu_491_n_18),
        .\ap_CS_fsm_reg[98] (grp_ByteCpy_11831_fu_378_n_31),
        .ap_NS_fsm122_out(ap_NS_fsm122_out),
        .ap_NS_fsm19_out(ap_NS_fsm19_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dec12_i_i14_in_fu_186_reg[4] (add_ln224_1_reg_1495[4:0]),
        .\dec12_i_i_in_fu_178_reg[4] (add_ln188_1_reg_1339[4:0]),
        .grp_ByteCpy_11831_fu_378_ap_start_reg(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .grp_ByteCpy_1_fu_338_dst_address0(grp_ByteCpy_1_fu_338_dst_address0),
        .grp_ByteXor_11151_fu_384_a_address0(grp_ByteXor_11151_fu_384_a_address0),
        .grp_ByteXor_112_2_fu_366_a_address0(grp_ByteXor_112_2_fu_366_a_address0),
        .grp_fu_606_p220_in(grp_fu_606_p220_in),
        .icmp_ln197_fu_876_p2(icmp_ln197_fu_876_p2),
        .icmp_ln234_fu_1199_p2(icmp_ln234_fu_1199_p2),
        .p_0_in(p_0_in),
        .\q0_reg[7] (fin_U_n_24),
        .\q0_reg[7]_0 (grp_ByteXor_11151_fu_384_b_ce0),
        .\q0_reg[7]_1 (grp_ByteCpy_fu_394_src_ce0),
        .\q0_reg[7]_2 (fin_1_U_n_10),
        .\q0_reg[7]_3 (rin_1_U_n_3),
        .\q0_reg[7]_4 (grp_ByteXor_112_2_fu_366_a_we0),
        .\q0_reg[7]_5 (grp_ByteCpy_1_fu_338_n_15),
        .ram_reg_0_15_0_0_i_5__5(grp_ByteCpy_fu_394_src_address0),
        .\reg_569_reg[4] ({grp_ByteCpy_11831_fu_378_n_14,grp_ByteCpy_11831_fu_378_n_15,grp_ByteCpy_11831_fu_378_n_16,grp_ByteCpy_11831_fu_378_n_17,grp_ByteCpy_11831_fu_378_n_18}),
        .\reg_569_reg[4]_0 ({grp_ByteCpy_11831_fu_378_n_20,grp_ByteCpy_11831_fu_378_n_21,grp_ByteCpy_11831_fu_378_n_22,grp_ByteCpy_11831_fu_378_n_23,grp_ByteCpy_11831_fu_378_n_24}),
        .rin_1_address0(rin_1_address0),
        .shl_ln1_fu_916_p3(shl_ln1_fu_916_p3),
        .\zext_ln117_reg_93_reg[0]_0 (grp_ByteCpy_11831_fu_378_n_26),
        .\zext_ln117_reg_93_reg[1]_0 (grp_ByteCpy_11831_fu_378_n_32),
        .\zext_ln117_reg_93_reg[2]_0 (grp_ByteCpy_11831_fu_378_n_33),
        .\zext_ln117_reg_93_reg[3]_0 ({grp_ByteCpy_11831_fu_378_n_27,grp_ByteCpy_11831_fu_378_n_28,grp_ByteCpy_11831_fu_378_n_29,grp_ByteCpy_11831_fu_378_n_30}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_11831_fu_378_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_11831_fu_378_n_36),
        .Q(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_119 grp_ByteCpy_119_fu_491
       (.CO(icmp_ln193_1_fu_882_p2),
        .D({ap_NS_fsm[115],ap_NS_fsm[113:112],ap_NS_fsm[109:108],ap_NS_fsm[99],ap_NS_fsm[39],ap_NS_fsm[37:36],ap_NS_fsm[33:32]}),
        .E({ap_NS_fsm112_out,ap_NS_fsm[23]}),
        .Q({ap_CS_fsm_state117,ap_CS_fsm_state115,\ap_CS_fsm_reg_n_0_[113] ,ap_CS_fsm_state113,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state109,ap_CS_fsm_state108,ap_CS_fsm_state105,ap_CS_fsm_state103,ap_CS_fsm_state99,ap_CS_fsm_state41,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state32,ap_CS_fsm_state29,ap_CS_fsm_state27,ap_CS_fsm_state23}),
        .SR(ap_NS_fsm122_out),
        .\add_ln117_4_reg_152_reg[3]_0 (grp_ByteCpy_119_fu_491_n_4),
        .address0(address0),
        .\ap_CS_fsm_reg[113] (grp_ByteCpy_119_fu_491_n_20),
        .\ap_CS_fsm_reg[114] (ap_NS_fsm1),
        .\ap_CS_fsm_reg[116] (grp_ByteCpy_119_fu_491_n_23),
        .\ap_CS_fsm_reg[116]_0 (grp_ByteCpy_119_fu_491_n_24),
        .\ap_CS_fsm_reg[116]_1 (grp_ByteCpy_119_fu_491_n_36),
        .\ap_CS_fsm_reg[116]_2 (grp_ByteCpy_119_fu_491_n_37),
        .\ap_CS_fsm_reg[1]_0 (p_0_in0_3),
        .\ap_CS_fsm_reg[1]_1 (p_0_in0_2),
        .\ap_CS_fsm_reg[1]_2 (p_0_in0_1),
        .\ap_CS_fsm_reg[1]_3 (p_0_in0),
        .\ap_CS_fsm_reg[35] (grp_ByteCpy_119_fu_491_n_40),
        .\ap_CS_fsm_reg[37] (grp_ByteCpy_119_fu_491_n_18),
        .\ap_CS_fsm_reg[40] (grp_ByteCpy_119_fu_491_n_22),
        .\ap_CS_fsm_reg[40]_0 (grp_ByteCpy_119_fu_491_n_25),
        .\ap_CS_fsm_reg[40]_1 (grp_ByteCpy_119_fu_491_n_30),
        .\ap_CS_fsm_reg[40]_2 (grp_ByteCpy_119_fu_491_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dec12_i_i14_in_fu_186_reg[0] (ap_NS_fsm19_out),
        .\dec12_i_i14_in_fu_186_reg[31] (icmp_ln230_1_fu_1205_p2),
        .\dec12_i_i14_in_fu_186_reg[31]_0 (\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .\dec12_i_i_in_fu_178_reg[31] (\icmp_ln193_reg_1223_reg_n_0_[0] ),
        .grp_ByteCpy_119_fu_491_ap_start_reg(grp_ByteCpy_119_fu_491_ap_start_reg),
        .grp_ByteCpy_119_fu_491_ap_start_reg_reg(grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0),
        .grp_ByteCpy_119_fu_491_ap_start_reg_reg_0(grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0),
        .grp_ByteCpy_119_fu_491_dst_offset(grp_ByteCpy_119_fu_491_dst_offset),
        .grp_ByteXor_143_fu_475_a_address0(grp_ByteXor_143_fu_475_a_address0),
        .icmp_ln197_fu_876_p2(icmp_ln197_fu_876_p2),
        .icmp_ln197_reg_1350(icmp_ln197_reg_1350),
        .icmp_ln234_fu_1199_p2(icmp_ln234_fu_1199_p2),
        .icmp_ln234_reg_1506(icmp_ln234_reg_1506),
        .idx_fu_40(idx_fu_40),
        .\idx_fu_40_reg[0] (grp_ByteCpy_119_fu_491_n_35),
        .\idx_fu_40_reg[1] (grp_ByteCpy_119_fu_491_n_34),
        .\idx_fu_40_reg[2] (grp_ByteCpy_119_fu_491_n_21),
        .p_0_in__1(p_0_in__1),
        .p_0_in__3(p_0_in__3),
        .p_0_in__4(p_0_in__4),
        .p_0_in__5(p_0_in__5),
        .\q0_reg[7] (fin_1_U_n_13),
        .\q0_reg[7]_0 (grp_ByteXor_143_fu_475_n_9),
        .\q0_reg[7]_1 (grp_ByteCpy_fu_394_n_24),
        .\q0_reg[7]_10 (grp_ByteCpy_11831_fu_378_dst_we0),
        .\q0_reg[7]_11 (grp_ByteCpy_11831_fu_378_n_34),
        .\q0_reg[7]_12 (fin_1_U_n_11),
        .\q0_reg[7]_13 (grp_ByteCpy_11831_fu_378_n_32),
        .\q0_reg[7]_14 (grp_ByteXor_11151_fu_384_n_25),
        .\q0_reg[7]_15 ({grp_ByteXor_143_fu_475_dst_ce0,grp_ByteXor_143_fu_475_a_ce0}),
        .\q0_reg[7]_16 (grp_ByteCpy_116_fu_510_src_ce0),
        .\q0_reg[7]_17 (grp_ByteCpy_11831_fu_378_n_31),
        .\q0_reg[7]_18 (fin_U_n_25),
        .\q0_reg[7]_19 (grp_ByteXor_11151_fu_384_n_15),
        .\q0_reg[7]_2 (grp_ByteXor_143_fu_475_n_11),
        .\q0_reg[7]_20 (grp_ByteCpy_11831_fu_378_n_26),
        .\q0_reg[7]_21 (grp_ByteCpy_fu_394_dst_we0),
        .\q0_reg[7]_3 (fin_1_U_n_1),
        .\q0_reg[7]_4 (grp_ByteCpy_fu_394_n_25),
        .\q0_reg[7]_5 (fin_1_U_n_12),
        .\q0_reg[7]_6 (grp_ByteCpy_11831_fu_378_n_33),
        .\q0_reg[7]_7 (grp_ByteXor_11151_fu_384_n_16),
        .\q0_reg[7]_8 (fin_U_n_36),
        .\q0_reg[7]_9 (grp_ByteCpy_116_fu_510_src_address0),
        .ram_reg_0_15_0_0_i_6__7_0(grp_ByteCpy_fu_394_dst_address0),
        .ram_reg_0_15_0_0_i_6__7_1(grp_ByteXor_143_fu_475_dst_address0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_119_fu_491_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state108),
        .I2(\ap_CS_fsm_reg_n_0_[113] ),
        .I3(ap_CS_fsm_state38),
        .O(grp_ByteCpy_119_fu_491_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    grp_ByteCpy_119_fu_491_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state112),
        .I1(\icmp_ln234_reg_1506[0]_i_5_n_0 ),
        .I2(\icmp_ln234_reg_1506[0]_i_4_n_0 ),
        .I3(\icmp_ln234_reg_1506[0]_i_3_n_0 ),
        .I4(\icmp_ln234_reg_1506[0]_i_2_n_0 ),
        .O(grp_ByteCpy_119_fu_491_ap_start_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_119_fu_491_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_119_fu_491_n_40),
        .Q(grp_ByteCpy_119_fu_491_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_1 grp_ByteCpy_1_fu_338
       (.ADDRBWRADDR(Clefia_enc_address0),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .D(ap_NS_fsm_0),
        .E(pt_ce0),
        .Q({ap_CS_fsm_pp0_stage1,grp_ByteCpy_1_fu_338_n_1}),
        .WEBWE({p_2_out,p_2_in_4,grp_ByteCpy_1_fu_338_n_21,grp_ByteCpy_1_fu_338_n_22}),
        .\ap_CS_fsm_reg[0]_0 (grp_ByteCpy_1_fu_338_n_9),
        .\ap_CS_fsm_reg[0]_1 (grp_ByteCpy_1_fu_338_n_10),
        .\ap_CS_fsm_reg[15]_0 (grp_ByteCpy_1_fu_338_n_18),
        .\ap_CS_fsm_reg[18] (grp_ByteCpy_1_fu_338_n_15),
        .\ap_CS_fsm_reg[8]_0 (grp_ByteCpy_1_fu_338_pt_address0),
        .ap_NS_fsm({ap_NS_fsm[17],ap_NS_fsm[1]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_ByteCpy_1_fu_338_ap_ce(grp_ByteCpy_1_fu_338_ap_ce),
        .grp_ByteCpy_1_fu_338_ap_start_reg(grp_ByteCpy_1_fu_338_ap_start_reg),
        .grp_ByteCpy_1_fu_338_dst_address0(grp_ByteCpy_1_fu_338_dst_address0),
        .grp_ByteCpy_1_fu_338_dst_ce0(grp_ByteCpy_1_fu_338_dst_ce0),
        .grp_ByteCpy_2_fu_516_Clefia_enc_address0({grp_ByteCpy_2_fu_516_Clefia_enc_address0[3],grp_ByteCpy_2_fu_516_Clefia_enc_address0[1:0]}),
        .grp_ByteCpy_2_fu_516_Clefia_enc_ce0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .grp_ByteXor_1_fu_524_Clefia_enc_address0({grp_ByteXor_1_fu_524_Clefia_enc_address0[3],grp_ByteXor_1_fu_524_Clefia_enc_address0[1:0]}),
        .grp_ByteXor_1_fu_524_Clefia_enc_ce0(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .grp_ByteXor_1_fu_524_Clefia_enc_we0(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .\int_Clefia_enc_shift0[1]_i_2_0 (control_s_axi_U_n_10),
        .\int_Clefia_enc_shift0_reg[0] (grp_ByteCpy_1_fu_338_n_13),
        .\int_Clefia_enc_shift0_reg[0]_0 (control_s_axi_U_n_3),
        .\int_Clefia_enc_shift0_reg[1] (grp_ByteCpy_1_fu_338_n_11),
        .\int_Clefia_enc_shift0_reg[1]_0 (control_s_axi_U_n_35),
        .\int_Clefia_enc_shift0_reg[1]_1 (control_s_axi_U_n_2),
        .\int_pt_shift0_reg[0] (control_s_axi_U_n_1),
        .\int_pt_shift0_reg[1] (control_s_axi_U_n_42),
        .\int_pt_shift0_reg[1]_0 (control_s_axi_U_n_0),
        .mem_reg(control_s_axi_U_n_41),
        .mem_reg_0(control_s_axi_U_n_36),
        .p_0_in__2(p_0_in__2),
        .\q0_reg[7] ({ap_CS_fsm_state93,ap_CS_fsm_state74,\ap_CS_fsm_reg_n_0_[0] }),
        .\q0_reg[7]_0 (rin_1_U_n_0),
        .\q0_reg[7]_1 (grp_ByteCpy_fu_394_src_ce0),
        .\q0_reg[7]_2 (rin_1_U_n_3));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_1_fu_338_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_1_fu_338_n_18),
        .Q(grp_ByteCpy_1_fu_338_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_2 grp_ByteCpy_2_fu_516
       (.ADDRBWRADDR(grp_ByteCpy_2_fu_516_n_38),
        .Clefia_dec_ce0(Clefia_dec_ce0),
        .D(grp_ByteCpy_2_fu_516_src_q0),
        .DIBDI(Clefia_enc_d0),
        .E(rout_1_ce1),
        .Q({ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage6}),
        .\ap_CS_fsm_reg[117] (rout_ce1),
        .\ap_CS_fsm_reg[117]_0 (rout_ce0),
        .\ap_CS_fsm_reg[123] (grp_ByteCpy_2_fu_516_n_33),
        .\ap_CS_fsm_reg[128] (grp_ByteCpy_2_fu_516_n_14),
        .\ap_CS_fsm_reg[12]_0 ({grp_ByteCpy_2_fu_516_Clefia_enc_address0[3],grp_ByteCpy_2_fu_516_Clefia_enc_address0[1:0]}),
        .\ap_CS_fsm_reg[12]_1 ({Clefia_dec_address0,grp_ByteCpy_2_fu_516_n_35}),
        .\ap_CS_fsm_reg[140] (Clefia_dec_d0),
        .\ap_CS_fsm_reg[15]_0 (grp_ByteCpy_2_fu_516_n_39),
        .\ap_CS_fsm_reg[2]_0 (rout_1_ce0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ByteCpy_2_fu_516_Clefia_enc_ce0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .grp_ByteCpy_2_fu_516_ap_start_reg(grp_ByteCpy_2_fu_516_ap_start_reg),
        .grp_ByteCpy_2_fu_516_ap_start_reg_reg(grp_ByteCpy_116_fu_510_n_11),
        .grp_ByteCpy_2_fu_516_src_address0(grp_ByteCpy_2_fu_516_src_address0),
        .grp_ByteCpy_2_fu_516_src_address1(grp_ByteCpy_2_fu_516_src_address1),
        .grp_ByteCpy_2_fu_516_src_q1(grp_ByteCpy_2_fu_516_src_q1),
        .grp_ByteXor_1_fu_524_Clefia_enc_address0({grp_ByteXor_1_fu_524_Clefia_enc_address0[3],grp_ByteXor_1_fu_524_Clefia_enc_address0[0]}),
        .grp_ByteXor_1_fu_524_Clefia_enc_ce0(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .grp_ByteXor_1_fu_524_Clefia_enc_d0(grp_ByteXor_1_fu_524_Clefia_enc_d0),
        .\int_Clefia_dec_shift0_reg[0] (grp_ByteCpy_2_fu_516_n_40),
        .\int_Clefia_dec_shift0_reg[0]_0 (control_s_axi_U_n_108),
        .mem_reg(control_s_axi_U_n_38),
        .mem_reg_0(control_s_axi_U_n_39),
        .mem_reg_1(control_s_axi_U_n_35),
        .mem_reg_2(control_s_axi_U_n_36),
        .mem_reg_3(grp_ByteCpy_1_fu_338_pt_address0[2]),
        .p_0_in__6(p_0_in__6),
        .p_0_in__7(p_0_in__7),
        .\q0_reg[7] (grp_ByteCpy_116_fu_510_dst_we0),
        .\q1_reg[7] (rout_1_U_n_32),
        .\q1_reg[7]_0 (grp_ByteCpy_116_fu_510_dst_address0),
        .\q1_reg[7]_1 (rout_U_n_0),
        .reg_3571(reg_3571),
        .\reg_357_reg[7]_0 ({rout_1_U_n_8,rout_1_U_n_9,rout_1_U_n_10,rout_1_U_n_11,rout_1_U_n_12,rout_1_U_n_13,rout_1_U_n_14,rout_1_U_n_15}),
        .reg_3631(reg_3631),
        .\reg_363_reg[7]_0 (p_1_in),
        .\reg_369_reg[7]_0 ({rout_1_U_n_24,rout_1_U_n_25,rout_1_U_n_26,rout_1_U_n_27,rout_1_U_n_28,rout_1_U_n_29,rout_1_U_n_30,rout_1_U_n_31}),
        .\reg_375_reg[7]_0 (p_0_in_5),
        .rout_1_address0(rout_1_address0[3]),
        .rout_address0(rout_address0[3]),
        .\src_load_15_reg_476[7]_i_3_0 ({ap_CS_fsm_state126,\ap_CS_fsm_reg_n_0_[124] ,ap_CS_fsm_state124,ap_CS_fsm_state123,ap_CS_fsm_state122,ap_CS_fsm_state121,ap_CS_fsm_state120,ap_CS_fsm_state119,ap_CS_fsm_state118,ap_CS_fsm_state117,ap_CS_fsm_state41}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_2_fu_516_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_2_fu_516_n_39),
        .Q(grp_ByteCpy_2_fu_516_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy grp_ByteCpy_fu_394
       (.D({ap_NS_fsm[103:102],ap_NS_fsm[27:26]}),
        .E(ct_ce0),
        .Q({grp_ByteCpy_fu_394_dst_we0,grp_ByteCpy_fu_394_src_ce0}),
        .\ap_CS_fsm_reg[102] (grp_ByteCpy_fu_394_n_26),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_fu_394_n_23),
        .\ap_CS_fsm_reg[1]_1 (grp_ByteCpy_fu_394_n_27),
        .\ap_CS_fsm_reg[2]_0 (rin_ce0),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ct_address0(ct_address0),
        .grp_ByteCpy_1_fu_338_dst_address0(grp_ByteCpy_1_fu_338_dst_address0),
        .grp_ByteCpy_1_fu_338_dst_ce0(grp_ByteCpy_1_fu_338_dst_ce0),
        .grp_ByteCpy_fu_394_ap_start_reg(grp_ByteCpy_fu_394_ap_start_reg),
        .grp_ByteXor_11151_fu_384_ap_done(grp_ByteXor_11151_fu_384_ap_done),
        .grp_ByteXor_112_2_fu_366_a_address0(grp_ByteXor_112_2_fu_366_a_address0),
        .\idx_fu_26_reg[2]_0 (grp_ByteCpy_fu_394_src_address0),
        .\idx_fu_26_reg[3]_0 (grp_ByteCpy_fu_394_n_24),
        .\idx_fu_26_reg[3]_1 (grp_ByteCpy_fu_394_n_25),
        .q0_reg({ap_CS_fsm_state103,ap_CS_fsm_state102,ap_CS_fsm_state99,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state27,\ap_CS_fsm_reg_n_0_[25] }),
        .\q0_reg[7] (rin_1_U_n_0),
        .\q0_reg[7]_0 (grp_ByteXor_112_2_fu_366_n_12),
        .\q0_reg[7]_1 (grp_ByteCpy_11831_fu_378_src_address0),
        .q0_reg_0(rk_U_n_29),
        .q0_reg_1(clefia_s0_U_n_33),
        .ram_reg_0_15_0_0_i_6__5(fin_1_U_n_12),
        .ram_reg_0_15_0_0_i_6__5_0(fin_1_U_n_10),
        .ram_reg_0_15_0_0_i_6__6(fin_U_n_26),
        .ram_reg_0_15_0_0_i_6__6_0(grp_ByteCpy_11831_fu_378_n_27),
        .ram_reg_0_15_0_0_i_6__6_1(fin_U_n_35),
        .ram_reg_0_15_0_0_i_6__6_2(fin_U_n_24),
        .rin_address0(rin_address0),
        .\zext_ln117_reg_107_reg[3]_0 (grp_ByteCpy_fu_394_dst_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_fu_394_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_fu_394_n_27),
        .Q(grp_ByteCpy_fu_394_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_11151 grp_ByteXor_11151_fu_384
       (.ADDRARDADDR(sel),
        .ADDRBWRADDR({grp_ByteXor_11151_fu_384_n_17,grp_ByteXor_11151_fu_384_n_18,grp_ByteXor_11151_fu_384_n_19,grp_ByteXor_11151_fu_384_n_20,grp_ByteXor_11151_fu_384_n_21,grp_ByteXor_11151_fu_384_n_22,grp_ByteXor_11151_fu_384_n_23,grp_ByteXor_11151_fu_384_n_24}),
        .D({ap_NS_fsm[107:106],ap_NS_fsm[101:100],ap_NS_fsm[31:30],ap_NS_fsm[25:24]}),
        .DOADO(rk_q0),
        .Q({ap_CS_fsm_state108,ap_CS_fsm_state107,ap_CS_fsm_state106,ap_CS_fsm_state103,ap_CS_fsm_state101,ap_CS_fsm_state100,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state27,ap_CS_fsm_state25,ap_CS_fsm_state24}),
        .\ap_CS_fsm_reg[100] (grp_ByteXor_11151_fu_384_n_11),
        .\ap_CS_fsm_reg[100]_0 (grp_ByteXor_11151_fu_384_n_73),
        .\ap_CS_fsm_reg[100]_1 (grp_ByteXor_11151_fu_384_n_74),
        .\ap_CS_fsm_reg[23] (grp_ByteXor_11151_fu_384_n_66),
        .ap_clk(ap_clk),
        .ap_return_1(grp_ByteXor_11151_fu_384_ap_return_1),
        .ap_return_2(grp_ByteXor_11151_fu_384_ap_return_2),
        .ap_return_3(grp_ByteXor_11151_fu_384_ap_return_3),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_ce0(grp_ByteXor_11151_fu_384_b_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .clefia_s1_ce1(clefia_s1_ce1),
        .dst2_02_fu_46_reg(rk_U_n_29),
        .dst2_02_fu_46_reg_0(grp_ByteCpy_fu_394_n_23),
        .\dst3_01_fu_42_reg[7]_0 ({grp_ByteXor_11151_fu_384_n_34,grp_ByteXor_11151_fu_384_n_35,grp_ByteXor_11151_fu_384_n_36,grp_ByteXor_11151_fu_384_n_37,grp_ByteXor_11151_fu_384_n_38,grp_ByteXor_11151_fu_384_n_39,grp_ByteXor_11151_fu_384_n_40,grp_ByteXor_11151_fu_384_n_41}),
        .\dst3_01_fu_42_reg[7]_1 ({fin_1_U_n_2,fin_1_U_n_3,fin_1_U_n_4,fin_1_U_n_5,fin_1_U_n_6,fin_1_U_n_7,fin_1_U_n_8,fin_1_U_n_9}),
        .grp_ByteXor_11151_fu_384_a_address0(grp_ByteXor_11151_fu_384_a_address0),
        .grp_ByteXor_11151_fu_384_ap_done(grp_ByteXor_11151_fu_384_ap_done),
        .grp_ByteXor_11151_fu_384_ap_start_reg(grp_ByteXor_11151_fu_384_ap_start_reg),
        .grp_ByteXor_11151_fu_384_b_address0({grp_ByteXor_11151_fu_384_b_address0[7],grp_ByteXor_11151_fu_384_b_address0[2:1]}),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset),
        .\idx_fu_38_reg[0]_0 (grp_ByteXor_11151_fu_384_n_25),
        .\idx_fu_38_reg[1]_0 (grp_ByteXor_11151_fu_384_n_15),
        .\idx_fu_38_reg[1]_1 (grp_ByteXor_11151_fu_384_n_70),
        .\idx_fu_38_reg[1]_2 (grp_ByteXor_11151_fu_384_n_71),
        .\idx_fu_38_reg[2]_0 (grp_ByteXor_11151_fu_384_n_16),
        .q0({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34}),
        .q0_reg(x_1_3_reg_1450),
        .q0_reg_0(reg_577),
        .q0_reg_1(reg_573),
        .ram_reg_0_15_0_0_i_5__6({grp_ByteCpy_11831_fu_378_n_28,grp_ByteCpy_11831_fu_378_n_29,grp_ByteCpy_11831_fu_378_n_30}),
        .ram_reg_0_15_0_0_i_5__6_0(grp_ByteCpy_fu_394_src_address0),
        .ram_reg_i_45__1_0(rk_U_n_32),
        .ram_reg_i_45__1_1(or_ln232_reg_1445[0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_11151_fu_384_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_11151_fu_384_n_66),
        .Q(grp_ByteXor_11151_fu_384_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_112_2 grp_ByteXor_112_2_fu_366
       (.D({ap_NS_fsm[97:94],ap_NS_fsm[21:18]}),
        .E(rin_1_ce0),
        .Q({ap_CS_fsm_state99,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state23,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,\ap_CS_fsm_reg_n_0_[17] }),
        .a_we0(grp_ByteXor_112_2_fu_366_a_we0),
        .add_ln432_reg_1368_reg(add_ln432_reg_1368_reg[3:2]),
        .add_ln433_reg_1373(add_ln433_reg_1373),
        .\add_ln433_reg_1373_reg[7] (grp_ByteXor_112_2_fu_366_n_24),
        .\ap_CS_fsm_reg[19] (grp_ByteXor_112_2_fu_366_n_13),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteXor_112_2_fu_366_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_ce0(grp_ByteXor_112_2_fu_366_b_ce0),
        .grp_ByteXor_112_2_fu_366_a_address0(grp_ByteXor_112_2_fu_366_a_address0),
        .grp_ByteXor_112_2_fu_366_ap_start_reg(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .grp_ByteXor_112_2_fu_366_b_address0({grp_ByteXor_112_2_fu_366_b_address0[7:6],grp_ByteXor_112_2_fu_366_b_address0[1:0]}),
        .grp_ByteXor_112_2_fu_366_b_offset(grp_ByteXor_112_2_fu_366_b_offset[7]),
        .idx_fu_30(idx_fu_30),
        .\idx_fu_30_reg[2]_0 (grp_ByteXor_112_2_fu_366_n_14),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[7] (grp_ByteCpy_11831_fu_378_src_ce0),
        .\q0_reg[7]_0 (rin_1_U_n_3),
        .\q0_reg[7]_1 (grp_ByteCpy_1_fu_338_n_15),
        .\q0_reg[7]_2 (grp_ByteCpy_fu_394_dst_we0),
        .\q0_reg[7]_3 (rin_U_n_16));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_112_2_fu_366_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_2_fu_366_n_13),
        .Q(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_143 grp_ByteXor_143_fu_475
       (.D({ap_NS_fsm[111:110],ap_NS_fsm[105:104],ap_NS_fsm[35:34],ap_NS_fsm[29:28]}),
        .Q({ap_CS_fsm_state111,ap_CS_fsm_state110,ap_CS_fsm_state105,ap_CS_fsm_state104,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state29,ap_CS_fsm_state28}),
        .\ap_CS_fsm_reg[104] (grp_ByteXor_143_fu_475_n_11),
        .\ap_CS_fsm_reg[110] (grp_ByteXor_143_fu_475_n_9),
        .\ap_CS_fsm_reg[27] (grp_ByteXor_143_fu_475_n_8),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteXor_143_fu_475_dst_ce0,grp_ByteXor_143_fu_475_a_ce0}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dst_address0(grp_ByteXor_143_fu_475_dst_address0),
        .grp_ByteXor_143_fu_475_ap_start_reg(grp_ByteXor_143_fu_475_ap_start_reg),
        .grp_ByteXor_143_fu_475_dst_d0(grp_ByteXor_143_fu_475_dst_d0),
        .idx_fu_40(idx_fu_40),
        .\idx_fu_40_reg[1]_0 (grp_ByteXor_143_fu_475_a_address0),
        .q0({fin_U_n_27,fin_U_n_28,fin_U_n_29,fin_U_n_30,fin_U_n_31,fin_U_n_32,fin_U_n_33,fin_U_n_34}),
        .ram_reg_0_15_7_7_i_1__5({fin_1_U_n_2,fin_1_U_n_3,fin_1_U_n_4,fin_1_U_n_5,fin_1_U_n_6,fin_1_U_n_7,fin_1_U_n_8,fin_1_U_n_9}),
        .\tmp_reg_224[7]_i_2 (y_0_2_reg_1425),
        .\tmp_reg_224[7]_i_2_0 (y_0_1_reg_1319),
        .\tmp_reg_224[7]_i_2_1 (y_0_reg_1274),
        .\tmp_reg_224[7]_i_2_2 (y_1_2_reg_1430),
        .\tmp_reg_224[7]_i_2_3 (y_1_1_reg_1324),
        .\tmp_reg_224[7]_i_2_4 (y_1_reg_1279),
        .\tmp_reg_224[7]_i_3 (y_2_2_reg_1435),
        .\tmp_reg_224[7]_i_3_0 (y_2_1_reg_1329),
        .\tmp_reg_224[7]_i_3_1 (y_2_reg_1284),
        .\tmp_reg_224[7]_i_3_2 (y_3_2_reg_1440),
        .\tmp_reg_224[7]_i_3_3 (y_3_1_reg_1334),
        .\tmp_reg_224[7]_i_3_4 (y_3_reg_1289),
        .\tmp_reg_224_reg[7]_0 (y_3_3_reg_1490),
        .\tmp_reg_224_reg[7]_1 (y_2_3_reg_1485),
        .\tmp_reg_224_reg[7]_2 (y_1_3_reg_1480),
        .\tmp_reg_224_reg[7]_3 (y_0_3_reg_1475));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_143_fu_475_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_143_fu_475_n_8),
        .Q(grp_ByteXor_143_fu_475_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_1 grp_ByteXor_1_fu_524
       (.Clefia_dec_q0(Clefia_dec_q0),
        .Clefia_enc_q0(Clefia_enc_q0),
        .D(rk_q1),
        .DOADO(rk_q0),
        .Q({ap_CS_fsm_state143,ap_CS_fsm_state142,ap_CS_fsm_state135,ap_CS_fsm_state134,ap_CS_fsm_state67,ap_CS_fsm_state66,ap_CS_fsm_state58}),
        .\ap_CS_fsm_reg[15] ({int_Clefia_dec_be0,grp_ByteXor_1_fu_524_n_13,grp_ByteXor_1_fu_524_n_14}),
        .\ap_CS_fsm_reg[7]_0 (grp_ByteXor_1_fu_524_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_ce0(grp_ByteXor_11151_fu_384_b_ce0),
        .\b_offset_read_reg_307_reg[3]_0 (grp_ByteXor_1_fu_524_b_offset),
        .grp_ByteXor_1_fu_524_Clefia_enc_address0({grp_ByteXor_1_fu_524_Clefia_enc_address0[3],grp_ByteXor_1_fu_524_Clefia_enc_address0[1:0]}),
        .grp_ByteXor_1_fu_524_Clefia_enc_ce0(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .grp_ByteXor_1_fu_524_Clefia_enc_d0(grp_ByteXor_1_fu_524_Clefia_enc_d0),
        .grp_ByteXor_1_fu_524_Clefia_enc_we0(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .grp_ByteXor_1_fu_524_a_offset1(grp_ByteXor_1_fu_524_a_offset1),
        .grp_ByteXor_1_fu_524_ap_start_reg(grp_ByteXor_1_fu_524_ap_start_reg),
        .grp_ByteXor_1_fu_524_b_address0({grp_ByteXor_1_fu_524_b_address0[7:5],grp_ByteXor_1_fu_524_b_address0[3:1]}),
        .\int_Clefia_dec_shift0_reg[1] (grp_ByteXor_1_fu_524_n_9),
        .\int_Clefia_dec_shift0_reg[1]_0 (grp_ByteCpy_2_fu_516_n_14),
        .\int_Clefia_dec_shift0_reg[1]_1 (control_s_axi_U_n_38),
        .\int_Clefia_dec_shift0_reg[1]_2 (control_s_axi_U_n_107),
        .mem_reg(grp_ByteCpy_2_fu_516_Clefia_enc_address0[1:0]),
        .ram_reg(grp_ClefiaKeySet_fu_347_n_7),
        .ram_reg_0(rk_U_n_29),
        .ram_reg_1(rk_U_n_16),
        .ram_reg_2(\shl_ln_reg_1357_reg_n_0_[7] ),
        .ram_reg_3(\shl_ln_reg_1357_reg_n_0_[6] ),
        .ram_reg_4(\shl_ln_reg_1357_reg_n_0_[5] ),
        .rk_ce0(rk_ce0),
        .rk_ce1(rk_ce1),
        .shl_ln1_fu_916_p3(shl_ln1_fu_916_p3));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_1_fu_524_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_1_fu_524_n_8),
        .Q(grp_ByteXor_1_fu_524_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaKeySet grp_ClefiaKeySet_fu_347
       (.ADDRARDADDR(rk_address0),
        .ADDRBWRADDR({grp_ByteXor_11151_fu_384_n_17,grp_ByteXor_11151_fu_384_n_18,grp_ByteXor_11151_fu_384_n_19,grp_ByteXor_11151_fu_384_n_20,grp_ByteXor_11151_fu_384_n_21,grp_ByteXor_11151_fu_384_n_22,grp_ByteXor_11151_fu_384_n_23,grp_ByteXor_11151_fu_384_n_24}),
        .D({grp_ClefiaKeySet_fu_347_n_3,ap_NS_fsm[92],ap_NS_fsm[17:16]}),
        .DIADI(grp_ClefiaKeySet_fu_347_rk_d0),
        .DOADO(q1_reg),
        .DOBDO(clefia_s1_q0),
        .Q({ap_CS_fsm_state110,ap_CS_fsm_state108,ap_CS_fsm_state97,ap_CS_fsm_state95,ap_CS_fsm_state93,ap_CS_fsm_state92,ap_CS_fsm_state34,ap_CS_fsm_state32,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .WEA(rk_we0),
        .\ap_CS_fsm_reg[109]_0 (y_2_1_fu_836_p2[6:3]),
        .\ap_CS_fsm_reg[171]_0 (grp_ClefiaKeySet_fu_347_ap_done),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaKeySet_fu_347_n_7),
        .\ap_CS_fsm_reg[91]_0 (grp_ClefiaKeySet_fu_347_n_106),
        .\ap_CS_fsm_reg[93]_0 (grp_ByteCpy_fu_394_n_23),
        .ap_clk(ap_clk),
        .\ap_return_preg_reg[2]_0 (grp_ClefiaKeySet_fu_347_n_2),
        .\ap_return_preg_reg[3]_0 (grp_ClefiaKeySet_fu_347_n_1),
        .\ap_return_preg_reg[4]_0 (grp_ClefiaKeySet_fu_347_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_ce0(grp_ByteXor_112_2_fu_366_b_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .dst2_02_fu_46_reg({y_3_2_fu_1065_p2[6:2],y_3_2_fu_1065_p2[0]}),
        .dst2_02_fu_46_reg_0(grp_ClefiaKeySet_fu_347_n_64),
        .dst2_02_fu_46_reg_1(y_2_2_fu_1046_p2[7:3]),
        .dst2_02_fu_46_reg_2(grp_ClefiaKeySet_fu_347_n_88),
        .dst2_02_fu_46_reg_3(p_1_in__0),
        .grp_ByteXor_11151_fu_384_b_address0({grp_ByteXor_11151_fu_384_b_address0[7],grp_ByteXor_11151_fu_384_b_address0[2:1]}),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset[6:3]),
        .grp_ByteXor_112_2_fu_366_b_address0({grp_ByteXor_112_2_fu_366_b_address0[7:6],grp_ByteXor_112_2_fu_366_b_address0[1:0]}),
        .grp_ByteXor_112_2_fu_366_b_offset({grp_ByteXor_112_2_fu_366_b_offset[7],grp_ByteXor_112_2_fu_366_b_offset[5]}),
        .grp_ByteXor_1_fu_524_b_address0({grp_ByteXor_1_fu_524_b_address0[7:5],grp_ByteXor_1_fu_524_b_address0[3:1]}),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .\icmp_ln395_reg_900[0]_i_7_0 (key_bitlen_read_reg_1218),
        .idx_fu_30(idx_fu_30),
        .ram_reg(rk_U_n_20),
        .ram_reg_0(rk_U_n_29),
        .ram_reg_1(grp_ByteXor_11151_fu_384_n_70),
        .ram_reg_2(rk_U_n_16),
        .ram_reg_3(grp_ByteXor_11151_fu_384_n_11),
        .ram_reg_4(grp_ByteXor_11151_fu_384_n_71),
        .ram_reg_5(grp_ByteXor_112_2_fu_366_n_14),
        .ram_reg_6(grp_ByteXor_11151_fu_384_n_74),
        .ram_reg_7(grp_ByteXor_112_2_fu_366_n_24),
        .ram_reg_8(grp_ByteXor_11151_fu_384_n_73),
        .\reg_569_reg[4] (rk_U_n_19),
        .\reg_581_reg[1] (grp_ClefiaKeySet_fu_347_n_75),
        .\reg_581_reg[2] (grp_ClefiaKeySet_fu_347_n_77),
        .\reg_581_reg[2]_0 (grp_ClefiaKeySet_fu_347_n_89),
        .\reg_581_reg[7] (grp_ClefiaKeySet_fu_347_n_39),
        .\reg_581_reg[7]_0 ({y_3_3_fu_1178_p2[7:3],grp_ClefiaKeySet_fu_347_n_53,y_3_3_fu_1178_p2[1:0]}),
        .\reg_581_reg[7]_1 ({y_0_fu_678_p2[7],y_0_fu_678_p2[5:4],grp_ClefiaKeySet_fu_347_n_94,grp_ClefiaKeySet_fu_347_n_95,y_0_fu_678_p2[0]}),
        .\reg_588_reg[5] (y_1_fu_703_p2[5:4]),
        .\reg_588_reg[6] (y_3_1_fu_855_p2),
        .\reg_588_reg[7] ({y_0_1_fu_792_p2[7],grp_ClefiaKeySet_fu_347_n_81,y_0_1_fu_792_p2[5],grp_ClefiaKeySet_fu_347_n_83,y_0_1_fu_792_p2[3:0]}),
        .\reg_595_reg[2] (grp_ClefiaKeySet_fu_347_n_65),
        .\reg_595_reg[6] (y_1_1_fu_811_p2),
        .\reg_595_reg[6]_0 (y_1_3_fu_1134_p2),
        .\reg_600_reg[0] (grp_ClefiaKeySet_fu_347_n_76),
        .\reg_600_reg[5] (grp_ClefiaKeySet_fu_347_n_97),
        .\reg_600_reg[7] (grp_ClefiaKeySet_fu_347_n_90),
        .shl_ln1_fu_916_p3(shl_ln1_fu_916_p3),
        .\xor_ln124_reg_157_reg[7] (rk_q0),
        .\y_0_3_reg_1475_reg[0] (clefia_s0_U_n_18),
        .\y_0_3_reg_1475_reg[2] (clefia_s0_U_n_12),
        .\y_0_3_reg_1475_reg[2]_0 (\y_0_1_reg_1319[2]_i_2_n_0 ),
        .\y_0_3_reg_1475_reg[5] (\y_0_1_reg_1319[5]_i_2_n_0 ),
        .\y_1_1_reg_1324_reg[0] (reg_595),
        .\y_1_2_reg_1430_reg[5] (clefia_s0_U_n_32),
        .\y_1_3_reg_1480[3]_i_2 (\y_1_1_reg_1324[3]_i_4_n_0 ),
        .\y_1_3_reg_1480_reg[4] (\y_3_reg_1289[7]_i_2_n_0 ),
        .\y_1_3_reg_1480_reg[4]_0 (\y_1_1_reg_1324[4]_i_4_n_0 ),
        .\y_2_2_reg_1435_reg[5] (\y_2_reg_1284[5]_i_2_n_0 ),
        .\y_2_2_reg_1435_reg[7] (clefia_s0_q0[7:3]),
        .\y_2_2_reg_1435_reg[7]_0 (\y_2_reg_1284[7]_i_2_n_0 ),
        .\y_2_3_reg_1485_reg[3] (clefia_s0_U_n_27),
        .\y_2_3_reg_1485_reg[4] (clefia_s0_U_n_34),
        .\y_3_1_reg_1334[5]_i_2 (\y_1_1_reg_1324[5]_i_4_n_0 ),
        .\y_3_1_reg_1334_reg[1] (reg_588),
        .\y_3_1_reg_1334_reg[1]_0 (\y_0_reg_1274[1]_i_5_n_0 ),
        .\y_3_1_reg_1334_reg[3] (\y_0_reg_1274[6]_i_3_n_0 ),
        .\y_3_1_reg_1334_reg[3]_0 (\y_2_1_reg_1329[0]_i_2_n_0 ),
        .\y_3_1_reg_1334_reg[3]_1 (\y_0_reg_1274[3]_i_4_n_0 ),
        .\y_3_1_reg_1334_reg[7] (reg_600),
        .\y_3_2_reg_1440_reg[0] (\y_0_1_reg_1319[4]_i_3_n_0 ),
        .\y_3_2_reg_1440_reg[0]_0 (clefia_s0_U_n_26),
        .\y_3_2_reg_1440_reg[0]_1 (\y_1_reg_1279[0]_i_2_n_0 ),
        .\y_3_2_reg_1440_reg[2] (\y_2_reg_1284[2]_i_2_n_0 ),
        .\y_3_2_reg_1440_reg[2]_0 (clefia_s0_U_n_25),
        .\y_3_2_reg_1440_reg[3] (clefia_s0_U_n_28),
        .\y_3_2_reg_1440_reg[4] (clefia_s0_U_n_35),
        .\y_3_2_reg_1440_reg[6] (\y_3_reg_1289[6]_i_2_n_0 ),
        .\y_3_2_reg_1440_reg[6]_0 (clefia_s0_U_n_29),
        .\y_3_2_reg_1440_reg[6]_1 (\y_0_1_reg_1319[7]_i_2_n_0 ),
        .\y_3_3_reg_1490_reg[0] (\y_0_reg_1274[0]_i_5_n_0 ),
        .\y_3_3_reg_1490_reg[2] (\y_0_reg_1274[2]_i_2_n_0 ),
        .\y_3_3_reg_1490_reg[4] (\y_0_reg_1274[4]_i_3_n_0 ),
        .\y_3_3_reg_1490_reg[4]_0 (\y_3_1_reg_1334[4]_i_2_n_0 ),
        .\y_3_3_reg_1490_reg[5] (\y_0_reg_1274[5]_i_2_n_0 ),
        .\y_3_3_reg_1490_reg[6] (\y_0_reg_1274[6]_i_4_n_0 ),
        .\y_3_3_reg_1490_reg[7] (reg_581),
        .\y_3_3_reg_1490_reg[7]_0 (\y_0_reg_1274[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaKeySet_fu_347_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet_fu_347_n_106),
        .Q(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln193_reg_1223[0]_i_1 
       (.I0(shl_ln1_fu_916_p3[6]),
        .I1(shl_ln1_fu_916_p3[5]),
        .I2(shl_ln1_fu_916_p3[7]),
        .I3(ap_CS_fsm_state23),
        .I4(\icmp_ln193_reg_1223_reg_n_0_[0] ),
        .O(\icmp_ln193_reg_1223[0]_i_1_n_0 ));
  FDRE \icmp_ln193_reg_1223_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln193_reg_1223[0]_i_1_n_0 ),
        .Q(\icmp_ln193_reg_1223_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln197_reg_1350[0]_i_1 
       (.I0(\icmp_ln197_reg_1350[0]_i_2_n_0 ),
        .I1(\icmp_ln197_reg_1350[0]_i_3_n_0 ),
        .I2(\icmp_ln197_reg_1350[0]_i_4_n_0 ),
        .I3(\icmp_ln197_reg_1350[0]_i_5_n_0 ),
        .O(icmp_ln197_fu_876_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln197_reg_1350[0]_i_2 
       (.I0(add_ln188_1_fu_865_p2[12]),
        .I1(add_ln188_1_fu_865_p2[2]),
        .I2(add_ln188_1_fu_865_p2[6]),
        .I3(add_ln188_1_fu_865_p2[28]),
        .I4(\icmp_ln197_reg_1350[0]_i_6_n_0 ),
        .O(\icmp_ln197_reg_1350[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln197_reg_1350[0]_i_3 
       (.I0(add_ln188_1_fu_865_p2[14]),
        .I1(add_ln188_1_fu_865_p2[30]),
        .I2(add_ln188_1_fu_865_p2[22]),
        .I3(add_ln188_1_fu_865_p2[26]),
        .I4(\icmp_ln197_reg_1350[0]_i_7_n_0 ),
        .O(\icmp_ln197_reg_1350[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln197_reg_1350[0]_i_4 
       (.I0(add_ln188_1_fu_865_p2[1]),
        .I1(add_ln188_1_fu_865_p2[5]),
        .I2(add_ln188_1_fu_865_p2[21]),
        .I3(add_ln188_1_fu_865_p2[19]),
        .I4(\icmp_ln197_reg_1350[0]_i_8_n_0 ),
        .O(\icmp_ln197_reg_1350[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln197_reg_1350[0]_i_5 
       (.I0(add_ln188_1_fu_865_p2[20]),
        .I1(add_ln188_1_fu_865_p2[18]),
        .I2(add_ln188_1_fu_865_p2[9]),
        .I3(add_ln188_1_fu_865_p2[29]),
        .I4(\icmp_ln197_reg_1350[0]_i_9_n_0 ),
        .O(\icmp_ln197_reg_1350[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln197_reg_1350[0]_i_6 
       (.I0(add_ln188_1_fu_865_p2[27]),
        .I1(add_ln188_1_fu_865_p2[11]),
        .I2(add_ln188_1_fu_865_p2[24]),
        .I3(add_ln188_1_fu_865_p2[8]),
        .O(\icmp_ln197_reg_1350[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln197_reg_1350[0]_i_7 
       (.I0(add_ln188_1_fu_865_p2[31]),
        .I1(add_ln188_1_fu_865_p2[15]),
        .I2(add_ln188_1_fu_865_p2[16]),
        .I3(add_ln188_1_fu_865_p2[10]),
        .O(\icmp_ln197_reg_1350[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln197_reg_1350[0]_i_8 
       (.I0(add_ln188_1_fu_865_p2[23]),
        .I1(add_ln188_1_fu_865_p2[7]),
        .I2(add_ln188_1_fu_865_p2[25]),
        .I3(add_ln188_1_fu_865_p2[13]),
        .O(\icmp_ln197_reg_1350[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln197_reg_1350[0]_i_9 
       (.I0(dec12_i_i_in_fu_178[0]),
        .I1(add_ln188_1_fu_865_p2[17]),
        .I2(add_ln188_1_fu_865_p2[4]),
        .I3(add_ln188_1_fu_865_p2[3]),
        .O(\icmp_ln197_reg_1350[0]_i_9_n_0 ));
  FDRE \icmp_ln197_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state36),
        .D(icmp_ln197_fu_876_p2),
        .Q(icmp_ln197_reg_1350),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \icmp_ln230_reg_1378[0]_i_1 
       (.I0(shl_ln1_fu_916_p3[6]),
        .I1(shl_ln1_fu_916_p3[5]),
        .I2(shl_ln1_fu_916_p3[7]),
        .I3(ap_CS_fsm_state99),
        .I4(\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .O(\icmp_ln230_reg_1378[0]_i_1_n_0 ));
  FDRE \icmp_ln230_reg_1378_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln230_reg_1378[0]_i_1_n_0 ),
        .Q(\icmp_ln230_reg_1378_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln234_reg_1506[0]_i_1 
       (.I0(\icmp_ln234_reg_1506[0]_i_2_n_0 ),
        .I1(\icmp_ln234_reg_1506[0]_i_3_n_0 ),
        .I2(\icmp_ln234_reg_1506[0]_i_4_n_0 ),
        .I3(\icmp_ln234_reg_1506[0]_i_5_n_0 ),
        .O(icmp_ln234_fu_1199_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln234_reg_1506[0]_i_2 
       (.I0(add_ln224_1_fu_1188_p2[12]),
        .I1(add_ln224_1_fu_1188_p2[2]),
        .I2(add_ln224_1_fu_1188_p2[6]),
        .I3(add_ln224_1_fu_1188_p2[28]),
        .I4(\icmp_ln234_reg_1506[0]_i_6_n_0 ),
        .O(\icmp_ln234_reg_1506[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln234_reg_1506[0]_i_3 
       (.I0(add_ln224_1_fu_1188_p2[14]),
        .I1(add_ln224_1_fu_1188_p2[30]),
        .I2(add_ln224_1_fu_1188_p2[22]),
        .I3(add_ln224_1_fu_1188_p2[26]),
        .I4(\icmp_ln234_reg_1506[0]_i_7_n_0 ),
        .O(\icmp_ln234_reg_1506[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln234_reg_1506[0]_i_4 
       (.I0(add_ln224_1_fu_1188_p2[1]),
        .I1(add_ln224_1_fu_1188_p2[5]),
        .I2(add_ln224_1_fu_1188_p2[21]),
        .I3(add_ln224_1_fu_1188_p2[19]),
        .I4(\icmp_ln234_reg_1506[0]_i_8_n_0 ),
        .O(\icmp_ln234_reg_1506[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln234_reg_1506[0]_i_5 
       (.I0(add_ln224_1_fu_1188_p2[20]),
        .I1(add_ln224_1_fu_1188_p2[18]),
        .I2(add_ln224_1_fu_1188_p2[9]),
        .I3(add_ln224_1_fu_1188_p2[29]),
        .I4(\icmp_ln234_reg_1506[0]_i_9_n_0 ),
        .O(\icmp_ln234_reg_1506[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln234_reg_1506[0]_i_6 
       (.I0(add_ln224_1_fu_1188_p2[27]),
        .I1(add_ln224_1_fu_1188_p2[11]),
        .I2(add_ln224_1_fu_1188_p2[24]),
        .I3(add_ln224_1_fu_1188_p2[8]),
        .O(\icmp_ln234_reg_1506[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln234_reg_1506[0]_i_7 
       (.I0(add_ln224_1_fu_1188_p2[31]),
        .I1(add_ln224_1_fu_1188_p2[15]),
        .I2(add_ln224_1_fu_1188_p2[16]),
        .I3(add_ln224_1_fu_1188_p2[10]),
        .O(\icmp_ln234_reg_1506[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln234_reg_1506[0]_i_8 
       (.I0(add_ln224_1_fu_1188_p2[23]),
        .I1(add_ln224_1_fu_1188_p2[7]),
        .I2(add_ln224_1_fu_1188_p2[25]),
        .I3(add_ln224_1_fu_1188_p2[13]),
        .O(\icmp_ln234_reg_1506[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \icmp_ln234_reg_1506[0]_i_9 
       (.I0(dec12_i_i14_in_fu_186[0]),
        .I1(add_ln224_1_fu_1188_p2[17]),
        .I2(add_ln224_1_fu_1188_p2[4]),
        .I3(add_ln224_1_fu_1188_p2[3]),
        .O(\icmp_ln234_reg_1506[0]_i_9_n_0 ));
  FDRE \icmp_ln234_reg_1506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state112),
        .D(icmp_ln234_fu_1199_p2),
        .Q(icmp_ln234_reg_1506),
        .R(1'b0));
  FDRE \idx34_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[0]),
        .Q(\idx34_fu_182_reg_n_0_[0] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[1]),
        .Q(\idx34_fu_182_reg_n_0_[1] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[2]),
        .Q(\idx34_fu_182_reg_n_0_[2] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[3]),
        .Q(\idx34_fu_182_reg_n_0_[3] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[4]),
        .Q(\idx34_fu_182_reg_n_0_[4] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[5]),
        .Q(\idx34_fu_182_reg_n_0_[5] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[6]),
        .Q(\idx34_fu_182_reg_n_0_[6] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx34_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln233_reg_1501[7]),
        .Q(\idx34_fu_182_reg_n_0_[7] ),
        .R(ap_NS_fsm19_out));
  FDRE \idx_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[0]),
        .Q(\idx_fu_174_reg_n_0_[0] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[1]),
        .Q(\idx_fu_174_reg_n_0_[1] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[2]),
        .Q(\idx_fu_174_reg_n_0_[2] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[3]),
        .Q(\idx_fu_174_reg_n_0_[3] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[4]),
        .Q(\idx_fu_174_reg_n_0_[4] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[5]),
        .Q(\idx_fu_174_reg_n_0_[5] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[6]),
        .Q(\idx_fu_174_reg_n_0_[6] ),
        .R(ap_NS_fsm122_out));
  FDRE \idx_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm112_out),
        .D(add_ln188_reg_1345[7]),
        .Q(\idx_fu_174_reg_n_0_[7] ),
        .R(ap_NS_fsm122_out));
  FDRE \key_bitlen_read_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[0]),
        .Q(key_bitlen_read_reg_1218[0]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[10]),
        .Q(key_bitlen_read_reg_1218[10]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[11]),
        .Q(key_bitlen_read_reg_1218[11]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[12]),
        .Q(key_bitlen_read_reg_1218[12]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[13]),
        .Q(key_bitlen_read_reg_1218[13]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[14]),
        .Q(key_bitlen_read_reg_1218[14]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[15]),
        .Q(key_bitlen_read_reg_1218[15]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[16]),
        .Q(key_bitlen_read_reg_1218[16]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[17]),
        .Q(key_bitlen_read_reg_1218[17]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[18]),
        .Q(key_bitlen_read_reg_1218[18]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[19]),
        .Q(key_bitlen_read_reg_1218[19]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[1]),
        .Q(key_bitlen_read_reg_1218[1]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[20]),
        .Q(key_bitlen_read_reg_1218[20]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[21]),
        .Q(key_bitlen_read_reg_1218[21]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[22]),
        .Q(key_bitlen_read_reg_1218[22]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[23]),
        .Q(key_bitlen_read_reg_1218[23]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[24]),
        .Q(key_bitlen_read_reg_1218[24]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[25]),
        .Q(key_bitlen_read_reg_1218[25]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[26]),
        .Q(key_bitlen_read_reg_1218[26]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[27]),
        .Q(key_bitlen_read_reg_1218[27]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[28]),
        .Q(key_bitlen_read_reg_1218[28]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[29]),
        .Q(key_bitlen_read_reg_1218[29]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[2]),
        .Q(key_bitlen_read_reg_1218[2]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[30]),
        .Q(key_bitlen_read_reg_1218[30]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[31]),
        .Q(key_bitlen_read_reg_1218[31]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[3]),
        .Q(key_bitlen_read_reg_1218[3]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[4]),
        .Q(key_bitlen_read_reg_1218[4]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[5]),
        .Q(key_bitlen_read_reg_1218[5]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[6]),
        .Q(key_bitlen_read_reg_1218[6]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[7]),
        .Q(key_bitlen_read_reg_1218[7]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[8]),
        .Q(key_bitlen_read_reg_1218[8]),
        .R(1'b0));
  FDRE \key_bitlen_read_reg_1218_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(key_bitlen[9]),
        .Q(key_bitlen_read_reg_1218[9]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[0]),
        .Q(or_ln232_reg_1445[0]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[1]),
        .Q(or_ln232_reg_1445[1]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[3]),
        .Q(or_ln232_reg_1445[3]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[4]),
        .Q(or_ln232_reg_1445[4]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[5]),
        .Q(or_ln232_reg_1445[5]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[6]),
        .Q(or_ln232_reg_1445[6]),
        .R(1'b0));
  FDRE \or_ln232_reg_1445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state106),
        .D(add_ln224_reg_1399[7]),
        .Q(or_ln232_reg_1445[7]),
        .R(1'b0));
  FDRE \reg_569_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet_fu_347_n_2),
        .Q(shl_ln1_fu_916_p3[5]),
        .R(1'b0));
  FDRE \reg_569_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet_fu_347_n_1),
        .Q(shl_ln1_fu_916_p3[6]),
        .R(1'b0));
  FDRE \reg_569_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaKeySet_fu_347_n_0),
        .Q(shl_ln1_fu_916_p3[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_573[7]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(ap_CS_fsm_state101),
        .O(reg_5730));
  FDRE \reg_573_reg[0] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[0]),
        .Q(reg_573[0]),
        .R(1'b0));
  FDRE \reg_573_reg[1] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[1]),
        .Q(reg_573[1]),
        .R(1'b0));
  FDRE \reg_573_reg[2] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[2]),
        .Q(reg_573[2]),
        .R(1'b0));
  FDRE \reg_573_reg[3] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[3]),
        .Q(reg_573[3]),
        .R(1'b0));
  FDRE \reg_573_reg[4] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[4]),
        .Q(reg_573[4]),
        .R(1'b0));
  FDRE \reg_573_reg[5] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[5]),
        .Q(reg_573[5]),
        .R(1'b0));
  FDRE \reg_573_reg[6] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[6]),
        .Q(reg_573[6]),
        .R(1'b0));
  FDRE \reg_573_reg[7] 
       (.C(ap_clk),
        .CE(reg_5730),
        .D(grp_ByteXor_11151_fu_384_ap_return_2[7]),
        .Q(reg_573[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \reg_577[7]_i_1 
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state25),
        .O(reg_5770));
  FDRE \reg_577_reg[0] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[0]),
        .Q(reg_577[0]),
        .R(1'b0));
  FDRE \reg_577_reg[1] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[1]),
        .Q(reg_577[1]),
        .R(1'b0));
  FDRE \reg_577_reg[2] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[2]),
        .Q(reg_577[2]),
        .R(1'b0));
  FDRE \reg_577_reg[3] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[3]),
        .Q(reg_577[3]),
        .R(1'b0));
  FDRE \reg_577_reg[4] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[4]),
        .Q(reg_577[4]),
        .R(1'b0));
  FDRE \reg_577_reg[5] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[5]),
        .Q(reg_577[5]),
        .R(1'b0));
  FDRE \reg_577_reg[6] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[6]),
        .Q(reg_577[6]),
        .R(1'b0));
  FDRE \reg_577_reg[7] 
       (.C(ap_clk),
        .CE(reg_5770),
        .D(grp_ByteXor_11151_fu_384_ap_return_3[7]),
        .Q(reg_577[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_581[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[25] ),
        .I1(ap_CS_fsm_state102),
        .I2(ap_CS_fsm_state32),
        .I3(ap_CS_fsm_state108),
        .O(\reg_581[7]_i_1_n_0 ));
  FDRE \reg_581_reg[0] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[0]),
        .Q(reg_581[0]),
        .R(1'b0));
  FDRE \reg_581_reg[1] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[1]),
        .Q(reg_581[1]),
        .R(1'b0));
  FDRE \reg_581_reg[2] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[2]),
        .Q(reg_581[2]),
        .R(1'b0));
  FDRE \reg_581_reg[3] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[3]),
        .Q(reg_581[3]),
        .R(1'b0));
  FDRE \reg_581_reg[4] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[4]),
        .Q(reg_581[4]),
        .R(1'b0));
  FDRE \reg_581_reg[5] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[5]),
        .Q(reg_581[5]),
        .R(1'b0));
  FDRE \reg_581_reg[6] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[6]),
        .Q(reg_581[6]),
        .R(1'b0));
  FDRE \reg_581_reg[7] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(clefia_s0_q0[7]),
        .Q(reg_581[7]),
        .R(1'b0));
  FDRE \reg_588_reg[0] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[0]),
        .Q(reg_588[0]),
        .R(1'b0));
  FDRE \reg_588_reg[1] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[1]),
        .Q(reg_588[1]),
        .R(1'b0));
  FDRE \reg_588_reg[2] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[2]),
        .Q(reg_588[2]),
        .R(1'b0));
  FDRE \reg_588_reg[3] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[3]),
        .Q(reg_588[3]),
        .R(1'b0));
  FDRE \reg_588_reg[4] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[4]),
        .Q(reg_588[4]),
        .R(1'b0));
  FDRE \reg_588_reg[5] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[5]),
        .Q(reg_588[5]),
        .R(1'b0));
  FDRE \reg_588_reg[6] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[6]),
        .Q(reg_588[6]),
        .R(1'b0));
  FDRE \reg_588_reg[7] 
       (.C(ap_clk),
        .CE(\reg_581[7]_i_1_n_0 ),
        .D(p_1_in__0[7]),
        .Q(reg_588[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_595[7]_i_1 
       (.I0(ap_CS_fsm_state32),
        .I1(ap_CS_fsm_state108),
        .O(p_2_in));
  FDRE \reg_595_reg[0] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[0]),
        .Q(reg_595[0]),
        .R(1'b0));
  FDRE \reg_595_reg[1] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[1]),
        .Q(reg_595[1]),
        .R(1'b0));
  FDRE \reg_595_reg[2] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[2]),
        .Q(reg_595[2]),
        .R(1'b0));
  FDRE \reg_595_reg[3] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[3]),
        .Q(reg_595[3]),
        .R(1'b0));
  FDRE \reg_595_reg[4] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[4]),
        .Q(reg_595[4]),
        .R(1'b0));
  FDRE \reg_595_reg[5] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[5]),
        .Q(reg_595[5]),
        .R(1'b0));
  FDRE \reg_595_reg[6] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[6]),
        .Q(reg_595[6]),
        .R(1'b0));
  FDRE \reg_595_reg[7] 
       (.C(ap_clk),
        .CE(p_2_in),
        .D(clefia_s1_q0[7]),
        .Q(reg_595[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \reg_600[7]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(ap_CS_fsm_state109),
        .O(reg_6000));
  FDRE \reg_600_reg[0] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[0]),
        .Q(reg_600[0]),
        .R(1'b0));
  FDRE \reg_600_reg[1] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[1]),
        .Q(reg_600[1]),
        .R(1'b0));
  FDRE \reg_600_reg[2] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[2]),
        .Q(reg_600[2]),
        .R(1'b0));
  FDRE \reg_600_reg[3] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[3]),
        .Q(reg_600[3]),
        .R(1'b0));
  FDRE \reg_600_reg[4] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[4]),
        .Q(reg_600[4]),
        .R(1'b0));
  FDRE \reg_600_reg[5] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[5]),
        .Q(reg_600[5]),
        .R(1'b0));
  FDRE \reg_600_reg[6] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[6]),
        .Q(reg_600[6]),
        .R(1'b0));
  FDRE \reg_600_reg[7] 
       (.C(ap_clk),
        .CE(reg_6000),
        .D(clefia_s0_q0[7]),
        .Q(reg_600[7]),
        .R(1'b0));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4 rin_1_U
       (.E(rin_1_ce0),
        .Q({ap_CS_fsm_state91,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state86,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state78,ap_CS_fsm_state77,\ap_CS_fsm_reg_n_0_[75] ,ap_CS_fsm_state21,ap_CS_fsm_state19}),
        .\ap_CS_fsm_reg[18] (rin_1_U_n_3),
        .\ap_CS_fsm_reg[82] (rin_1_U_n_2),
        .\ap_CS_fsm_reg[87] (rin_1_U_n_1),
        .\ap_CS_fsm_reg[89] (rin_1_U_n_0),
        .ap_clk(ap_clk),
        .d0({control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14,control_s_axi_U_n_15,control_s_axi_U_n_16,control_s_axi_U_n_17,control_s_axi_U_n_18}),
        .p_0_in(p_0_in),
        .q0({rin_1_U_n_4,rin_1_U_n_5,rin_1_U_n_6,rin_1_U_n_7,rin_1_U_n_8,rin_1_U_n_9,rin_1_U_n_10,rin_1_U_n_11}),
        .rin_1_address0(rin_1_address0));
  design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5 rin_U
       (.E(rin_ce0),
        .Q({ap_CS_fsm_state99,ap_CS_fsm_state97,ap_CS_fsm_state95}),
        .\ap_CS_fsm_reg[94] (rin_U_n_16),
        .ap_clk(ap_clk),
        .d0({rin_U_n_0,rin_U_n_1,rin_U_n_2,rin_U_n_3,rin_U_n_4,rin_U_n_5,rin_U_n_6,rin_U_n_7}),
        .p_0_in__0(p_0_in__0),
        .q0({rin_U_n_8,rin_U_n_9,rin_U_n_10,rin_U_n_11,rin_U_n_12,rin_U_n_13,rin_U_n_14,rin_U_n_15}),
        .\q0_reg[0]_0 (fout_U_n_12),
        .\q0_reg[1]_0 (fout_U_n_10),
        .\q0_reg[2]_0 (fout_U_n_8),
        .\q0_reg[3]_0 (fin_1_U_n_0),
        .\q0_reg[4]_0 (fout_U_n_6),
        .\q0_reg[5]_0 (fout_U_n_4),
        .\q0_reg[6]_0 (fout_U_n_2),
        .\q0_reg[7]_0 ({rin_1_U_n_4,rin_1_U_n_5,rin_1_U_n_6,rin_1_U_n_7,rin_1_U_n_8,rin_1_U_n_9,rin_1_U_n_10,rin_1_U_n_11}),
        .\q0_reg[7]_1 (fin_1_U_n_13),
        .\q0_reg[7]_2 (fout_U_n_0),
        .\q0_reg[7]_3 ({fin_U_n_0,fin_U_n_1,fin_U_n_2,fin_U_n_3,fin_U_n_4,fin_U_n_5,fin_U_n_6,fin_U_n_7}),
        .rin_address0(rin_address0));
  design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W rk_U
       (.ADDRARDADDR(rk_address0),
        .D(rk_q1),
        .DIADI(grp_ClefiaKeySet_fu_347_rk_d0),
        .Q({\ap_CS_fsm_reg_n_0_[144] ,ap_CS_fsm_state144,ap_CS_fsm_state143,ap_CS_fsm_state137,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state107,ap_CS_fsm_state101,ap_CS_fsm_state97,ap_CS_fsm_state95,ap_CS_fsm_state93,ap_CS_fsm_state69,\ap_CS_fsm_reg_n_0_[67] ,ap_CS_fsm_state67,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state31,ap_CS_fsm_state25,ap_CS_fsm_state21,ap_CS_fsm_state19,ap_CS_fsm_state17}),
        .WEA(rk_we0),
        .add_ln188_cast_reg_1249(add_ln188_cast_reg_1249),
        .\add_ln224_reg_1399_reg[0] (rk_U_n_32),
        .add_ln432_reg_1368_reg({add_ln432_reg_1368_reg[4],add_ln432_reg_1368_reg[2]}),
        .add_ln433_reg_1373({add_ln433_reg_1373[7],add_ln433_reg_1373[5]}),
        .\ap_CS_fsm_reg[142] (grp_ByteXor_1_fu_524_b_offset),
        .\ap_CS_fsm_reg[144] (rk_U_n_16),
        .\ap_CS_fsm_reg[16] (rk_U_n_19),
        .\ap_CS_fsm_reg[30] (rk_U_n_29),
        .\ap_CS_fsm_reg[68] (rk_U_n_17),
        .\ap_CS_fsm_reg[96] (rk_U_n_20),
        .ap_clk(ap_clk),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset),
        .grp_ByteXor_112_2_fu_366_b_offset({grp_ByteXor_112_2_fu_366_b_offset[7],grp_ByteXor_112_2_fu_366_b_offset[5]}),
        .grp_ByteXor_1_fu_524_b_address0({grp_ByteXor_1_fu_524_b_address0[7:5],grp_ByteXor_1_fu_524_b_address0[3:1]}),
        .ram_reg_0(rk_q0),
        .ram_reg_i_29__2({or_ln232_reg_1445[7:3],or_ln232_reg_1445[1:0]}),
        .ram_reg_i_29__2_0({add_ln224_reg_1399[7:3],add_ln224_reg_1399__0,add_ln224_reg_1399[1:0]}),
        .ram_reg_i_80_0(add_ln195_reg_1294),
        .rk_ce0(rk_ce0),
        .rk_ce1(rk_ce1));
  design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W rout_1_U
       (.D(grp_ByteCpy_2_fu_516_src_q0),
        .E(rout_1_ce1),
        .Q(q1),
        .\ap_CS_fsm_reg[41] (rout_1_U_n_32),
        .ap_clk(ap_clk),
        .d0({fout_U_n_23,fout_U_n_24,fout_U_n_25,fout_U_n_26,fout_U_n_27,fout_U_n_28,fout_U_n_29,fout_U_n_30}),
        .grp_ByteCpy_2_fu_516_src_address1(grp_ByteCpy_2_fu_516_src_address1),
        .grp_ByteCpy_2_fu_516_src_q1(grp_ByteCpy_2_fu_516_src_q1),
        .p_0_in__6(p_0_in__6),
        .\q0_reg[7]_0 (rout_1_ce0),
        .\q1_reg[7]_0 (p_1_in),
        .\q1_reg[7]_1 ({rout_1_U_n_8,rout_1_U_n_9,rout_1_U_n_10,rout_1_U_n_11,rout_1_U_n_12,rout_1_U_n_13,rout_1_U_n_14,rout_1_U_n_15}),
        .\q1_reg[7]_2 (p_0_in_5),
        .\q1_reg[7]_3 ({rout_1_U_n_24,rout_1_U_n_25,rout_1_U_n_26,rout_1_U_n_27,rout_1_U_n_28,rout_1_U_n_29,rout_1_U_n_30,rout_1_U_n_31}),
        .\q1_reg[7]_4 ({ap_CS_fsm_state50,\ap_CS_fsm_reg_n_0_[48] ,ap_CS_fsm_state47,ap_CS_fsm_state44,ap_CS_fsm_state42}),
        .\q1_reg[7]_5 (control_s_axi_U_n_37),
        .reg_3571(reg_3571),
        .reg_3631(reg_3631),
        .\reg_363_reg[0] (grp_ByteCpy_2_fu_516_n_33),
        .\reg_363_reg[7] ({rout_U_n_9,rout_U_n_10,rout_U_n_11,rout_U_n_12,rout_U_n_13,rout_U_n_14,rout_U_n_15,rout_U_n_16}),
        .\reg_375_reg[7] ({ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage6}),
        .rout_1_address0(rout_1_address0));
  design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6 rout_U
       (.E(rout_ce1),
        .Q(ap_CS_fsm_state118),
        .\ap_CS_fsm_reg[117] (rout_U_n_0),
        .ap_clk(ap_clk),
        .d0({fout_U_n_23,fout_U_n_24,fout_U_n_25,fout_U_n_26,fout_U_n_27,fout_U_n_28,fout_U_n_29,fout_U_n_30}),
        .grp_ByteCpy_2_fu_516_src_address1(grp_ByteCpy_2_fu_516_src_address1),
        .p_0_in__7(p_0_in__7),
        .q0({rout_U_n_9,rout_U_n_10,rout_U_n_11,rout_U_n_12,rout_U_n_13,rout_U_n_14,rout_U_n_15,rout_U_n_16}),
        .\q0_reg[7]_0 (rout_ce0),
        .q1(q1),
        .ram_reg_0_15_0_0_i_2__7(grp_ByteCpy_2_fu_516_n_33),
        .rout_address0(rout_address0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1357[5]_i_1 
       (.I0(shl_ln1_fu_916_p3[5]),
        .I1(ap_CS_fsm_state59),
        .I2(\shl_ln_reg_1357_reg_n_0_[5] ),
        .O(\shl_ln_reg_1357[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1357[6]_i_1 
       (.I0(shl_ln1_fu_916_p3[6]),
        .I1(ap_CS_fsm_state59),
        .I2(\shl_ln_reg_1357_reg_n_0_[6] ),
        .O(\shl_ln_reg_1357[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shl_ln_reg_1357[7]_i_1 
       (.I0(shl_ln1_fu_916_p3[7]),
        .I1(ap_CS_fsm_state59),
        .I2(\shl_ln_reg_1357_reg_n_0_[7] ),
        .O(\shl_ln_reg_1357[7]_i_1_n_0 ));
  FDRE \shl_ln_reg_1357_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1357[5]_i_1_n_0 ),
        .Q(\shl_ln_reg_1357_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1357_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1357[6]_i_1_n_0 ),
        .Q(\shl_ln_reg_1357_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \shl_ln_reg_1357_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\shl_ln_reg_1357[7]_i_1_n_0 ),
        .Q(\shl_ln_reg_1357_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1244_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[3] ),
        .Q(trunc_ln188_reg_1244[3]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1244_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[4] ),
        .Q(trunc_ln188_reg_1244[4]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1244_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[5] ),
        .Q(trunc_ln188_reg_1244[5]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1244_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[6] ),
        .Q(trunc_ln188_reg_1244[6]),
        .R(1'b0));
  FDRE \trunc_ln188_reg_1244_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\idx_fu_174_reg_n_0_[7] ),
        .Q(trunc_ln188_reg_1244[7]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[0]),
        .Q(x_1_3_reg_1450[0]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[1]),
        .Q(x_1_3_reg_1450[1]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[2]),
        .Q(x_1_3_reg_1450[2]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[3]),
        .Q(x_1_3_reg_1450[3]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[4]),
        .Q(x_1_3_reg_1450[4]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[5]),
        .Q(x_1_3_reg_1450[5]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[6]),
        .Q(x_1_3_reg_1450[6]),
        .R(1'b0));
  FDRE \x_1_3_reg_1450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state107),
        .D(grp_ByteXor_11151_fu_384_ap_return_1[7]),
        .Q(x_1_3_reg_1450[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9A9A959A9A959595)) 
    \y_0_1_reg_1319[2]_i_2 
       (.I0(\y_0_1_reg_1319[4]_i_3_n_0 ),
        .I1(reg_581[7]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_600[7]),
        .I5(reg_581[0]),
        .O(\y_0_1_reg_1319[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \y_0_1_reg_1319[4]_i_3 
       (.I0(reg_581[5]),
        .I1(reg_600[5]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_581[6]),
        .O(\y_0_1_reg_1319[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'h3530353F)) 
    \y_0_1_reg_1319[5]_i_2 
       (.I0(reg_600[6]),
        .I1(reg_581[6]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_581[7]),
        .O(\y_0_1_reg_1319[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3530353F)) 
    \y_0_1_reg_1319[7]_i_2 
       (.I0(reg_600[4]),
        .I1(reg_581[4]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_581[5]),
        .O(\y_0_1_reg_1319[7]_i_2_n_0 ));
  FDRE \y_0_1_reg_1319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[0]),
        .Q(y_0_1_reg_1319[0]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[1]),
        .Q(y_0_1_reg_1319[1]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[2]),
        .Q(y_0_1_reg_1319[2]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[3]),
        .Q(y_0_1_reg_1319[3]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(grp_ClefiaKeySet_fu_347_n_83),
        .Q(y_0_1_reg_1319[4]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[5]),
        .Q(y_0_1_reg_1319[5]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(grp_ClefiaKeySet_fu_347_n_81),
        .Q(y_0_1_reg_1319[6]),
        .R(1'b0));
  FDRE \y_0_1_reg_1319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_0_1_fu_792_p2[7]),
        .Q(y_0_1_reg_1319[7]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[0]),
        .Q(y_0_2_reg_1425[0]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(grp_ClefiaKeySet_fu_347_n_95),
        .Q(y_0_2_reg_1425[1]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(grp_ClefiaKeySet_fu_347_n_94),
        .Q(y_0_2_reg_1425[2]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[3]),
        .Q(y_0_2_reg_1425[3]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[4]),
        .Q(y_0_2_reg_1425[4]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[5]),
        .Q(y_0_2_reg_1425[5]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[6]),
        .Q(y_0_2_reg_1425[6]),
        .R(1'b0));
  FDRE \y_0_2_reg_1425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_0_fu_678_p2[7]),
        .Q(y_0_2_reg_1425[7]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[0]),
        .Q(y_0_3_reg_1475[0]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[1]),
        .Q(y_0_3_reg_1475[1]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[2]),
        .Q(y_0_3_reg_1475[2]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[3]),
        .Q(y_0_3_reg_1475[3]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(grp_ClefiaKeySet_fu_347_n_83),
        .Q(y_0_3_reg_1475[4]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[5]),
        .Q(y_0_3_reg_1475[5]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(grp_ClefiaKeySet_fu_347_n_81),
        .Q(y_0_3_reg_1475[6]),
        .R(1'b0));
  FDRE \y_0_3_reg_1475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_0_1_fu_792_p2[7]),
        .Q(y_0_3_reg_1475[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'hAACCAAF0)) 
    \y_0_reg_1274[0]_i_5 
       (.I0(reg_600[7]),
        .I1(reg_581[7]),
        .I2(reg_588[7]),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state34),
        .O(\y_0_reg_1274[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \y_0_reg_1274[1]_i_5 
       (.I0(reg_600[0]),
        .I1(ap_CS_fsm_state110),
        .I2(reg_581[0]),
        .I3(ap_CS_fsm_state34),
        .I4(reg_588[0]),
        .O(\y_0_reg_1274[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \y_0_reg_1274[2]_i_2 
       (.I0(\y_0_reg_1274[0]_i_5_n_0 ),
        .I1(reg_588[1]),
        .I2(ap_CS_fsm_state34),
        .I3(reg_581[1]),
        .I4(ap_CS_fsm_state110),
        .I5(reg_600[1]),
        .O(\y_0_reg_1274[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \y_0_reg_1274[3]_i_4 
       (.I0(\y_0_reg_1274[0]_i_5_n_0 ),
        .I1(reg_588[2]),
        .I2(ap_CS_fsm_state34),
        .I3(reg_581[2]),
        .I4(ap_CS_fsm_state110),
        .I5(reg_600[2]),
        .O(\y_0_reg_1274[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \y_0_reg_1274[4]_i_3 
       (.I0(reg_588[3]),
        .I1(ap_CS_fsm_state34),
        .I2(reg_581[3]),
        .I3(ap_CS_fsm_state110),
        .I4(reg_600[3]),
        .I5(\y_0_reg_1274[0]_i_5_n_0 ),
        .O(\y_0_reg_1274[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \y_0_reg_1274[5]_i_2 
       (.I0(reg_600[4]),
        .I1(ap_CS_fsm_state110),
        .I2(reg_581[4]),
        .I3(ap_CS_fsm_state34),
        .I4(reg_588[4]),
        .O(\y_0_reg_1274[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \y_0_reg_1274[6]_i_3 
       (.I0(ap_CS_fsm_state110),
        .I1(ap_CS_fsm_state34),
        .O(\y_0_reg_1274[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \y_0_reg_1274[6]_i_4 
       (.I0(reg_600[5]),
        .I1(ap_CS_fsm_state110),
        .I2(reg_581[5]),
        .I3(ap_CS_fsm_state34),
        .I4(reg_588[5]),
        .O(\y_0_reg_1274[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h47444777)) 
    \y_0_reg_1274[7]_i_5 
       (.I0(reg_600[6]),
        .I1(ap_CS_fsm_state110),
        .I2(reg_581[6]),
        .I3(ap_CS_fsm_state34),
        .I4(reg_588[6]),
        .O(\y_0_reg_1274[7]_i_5_n_0 ));
  FDRE \y_0_reg_1274_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[0]),
        .Q(y_0_reg_1274[0]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(grp_ClefiaKeySet_fu_347_n_95),
        .Q(y_0_reg_1274[1]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(grp_ClefiaKeySet_fu_347_n_94),
        .Q(y_0_reg_1274[2]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[3]),
        .Q(y_0_reg_1274[3]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[4]),
        .Q(y_0_reg_1274[4]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[5]),
        .Q(y_0_reg_1274[5]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[6]),
        .Q(y_0_reg_1274[6]),
        .R(1'b0));
  FDRE \y_0_reg_1274_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_0_fu_678_p2[7]),
        .Q(y_0_reg_1274[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hAAAC5553)) 
    \y_1_1_reg_1324[3]_i_4 
       (.I0(reg_588[6]),
        .I1(reg_588[4]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state110),
        .I4(reg_588[5]),
        .O(\y_1_1_reg_1324[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCA5333333A5)) 
    \y_1_1_reg_1324[4]_i_4 
       (.I0(reg_588[6]),
        .I1(reg_588[7]),
        .I2(reg_588[0]),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state110),
        .I5(reg_588[1]),
        .O(\y_1_1_reg_1324[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    \y_1_1_reg_1324[5]_i_4 
       (.I0(reg_588[6]),
        .I1(reg_588[7]),
        .I2(\y_0_reg_1274[2]_i_2_n_0 ),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state110),
        .I5(reg_588[2]),
        .O(\y_1_1_reg_1324[5]_i_4_n_0 ));
  FDRE \y_1_1_reg_1324_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[0]),
        .Q(y_1_1_reg_1324[0]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[1]),
        .Q(y_1_1_reg_1324[1]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[2]),
        .Q(y_1_1_reg_1324[2]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[3]),
        .Q(y_1_1_reg_1324[3]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[4]),
        .Q(y_1_1_reg_1324[4]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[5]),
        .Q(y_1_1_reg_1324[5]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[6]),
        .Q(y_1_1_reg_1324[6]),
        .R(1'b0));
  FDRE \y_1_1_reg_1324_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_1_1_fu_811_p2[7]),
        .Q(y_1_1_reg_1324[7]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[0]),
        .Q(y_1_2_reg_1430[0]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[1]),
        .Q(y_1_2_reg_1430[1]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[2]),
        .Q(y_1_2_reg_1430[2]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[3]),
        .Q(y_1_2_reg_1430[3]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[4]),
        .Q(y_1_2_reg_1430[4]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[5]),
        .Q(y_1_2_reg_1430[5]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[6]),
        .Q(y_1_2_reg_1430[6]),
        .R(1'b0));
  FDRE \y_1_2_reg_1430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_1_fu_703_p2[7]),
        .Q(y_1_2_reg_1430[7]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[0]),
        .Q(y_1_3_reg_1480[0]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[1]),
        .Q(y_1_3_reg_1480[1]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[2]),
        .Q(y_1_3_reg_1480[2]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[3]),
        .Q(y_1_3_reg_1480[3]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[4]),
        .Q(y_1_3_reg_1480[4]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[5]),
        .Q(y_1_3_reg_1480[5]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[6]),
        .Q(y_1_3_reg_1480[6]),
        .R(1'b0));
  FDRE \y_1_3_reg_1480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_1_3_fu_1134_p2[7]),
        .Q(y_1_3_reg_1480[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \y_1_reg_1279[0]_i_2 
       (.I0(reg_581[6]),
        .I1(reg_600[6]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_581[7]),
        .O(\y_1_reg_1279[0]_i_2_n_0 ));
  FDRE \y_1_reg_1279_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[0]),
        .Q(y_1_reg_1279[0]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[1]),
        .Q(y_1_reg_1279[1]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[2]),
        .Q(y_1_reg_1279[2]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[3]),
        .Q(y_1_reg_1279[3]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[4]),
        .Q(y_1_reg_1279[4]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[5]),
        .Q(y_1_reg_1279[5]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[6]),
        .Q(y_1_reg_1279[6]),
        .R(1'b0));
  FDRE \y_1_reg_1279_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_1_fu_703_p2[7]),
        .Q(y_1_reg_1279[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_2_1_reg_1329[0]_i_2 
       (.I0(reg_588[7]),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state34),
        .I3(reg_588[6]),
        .O(\y_2_1_reg_1329[0]_i_2_n_0 ));
  FDRE \y_2_1_reg_1329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[0]),
        .Q(y_2_1_reg_1329[0]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[1]),
        .Q(y_2_1_reg_1329[1]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[2]),
        .Q(y_2_1_reg_1329[2]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[3]),
        .Q(y_2_1_reg_1329[3]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[4]),
        .Q(y_2_1_reg_1329[4]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[5]),
        .Q(y_2_1_reg_1329[5]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[6]),
        .Q(y_2_1_reg_1329[6]),
        .R(1'b0));
  FDRE \y_2_1_reg_1329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_2_1_fu_836_p2[7]),
        .Q(y_2_1_reg_1329[7]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[0]),
        .Q(y_2_2_reg_1435[0]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[1]),
        .Q(y_2_2_reg_1435[1]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[2]),
        .Q(y_2_2_reg_1435[2]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[3]),
        .Q(y_2_2_reg_1435[3]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[4]),
        .Q(y_2_2_reg_1435[4]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[5]),
        .Q(y_2_2_reg_1435[5]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[6]),
        .Q(y_2_2_reg_1435[6]),
        .R(1'b0));
  FDRE \y_2_2_reg_1435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_2_2_fu_1046_p2[7]),
        .Q(y_2_2_reg_1435[7]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[0]),
        .Q(y_2_3_reg_1485[0]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[1]),
        .Q(y_2_3_reg_1485[1]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[2]),
        .Q(y_2_3_reg_1485[2]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[3]),
        .Q(y_2_3_reg_1485[3]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[4]),
        .Q(y_2_3_reg_1485[4]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[5]),
        .Q(y_2_3_reg_1485[5]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[6]),
        .Q(y_2_3_reg_1485[6]),
        .R(1'b0));
  FDRE \y_2_3_reg_1485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_2_1_fu_836_p2[7]),
        .Q(y_2_3_reg_1485[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hAAA95559)) 
    \y_2_reg_1284[0]_i_2 
       (.I0(\y_0_1_reg_1319[4]_i_3_n_0 ),
        .I1(reg_588[6]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state110),
        .I4(reg_588[7]),
        .O(\y_2_reg_1284[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95559)) 
    \y_2_reg_1284[1]_i_2 
       (.I0(\y_1_reg_1279[0]_i_2_n_0 ),
        .I1(reg_588[7]),
        .I2(ap_CS_fsm_state34),
        .I3(ap_CS_fsm_state110),
        .I4(reg_588[0]),
        .O(\y_2_reg_1284[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \y_2_reg_1284[2]_i_2 
       (.I0(\y_0_1_reg_1319[2]_i_2_n_0 ),
        .I1(reg_588[1]),
        .I2(\y_0_reg_1274[6]_i_3_n_0 ),
        .I3(reg_588[0]),
        .I4(reg_588[7]),
        .I5(reg_588[6]),
        .O(\y_2_reg_1284[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_2_reg_1284[5]_i_2 
       (.I0(reg_588[4]),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state34),
        .I3(\y_0_reg_1274[4]_i_3_n_0 ),
        .O(\y_2_reg_1284[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_2_reg_1284[7]_i_2 
       (.I0(\y_0_reg_1274[7]_i_5_n_0 ),
        .I1(reg_588[6]),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state34),
        .I4(reg_588[5]),
        .I5(\y_0_1_reg_1319[7]_i_2_n_0 ),
        .O(\y_2_reg_1284[7]_i_2_n_0 ));
  FDRE \y_2_reg_1284_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[0]),
        .Q(y_2_reg_1284[0]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[1]),
        .Q(y_2_reg_1284[1]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[2]),
        .Q(y_2_reg_1284[2]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[3]),
        .Q(y_2_reg_1284[3]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[4]),
        .Q(y_2_reg_1284[4]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[5]),
        .Q(y_2_reg_1284[5]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[6]),
        .Q(y_2_reg_1284[6]),
        .R(1'b0));
  FDRE \y_2_reg_1284_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_2_2_fu_1046_p2[7]),
        .Q(y_2_reg_1284[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3333335ACCCCCC5A)) 
    \y_3_1_reg_1334[4]_i_2 
       (.I0(reg_588[6]),
        .I1(reg_588[7]),
        .I2(\y_0_reg_1274[3]_i_4_n_0 ),
        .I3(ap_CS_fsm_state34),
        .I4(ap_CS_fsm_state110),
        .I5(reg_588[3]),
        .O(\y_3_1_reg_1334[4]_i_2_n_0 ));
  FDRE \y_3_1_reg_1334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[0]),
        .Q(y_3_1_reg_1334[0]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[1]),
        .Q(y_3_1_reg_1334[1]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[2]),
        .Q(y_3_1_reg_1334[2]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[3]),
        .Q(y_3_1_reg_1334[3]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[4]),
        .Q(y_3_1_reg_1334[4]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[5]),
        .Q(y_3_1_reg_1334[5]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[6]),
        .Q(y_3_1_reg_1334[6]),
        .R(1'b0));
  FDRE \y_3_1_reg_1334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state34),
        .D(y_3_1_fu_855_p2[7]),
        .Q(y_3_1_reg_1334[7]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[0]),
        .Q(y_3_2_reg_1440[0]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[1]),
        .Q(y_3_2_reg_1440[1]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[2]),
        .Q(y_3_2_reg_1440[2]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[3]),
        .Q(y_3_2_reg_1440[3]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[4]),
        .Q(y_3_2_reg_1440[4]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[5]),
        .Q(y_3_2_reg_1440[5]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[6]),
        .Q(y_3_2_reg_1440[6]),
        .R(1'b0));
  FDRE \y_3_2_reg_1440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state104),
        .D(y_3_2_fu_1065_p2[7]),
        .Q(y_3_2_reg_1440[7]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[0]),
        .Q(y_3_3_reg_1490[0]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[1]),
        .Q(y_3_3_reg_1490[1]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(grp_ClefiaKeySet_fu_347_n_53),
        .Q(y_3_3_reg_1490[2]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[3]),
        .Q(y_3_3_reg_1490[3]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[4]),
        .Q(y_3_3_reg_1490[4]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[5]),
        .Q(y_3_3_reg_1490[5]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[6]),
        .Q(y_3_3_reg_1490[6]),
        .R(1'b0));
  FDRE \y_3_3_reg_1490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state110),
        .D(y_3_3_fu_1178_p2[7]),
        .Q(y_3_3_reg_1490[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h5457)) 
    \y_3_reg_1289[6]_i_2 
       (.I0(reg_588[5]),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state34),
        .I3(reg_588[4]),
        .O(\y_3_reg_1289[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \y_3_reg_1289[7]_i_2 
       (.I0(reg_588[6]),
        .I1(ap_CS_fsm_state110),
        .I2(ap_CS_fsm_state34),
        .I3(reg_588[5]),
        .O(\y_3_reg_1289[7]_i_2_n_0 ));
  FDRE \y_3_reg_1289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[0]),
        .Q(y_3_reg_1289[0]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[1]),
        .Q(y_3_reg_1289[1]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[2]),
        .Q(y_3_reg_1289[2]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[3]),
        .Q(y_3_reg_1289[3]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[4]),
        .Q(y_3_reg_1289[4]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[5]),
        .Q(y_3_reg_1289[5]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[6]),
        .Q(y_3_reg_1289[6]),
        .R(1'b0));
  FDRE \y_3_reg_1289_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(y_3_2_fu_1065_p2[7]),
        .Q(y_3_reg_1289[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy" *) 
module design_1_clefia_0_0_clefia_ByteCpy
   (E,
    Q,
    ct_address0,
    \idx_fu_26_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    rin_address0,
    \zext_ln117_reg_107_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    \idx_fu_26_reg[3]_0 ,
    \idx_fu_26_reg[3]_1 ,
    \ap_CS_fsm_reg[102] ,
    \ap_CS_fsm_reg[1]_1 ,
    q0_reg,
    grp_ByteCpy_1_fu_338_dst_ce0,
    \q0_reg[7] ,
    grp_ByteCpy_1_fu_338_dst_address0,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    grp_ByteXor_112_2_fu_366_a_address0,
    grp_ByteCpy_fu_394_ap_start_reg,
    ram_reg_0_15_0_0_i_6__5,
    ram_reg_0_15_0_0_i_6__5_0,
    ram_reg_0_15_0_0_i_6__6,
    ram_reg_0_15_0_0_i_6__6_0,
    ram_reg_0_15_0_0_i_6__6_1,
    ram_reg_0_15_0_0_i_6__6_2,
    q0_reg_0,
    grp_ByteXor_11151_fu_384_ap_done,
    q0_reg_1,
    ap_rst_n_inv,
    ap_clk);
  output [0:0]E;
  output [1:0]Q;
  output [3:0]ct_address0;
  output [2:0]\idx_fu_26_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]rin_address0;
  output [3:0]\zext_ln117_reg_107_reg[3]_0 ;
  output [3:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output \idx_fu_26_reg[3]_0 ;
  output \idx_fu_26_reg[3]_1 ;
  output \ap_CS_fsm_reg[102] ;
  output \ap_CS_fsm_reg[1]_1 ;
  input [6:0]q0_reg;
  input grp_ByteCpy_1_fu_338_dst_ce0;
  input \q0_reg[7] ;
  input [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  input \q0_reg[7]_0 ;
  input [3:0]\q0_reg[7]_1 ;
  input [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  input grp_ByteCpy_fu_394_ap_start_reg;
  input ram_reg_0_15_0_0_i_6__5;
  input ram_reg_0_15_0_0_i_6__5_0;
  input ram_reg_0_15_0_0_i_6__6;
  input [0:0]ram_reg_0_15_0_0_i_6__6_0;
  input ram_reg_0_15_0_0_i_6__6_1;
  input ram_reg_0_15_0_0_i_6__6_2;
  input q0_reg_0;
  input grp_ByteXor_11151_fu_384_ap_done;
  input q0_reg_1;
  input ap_rst_n_inv;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [4:1]add_ln117_fu_76_p2;
  wire \ap_CS_fsm[1]_i_1__46_n_0 ;
  wire \ap_CS_fsm[2]_i_1__39_n_0 ;
  wire \ap_CS_fsm[2]_i_2__7_n_0 ;
  wire \ap_CS_fsm_reg[102] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]ct_address0;
  wire [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  wire grp_ByteCpy_1_fu_338_dst_ce0;
  wire grp_ByteCpy_fu_394_ap_start_reg;
  wire [3:3]grp_ByteCpy_fu_394_src_address0;
  wire grp_ByteXor_11151_fu_384_ap_done;
  wire [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  wire \idx_fu_26[0]_i_1__3_n_0 ;
  wire [4:4]idx_fu_26_reg;
  wire [2:0]\idx_fu_26_reg[2]_0 ;
  wire \idx_fu_26_reg[3]_0 ;
  wire \idx_fu_26_reg[3]_1 ;
  wire [6:0]q0_reg;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [3:0]\q0_reg[7]_1 ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire ram_reg_0_15_0_0_i_6__5;
  wire ram_reg_0_15_0_0_i_6__5_0;
  wire ram_reg_0_15_0_0_i_6__6;
  wire [0:0]ram_reg_0_15_0_0_i_6__6_0;
  wire ram_reg_0_15_0_0_i_6__6_1;
  wire ram_reg_0_15_0_0_i_6__6_2;
  wire [3:0]rin_address0;
  wire [3:0]\zext_ln117_reg_107_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[0]_i_1__47 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[102]_i_1__0 
       (.I0(q0_reg[5]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q0_reg[6]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[103]_i_1__0 
       (.I0(q0_reg[6]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__46 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_fu_394_ap_start_reg),
        .I3(Q[1]),
        .O(\ap_CS_fsm[1]_i_1__46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(q0_reg[0]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(q0_reg[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[27]_i_1__0 
       (.I0(q0_reg[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__39 
       (.I0(\ap_CS_fsm[2]_i_2__7_n_0 ),
        .I1(Q[0]),
        .O(\ap_CS_fsm[2]_i_1__39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFBF)) 
    \ap_CS_fsm[2]_i_2__7 
       (.I0(grp_ByteCpy_fu_394_src_address0),
        .I1(q0_reg[3]),
        .I2(idx_fu_26_reg),
        .I3(\idx_fu_26_reg[2]_0 [0]),
        .I4(\idx_fu_26_reg[2]_0 [2]),
        .I5(\idx_fu_26_reg[2]_0 [1]),
        .O(\ap_CS_fsm[2]_i_2__7_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__46_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    dst2_02_fu_46_reg_i_12__0
       (.I0(\ap_CS_fsm[2]_i_2__7_n_0 ),
        .I1(Q[0]),
        .I2(grp_ByteCpy_fu_394_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFF0)) 
    grp_ByteCpy_fu_394_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[2]_i_2__7_n_0 ),
        .I1(Q[0]),
        .I2(q0_reg[5]),
        .I3(q0_reg[0]),
        .I4(q0_reg[2]),
        .I5(grp_ByteCpy_fu_394_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_26[0]_i_1__3 
       (.I0(\idx_fu_26_reg[2]_0 [0]),
        .O(\idx_fu_26[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_26[1]_i_1__3 
       (.I0(\idx_fu_26_reg[2]_0 [1]),
        .I1(\idx_fu_26_reg[2]_0 [0]),
        .O(add_ln117_fu_76_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_26[2]_i_1__3 
       (.I0(\idx_fu_26_reg[2]_0 [2]),
        .I1(\idx_fu_26_reg[2]_0 [0]),
        .I2(\idx_fu_26_reg[2]_0 [1]),
        .O(add_ln117_fu_76_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_26[3]_i_1__3 
       (.I0(grp_ByteCpy_fu_394_src_address0),
        .I1(\idx_fu_26_reg[2]_0 [1]),
        .I2(\idx_fu_26_reg[2]_0 [0]),
        .I3(\idx_fu_26_reg[2]_0 [2]),
        .O(add_ln117_fu_76_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_26[4]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_fu_394_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_26[4]_i_2__2 
       (.I0(idx_fu_26_reg),
        .I1(\idx_fu_26_reg[2]_0 [2]),
        .I2(\idx_fu_26_reg[2]_0 [0]),
        .I3(\idx_fu_26_reg[2]_0 [1]),
        .I4(grp_ByteCpy_fu_394_src_address0),
        .O(add_ln117_fu_76_p2[4]));
  FDRE \idx_fu_26_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(\idx_fu_26[0]_i_1__3_n_0 ),
        .Q(\idx_fu_26_reg[2]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(add_ln117_fu_76_p2[1]),
        .Q(\idx_fu_26_reg[2]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(add_ln117_fu_76_p2[2]),
        .Q(\idx_fu_26_reg[2]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(add_ln117_fu_76_p2[3]),
        .Q(grp_ByteCpy_fu_394_src_address0),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(add_ln117_fu_76_p2[4]),
        .Q(idx_fu_26_reg),
        .R(ap_NS_fsm1));
  LUT3 #(
    .INIT(8'hF8)) 
    \q0[7]_i_1__10 
       (.I0(Q[1]),
        .I1(q0_reg[3]),
        .I2(\q0_reg[7]_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \q0[7]_i_1__8 
       (.I0(Q[0]),
        .I1(q0_reg[3]),
        .I2(grp_ByteCpy_1_fu_338_dst_ce0),
        .I3(\q0_reg[7] ),
        .O(E));
  LUT6 #(
    .INIT(64'h5F554F44FFFFFFFF)) 
    q0_reg_i_1__4
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(q0_reg[6]),
        .I2(q0_reg_0),
        .I3(grp_ByteXor_11151_fu_384_ap_done),
        .I4(q0_reg[1]),
        .I5(q0_reg_1),
        .O(\ap_CS_fsm_reg[102] ));
  LUT6 #(
    .INIT(64'h8A808A8A8080808A)) 
    ram_reg_0_15_0_0_i_15__3
       (.I0(ram_reg_0_15_0_0_i_6__6_1),
        .I1(grp_ByteCpy_fu_394_src_address0),
        .I2(q0_reg[6]),
        .I3(ram_reg_0_15_0_0_i_6__6_2),
        .I4(ram_reg_0_15_0_0_i_6__6),
        .I5(ram_reg_0_15_0_0_i_6__6_0),
        .O(\idx_fu_26_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h202A20202A2A2A20)) 
    ram_reg_0_15_0_0_i_17__1
       (.I0(ram_reg_0_15_0_0_i_6__5),
        .I1(grp_ByteCpy_fu_394_src_address0),
        .I2(q0_reg[1]),
        .I3(ram_reg_0_15_0_0_i_6__5_0),
        .I4(ram_reg_0_15_0_0_i_6__6),
        .I5(ram_reg_0_15_0_0_i_6__6_0),
        .O(\idx_fu_26_reg[3]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__3
       (.I0(\idx_fu_26_reg[2]_0 [0]),
        .I1(q0_reg[3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[0]),
        .O(ct_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3__4
       (.I0(\zext_ln117_reg_107_reg[3]_0 [0]),
        .I1(q0_reg[3]),
        .I2(\q0_reg[7]_1 [0]),
        .I3(q0_reg[4]),
        .I4(grp_ByteXor_112_2_fu_366_a_address0[0]),
        .O(rin_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__3
       (.I0(\idx_fu_26_reg[2]_0 [1]),
        .I1(q0_reg[3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[1]),
        .O(ct_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4__4
       (.I0(\zext_ln117_reg_107_reg[3]_0 [1]),
        .I1(q0_reg[3]),
        .I2(\q0_reg[7]_1 [1]),
        .I3(q0_reg[4]),
        .I4(grp_ByteXor_112_2_fu_366_a_address0[1]),
        .O(rin_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_5__3
       (.I0(\idx_fu_26_reg[2]_0 [2]),
        .I1(q0_reg[3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[2]),
        .O(ct_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_5__4
       (.I0(\zext_ln117_reg_107_reg[3]_0 [2]),
        .I1(q0_reg[3]),
        .I2(\q0_reg[7]_1 [2]),
        .I3(q0_reg[4]),
        .I4(grp_ByteXor_112_2_fu_366_a_address0[2]),
        .O(rin_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_6__3
       (.I0(grp_ByteCpy_fu_394_src_address0),
        .I1(q0_reg[3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[3]),
        .O(ct_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6__4
       (.I0(\zext_ln117_reg_107_reg[3]_0 [3]),
        .I1(q0_reg[3]),
        .I2(\q0_reg[7]_1 [3]),
        .I3(q0_reg[4]),
        .I4(grp_ByteXor_112_2_fu_366_a_address0[3]),
        .O(rin_address0[3]));
  FDRE \zext_ln117_reg_107_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(\idx_fu_26_reg[2]_0 [0]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(\idx_fu_26_reg[2]_0 [1]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(\idx_fu_26_reg[2]_0 [2]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__39_n_0 ),
        .D(grp_ByteCpy_fu_394_src_address0),
        .Q(\zext_ln117_reg_107_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_1" *) 
module design_1_clefia_0_0_clefia_ByteCpy_1
   (Q,
    grp_ByteCpy_1_fu_338_dst_ce0,
    grp_ByteCpy_1_fu_338_dst_address0,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \int_Clefia_enc_shift0_reg[1] ,
    ADDRBWRADDR,
    \int_Clefia_enc_shift0_reg[0] ,
    p_0_in__2,
    \ap_CS_fsm_reg[18] ,
    E,
    Clefia_enc_ce0,
    \ap_CS_fsm_reg[15]_0 ,
    WEBWE,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_ByteCpy_1_fu_338_ap_ce,
    grp_ByteCpy_1_fu_338_ap_start_reg,
    \q0_reg[7] ,
    ap_start,
    ap_NS_fsm,
    mem_reg,
    \int_Clefia_enc_shift0[1]_i_2_0 ,
    D,
    \int_pt_shift0_reg[1] ,
    \int_pt_shift0_reg[1]_0 ,
    \int_pt_shift0_reg[0] ,
    \int_Clefia_enc_shift0_reg[1]_0 ,
    grp_ByteXor_1_fu_524_Clefia_enc_ce0,
    \int_Clefia_enc_shift0_reg[1]_1 ,
    \int_Clefia_enc_shift0_reg[0]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    mem_reg_0,
    grp_ByteCpy_2_fu_516_Clefia_enc_address0,
    grp_ByteXor_1_fu_524_Clefia_enc_address0,
    grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
    grp_ByteXor_1_fu_524_Clefia_enc_we0);
  output [1:0]Q;
  output grp_ByteCpy_1_fu_338_dst_ce0;
  output [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  output [1:0]\ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output \int_Clefia_enc_shift0_reg[1] ;
  output [0:0]ADDRBWRADDR;
  output \int_Clefia_enc_shift0_reg[0] ;
  output p_0_in__2;
  output \ap_CS_fsm_reg[18] ;
  output [0:0]E;
  output Clefia_enc_ce0;
  output \ap_CS_fsm_reg[15]_0 ;
  output [3:0]WEBWE;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_ByteCpy_1_fu_338_ap_ce;
  input grp_ByteCpy_1_fu_338_ap_start_reg;
  input [2:0]\q0_reg[7] ;
  input ap_start;
  input [1:0]ap_NS_fsm;
  input mem_reg;
  input \int_Clefia_enc_shift0[1]_i_2_0 ;
  input [0:0]D;
  input \int_pt_shift0_reg[1] ;
  input \int_pt_shift0_reg[1]_0 ;
  input \int_pt_shift0_reg[0] ;
  input \int_Clefia_enc_shift0_reg[1]_0 ;
  input grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  input \int_Clefia_enc_shift0_reg[1]_1 ;
  input \int_Clefia_enc_shift0_reg[0]_0 ;
  input \q0_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input mem_reg_0;
  input [2:0]grp_ByteCpy_2_fu_516_Clefia_enc_address0;
  input [2:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  input grp_ByteCpy_2_fu_516_Clefia_enc_ce0;
  input grp_ByteXor_1_fu_524_Clefia_enc_we0;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]Clefia_enc_address0;
  wire Clefia_enc_ce0;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]WEBWE;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[18] ;
  wire [1:0]\ap_CS_fsm_reg[8]_0 ;
  wire [1:0]ap_NS_fsm;
  wire [0:0]ap_NS_fsm_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_ByteCpy_1_fu_338_ap_ce;
  wire grp_ByteCpy_1_fu_338_ap_start_reg;
  wire [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  wire grp_ByteCpy_1_fu_338_dst_ce0;
  wire [1:0]grp_ByteCpy_1_fu_338_pt_address0;
  wire grp_ByteCpy_1_fu_338_pt_ce0;
  wire [2:0]grp_ByteCpy_2_fu_516_Clefia_enc_address0;
  wire grp_ByteCpy_2_fu_516_Clefia_enc_ce0;
  wire [2:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_we0;
  wire \int_Clefia_enc_shift0[1]_i_2_0 ;
  wire \int_Clefia_enc_shift0[1]_i_2_n_0 ;
  wire \int_Clefia_enc_shift0[1]_i_3_n_0 ;
  wire \int_Clefia_enc_shift0[1]_i_4_n_0 ;
  wire \int_Clefia_enc_shift0_reg[0] ;
  wire \int_Clefia_enc_shift0_reg[0]_0 ;
  wire \int_Clefia_enc_shift0_reg[1] ;
  wire \int_Clefia_enc_shift0_reg[1]_0 ;
  wire \int_Clefia_enc_shift0_reg[1]_1 ;
  wire \int_pt_shift0[0]_i_3_n_0 ;
  wire \int_pt_shift0[0]_i_4_n_0 ;
  wire \int_pt_shift0[0]_i_5_n_0 ;
  wire \int_pt_shift0[0]_i_6_n_0 ;
  wire \int_pt_shift0[1]_i_3_n_0 ;
  wire \int_pt_shift0[1]_i_4_n_0 ;
  wire \int_pt_shift0[1]_i_5_n_0 ;
  wire \int_pt_shift0_reg[0] ;
  wire \int_pt_shift0_reg[1] ;
  wire \int_pt_shift0_reg[1]_0 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_0_3_0_0_i_4_n_0;
  wire mem_reg_0_3_0_0_i_5_n_0;
  wire mem_reg_0_3_0_0_i_6_n_0;
  wire mem_reg_i_121_n_0;
  wire mem_reg_i_61_n_0;
  wire p_0_in__2;
  wire \q0[7]_i_4_n_0 ;
  wire [2:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire ram_reg_0_15_0_0_i_16_n_0;
  wire ram_reg_0_15_0_0_i_17_n_0;
  wire ram_reg_0_15_0_0_i_18_n_0;
  wire ram_reg_0_15_0_0_i_19_n_0;
  wire ram_reg_0_15_0_0_i_20_n_0;
  wire ram_reg_0_15_0_0_i_21_n_0;
  wire ram_reg_0_15_0_0_i_22_n_0;
  wire ram_reg_0_15_0_0_i_23_n_0;
  wire ram_reg_0_15_0_0_i_24_n_0;

  LUT6 #(
    .INIT(64'hAAAAAEEECCCCCCCC)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(\q0_reg[7] [0]),
        .I4(grp_ByteCpy_1_fu_338_ap_start_reg),
        .I5(grp_ByteCpy_1_fu_338_ap_ce),
        .O(ap_NS_fsm_0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm_0),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(Q[1]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(grp_ByteCpy_1_fu_338_ap_ce),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_ByteCpy_1_fu_338_ap_start_reg),
        .I1(\q0_reg[7] [0]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00AA80008AAA8000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage15),
        .I3(grp_ByteCpy_1_fu_338_ap_ce),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    grp_ByteCpy_1_fu_338_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_ByteCpy_1_fu_338_ap_ce),
        .I3(\q0_reg[7] [1]),
        .I4(grp_ByteCpy_1_fu_338_ap_start_reg),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \int_Clefia_enc_shift0[0]_i_1 
       (.I0(Clefia_enc_address0[0]),
        .I1(\int_Clefia_enc_shift0[1]_i_2_n_0 ),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .I4(\int_Clefia_enc_shift0_reg[0]_0 ),
        .O(\int_Clefia_enc_shift0_reg[0] ));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    \int_Clefia_enc_shift0[1]_i_1 
       (.I0(Clefia_enc_address0[1]),
        .I1(\int_Clefia_enc_shift0[1]_i_2_n_0 ),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .I4(\int_Clefia_enc_shift0_reg[1]_1 ),
        .O(\int_Clefia_enc_shift0_reg[1] ));
  LUT6 #(
    .INIT(64'hF800FFFFF8000000)) 
    \int_Clefia_enc_shift0[1]_i_2 
       (.I0(\int_Clefia_enc_shift0[1]_i_3_n_0 ),
        .I1(mem_reg_i_61_n_0),
        .I2(\int_Clefia_enc_shift0[1]_i_4_n_0 ),
        .I3(mem_reg),
        .I4(mem_reg_0),
        .I5(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .O(\int_Clefia_enc_shift0[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \int_Clefia_enc_shift0[1]_i_3 
       (.I0(mem_reg),
        .I1(ap_NS_fsm[0]),
        .I2(ap_NS_fsm[1]),
        .I3(\int_Clefia_enc_shift0[1]_i_2_0 ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[0]),
        .O(\int_Clefia_enc_shift0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8A0A0A0A0)) 
    \int_Clefia_enc_shift0[1]_i_4 
       (.I0(Q[0]),
        .I1(mem_reg),
        .I2(ap_NS_fsm[0]),
        .I3(ap_NS_fsm[1]),
        .I4(\int_Clefia_enc_shift0[1]_i_2_0 ),
        .I5(grp_ByteCpy_1_fu_338_ap_start_reg),
        .O(\int_Clefia_enc_shift0[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \int_pt_shift0[0]_i_1 
       (.I0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .I1(grp_ByteCpy_1_fu_338_pt_ce0),
        .I2(\int_pt_shift0_reg[1] ),
        .I3(\q0_reg[7] [0]),
        .I4(\int_pt_shift0_reg[0] ),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFFFE)) 
    \int_pt_shift0[0]_i_2 
       (.I0(\int_pt_shift0[0]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\int_pt_shift0[0]_i_4_n_0 ),
        .I3(\int_pt_shift0[0]_i_5_n_0 ),
        .I4(\int_pt_shift0[0]_i_6_n_0 ),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(grp_ByteCpy_1_fu_338_pt_address0[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_pt_shift0[0]_i_3 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(Q[1]),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage2),
        .I5(\int_pt_shift0[0]_i_6_n_0 ),
        .O(\int_pt_shift0[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00002232)) 
    \int_pt_shift0[0]_i_4 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(\int_pt_shift0[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hFFFF5510)) 
    \int_pt_shift0[0]_i_5 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(\int_pt_shift0[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \int_pt_shift0[0]_i_6 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage8),
        .O(\int_pt_shift0[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \int_pt_shift0[1]_i_1 
       (.I0(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .I1(grp_ByteCpy_1_fu_338_pt_ce0),
        .I2(\int_pt_shift0_reg[1] ),
        .I3(\q0_reg[7] [0]),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \int_pt_shift0[1]_i_2 
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(\int_pt_shift0[1]_i_3_n_0 ),
        .O(grp_ByteCpy_1_fu_338_pt_address0[1]));
  LUT6 #(
    .INIT(64'h000000AA000000AE)) 
    \int_pt_shift0[1]_i_3 
       (.I0(\int_pt_shift0[1]_i_4_n_0 ),
        .I1(\int_pt_shift0[1]_i_5_n_0 ),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\int_pt_shift0[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \int_pt_shift0[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage11),
        .O(\int_pt_shift0[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    \int_pt_shift0[1]_i_5 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(\int_pt_shift0[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_0_3_0_0_i_2
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(mem_reg_0_3_0_0_i_4_n_0),
        .O(\ap_CS_fsm_reg[8]_0 [0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_0_3_0_0_i_3
       (.I0(mem_reg_0_3_0_0_i_5_n_0),
        .I1(ap_CS_fsm_pp0_stage8),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_CS_fsm_pp0_stage14),
        .O(\ap_CS_fsm_reg[8]_0 [1]));
  LUT6 #(
    .INIT(64'h0001000100010000)) 
    mem_reg_0_3_0_0_i_4
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(mem_reg_0_3_0_0_i_6_n_0),
        .O(mem_reg_0_3_0_0_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_0_3_0_0_i_5
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(mem_reg_0_3_0_0_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_0_3_0_0_i_6
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage5),
        .O(mem_reg_0_3_0_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_121
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage2),
        .O(mem_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    mem_reg_i_2
       (.I0(grp_ByteCpy_1_fu_338_pt_ce0),
        .I1(mem_reg),
        .I2(mem_reg_0),
        .I3(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .O(Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'h2F20000000000000)) 
    mem_reg_i_27
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I1(mem_reg_0),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .I4(Clefia_enc_address0[0]),
        .I5(Clefia_enc_address0[1]),
        .O(WEBWE[3]));
  LUT6 #(
    .INIT(64'h00002F2000000000)) 
    mem_reg_i_28__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I1(mem_reg_0),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .I4(Clefia_enc_address0[0]),
        .I5(Clefia_enc_address0[1]),
        .O(WEBWE[2]));
  LUT6 #(
    .INIT(64'h000000002F200000)) 
    mem_reg_i_29__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I1(mem_reg_0),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .I4(Clefia_enc_address0[0]),
        .I5(Clefia_enc_address0[1]),
        .O(WEBWE[1]));
  LUT6 #(
    .INIT(64'h0000000000002F20)) 
    mem_reg_i_30__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I1(mem_reg_0),
        .I2(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I3(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .I4(Clefia_enc_address0[0]),
        .I5(Clefia_enc_address0[1]),
        .O(WEBWE[0]));
  LUT6 #(
    .INIT(64'hEE00EE00F0000000)) 
    mem_reg_i_31
       (.I0(ap_NS_fsm[0]),
        .I1(grp_ByteCpy_1_fu_338_ap_start_reg),
        .I2(mem_reg_i_61_n_0),
        .I3(grp_ByteCpy_1_fu_338_ap_ce),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[0]),
        .O(grp_ByteCpy_1_fu_338_pt_ce0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_59
       (.I0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .I1(mem_reg_0),
        .I2(grp_ByteCpy_2_fu_516_Clefia_enc_address0[0]),
        .I3(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I4(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .O(Clefia_enc_address0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_5__0
       (.I0(\ap_CS_fsm_reg[8]_0 [1]),
        .I1(mem_reg_0),
        .I2(grp_ByteCpy_2_fu_516_Clefia_enc_address0[2]),
        .I3(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I4(grp_ByteXor_1_fu_524_Clefia_enc_address0[2]),
        .O(ADDRBWRADDR));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_i_60
       (.I0(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .I1(mem_reg_0),
        .I2(grp_ByteCpy_2_fu_516_Clefia_enc_address0[1]),
        .I3(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I4(grp_ByteXor_1_fu_524_Clefia_enc_address0[1]),
        .O(Clefia_enc_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_61
       (.I0(mem_reg_0_3_0_0_i_5_n_0),
        .I1(mem_reg_i_121_n_0),
        .I2(mem_reg_0_3_0_0_i_6_n_0),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(Q[1]),
        .O(mem_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \q0[31]_i_1 
       (.I0(grp_ByteCpy_1_fu_338_pt_ce0),
        .I1(\int_pt_shift0_reg[1] ),
        .I2(\q0_reg[7] [0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \q0[7]_i_2 
       (.I0(mem_reg_i_61_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_ByteCpy_1_fu_338_ap_ce),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(grp_ByteCpy_1_fu_338_dst_ce0));
  LUT6 #(
    .INIT(64'h7FFF55FFFFFFFFFF)) 
    \q0[7]_i_3__6 
       (.I0(\q0_reg[7]_2 ),
        .I1(mem_reg_i_61_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(grp_ByteCpy_1_fu_338_ap_ce),
        .I4(\q0[7]_i_4_n_0 ),
        .I5(\int_pt_shift0_reg[1] ),
        .O(\ap_CS_fsm_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .O(\q0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    ram_reg_0_15_0_0_i_10
       (.I0(ram_reg_0_15_0_0_i_18_n_0),
        .I1(ap_CS_fsm_pp0_stage9),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ram_reg_0_15_0_0_i_19_n_0),
        .I5(ram_reg_0_15_0_0_i_20_n_0),
        .O(grp_ByteCpy_1_fu_338_dst_address0[1]));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFFFFF)) 
    ram_reg_0_15_0_0_i_12
       (.I0(ram_reg_0_15_0_0_i_21_n_0),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\q0[7]_i_4_n_0 ),
        .O(grp_ByteCpy_1_fu_338_dst_address0[2]));
  LUT6 #(
    .INIT(64'hFFFF8888FFF88888)) 
    ram_reg_0_15_0_0_i_14
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_0_3_0_0_i_5_n_0),
        .O(grp_ByteCpy_1_fu_338_dst_address0[3]));
  LUT6 #(
    .INIT(64'h1000100010101000)) 
    ram_reg_0_15_0_0_i_16
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage12),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(ram_reg_0_15_0_0_i_16_n_0));
  LUT6 #(
    .INIT(64'h0010001000100000)) 
    ram_reg_0_15_0_0_i_17
       (.I0(ram_reg_0_15_0_0_i_22_n_0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ram_reg_0_15_0_0_i_23_n_0),
        .O(ram_reg_0_15_0_0_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF000E)) 
    ram_reg_0_15_0_0_i_18
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ram_reg_0_15_0_0_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_19
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage14),
        .O(ram_reg_0_15_0_0_i_19_n_0));
  LUT6 #(
    .INIT(64'hD5D5D5F5D5D5D5D5)) 
    ram_reg_0_15_0_0_i_20
       (.I0(\q0[7]_i_4_n_0 ),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ram_reg_0_15_0_0_i_24_n_0),
        .O(ram_reg_0_15_0_0_i_20_n_0));
  LUT6 #(
    .INIT(64'h0002000200020000)) 
    ram_reg_0_15_0_0_i_21
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ram_reg_0_15_0_0_i_24_n_0),
        .I4(ap_CS_fsm_pp0_stage8),
        .I5(mem_reg_0_3_0_0_i_6_n_0),
        .O(ram_reg_0_15_0_0_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_22
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage13),
        .O(ram_reg_0_15_0_0_i_22_n_0));
  LUT6 #(
    .INIT(64'h00000000AAAAEEFE)) 
    ram_reg_0_15_0_0_i_23
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(ram_reg_0_15_0_0_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_24
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .O(ram_reg_0_15_0_0_i_24_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\q0_reg[7]_0 ),
        .I1(grp_ByteCpy_1_fu_338_dst_ce0),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7] [2]),
        .O(p_0_in__2));
  LUT6 #(
    .INIT(64'hFDFFFDFDFDFDFDFD)) 
    ram_reg_0_15_0_0_i_8
       (.I0(\q0[7]_i_4_n_0 ),
        .I1(ram_reg_0_15_0_0_i_16_n_0),
        .I2(ram_reg_0_15_0_0_i_17_n_0),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(ap_enable_reg_pp0_iter0),
        .O(grp_ByteCpy_1_fu_338_dst_address0[0]));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_114" *) 
module design_1_clefia_0_0_clefia_ByteCpy_114
   (Q,
    \idx_fu_26_reg[4]_0 ,
    D,
    E,
    p_0_in__4,
    \ap_CS_fsm_reg[296] ,
    lk_1_address0,
    \zext_ln117_reg_107_reg[4]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    WEBWE,
    \ap_CS_fsm_reg[174] ,
    \zext_ln117_reg_107_reg[0]_0 ,
    \ap_CS_fsm_reg[118] ,
    grp_ByteCpy_114_fu_471_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    ram_reg,
    \ap_CS_fsm_reg[172] ,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    icmp_ln398_fu_888_p2,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    src_ce0,
    \q1_reg[7] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_3 ,
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
    \q0_reg[7]_4 ,
    con192_ce0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0,
    con192_address0,
    \q1_reg[7]_1 ,
    \q1_reg[7]_2 ,
    ram_reg_0,
    ram_reg_1,
    b_ce0,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_ByteCpy_114_fu_471_ap_start_reg_reg,
    SR,
    ap_clk);
  output [1:0]Q;
  output [4:0]\idx_fu_26_reg[4]_0 ;
  output [5:0]D;
  output [0:0]E;
  output p_0_in__4;
  output [0:0]\ap_CS_fsm_reg[296] ;
  output [4:0]lk_1_address0;
  output [4:0]\zext_ln117_reg_107_reg[4]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]WEBWE;
  output \ap_CS_fsm_reg[174] ;
  output \zext_ln117_reg_107_reg[0]_0 ;
  output \ap_CS_fsm_reg[118] ;
  input grp_ByteCpy_114_fu_471_ap_start_reg;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [11:0]ram_reg;
  input \ap_CS_fsm_reg[172] ;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input icmp_ln398_fu_888_p2;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input src_ce0;
  input [0:0]\q1_reg[7] ;
  input [0:0]\q1_reg[7]_0 ;
  input \q0_reg[7]_3 ;
  input grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  input \q0_reg[7]_4 ;
  input con192_ce0;
  input [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  input [3:0]con192_address0;
  input [0:0]\q1_reg[7]_1 ;
  input \q1_reg[7]_2 ;
  input ram_reg_0;
  input ram_reg_1;
  input b_ce0;
  input ram_reg_2;
  input [0:0]ram_reg_3;
  input [0:0]ram_reg_4;
  input grp_ByteCpy_114_fu_471_ap_start_reg_reg;
  input [0:0]SR;
  input ap_clk;

  wire [5:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [5:1]add_ln117_fu_76_p2;
  wire \ap_CS_fsm[1]_i_1__42_n_0 ;
  wire \ap_CS_fsm[297]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_1__35_n_0 ;
  wire \ap_CS_fsm[2]_i_2__5_n_0 ;
  wire \ap_CS_fsm_reg[118] ;
  wire \ap_CS_fsm_reg[172] ;
  wire \ap_CS_fsm_reg[174] ;
  wire [0:0]\ap_CS_fsm_reg[296] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire b_ce0;
  wire [3:0]con192_address0;
  wire con192_ce0;
  wire grp_ByteCpy_114_fu_471_ap_start_reg;
  wire grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0;
  wire grp_ByteCpy_114_fu_471_ap_start_reg_reg;
  wire [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire icmp_ln398_fu_888_p2;
  wire \idx_fu_26[0]_i_1__2_n_0 ;
  wire [5:5]idx_fu_26_reg;
  wire [4:0]\idx_fu_26_reg[4]_0 ;
  wire [4:0]lk_1_address0;
  wire p_0_in__4;
  wire \q0[7]_i_2__13_n_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [0:0]\q1_reg[7] ;
  wire [0:0]\q1_reg[7]_0 ;
  wire [0:0]\q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire [11:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]ram_reg_4;
  wire src_ce0;
  wire \zext_ln117_reg_107_reg[0]_0 ;
  wire [4:0]\zext_ln117_reg_107_reg[4]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[0]_i_1__37 
       (.I0(\ap_CS_fsm[297]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[119]_i_1 
       (.I0(ram_reg[1]),
        .I1(\ap_CS_fsm[297]_i_2_n_0 ),
        .I2(ram_reg[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[120]_i_1 
       (.I0(ram_reg[2]),
        .I1(\ap_CS_fsm[297]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \ap_CS_fsm[172]_i_1 
       (.I0(ram_reg[0]),
        .I1(\ap_CS_fsm_reg[172] ),
        .I2(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I3(icmp_ln398_fu_888_p2),
        .I4(ram_reg[3]),
        .I5(\ap_CS_fsm[297]_i_2_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[173]_i_1 
       (.I0(ram_reg[3]),
        .I1(\ap_CS_fsm[297]_i_2_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__42 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_114_fu_471_ap_start_reg),
        .I3(Q[1]),
        .O(\ap_CS_fsm[1]_i_1__42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[296]_i_1 
       (.I0(ram_reg[9]),
        .I1(\ap_CS_fsm[297]_i_2_n_0 ),
        .I2(ram_reg[10]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[297]_i_1 
       (.I0(ram_reg[10]),
        .I1(\ap_CS_fsm[297]_i_2_n_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_CS_fsm[297]_i_2 
       (.I0(grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0),
        .I1(grp_ByteCpy_114_fu_471_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[297]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \ap_CS_fsm[2]_i_1__35 
       (.I0(\ap_CS_fsm[2]_i_2__5_n_0 ),
        .I1(\idx_fu_26_reg[4]_0 [2]),
        .I2(\idx_fu_26_reg[4]_0 [0]),
        .I3(\idx_fu_26_reg[4]_0 [1]),
        .I4(Q[0]),
        .O(\ap_CS_fsm[2]_i_1__35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBDDDF)) 
    \ap_CS_fsm[2]_i_2__5 
       (.I0(idx_fu_26_reg),
        .I1(\idx_fu_26_reg[4]_0 [4]),
        .I2(ram_reg[2]),
        .I3(ram_reg[10]),
        .I4(\idx_fu_26_reg[4]_0 [3]),
        .O(\ap_CS_fsm[2]_i_2__5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__42_n_0 ),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFF5DFFFFFF0C)) 
    grp_ByteCpy_114_fu_471_ap_start_reg_i_1
       (.I0(grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0),
        .I1(icmp_ln398_fu_888_p2),
        .I2(grp_ByteCpy_114_fu_471_ap_start_reg_reg),
        .I3(ram_reg[1]),
        .I4(ram_reg[9]),
        .I5(grp_ByteCpy_114_fu_471_ap_start_reg),
        .O(\ap_CS_fsm_reg[118] ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    grp_ByteCpy_114_fu_471_ap_start_reg_i_2
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[2]_i_2__5_n_0 ),
        .I2(\idx_fu_26_reg[4]_0 [2]),
        .I3(\idx_fu_26_reg[4]_0 [0]),
        .I4(\idx_fu_26_reg[4]_0 [1]),
        .O(grp_ByteCpy_114_fu_471_ap_start_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_26[0]_i_1__2 
       (.I0(\idx_fu_26_reg[4]_0 [0]),
        .O(\idx_fu_26[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_26[1]_i_1__2 
       (.I0(\idx_fu_26_reg[4]_0 [1]),
        .I1(\idx_fu_26_reg[4]_0 [0]),
        .O(add_ln117_fu_76_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_26[2]_i_1__2 
       (.I0(\idx_fu_26_reg[4]_0 [2]),
        .I1(\idx_fu_26_reg[4]_0 [0]),
        .I2(\idx_fu_26_reg[4]_0 [1]),
        .O(add_ln117_fu_76_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_26[3]_i_1__2 
       (.I0(\idx_fu_26_reg[4]_0 [3]),
        .I1(\idx_fu_26_reg[4]_0 [1]),
        .I2(\idx_fu_26_reg[4]_0 [0]),
        .I3(\idx_fu_26_reg[4]_0 [2]),
        .O(add_ln117_fu_76_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_26[4]_i_1__2 
       (.I0(\idx_fu_26_reg[4]_0 [4]),
        .I1(\idx_fu_26_reg[4]_0 [2]),
        .I2(\idx_fu_26_reg[4]_0 [0]),
        .I3(\idx_fu_26_reg[4]_0 [1]),
        .I4(\idx_fu_26_reg[4]_0 [3]),
        .O(add_ln117_fu_76_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_26[5]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_114_fu_471_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idx_fu_26[5]_i_2 
       (.I0(idx_fu_26_reg),
        .I1(\idx_fu_26_reg[4]_0 [3]),
        .I2(\idx_fu_26_reg[4]_0 [1]),
        .I3(\idx_fu_26_reg[4]_0 [0]),
        .I4(\idx_fu_26_reg[4]_0 [2]),
        .I5(\idx_fu_26_reg[4]_0 [4]),
        .O(add_ln117_fu_76_p2[5]));
  FDRE \idx_fu_26_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26[0]_i_1__2_n_0 ),
        .Q(\idx_fu_26_reg[4]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(add_ln117_fu_76_p2[1]),
        .Q(\idx_fu_26_reg[4]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(add_ln117_fu_76_p2[2]),
        .Q(\idx_fu_26_reg[4]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(add_ln117_fu_76_p2[3]),
        .Q(\idx_fu_26_reg[4]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(add_ln117_fu_76_p2[4]),
        .Q(\idx_fu_26_reg[4]_0 [4]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(add_ln117_fu_76_p2[5]),
        .Q(idx_fu_26_reg),
        .R(ap_NS_fsm1));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \q0[7]_i_1 
       (.I0(\q0[7]_i_2__13_n_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(\q0_reg[7]_2 ),
        .I3(src_ce0),
        .O(E));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \q0[7]_i_1__2 
       (.I0(ram_reg[10]),
        .I1(Q[1]),
        .I2(\q0_reg[7]_3 ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0),
        .I4(\q0_reg[7]_4 ),
        .I5(con192_ce0),
        .O(\ap_CS_fsm_reg[296] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \q0[7]_i_2__13 
       (.I0(\q0_reg[7] ),
        .I1(\q0_reg[7]_0 ),
        .I2(Q[0]),
        .I3(ram_reg[2]),
        .O(\q0[7]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'hAA80008000800080)) 
    ram_reg_0_31_0_0_i_2__1
       (.I0(\ap_CS_fsm_reg[296] ),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[7]_0 ),
        .I3(\q0_reg[7]_3 ),
        .I4(Q[1]),
        .I5(ram_reg[10]),
        .O(p_0_in__4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_3__2
       (.I0(\zext_ln117_reg_107_reg[4]_0 [0]),
        .I1(\q0_reg[7]_3 ),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[0]),
        .I3(\q0_reg[7]_4 ),
        .I4(con192_address0[0]),
        .O(lk_1_address0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_4__2
       (.I0(\zext_ln117_reg_107_reg[4]_0 [1]),
        .I1(\q0_reg[7]_3 ),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[1]),
        .I3(\q0_reg[7]_4 ),
        .I4(con192_address0[1]),
        .O(lk_1_address0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_5__3
       (.I0(\zext_ln117_reg_107_reg[4]_0 [2]),
        .I1(\q0_reg[7]_3 ),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[2]),
        .I3(\q0_reg[7]_4 ),
        .I4(con192_address0[2]),
        .O(lk_1_address0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_6__3
       (.I0(\zext_ln117_reg_107_reg[4]_0 [3]),
        .I1(\q0_reg[7]_3 ),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[3]),
        .I3(\q0_reg[7]_4 ),
        .I4(con192_address0[3]),
        .O(lk_1_address0[3]));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    ram_reg_0_31_0_0_i_7__3
       (.I0(\zext_ln117_reg_107_reg[4]_0 [4]),
        .I1(\q0_reg[7]_3 ),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[4]),
        .I3(\q0_reg[7]_4 ),
        .I4(\q1_reg[7]_1 ),
        .I5(\q1_reg[7]_2 ),
        .O(lk_1_address0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_23__2
       (.I0(Q[1]),
        .I1(ram_reg[3]),
        .I2(ram_reg[6]),
        .I3(ram_reg[7]),
        .I4(ram_reg[4]),
        .I5(ram_reg[5]),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFFFF00FFB8FFB8FF)) 
    ram_reg_i_2__1
       (.I0(Q[1]),
        .I1(ram_reg[3]),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(b_ce0),
        .I5(ram_reg_2),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_i_34__0
       (.I0(\zext_ln117_reg_107_reg[4]_0 [0]),
        .I1(ram_reg[3]),
        .I2(ram_reg_3),
        .I3(ram_reg[11]),
        .I4(ram_reg[8]),
        .I5(ram_reg_4),
        .O(\zext_ln117_reg_107_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ram_reg_i_43__1
       (.I0(ram_reg[5]),
        .I1(ram_reg[4]),
        .I2(\zext_ln117_reg_107_reg[4]_0 [1]),
        .I3(ram_reg[3]),
        .O(\ap_CS_fsm_reg[174] ));
  FDRE \zext_ln117_reg_107_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26_reg[4]_0 [0]),
        .Q(\zext_ln117_reg_107_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26_reg[4]_0 [1]),
        .Q(\zext_ln117_reg_107_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26_reg[4]_0 [2]),
        .Q(\zext_ln117_reg_107_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26_reg[4]_0 [3]),
        .Q(\zext_ln117_reg_107_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__35_n_0 ),
        .D(\idx_fu_26_reg[4]_0 [4]),
        .Q(\zext_ln117_reg_107_reg[4]_0 [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_115" *) 
module design_1_clefia_0_0_clefia_ByteCpy_115
   (Q,
    \idx_fu_22_reg[3]_0 ,
    \idx_fu_22_reg[4]_0 ,
    \idx_fu_22_reg[4]_1 ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \zext_ln117_reg_93_reg[4]_0 ,
    grp_ByteCpy_115_fu_445_ap_start_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    b_address0,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    b_ce1,
    grp_ByteCpy_115_fu_445_ap_start_reg_reg,
    icmp_ln401_fu_894_p2,
    SR,
    ap_clk);
  output [0:0]Q;
  output \idx_fu_22_reg[3]_0 ;
  output [4:0]\idx_fu_22_reg[4]_0 ;
  output \idx_fu_22_reg[4]_1 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output [4:0]\zext_ln117_reg_93_reg[4]_0 ;
  input grp_ByteCpy_115_fu_445_ap_start_reg;
  input [6:0]ram_reg;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]b_address0;
  input ram_reg_4;
  input [0:0]ram_reg_5;
  input ram_reg_6;
  input b_ce1;
  input grp_ByteCpy_115_fu_445_ap_start_reg_reg;
  input icmp_ln401_fu_894_p2;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [5:1]add_ln117_fu_67_p2__0;
  wire \ap_CS_fsm[1]_i_1__41_n_0 ;
  wire \ap_CS_fsm[2]_i_1__34_n_0 ;
  wire \ap_CS_fsm[2]_i_2__4_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]b_address0;
  wire b_ce1;
  wire grp_ByteCpy_115_fu_445_ap_start_reg;
  wire grp_ByteCpy_115_fu_445_ap_start_reg_reg;
  wire grp_ByteCpy_115_fu_445_src_ce0;
  wire icmp_ln401_fu_894_p2;
  wire \idx_fu_22[0]_i_1__0_n_0 ;
  wire [5:5]idx_fu_22_reg;
  wire \idx_fu_22_reg[3]_0 ;
  wire [4:0]\idx_fu_22_reg[4]_0 ;
  wire \idx_fu_22_reg[4]_1 ;
  wire [6:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_32__0_n_0;
  wire [4:0]\zext_ln117_reg_93_reg[4]_0 ;

  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[0]_i_1__36 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ByteCpy_115_fu_445_src_ce0),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[178]_i_1 
       (.I0(ram_reg[3]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ram_reg[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[179]_i_1 
       (.I0(ram_reg[4]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    \ap_CS_fsm[179]_i_2 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_0 ),
        .I1(grp_ByteCpy_115_fu_445_src_ce0),
        .I2(grp_ByteCpy_115_fu_445_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__41 
       (.I0(grp_ByteCpy_115_fu_445_src_ce0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_115_fu_445_ap_start_reg),
        .I3(Q),
        .O(\ap_CS_fsm[1]_i_1__41_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__34 
       (.I0(\ap_CS_fsm[2]_i_2__4_n_0 ),
        .I1(grp_ByteCpy_115_fu_445_src_ce0),
        .O(\ap_CS_fsm[2]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[2]_i_2__4 
       (.I0(\idx_fu_22_reg[4]_0 [0]),
        .I1(\idx_fu_22_reg[4]_0 [1]),
        .I2(\idx_fu_22_reg[4]_0 [2]),
        .I3(\idx_fu_22_reg[4]_0 [4]),
        .I4(\idx_fu_22_reg[4]_0 [3]),
        .I5(idx_fu_22_reg),
        .O(\ap_CS_fsm[2]_i_2__4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__41_n_0 ),
        .Q(grp_ByteCpy_115_fu_445_src_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .Q(Q),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBBBFFFFF000)) 
    grp_ByteCpy_115_fu_445_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[2]_i_2__4_n_0 ),
        .I1(grp_ByteCpy_115_fu_445_src_ce0),
        .I2(grp_ByteCpy_115_fu_445_ap_start_reg_reg),
        .I3(icmp_ln401_fu_894_p2),
        .I4(ram_reg[3]),
        .I5(grp_ByteCpy_115_fu_445_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_22[0]_i_1__0 
       (.I0(\idx_fu_22_reg[4]_0 [0]),
        .O(\idx_fu_22[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_22[1]_i_1__0 
       (.I0(\idx_fu_22_reg[4]_0 [1]),
        .I1(\idx_fu_22_reg[4]_0 [0]),
        .O(add_ln117_fu_67_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_22[2]_i_1__0 
       (.I0(\idx_fu_22_reg[4]_0 [2]),
        .I1(\idx_fu_22_reg[4]_0 [0]),
        .I2(\idx_fu_22_reg[4]_0 [1]),
        .O(add_ln117_fu_67_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_22[3]_i_1__0 
       (.I0(\idx_fu_22_reg[4]_0 [3]),
        .I1(\idx_fu_22_reg[4]_0 [1]),
        .I2(\idx_fu_22_reg[4]_0 [0]),
        .I3(\idx_fu_22_reg[4]_0 [2]),
        .O(add_ln117_fu_67_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_22[4]_i_1__1 
       (.I0(\idx_fu_22_reg[4]_0 [4]),
        .I1(\idx_fu_22_reg[4]_0 [2]),
        .I2(\idx_fu_22_reg[4]_0 [0]),
        .I3(\idx_fu_22_reg[4]_0 [1]),
        .I4(\idx_fu_22_reg[4]_0 [3]),
        .O(add_ln117_fu_67_p2__0[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_22[5]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_115_fu_445_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \idx_fu_22[5]_i_2 
       (.I0(idx_fu_22_reg),
        .I1(\idx_fu_22_reg[4]_0 [3]),
        .I2(\idx_fu_22_reg[4]_0 [1]),
        .I3(\idx_fu_22_reg[4]_0 [0]),
        .I4(\idx_fu_22_reg[4]_0 [2]),
        .I5(\idx_fu_22_reg[4]_0 [4]),
        .O(add_ln117_fu_67_p2__0[5]));
  FDRE \idx_fu_22_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22[0]_i_1__0_n_0 ),
        .Q(\idx_fu_22_reg[4]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(add_ln117_fu_67_p2__0[1]),
        .Q(\idx_fu_22_reg[4]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(add_ln117_fu_67_p2__0[2]),
        .Q(\idx_fu_22_reg[4]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(add_ln117_fu_67_p2__0[3]),
        .Q(\idx_fu_22_reg[4]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(add_ln117_fu_67_p2__0[4]),
        .Q(\idx_fu_22_reg[4]_0 [4]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(add_ln117_fu_67_p2__0[5]),
        .Q(idx_fu_22_reg),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    ram_reg_i_10__1
       (.I0(ram_reg_i_32__0_n_0),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(b_address0),
        .I4(ram_reg[1]),
        .I5(ram_reg[2]),
        .O(ADDRBWRADDR));
  LUT5 #(
    .INIT(32'hF0F0F088)) 
    ram_reg_i_25__1
       (.I0(grp_ByteCpy_115_fu_445_src_ce0),
        .I1(ram_reg[4]),
        .I2(b_ce1),
        .I3(ram_reg[6]),
        .I4(ram_reg[5]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h0232FEFE)) 
    ram_reg_i_30__0
       (.I0(\idx_fu_22_reg[4]_0 [4]),
        .I1(ram_reg[6]),
        .I2(ram_reg[5]),
        .I3(ram_reg_1),
        .I4(ram_reg_0[1]),
        .O(\idx_fu_22_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h02FE32CE)) 
    ram_reg_i_31__0
       (.I0(\idx_fu_22_reg[4]_0 [3]),
        .I1(ram_reg[6]),
        .I2(ram_reg[5]),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_1),
        .O(\idx_fu_22_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    ram_reg_i_32__0
       (.I0(\idx_fu_22_reg[4]_0 [2]),
        .I1(ram_reg_4),
        .I2(ram_reg_0[0]),
        .I3(ram_reg[0]),
        .I4(ram_reg_5),
        .I5(ram_reg_6),
        .O(ram_reg_i_32__0_n_0));
  FDRE \zext_ln117_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22_reg[4]_0 [0]),
        .Q(\zext_ln117_reg_93_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22_reg[4]_0 [1]),
        .Q(\zext_ln117_reg_93_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22_reg[4]_0 [2]),
        .Q(\zext_ln117_reg_93_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22_reg[4]_0 [3]),
        .Q(\zext_ln117_reg_93_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__34_n_0 ),
        .D(\idx_fu_22_reg[4]_0 [4]),
        .Q(\zext_ln117_reg_93_reg[4]_0 [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_116" *) 
module design_1_clefia_0_0_clefia_ByteCpy_116
   (rout_1_address0,
    Q,
    rout_address0,
    D,
    grp_ByteCpy_116_fu_510_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \idx_fu_22_reg[3]_0 ,
    \ap_CS_fsm_reg[39] ,
    \q1_reg[7] ,
    grp_ByteCpy_2_fu_516_src_address0,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    grp_ByteCpy_116_fu_510_ap_start_reg,
    \q1_reg[7]_2 ,
    ap_rst_n_inv,
    ap_clk);
  output [2:0]rout_1_address0;
  output [0:0]Q;
  output [2:0]rout_address0;
  output [3:0]D;
  output grp_ByteCpy_116_fu_510_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]\idx_fu_22_reg[3]_0 ;
  output \ap_CS_fsm_reg[39] ;
  input \q1_reg[7] ;
  input [1:0]grp_ByteCpy_2_fu_516_src_address0;
  input \q1_reg[7]_0 ;
  input [4:0]\q1_reg[7]_1 ;
  input grp_ByteCpy_116_fu_510_ap_start_reg;
  input \q1_reg[7]_2 ;
  input ap_rst_n_inv;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]Q;
  wire [4:0]add_ln117_fu_67_p2;
  wire \ap_CS_fsm[1]_i_1__47_n_0 ;
  wire \ap_CS_fsm[2]_i_1__40_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire grp_ByteCpy_116_fu_510_ap_start_reg;
  wire grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0;
  wire grp_ByteCpy_116_fu_510_ap_start_reg_reg;
  wire [2:0]grp_ByteCpy_116_fu_510_dst_address0;
  wire [1:0]grp_ByteCpy_2_fu_516_src_address0;
  wire [4:4]idx_fu_22_reg;
  wire [3:0]\idx_fu_22_reg[3]_0 ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire [4:0]\q1_reg[7]_1 ;
  wire \q1_reg[7]_2 ;
  wire [2:0]rout_1_address0;
  wire [2:0]rout_address0;

  LUT3 #(
    .INIT(8'hD5)) 
    \ap_CS_fsm[0]_i_1__48 
       (.I0(grp_ByteCpy_116_fu_510_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[116]_i_1__0 
       (.I0(\q1_reg[7]_1 [2]),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg_reg),
        .I2(\q1_reg[7]_1 [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[117]_i_1__0 
       (.I0(\q1_reg[7]_1 [3]),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \ap_CS_fsm[117]_i_2 
       (.I0(grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteCpy_116_fu_510_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__47 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_116_fu_510_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm[1]_i_1__47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[2]_i_1__40 
       (.I0(\idx_fu_22_reg[3]_0 [3]),
        .I1(idx_fu_22_reg),
        .I2(\idx_fu_22_reg[3]_0 [2]),
        .I3(\idx_fu_22_reg[3]_0 [0]),
        .I4(\idx_fu_22_reg[3]_0 [1]),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm[2]_i_1__40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[40]_i_1__0 
       (.I0(\q1_reg[7]_1 [0]),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg_reg),
        .I2(\q1_reg[7]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[41]_i_1__0 
       (.I0(\q1_reg[7]_1 [1]),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg_reg),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__47_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    grp_ByteCpy_116_fu_510_ap_start_reg_i_1
       (.I0(\q1_reg[7]_1 [0]),
        .I1(\q1_reg[7]_1 [2]),
        .I2(grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0),
        .I3(grp_ByteCpy_116_fu_510_ap_start_reg),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    grp_ByteCpy_116_fu_510_ap_start_reg_i_2
       (.I0(\idx_fu_22_reg[3]_0 [3]),
        .I1(idx_fu_22_reg),
        .I2(\idx_fu_22_reg[3]_0 [2]),
        .I3(\idx_fu_22_reg[3]_0 [0]),
        .I4(\idx_fu_22_reg[3]_0 [1]),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(grp_ByteCpy_116_fu_510_ap_start_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_22[0]_i_1__3 
       (.I0(\idx_fu_22_reg[3]_0 [0]),
        .O(add_ln117_fu_67_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_22[1]_i_1__3 
       (.I0(\idx_fu_22_reg[3]_0 [0]),
        .I1(\idx_fu_22_reg[3]_0 [1]),
        .O(add_ln117_fu_67_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_22[2]_i_1__3 
       (.I0(\idx_fu_22_reg[3]_0 [2]),
        .I1(\idx_fu_22_reg[3]_0 [1]),
        .I2(\idx_fu_22_reg[3]_0 [0]),
        .O(add_ln117_fu_67_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_22[3]_i_1__3 
       (.I0(\idx_fu_22_reg[3]_0 [3]),
        .I1(\idx_fu_22_reg[3]_0 [0]),
        .I2(\idx_fu_22_reg[3]_0 [1]),
        .I3(\idx_fu_22_reg[3]_0 [2]),
        .O(add_ln117_fu_67_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_22[4]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_116_fu_510_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_22[4]_i_2__2 
       (.I0(idx_fu_22_reg),
        .I1(\idx_fu_22_reg[3]_0 [2]),
        .I2(\idx_fu_22_reg[3]_0 [1]),
        .I3(\idx_fu_22_reg[3]_0 [0]),
        .I4(\idx_fu_22_reg[3]_0 [3]),
        .O(add_ln117_fu_67_p2[4]));
  FDRE \idx_fu_22_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(add_ln117_fu_67_p2[0]),
        .Q(\idx_fu_22_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(add_ln117_fu_67_p2[1]),
        .Q(\idx_fu_22_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(add_ln117_fu_67_p2[2]),
        .Q(\idx_fu_22_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(add_ln117_fu_67_p2[3]),
        .Q(\idx_fu_22_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(add_ln117_fu_67_p2[4]),
        .Q(idx_fu_22_reg),
        .R(ap_NS_fsm1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_15_0_0_i_2__7
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[0]),
        .I1(\q1_reg[7]_2 ),
        .O(rout_address0[0]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_15_0_0_i_3__10
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[0]),
        .I1(\q1_reg[7] ),
        .O(rout_1_address0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_0_15_0_0_i_3__5
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[1]),
        .I1(\q1_reg[7]_0 ),
        .I2(\q1_reg[7]_1 [4]),
        .I3(grp_ByteCpy_2_fu_516_src_address0[0]),
        .O(rout_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__5
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[1]),
        .I1(\q1_reg[7] ),
        .I2(grp_ByteCpy_2_fu_516_src_address0[0]),
        .O(rout_1_address0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    ram_reg_0_15_0_0_i_4__6
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[2]),
        .I1(\q1_reg[7]_0 ),
        .I2(\q1_reg[7]_1 [4]),
        .I3(grp_ByteCpy_2_fu_516_src_address0[1]),
        .O(rout_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_5__10
       (.I0(grp_ByteCpy_116_fu_510_dst_address0[2]),
        .I1(\q1_reg[7] ),
        .I2(grp_ByteCpy_2_fu_516_src_address0[1]),
        .O(rout_1_address0[2]));
  FDRE \zext_ln117_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(\idx_fu_22_reg[3]_0 [0]),
        .Q(grp_ByteCpy_116_fu_510_dst_address0[0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(\idx_fu_22_reg[3]_0 [1]),
        .Q(grp_ByteCpy_116_fu_510_dst_address0[1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(\idx_fu_22_reg[3]_0 [2]),
        .Q(grp_ByteCpy_116_fu_510_dst_address0[2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__40_n_0 ),
        .D(\idx_fu_22_reg[3]_0 [3]),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_116" *) 
module design_1_clefia_0_0_clefia_ByteCpy_116_11
   (Q,
    E,
    fout_address0,
    p_0_in__7,
    \ap_CS_fsm_reg[435] ,
    lk_2_address0,
    D,
    \ap_CS_fsm_reg[434] ,
    grp_ByteCpy_116_fu_842_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    src_ce0,
    \q0_reg[7]_2 ,
    src_address0,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    grp_ByteCpy_119_fu_827_src_offset,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q1_reg[7] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    con128_ce0,
    grp_ClefiaDoubleSwap_fu_877_lk_ce0,
    con128_address0,
    grp_ClefiaDoubleSwap_fu_877_lk_address0,
    SR,
    ap_clk);
  output [0:0]Q;
  output [0:0]E;
  output [3:0]fout_address0;
  output p_0_in__7;
  output [0:0]\ap_CS_fsm_reg[435] ;
  output [3:0]lk_2_address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[434] ;
  input grp_ByteCpy_116_fu_842_ap_start_reg;
  input [1:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input src_ce0;
  input \q0_reg[7]_2 ;
  input [1:0]src_address0;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input [0:0]\q0_reg[7]_5 ;
  input [0:0]grp_ByteCpy_119_fu_827_src_offset;
  input \q0_reg[7]_6 ;
  input \q0_reg[7]_7 ;
  input [0:0]\q1_reg[7] ;
  input [0:0]\q1_reg[7]_0 ;
  input \q0_reg[7]_8 ;
  input \q0_reg[7]_9 ;
  input con128_ce0;
  input grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  input [3:0]con128_address0;
  input [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln117_fu_67_p2__1;
  wire \ap_CS_fsm[1]_i_1__44_n_0 ;
  wire \ap_CS_fsm[2]_i_1__37_n_0 ;
  wire \ap_CS_fsm[436]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[434] ;
  wire [0:0]\ap_CS_fsm_reg[435] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [3:0]con128_address0;
  wire con128_ce0;
  wire [3:0]fout_address0;
  wire grp_ByteCpy_116_fu_842_ap_start_reg;
  wire [3:0]grp_ByteCpy_116_fu_842_dst_address0;
  wire grp_ByteCpy_116_fu_842_dst_we0;
  wire [3:0]grp_ByteCpy_116_fu_842_src_address0;
  wire [0:0]grp_ByteCpy_119_fu_827_src_offset;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  wire grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  wire [4:4]idx_fu_22_reg;
  wire [3:0]lk_2_address0;
  wire p_0_in__7;
  wire [1:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [0:0]\q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire \q0_reg[7]_9 ;
  wire [0:0]\q1_reg[7] ;
  wire [0:0]\q1_reg[7]_0 ;
  wire [1:0]src_address0;
  wire src_ce0;

  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \ap_CS_fsm[0]_i_1__39 
       (.I0(grp_ByteCpy_116_fu_842_ap_start_reg),
        .I1(\ap_CS_fsm[436]_i_2_n_0 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__44 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_116_fu_842_ap_start_reg),
        .I3(grp_ByteCpy_116_fu_842_dst_we0),
        .O(\ap_CS_fsm[1]_i_1__44_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[2]_i_1__37 
       (.I0(grp_ByteCpy_116_fu_842_src_address0[3]),
        .I1(idx_fu_22_reg),
        .I2(grp_ByteCpy_116_fu_842_src_address0[2]),
        .I3(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I4(grp_ByteCpy_116_fu_842_src_address0[1]),
        .I5(Q),
        .O(\ap_CS_fsm[2]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[435]_i_1 
       (.I0(\q0_reg[7] [0]),
        .I1(\ap_CS_fsm[436]_i_2_n_0 ),
        .I2(grp_ByteCpy_116_fu_842_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(\q0_reg[7] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[436]_i_1 
       (.I0(\q0_reg[7] [1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_116_fu_842_ap_start_reg),
        .I3(\ap_CS_fsm[436]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[436]_i_2 
       (.I0(Q),
        .I1(grp_ByteCpy_116_fu_842_src_address0[3]),
        .I2(idx_fu_22_reg),
        .I3(grp_ByteCpy_116_fu_842_src_address0[2]),
        .I4(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I5(grp_ByteCpy_116_fu_842_src_address0[1]),
        .O(\ap_CS_fsm[436]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__44_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .Q(grp_ByteCpy_116_fu_842_dst_we0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_116_fu_842_ap_start_reg_i_1
       (.I0(\q0_reg[7] [0]),
        .I1(\ap_CS_fsm[436]_i_2_n_0 ),
        .I2(grp_ByteCpy_116_fu_842_ap_start_reg),
        .O(\ap_CS_fsm_reg[434] ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_22[0]_i_1__1 
       (.I0(grp_ByteCpy_116_fu_842_src_address0[0]),
        .O(add_ln117_fu_67_p2__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_22[1]_i_1__1 
       (.I0(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I1(grp_ByteCpy_116_fu_842_src_address0[1]),
        .O(add_ln117_fu_67_p2__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_22[2]_i_1__1 
       (.I0(grp_ByteCpy_116_fu_842_src_address0[2]),
        .I1(grp_ByteCpy_116_fu_842_src_address0[1]),
        .I2(grp_ByteCpy_116_fu_842_src_address0[0]),
        .O(add_ln117_fu_67_p2__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_22[3]_i_1__1 
       (.I0(grp_ByteCpy_116_fu_842_src_address0[3]),
        .I1(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I2(grp_ByteCpy_116_fu_842_src_address0[1]),
        .I3(grp_ByteCpy_116_fu_842_src_address0[2]),
        .O(add_ln117_fu_67_p2__1[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_22[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_116_fu_842_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_22[4]_i_2__0 
       (.I0(idx_fu_22_reg),
        .I1(grp_ByteCpy_116_fu_842_src_address0[2]),
        .I2(grp_ByteCpy_116_fu_842_src_address0[1]),
        .I3(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I4(grp_ByteCpy_116_fu_842_src_address0[3]),
        .O(add_ln117_fu_67_p2__1[4]));
  FDRE \idx_fu_22_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(add_ln117_fu_67_p2__1[0]),
        .Q(grp_ByteCpy_116_fu_842_src_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(add_ln117_fu_67_p2__1[1]),
        .Q(grp_ByteCpy_116_fu_842_src_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(add_ln117_fu_67_p2__1[2]),
        .Q(grp_ByteCpy_116_fu_842_src_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(add_ln117_fu_67_p2__1[3]),
        .Q(grp_ByteCpy_116_fu_842_src_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(add_ln117_fu_67_p2__1[4]),
        .Q(idx_fu_22_reg),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \q0[7]_i_1__4 
       (.I0(Q),
        .I1(\q0_reg[7] [1]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_1 ),
        .I4(src_ce0),
        .O(E));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \q0[7]_i_1__6 
       (.I0(\q0_reg[7] [1]),
        .I1(grp_ByteCpy_116_fu_842_dst_we0),
        .I2(\q0_reg[7]_9 ),
        .I3(con128_ce0),
        .I4(\q0_reg[7]_8 ),
        .I5(grp_ClefiaDoubleSwap_fu_877_lk_ce0),
        .O(\ap_CS_fsm_reg[435] ));
  LUT6 #(
    .INIT(64'hAA80008000800080)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(\ap_CS_fsm_reg[435] ),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[7]_0 ),
        .I3(\q0_reg[7]_8 ),
        .I4(grp_ByteCpy_116_fu_842_dst_we0),
        .I5(\q0_reg[7] [1]),
        .O(p_0_in__7));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_3
       (.I0(grp_ByteCpy_116_fu_842_src_address0[0]),
        .I1(\q0_reg[7] [1]),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[7]_1 ),
        .I4(src_address0[0]),
        .O(fout_address0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(grp_ByteCpy_116_fu_842_dst_address0[0]),
        .I1(\q0_reg[7]_9 ),
        .I2(con128_address0[0]),
        .I3(\q0_reg[7]_8 ),
        .I4(grp_ClefiaDoubleSwap_fu_877_lk_address0[0]),
        .O(lk_2_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_4
       (.I0(grp_ByteCpy_116_fu_842_src_address0[1]),
        .I1(\q0_reg[7] [1]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_1 ),
        .I4(src_address0[1]),
        .O(fout_address0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(grp_ByteCpy_116_fu_842_dst_address0[1]),
        .I1(\q0_reg[7]_9 ),
        .I2(con128_address0[1]),
        .I3(\q0_reg[7]_8 ),
        .I4(grp_ClefiaDoubleSwap_fu_877_lk_address0[1]),
        .O(lk_2_address0[1]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(grp_ByteCpy_116_fu_842_src_address0[2]),
        .I1(\q0_reg[7] [1]),
        .I2(\q0_reg[7]_4 ),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_5 ),
        .I5(grp_ByteCpy_119_fu_827_src_offset),
        .O(fout_address0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_5__1
       (.I0(grp_ByteCpy_116_fu_842_dst_address0[2]),
        .I1(\q0_reg[7]_9 ),
        .I2(con128_address0[2]),
        .I3(\q0_reg[7]_8 ),
        .I4(grp_ClefiaDoubleSwap_fu_877_lk_address0[2]),
        .O(lk_2_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_6
       (.I0(grp_ByteCpy_116_fu_842_src_address0[3]),
        .I1(\q0_reg[7] [1]),
        .I2(\q0_reg[7]_6 ),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_7 ),
        .O(fout_address0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_6__1
       (.I0(grp_ByteCpy_116_fu_842_dst_address0[3]),
        .I1(\q0_reg[7]_9 ),
        .I2(con128_address0[3]),
        .I3(\q0_reg[7]_8 ),
        .I4(grp_ClefiaDoubleSwap_fu_877_lk_address0[3]),
        .O(lk_2_address0[3]));
  FDRE \zext_ln117_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(grp_ByteCpy_116_fu_842_src_address0[0]),
        .Q(grp_ByteCpy_116_fu_842_dst_address0[0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(grp_ByteCpy_116_fu_842_src_address0[1]),
        .Q(grp_ByteCpy_116_fu_842_dst_address0[1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(grp_ByteCpy_116_fu_842_src_address0[2]),
        .Q(grp_ByteCpy_116_fu_842_dst_address0[2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__37_n_0 ),
        .D(grp_ByteCpy_116_fu_842_src_address0[3]),
        .Q(grp_ByteCpy_116_fu_842_dst_address0[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_117" *) 
module design_1_clefia_0_0_clefia_ByteCpy_117
   (\ap_return_preg_reg[4] ,
    \ap_return_preg_reg[3] ,
    \ap_return_preg_reg[2] ,
    D,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[91] ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[2]_0 ,
    ADDRARDADDR,
    grp_ByteCpy_117_fu_366_ap_start_reg_reg,
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0,
    t_ce0,
    \ap_CS_fsm_reg[10]_0 ,
    \retval_0_reg_425_reg[2] ,
    \retval_0_reg_425_reg[3] ,
    \retval_0_reg_425_reg[4] ,
    lk_address0,
    \ap_CS_fsm_reg[332] ,
    p_0_in__3,
    E,
    ap_return_preg,
    \reg_569_reg[4] ,
    \reg_569_reg[2] ,
    \reg_569_reg[4]_0 ,
    shl_ln1_fu_916_p3,
    \reg_569_reg[3] ,
    \reg_569_reg[2]_0 ,
    Q,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    \ap_CS_fsm_reg[332]_0 ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[93] ,
    \reg_569_reg[2]_1 ,
    icmp_ln401_reg_908,
    \reg_569_reg[2]_2 ,
    \reg_569_reg[2]_3 ,
    grp_ByteCpy_117_fu_366_ap_start_reg,
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0,
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
    \q0_reg[7] ,
    ram_reg_0_31_0_0_i_5__3,
    ram_reg_0_31_0_0_i_5__3_0,
    ram_reg_2,
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1,
    ram_reg_3,
    WEA,
    ram_reg_0_31_0_0_i_3__2,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[17]_1 ,
    grp_ByteXor_112_fu_453_ap_ready,
    \q0_reg[7]_0 ,
    \q1_reg[7] ,
    \q0_reg[7]_1 ,
    \q1_reg[7]_0 ,
    grp_ByteXor_113_fu_597_a_offset1,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    con256_address0,
    SR,
    ap_clk);
  output \ap_return_preg_reg[4] ;
  output \ap_return_preg_reg[3] ;
  output \ap_return_preg_reg[2] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[91] ;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]ADDRARDADDR;
  output grp_ByteCpy_117_fu_366_ap_start_reg_reg;
  output grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  output [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  output t_ce0;
  output \ap_CS_fsm_reg[10]_0 ;
  output \retval_0_reg_425_reg[2] ;
  output \retval_0_reg_425_reg[3] ;
  output \retval_0_reg_425_reg[4] ;
  output [4:0]lk_address0;
  output [21:0]\ap_CS_fsm_reg[332] ;
  output p_0_in__3;
  output [0:0]E;
  input [2:0]ap_return_preg;
  input \reg_569_reg[4] ;
  input \reg_569_reg[2] ;
  input \reg_569_reg[4]_0 ;
  input [2:0]shl_ln1_fu_916_p3;
  input \reg_569_reg[3] ;
  input \reg_569_reg[2]_0 ;
  input [3:0]Q;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input [24:0]\ap_CS_fsm_reg[332]_0 ;
  input \ap_CS_fsm_reg[17] ;
  input \ap_CS_fsm_reg[93] ;
  input \reg_569_reg[2]_1 ;
  input icmp_ln401_reg_908;
  input \reg_569_reg[2]_2 ;
  input \reg_569_reg[2]_3 ;
  input grp_ByteCpy_117_fu_366_ap_start_reg;
  input [11:0]grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg;
  input \q0_reg[7] ;
  input ram_reg_0_31_0_0_i_5__3;
  input ram_reg_0_31_0_0_i_5__3_0;
  input ram_reg_2;
  input grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  input [0:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  input ram_reg_3;
  input [0:0]WEA;
  input ram_reg_0_31_0_0_i_3__2;
  input \ap_CS_fsm_reg[17]_0 ;
  input \ap_CS_fsm_reg[17]_1 ;
  input grp_ByteXor_112_fu_453_ap_ready;
  input \q0_reg[7]_0 ;
  input [4:0]\q1_reg[7] ;
  input \q0_reg[7]_1 ;
  input [0:0]\q1_reg[7]_0 ;
  input grp_ByteXor_113_fu_597_a_offset1;
  input [0:0]\q0_reg[7]_2 ;
  input [0:0]\q0_reg[7]_3 ;
  input [3:0]con256_address0;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]ADDRARDADDR;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [4:4]add_ln117_7_fu_88_p2;
  wire [4:0]add_ln117_7_reg_122;
  wire [4:0]add_ln117_fu_77_p2;
  wire \ap_CS_fsm[0]_i_2__3_n_0 ;
  wire \ap_CS_fsm[171]_i_9_n_0 ;
  wire \ap_CS_fsm[1]_i_1__40_n_0 ;
  wire \ap_CS_fsm[2]_i_1__33_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[17]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [21:0]\ap_CS_fsm_reg[332] ;
  wire [24:0]\ap_CS_fsm_reg[332]_0 ;
  wire \ap_CS_fsm_reg[91] ;
  wire \ap_CS_fsm_reg[93] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [2:0]ap_return_preg;
  wire \ap_return_preg[4]_i_2_n_0 ;
  wire \ap_return_preg_reg[2] ;
  wire \ap_return_preg_reg[3] ;
  wire \ap_return_preg_reg[4] ;
  wire [3:0]con256_address0;
  wire grp_ByteCpy_117_fu_366_ap_start_reg;
  wire grp_ByteCpy_117_fu_366_ap_start_reg_reg;
  wire grp_ByteCpy_117_fu_366_src_ce0;
  wire grp_ByteXor_112_fu_453_ap_ready;
  wire grp_ByteXor_113_fu_597_a_offset1;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0;
  wire [11:0]grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg;
  wire [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  wire [0:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire icmp_ln401_reg_908;
  wire [3:0]idx_fu_26_reg;
  wire [4:4]idx_fu_26_reg__0;
  wire [4:0]lk_address0;
  wire p_0_in__3;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [0:0]\q0_reg[7]_3 ;
  wire [4:0]\q1_reg[7] ;
  wire [0:0]\q1_reg[7]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_31_0_0_i_22__0_n_0;
  wire ram_reg_0_31_0_0_i_3__2;
  wire ram_reg_0_31_0_0_i_5__3;
  wire ram_reg_0_31_0_0_i_5__3_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire \reg_569_reg[2] ;
  wire \reg_569_reg[2]_0 ;
  wire \reg_569_reg[2]_1 ;
  wire \reg_569_reg[2]_2 ;
  wire \reg_569_reg[2]_3 ;
  wire \reg_569_reg[3] ;
  wire \reg_569_reg[4] ;
  wire \reg_569_reg[4]_0 ;
  wire \retval_0_reg_425_reg[2] ;
  wire \retval_0_reg_425_reg[3] ;
  wire \retval_0_reg_425_reg[4] ;
  wire [2:0]shl_ln1_fu_916_p3;
  wire t_ce0;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln117_7_reg_122[4]_i_1 
       (.I0(idx_fu_26_reg__0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .O(add_ln117_7_fu_88_p2));
  FDRE \add_ln117_7_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(idx_fu_26_reg[0]),
        .Q(add_ln117_7_reg_122[0]),
        .R(1'b0));
  FDRE \add_ln117_7_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(idx_fu_26_reg[1]),
        .Q(add_ln117_7_reg_122[1]),
        .R(1'b0));
  FDRE \add_ln117_7_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(idx_fu_26_reg[2]),
        .Q(add_ln117_7_reg_122[2]),
        .R(1'b0));
  FDRE \add_ln117_7_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(idx_fu_26_reg[3]),
        .Q(add_ln117_7_reg_122[3]),
        .R(1'b0));
  FDRE \add_ln117_7_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_7_fu_88_p2),
        .Q(add_ln117_7_reg_122[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFDCC)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(grp_ByteCpy_117_fu_366_ap_start_reg),
        .I1(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I2(grp_ByteCpy_117_fu_366_src_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I1(grp_ByteCpy_117_fu_366_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(grp_ByteCpy_117_fu_366_src_ce0),
        .I1(idx_fu_26_reg[2]),
        .I2(idx_fu_26_reg__0),
        .I3(idx_fu_26_reg[3]),
        .I4(idx_fu_26_reg[1]),
        .I5(idx_fu_26_reg[0]),
        .O(\ap_CS_fsm[0]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[10]),
        .I1(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I2(grp_ByteCpy_117_fu_366_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .O(\ap_CS_fsm_reg[10] [1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[123]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [2]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [3]),
        .O(\ap_CS_fsm_reg[332] [0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[124]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [3]),
        .O(\ap_CS_fsm_reg[332] [1]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[131]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [4]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [5]),
        .O(\ap_CS_fsm_reg[332] [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[132]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [5]),
        .O(\ap_CS_fsm_reg[332] [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[139]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [6]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [7]),
        .O(\ap_CS_fsm_reg[332] [4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[140]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [7]),
        .O(\ap_CS_fsm_reg[332] [5]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[147]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [8]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [9]),
        .O(\ap_CS_fsm_reg[332] [6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[148]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [9]),
        .O(\ap_CS_fsm_reg[332] [7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[155]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [10]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [11]),
        .O(\ap_CS_fsm_reg[332] [8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[156]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [11]),
        .O(\ap_CS_fsm_reg[332] [9]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[163]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [12]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [13]),
        .O(\ap_CS_fsm_reg[332] [10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[164]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [13]),
        .O(\ap_CS_fsm_reg[332] [11]));
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[16]_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_return_preg[4]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg[332]_0 [0]),
        .I3(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I4(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEEEAEEEAEEEA0000)) 
    \ap_CS_fsm[171]_i_5 
       (.I0(\ap_CS_fsm_reg[17]_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .I2(\ap_CS_fsm[171]_i_9_n_0 ),
        .I3(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I4(\ap_CS_fsm_reg[17]_1 ),
        .I5(grp_ByteXor_112_fu_453_ap_ready),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[171]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_117_fu_366_ap_start_reg),
        .O(\ap_CS_fsm[171]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA2020202020)) 
    \ap_CS_fsm[17]_i_1__0 
       (.I0(Q[1]),
        .I1(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I2(\ap_CS_fsm_reg[332]_0 [0]),
        .I3(\ap_CS_fsm_reg[17] ),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(\ap_CS_fsm_reg[332]_0 [14]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__40 
       (.I0(grp_ByteCpy_117_fu_366_src_ce0),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_117_fu_366_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm[1]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[2]_i_1__33 
       (.I0(idx_fu_26_reg[2]),
        .I1(idx_fu_26_reg__0),
        .I2(idx_fu_26_reg[3]),
        .I3(idx_fu_26_reg[1]),
        .I4(idx_fu_26_reg[0]),
        .I5(grp_ByteCpy_117_fu_366_src_ce0),
        .O(\ap_CS_fsm[2]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[300]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [15]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [16]),
        .O(\ap_CS_fsm_reg[332] [12]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[301]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [16]),
        .O(\ap_CS_fsm_reg[332] [13]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[308]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [17]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [18]),
        .O(\ap_CS_fsm_reg[332] [14]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[309]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [18]),
        .O(\ap_CS_fsm_reg[332] [15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[316]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [19]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [20]),
        .O(\ap_CS_fsm_reg[332] [16]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[317]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [20]),
        .O(\ap_CS_fsm_reg[332] [17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[324]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [21]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [22]),
        .O(\ap_CS_fsm_reg[332] [18]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[325]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [22]),
        .O(\ap_CS_fsm_reg[332] [19]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[332]_i_1 
       (.I0(\ap_CS_fsm_reg[332]_0 [23]),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(\ap_CS_fsm_reg[332]_0 [24]),
        .O(\ap_CS_fsm_reg[332] [20]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[333]_i_1 
       (.I0(\ap_CS_fsm_reg[10] [0]),
        .I1(\ap_CS_fsm_reg[332]_0 [24]),
        .O(\ap_CS_fsm_reg[332] [21]));
  LUT6 #(
    .INIT(64'hFFFFEFAAAAAAAAAA)) 
    \ap_CS_fsm[92]_i_1__0 
       (.I0(Q[2]),
        .I1(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I2(\ap_CS_fsm_reg[332]_0 [0]),
        .I3(\ap_return_preg[4]_i_2_n_0 ),
        .I4(\ap_CS_fsm_reg[93] ),
        .I5(Q[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h11510000)) 
    \ap_CS_fsm[93]_i_1__0 
       (.I0(\ap_CS_fsm_reg[93] ),
        .I1(\ap_return_preg[4]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg[332]_0 [0]),
        .I3(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I4(Q[3]),
        .O(D[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__40_n_0 ),
        .Q(grp_ByteCpy_117_fu_366_src_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'hF202)) 
    \ap_return_preg[2]_i_1 
       (.I0(\reg_569_reg[2]_0 ),
        .I1(\reg_569_reg[2] ),
        .I2(\ap_return_preg[4]_i_2_n_0 ),
        .I3(ap_return_preg[0]),
        .O(\retval_0_reg_425_reg[2] ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \ap_return_preg[3]_i_1 
       (.I0(\reg_569_reg[3] ),
        .I1(\reg_569_reg[2] ),
        .I2(\ap_return_preg[4]_i_2_n_0 ),
        .I3(ap_return_preg[1]),
        .O(\retval_0_reg_425_reg[3] ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \ap_return_preg[4]_i_1 
       (.I0(\reg_569_reg[4] ),
        .I1(\reg_569_reg[2] ),
        .I2(\ap_return_preg[4]_i_2_n_0 ),
        .I3(ap_return_preg[2]),
        .O(\retval_0_reg_425_reg[4] ));
  LUT6 #(
    .INIT(64'h00040404FFFFFFFF)) 
    \ap_return_preg[4]_i_2 
       (.I0(\reg_569_reg[2]_1 ),
        .I1(icmp_ln401_reg_908),
        .I2(\reg_569_reg[2]_2 ),
        .I3(\ap_CS_fsm_reg[10] [0]),
        .I4(\reg_569_reg[2]_3 ),
        .I5(\ap_CS_fsm_reg[332]_0 [14]),
        .O(\ap_return_preg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_117_fu_366_ap_start_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[10]),
        .I1(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I2(grp_ByteCpy_117_fu_366_ap_start_reg),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_1
       (.I0(\ap_CS_fsm[0]_i_2__3_n_0 ),
        .I1(grp_ByteCpy_117_fu_366_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .O(grp_ByteCpy_117_fu_366_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hFEEE)) 
    grp_ClefiaKeySet_fu_347_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\ap_return_preg[4]_i_2_n_0 ),
        .I3(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .O(\ap_CS_fsm_reg[91] ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_26[0]_i_1 
       (.I0(idx_fu_26_reg[0]),
        .O(add_ln117_fu_77_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_26[1]_i_1 
       (.I0(idx_fu_26_reg[1]),
        .I1(idx_fu_26_reg[0]),
        .O(add_ln117_fu_77_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_26[2]_i_1 
       (.I0(idx_fu_26_reg[1]),
        .I1(idx_fu_26_reg[0]),
        .I2(idx_fu_26_reg[2]),
        .O(add_ln117_fu_77_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_26[3]_i_1 
       (.I0(idx_fu_26_reg[3]),
        .I1(idx_fu_26_reg[1]),
        .I2(idx_fu_26_reg[0]),
        .I3(idx_fu_26_reg[2]),
        .O(add_ln117_fu_77_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_26[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_117_fu_366_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_26[4]_i_2 
       (.I0(idx_fu_26_reg__0),
        .I1(idx_fu_26_reg[2]),
        .I2(idx_fu_26_reg[0]),
        .I3(idx_fu_26_reg[1]),
        .I4(idx_fu_26_reg[3]),
        .O(add_ln117_fu_77_p2[4]));
  FDRE \idx_fu_26_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_fu_77_p2[0]),
        .Q(idx_fu_26_reg[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_fu_77_p2[1]),
        .Q(idx_fu_26_reg[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_fu_77_p2[2]),
        .Q(idx_fu_26_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_fu_77_p2[3]),
        .Q(idx_fu_26_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__33_n_0 ),
        .D(add_ln117_fu_77_p2[4]),
        .Q(idx_fu_26_reg__0),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \q0[7]_i_1__1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0),
        .I1(\q0_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[332]_0 [1]),
        .I3(\q0_reg[7]_2 ),
        .I4(\q0_reg[7]_1 ),
        .I5(\q0_reg[7]_3 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \q0[7]_i_2__0 
       (.I0(\q0_reg[7] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .I3(ram_reg_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    ram_reg_0_31_0_0_i_14
       (.I0(ram_reg_0_31_0_0_i_3__2),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[2]),
        .I2(ram_reg_0_31_0_0_i_5__3_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[1]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .I5(add_ln117_7_reg_122[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[0]));
  LUT4 #(
    .INIT(16'h3031)) 
    ram_reg_0_31_0_0_i_15
       (.I0(ram_reg_0_31_0_0_i_22__0_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[7]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[6]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    ram_reg_0_31_0_0_i_16
       (.I0(ram_reg_0_31_0_0_i_5__3),
        .I1(add_ln117_7_reg_122[2]),
        .I2(ram_reg_0_31_0_0_i_5__3_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[6]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[5]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[7]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[2]));
  LUT6 #(
    .INIT(64'hFFAAFFABFFAAFFAA)) 
    ram_reg_0_31_0_0_i_17__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[5]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[1]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_2),
        .I5(add_ln117_7_reg_122[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    ram_reg_0_31_0_0_i_18__0
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[1]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .I3(ram_reg_0),
        .I4(ram_reg_2),
        .I5(add_ln117_7_reg_122[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[4]));
  LUT6 #(
    .INIT(64'h00000000FFFF000D)) 
    ram_reg_0_31_0_0_i_22__0
       (.I0(add_ln117_7_reg_122[1]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[0]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[1]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[2]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[3]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[4]),
        .O(ram_reg_0_31_0_0_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hAA80008000800080)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(E),
        .I1(\q0_reg[7]_2 ),
        .I2(\ap_CS_fsm_reg[332]_0 [1]),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .O(p_0_in__3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_3__1
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[0]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q1_reg[7] [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(con256_address0[0]),
        .O(lk_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_4__1
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[1]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q1_reg[7] [1]),
        .I3(\q0_reg[7]_1 ),
        .I4(con256_address0[1]),
        .O(lk_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_5__2
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[2]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q1_reg[7] [2]),
        .I3(\q0_reg[7]_1 ),
        .I4(con256_address0[2]),
        .O(lk_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_6__2
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[3]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q1_reg[7] [3]),
        .I3(\q0_reg[7]_1 ),
        .I4(con256_address0[3]),
        .O(lk_address0[3]));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    ram_reg_0_31_0_0_i_7__2
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0[4]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q1_reg[7] [4]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q1_reg[7]_0 ),
        .I5(grp_ByteXor_113_fu_597_a_offset1),
        .O(lk_address0[4]));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_1
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[11]),
        .I1(grp_ByteCpy_117_fu_366_src_ce0),
        .I2(WEA),
        .O(t_ce0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFFFE)) 
    ram_reg_i_3
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[8]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[9]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[7]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[6]),
        .I4(ram_reg_2),
        .I5(idx_fu_26_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'h0000FF02FFFFFFFF)) 
    ram_reg_i_4__2
       (.I0(idx_fu_26_reg[2]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[3]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[2]),
        .I3(ram_reg),
        .I4(ram_reg_0),
        .I5(ram_reg_1),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFFF4544)) 
    ram_reg_i_5
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[3]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[2]),
        .I3(idx_fu_26_reg[1]),
        .I4(ram_reg_3),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_6
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1),
        .I1(idx_fu_26_reg[0]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[9]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[3]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg[2]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFF88B8000088B8)) 
    \reg_569[2]_i_1 
       (.I0(ap_return_preg[0]),
        .I1(\ap_return_preg[4]_i_2_n_0 ),
        .I2(\reg_569_reg[2]_0 ),
        .I3(\reg_569_reg[2] ),
        .I4(\reg_569_reg[4]_0 ),
        .I5(shl_ln1_fu_916_p3[0]),
        .O(\ap_return_preg_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFBBB80000BBB8)) 
    \reg_569[3]_i_1 
       (.I0(ap_return_preg[1]),
        .I1(\ap_return_preg[4]_i_2_n_0 ),
        .I2(\reg_569_reg[3] ),
        .I3(\reg_569_reg[2] ),
        .I4(\reg_569_reg[4]_0 ),
        .I5(shl_ln1_fu_916_p3[1]),
        .O(\ap_return_preg_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFBBB80000BBB8)) 
    \reg_569[4]_i_1 
       (.I0(ap_return_preg[2]),
        .I1(\ap_return_preg[4]_i_2_n_0 ),
        .I2(\reg_569_reg[4] ),
        .I3(\reg_569_reg[2] ),
        .I4(\reg_569_reg[4]_0 ),
        .I5(shl_ln1_fu_916_p3[2]),
        .O(\ap_return_preg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_118" *) 
module design_1_clefia_0_0_clefia_ByteCpy_118
   (grp_ByteCpy_118_fu_582_src_offset,
    Q,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    fout_3_address0,
    \idx_fu_32_reg[2]_0 ,
    \idx_fu_32_reg[2]_1 ,
    \idx_fu_32_reg[3]_0 ,
    fin_2_address0,
    \add_ln117_6_reg_158_reg[4]_0 ,
    \idx_fu_32_reg[0]_0 ,
    \idx_fu_32_reg[1]_0 ,
    \add_ln117_6_reg_158_reg[3]_0 ,
    \ap_CS_fsm_reg[61] ,
    \ap_CS_fsm_reg[1]_1 ,
    grp_ByteCpy_118_fu_582_ap_start_reg,
    \q0_reg[7] ,
    grp_ByteCpy_118_fu_582_ap_start_reg0,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    ram_reg_0_31_0_0_i_13__2,
    \q0_reg[7]_4 ,
    grp_ClefiaF0Xor_1_fu_663_dst_address0,
    \q0_reg[7]_5 ,
    grp_ClefiaF1Xor_fu_702_src_address0,
    ram_reg_0_31_0_0_i_7__4_0,
    grp_ClefiaF0Xor_1_fu_663_src_address0,
    \bytelen_offset_cast_reg_145_reg[4]_0 ,
    \q0_reg[7]_6 ,
    SR,
    ap_clk);
  output [0:0]grp_ByteCpy_118_fu_582_src_offset;
  output [2:0]Q;
  output [71:0]D;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]fout_3_address0;
  output \idx_fu_32_reg[2]_0 ;
  output \idx_fu_32_reg[2]_1 ;
  output \idx_fu_32_reg[3]_0 ;
  output [3:0]fin_2_address0;
  output [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  output \idx_fu_32_reg[0]_0 ;
  output \idx_fu_32_reg[1]_0 ;
  output \add_ln117_6_reg_158_reg[3]_0 ;
  output \ap_CS_fsm_reg[61] ;
  output \ap_CS_fsm_reg[1]_1 ;
  input grp_ByteCpy_118_fu_582_ap_start_reg;
  input [72:0]\q0_reg[7] ;
  input grp_ByteCpy_118_fu_582_ap_start_reg0;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [4:0]ram_reg_0_31_0_0_i_13__2;
  input \q0_reg[7]_4 ;
  input [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  input \q0_reg[7]_5 ;
  input [3:0]grp_ClefiaF1Xor_fu_702_src_address0;
  input [4:0]ram_reg_0_31_0_0_i_7__4_0;
  input [4:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  input \bytelen_offset_cast_reg_145_reg[4]_0 ;
  input [0:0]\q0_reg[7]_6 ;
  input [0:0]SR;
  input ap_clk;

  wire [71:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln117_6_fu_114_p2;
  wire \add_ln117_6_reg_158[2]_i_1_n_0 ;
  wire \add_ln117_6_reg_158[3]_i_1__1_n_0 ;
  wire \add_ln117_6_reg_158_reg[3]_0 ;
  wire [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  wire [4:1]add_ln117_fu_98_p2;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[61] ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [4:4]bytelen_offset_cast_reg_145;
  wire \bytelen_offset_cast_reg_145[4]_i_1_n_0 ;
  wire \bytelen_offset_cast_reg_145[4]_i_6_n_0 ;
  wire \bytelen_offset_cast_reg_145_reg[4]_0 ;
  wire [3:0]fin_2_address0;
  wire [1:0]fout_3_address0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg;
  wire grp_ByteCpy_118_fu_582_ap_start_reg0;
  wire [0:0]grp_ByteCpy_118_fu_582_src_offset;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  wire [4:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  wire [3:0]grp_ClefiaF1Xor_fu_702_src_address0;
  wire icmp_ln116_fu_93_p2;
  wire idx_fu_320;
  wire \idx_fu_32[0]_i_1__1_n_0 ;
  wire [4:3]idx_fu_32_reg;
  wire \idx_fu_32_reg[0]_0 ;
  wire \idx_fu_32_reg[1]_0 ;
  wire \idx_fu_32_reg[2]_0 ;
  wire \idx_fu_32_reg[2]_1 ;
  wire \idx_fu_32_reg[3]_0 ;
  wire [72:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire [0:0]\q0_reg[7]_6 ;
  wire ram_reg_0_31_0_0_i_10__3_n_0;
  wire ram_reg_0_31_0_0_i_12__2_n_0;
  wire [4:0]ram_reg_0_31_0_0_i_13__2;
  wire ram_reg_0_31_0_0_i_15__3_n_0;
  wire [4:0]ram_reg_0_31_0_0_i_7__4_0;
  wire ram_reg_0_31_0_0_i_8__2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_6_reg_158[2]_i_1 
       (.I0(grp_ByteCpy_118_fu_582_src_offset),
        .I1(Q[2]),
        .O(\add_ln117_6_reg_158[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln117_6_reg_158[3]_i_1__1 
       (.I0(Q[2]),
        .I1(grp_ByteCpy_118_fu_582_src_offset),
        .I2(idx_fu_32_reg[3]),
        .O(\add_ln117_6_reg_158[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln117_6_reg_158[4]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(icmp_ln116_fu_93_p2),
        .O(idx_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \add_ln117_6_reg_158[4]_i_2__1 
       (.I0(Q[2]),
        .I1(idx_fu_32_reg[3]),
        .I2(grp_ByteCpy_118_fu_582_src_offset),
        .I3(idx_fu_32_reg[4]),
        .O(add_ln117_6_fu_114_p2));
  FDRE \add_ln117_6_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(Q[0]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(Q[1]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\add_ln117_6_reg_158[2]_i_1_n_0 ),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\add_ln117_6_reg_158[3]_i_1__1_n_0 ),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \ap_CS_fsm[0]_i_1__50 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_582_ap_start_reg),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[107]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [32]),
        .I5(\q0_reg[7] [33]),
        .O(D[32]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[108]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [33]),
        .O(D[33]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[109]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [34]),
        .I5(\q0_reg[7] [35]),
        .O(D[34]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[110]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [35]),
        .O(D[35]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[11]_i_1__1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [0]),
        .I5(\q0_reg[7] [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [2]),
        .I5(\q0_reg[7] [3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[188]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [36]),
        .I5(\q0_reg[7] [37]),
        .O(D[36]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[189]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [37]),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[190]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [38]),
        .I5(\q0_reg[7] [39]),
        .O(D[38]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[191]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [39]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[200]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [40]),
        .I5(\q0_reg[7] [41]),
        .O(D[40]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[201]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [41]),
        .O(D[41]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[202]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [42]),
        .I5(\q0_reg[7] [43]),
        .O(D[42]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[203]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [43]),
        .O(D[43]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[212]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [44]),
        .I5(\q0_reg[7] [45]),
        .O(D[44]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[213]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [45]),
        .O(D[45]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[214]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [46]),
        .I5(\q0_reg[7] [47]),
        .O(D[46]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[215]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [47]),
        .O(D[47]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[224]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [48]),
        .I5(\q0_reg[7] [49]),
        .O(D[48]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[225]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [49]),
        .O(D[49]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[226]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [50]),
        .I5(\q0_reg[7] [51]),
        .O(D[50]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[227]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [51]),
        .O(D[51]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[236]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [52]),
        .I5(\q0_reg[7] [53]),
        .O(D[52]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[237]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [53]),
        .O(D[53]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[238]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [54]),
        .I5(\q0_reg[7] [55]),
        .O(D[54]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[239]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [55]),
        .O(D[55]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [4]),
        .I5(\q0_reg[7] [5]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[248]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [56]),
        .I5(\q0_reg[7] [57]),
        .O(D[56]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[249]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [57]),
        .O(D[57]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[24]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[250]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [58]),
        .I5(\q0_reg[7] [59]),
        .O(D[58]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[251]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [59]),
        .O(D[59]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[25]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [6]),
        .I5(\q0_reg[7] [7]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[260]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [60]),
        .I5(\q0_reg[7] [61]),
        .O(D[60]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[261]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [61]),
        .O(D[61]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[262]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [62]),
        .I5(\q0_reg[7] [63]),
        .O(D[62]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[263]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [63]),
        .O(D[63]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[26]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[272]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [64]),
        .I5(\q0_reg[7] [65]),
        .O(D[64]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[273]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [65]),
        .O(D[65]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[274]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [66]),
        .I5(\q0_reg[7] [67]),
        .O(D[66]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[275]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [67]),
        .O(D[67]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[284]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [68]),
        .I5(\q0_reg[7] [69]),
        .O(D[68]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[285]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [69]),
        .O(D[69]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[286]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [70]),
        .I5(\q0_reg[7] [71]),
        .O(D[70]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[287]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [71]),
        .O(D[71]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[2]_i_1__42 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0020000000000010)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(idx_fu_32_reg[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(bytelen_offset_cast_reg_145),
        .I5(idx_fu_32_reg[4]),
        .O(icmp_ln116_fu_93_p2));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[35]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [8]),
        .I5(\q0_reg[7] [9]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[36]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[37]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [10]),
        .I5(\q0_reg[7] [11]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[38]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [12]),
        .I5(\q0_reg[7] [13]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [14]),
        .I5(\q0_reg[7] [15]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [16]),
        .I5(\q0_reg[7] [17]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[60]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[61]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [18]),
        .I5(\q0_reg[7] [19]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[62]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [20]),
        .I5(\q0_reg[7] [21]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[73]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [22]),
        .I5(\q0_reg[7] [23]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[74]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[83]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [24]),
        .I5(\q0_reg[7] [25]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[84]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[85]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [26]),
        .I5(\q0_reg[7] [27]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[86]_i_1 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [27]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[95]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [28]),
        .I5(\q0_reg[7] [29]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[96]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [29]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFF7077FFFF0000)) 
    \ap_CS_fsm[97]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [30]),
        .I5(\q0_reg[7] [31]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'h8F880000)) 
    \ap_CS_fsm[98]_i_1__0 
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .I4(\q0_reg[7] [31]),
        .O(D[31]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \bytelen_offset_cast_reg_145[4]_i_1 
       (.I0(grp_ByteCpy_118_fu_582_src_offset),
        .I1(ap_CS_fsm_state1),
        .I2(bytelen_offset_cast_reg_145),
        .O(\bytelen_offset_cast_reg_145[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bytelen_offset_cast_reg_145[4]_i_2 
       (.I0(\bytelen_offset_cast_reg_145_reg[4]_0 ),
        .I1(\ap_CS_fsm_reg[61] ),
        .O(grp_ByteCpy_118_fu_582_src_offset));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bytelen_offset_cast_reg_145[4]_i_4 
       (.I0(\q0_reg[7] [19]),
        .I1(\q0_reg[7] [23]),
        .I2(\q0_reg[7] [11]),
        .I3(\bytelen_offset_cast_reg_145[4]_i_6_n_0 ),
        .O(\ap_CS_fsm_reg[61] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bytelen_offset_cast_reg_145[4]_i_6 
       (.I0(\q0_reg[7] [27]),
        .I1(\q0_reg[7] [3]),
        .I2(\q0_reg[7] [7]),
        .I3(\q0_reg[7] [35]),
        .I4(\q0_reg[7] [15]),
        .I5(\q0_reg[7] [31]),
        .O(\bytelen_offset_cast_reg_145[4]_i_6_n_0 ));
  FDRE \bytelen_offset_cast_reg_145_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bytelen_offset_cast_reg_145[4]_i_1_n_0 ),
        .Q(bytelen_offset_cast_reg_145),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_1
       (.I0(icmp_ln116_fu_93_p2),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(grp_ByteCpy_118_fu_582_ap_start_reg0),
        .I3(grp_ByteCpy_118_fu_582_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_32[0]_i_1__1 
       (.I0(Q[0]),
        .O(\idx_fu_32[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_32[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(add_ln117_fu_98_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_32[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(add_ln117_fu_98_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_32[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(idx_fu_32_reg[3]),
        .O(add_ln117_fu_98_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_32[4]_i_1__1 
       (.I0(grp_ByteCpy_118_fu_582_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_32[4]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(idx_fu_32_reg[3]),
        .I4(idx_fu_32_reg[4]),
        .O(add_ln117_fu_98_p2[4]));
  FDRE \idx_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[1]),
        .Q(Q[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[2]),
        .Q(Q[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[3]),
        .Q(idx_fu_32_reg[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[4]),
        .Q(idx_fu_32_reg[4]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h000000008888C000)) 
    \q0[7]_i_2__6 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\q0_reg[7]_4 ),
        .I2(\q0_reg[7] [72]),
        .I3(\q0_reg[7]_6 ),
        .I4(\q0_reg[7]_3 ),
        .I5(\q0_reg[7]_5 ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_10__2
       (.I0(Q[1]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_13__2[1]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_dst_address0[1]),
        .O(\idx_fu_32_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_10__3
       (.I0(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_7__4_0[1]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_src_address0[1]),
        .O(ram_reg_0_31_0_0_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    ram_reg_0_31_0_0_i_11__3
       (.I0(Q[2]),
        .I1(grp_ByteCpy_118_fu_582_src_offset),
        .I2(\q0_reg[7]_3 ),
        .I3(ram_reg_0_31_0_0_i_13__2[2]),
        .I4(\q0_reg[7]_4 ),
        .I5(grp_ClefiaF0Xor_1_fu_663_dst_address0[2]),
        .O(\idx_fu_32_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_12__2
       (.I0(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_7__4_0[2]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_src_address0[2]),
        .O(ram_reg_0_31_0_0_i_12__2_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_14__3
       (.I0(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_7__4_0[3]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_src_address0[3]),
        .O(\add_ln117_6_reg_158_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_15__3
       (.I0(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_7__4_0[4]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_src_address0[4]),
        .O(ram_reg_0_31_0_0_i_15__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    ram_reg_0_31_0_0_i_17__3
       (.I0(Q[2]),
        .I1(grp_ByteCpy_118_fu_582_src_offset),
        .I2(idx_fu_32_reg[3]),
        .I3(\q0_reg[7]_3 ),
        .I4(ram_reg_0_31_0_0_i_13__2[3]),
        .O(\idx_fu_32_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h7F80FFFF7F800000)) 
    ram_reg_0_31_0_0_i_18__2
       (.I0(idx_fu_32_reg[3]),
        .I1(grp_ByteCpy_118_fu_582_src_offset),
        .I2(Q[2]),
        .I3(idx_fu_32_reg[4]),
        .I4(\q0_reg[7]_3 ),
        .I5(ram_reg_0_31_0_0_i_13__2[4]),
        .O(\idx_fu_32_reg[3]_0 ));
  MUXF7 ram_reg_0_31_0_0_i_3__4
       (.I0(ram_reg_0_31_0_0_i_8__2_n_0),
        .I1(grp_ClefiaF1Xor_fu_702_src_address0[0]),
        .O(fin_2_address0[0]),
        .S(\q0_reg[7]_5 ));
  MUXF7 ram_reg_0_31_0_0_i_4__4
       (.I0(ram_reg_0_31_0_0_i_10__3_n_0),
        .I1(grp_ClefiaF1Xor_fu_702_src_address0[1]),
        .O(fin_2_address0[1]),
        .S(\q0_reg[7]_5 ));
  MUXF7 ram_reg_0_31_0_0_i_5__4
       (.I0(ram_reg_0_31_0_0_i_12__2_n_0),
        .I1(grp_ClefiaF1Xor_fu_702_src_address0[2]),
        .O(fin_2_address0[2]),
        .S(\q0_reg[7]_5 ));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_6
       (.I0(\q0_reg[7]_0 ),
        .I1(\q0_reg[7]_1 ),
        .I2(Q[2]),
        .I3(grp_ByteCpy_118_fu_582_src_offset),
        .I4(idx_fu_32_reg[3]),
        .O(fout_3_address0[0]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram_reg_0_31_0_0_i_7__0
       (.I0(\q0_reg[7]_2 ),
        .I1(\q0_reg[7]_1 ),
        .I2(idx_fu_32_reg[3]),
        .I3(grp_ByteCpy_118_fu_582_src_offset),
        .I4(Q[2]),
        .I5(idx_fu_32_reg[4]),
        .O(fout_3_address0[1]));
  MUXF7 ram_reg_0_31_0_0_i_7__4
       (.I0(ram_reg_0_31_0_0_i_15__3_n_0),
        .I1(grp_ClefiaF1Xor_fu_702_src_address0[3]),
        .O(fin_2_address0[3]),
        .S(\q0_reg[7]_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_8__2
       (.I0(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_7__4_0[0]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_src_address0[0]),
        .O(ram_reg_0_31_0_0_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_9__2
       (.I0(Q[0]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_13__2[0]),
        .I3(\q0_reg[7]_4 ),
        .I4(grp_ClefiaF0Xor_1_fu_663_dst_address0[0]),
        .O(\idx_fu_32_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_11831" *) 
module design_1_clefia_0_0_clefia_ByteCpy_11831
   (rin_1_address0,
    Q,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \reg_569_reg[4] ,
    ap_NS_fsm19_out,
    \reg_569_reg[4]_0 ,
    ap_NS_fsm122_out,
    \zext_ln117_reg_93_reg[0]_0 ,
    \zext_ln117_reg_93_reg[3]_0 ,
    \ap_CS_fsm_reg[98] ,
    \zext_ln117_reg_93_reg[1]_0 ,
    \zext_ln117_reg_93_reg[2]_0 ,
    \ap_CS_fsm_reg[22] ,
    p_0_in,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[114] ,
    grp_ByteCpy_1_fu_338_dst_address0,
    grp_ByteXor_112_2_fu_366_a_address0,
    grp_fu_606_p220_in,
    icmp_ln197_fu_876_p2,
    \ap_CS_fsm_reg[38] ,
    icmp_ln234_fu_1199_p2,
    \ap_CS_fsm_reg[114]_0 ,
    grp_ByteCpy_11831_fu_378_ap_start_reg,
    shl_ln1_fu_916_p3,
    \dec12_i_i14_in_fu_186_reg[4] ,
    \dec12_i_i_in_fu_178_reg[4] ,
    grp_ByteXor_11151_fu_384_a_address0,
    ram_reg_0_15_0_0_i_5__5,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    ap_rst_n_inv,
    ap_clk);
  output [3:0]rin_1_address0;
  output [3:0]Q;
  output [3:0]D;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [4:0]\reg_569_reg[4] ;
  output ap_NS_fsm19_out;
  output [4:0]\reg_569_reg[4]_0 ;
  output ap_NS_fsm122_out;
  output \zext_ln117_reg_93_reg[0]_0 ;
  output [3:0]\zext_ln117_reg_93_reg[3]_0 ;
  output \ap_CS_fsm_reg[98] ;
  output \zext_ln117_reg_93_reg[1]_0 ;
  output \zext_ln117_reg_93_reg[2]_0 ;
  output \ap_CS_fsm_reg[22] ;
  output p_0_in;
  output \ap_CS_fsm_reg[21] ;
  input [13:0]\ap_CS_fsm_reg[114] ;
  input [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  input [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  input grp_fu_606_p220_in;
  input icmp_ln197_fu_876_p2;
  input \ap_CS_fsm_reg[38] ;
  input icmp_ln234_fu_1199_p2;
  input \ap_CS_fsm_reg[114]_0 ;
  input grp_ByteCpy_11831_fu_378_ap_start_reg;
  input [2:0]shl_ln1_fu_916_p3;
  input [4:0]\dec12_i_i14_in_fu_186_reg[4] ;
  input [4:0]\dec12_i_i_in_fu_178_reg[4] ;
  input [2:0]grp_ByteXor_11151_fu_384_a_address0;
  input [2:0]ram_reg_0_15_0_0_i_5__5;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [0:0]\q0_reg[7]_4 ;
  input \q0_reg[7]_5 ;
  input ap_rst_n_inv;
  input ap_clk;

  wire [3:0]D;
  wire [3:0]Q;
  wire [4:0]add_ln117_fu_67_p2;
  wire \ap_CS_fsm[114]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_1__45_n_0 ;
  wire \ap_CS_fsm[2]_i_1__38_n_0 ;
  wire [13:0]\ap_CS_fsm_reg[114] ;
  wire \ap_CS_fsm_reg[114]_0 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[22] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[98] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm122_out;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]\dec12_i_i14_in_fu_186_reg[4] ;
  wire [4:0]\dec12_i_i_in_fu_178_reg[4] ;
  wire grp_ByteCpy_11831_fu_378_ap_start_reg;
  wire grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0;
  wire [3:0]grp_ByteCpy_1_fu_338_dst_address0;
  wire [2:0]grp_ByteXor_11151_fu_384_a_address0;
  wire [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  wire grp_fu_606_p220_in;
  wire icmp_ln197_fu_876_p2;
  wire icmp_ln234_fu_1199_p2;
  wire [4:4]idx_fu_22_reg;
  wire p_0_in;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [0:0]\q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire [2:0]ram_reg_0_15_0_0_i_5__5;
  wire [4:0]\reg_569_reg[4] ;
  wire [4:0]\reg_569_reg[4]_0 ;
  wire [3:0]rin_1_address0;
  wire [2:0]shl_ln1_fu_916_p3;
  wire \zext_ln117_reg_93_reg[0]_0 ;
  wire \zext_ln117_reg_93_reg[1]_0 ;
  wire \zext_ln117_reg_93_reg[2]_0 ;
  wire [3:0]\zext_ln117_reg_93_reg[3]_0 ;

  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[0]_i_1__46 
       (.I0(\ap_CS_fsm[114]_i_3_n_0 ),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \ap_CS_fsm[114]_i_1__0 
       (.I0(grp_fu_606_p220_in),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(\ap_CS_fsm_reg[114] [9]),
        .I3(\ap_CS_fsm_reg[114] [13]),
        .I4(icmp_ln234_fu_1199_p2),
        .I5(\ap_CS_fsm_reg[114]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[114]_i_3 
       (.I0(grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0),
        .I1(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[114]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__45 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm[1]_i_1__45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[22]_i_1__0 
       (.I0(\ap_CS_fsm_reg[114] [2]),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(\ap_CS_fsm_reg[114] [3]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[2]_i_1__38 
       (.I0(Q[2]),
        .I1(idx_fu_22_reg),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(\ap_CS_fsm[2]_i_1__38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF808080)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(grp_fu_606_p220_in),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(\ap_CS_fsm_reg[114] [3]),
        .I3(\ap_CS_fsm_reg[114] [7]),
        .I4(icmp_ln197_fu_876_p2),
        .I5(\ap_CS_fsm_reg[38] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[98]_i_1 
       (.I0(\ap_CS_fsm_reg[114] [8]),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(\ap_CS_fsm_reg[114] [9]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__45_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \dec12_i_i14_in_fu_186[0]_i_1 
       (.I0(\dec12_i_i14_in_fu_186_reg[4] [0]),
        .I1(ap_NS_fsm19_out),
        .O(\reg_569_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i14_in_fu_186[1]_i_1 
       (.I0(shl_ln1_fu_916_p3[2]),
        .I1(ap_NS_fsm19_out),
        .I2(\dec12_i_i14_in_fu_186_reg[4] [1]),
        .O(\reg_569_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i14_in_fu_186[2]_i_1 
       (.I0(shl_ln1_fu_916_p3[0]),
        .I1(ap_NS_fsm19_out),
        .I2(\dec12_i_i14_in_fu_186_reg[4] [2]),
        .O(\reg_569_reg[4] [2]));
  LUT5 #(
    .INIT(32'h88888880)) 
    \dec12_i_i14_in_fu_186[31]_i_1 
       (.I0(\ap_CS_fsm_reg[114] [9]),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(shl_ln1_fu_916_p3[1]),
        .I3(shl_ln1_fu_916_p3[0]),
        .I4(shl_ln1_fu_916_p3[2]),
        .O(ap_NS_fsm19_out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i14_in_fu_186[3]_i_1 
       (.I0(shl_ln1_fu_916_p3[1]),
        .I1(ap_NS_fsm19_out),
        .I2(\dec12_i_i14_in_fu_186_reg[4] [3]),
        .O(\reg_569_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i14_in_fu_186[4]_i_1 
       (.I0(shl_ln1_fu_916_p3[2]),
        .I1(ap_NS_fsm19_out),
        .I2(\dec12_i_i14_in_fu_186_reg[4] [4]),
        .O(\reg_569_reg[4] [4]));
  LUT2 #(
    .INIT(4'h2)) 
    \dec12_i_i_in_fu_178[0]_i_1 
       (.I0(\dec12_i_i_in_fu_178_reg[4] [0]),
        .I1(ap_NS_fsm122_out),
        .O(\reg_569_reg[4]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i_in_fu_178[1]_i_1 
       (.I0(shl_ln1_fu_916_p3[2]),
        .I1(ap_NS_fsm122_out),
        .I2(\dec12_i_i_in_fu_178_reg[4] [1]),
        .O(\reg_569_reg[4]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i_in_fu_178[2]_i_1 
       (.I0(shl_ln1_fu_916_p3[0]),
        .I1(ap_NS_fsm122_out),
        .I2(\dec12_i_i_in_fu_178_reg[4] [2]),
        .O(\reg_569_reg[4]_0 [2]));
  LUT5 #(
    .INIT(32'h88888880)) 
    \dec12_i_i_in_fu_178[31]_i_1 
       (.I0(\ap_CS_fsm_reg[114] [3]),
        .I1(\ap_CS_fsm[114]_i_3_n_0 ),
        .I2(shl_ln1_fu_916_p3[1]),
        .I3(shl_ln1_fu_916_p3[0]),
        .I4(shl_ln1_fu_916_p3[2]),
        .O(ap_NS_fsm122_out));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i_in_fu_178[3]_i_1 
       (.I0(shl_ln1_fu_916_p3[1]),
        .I1(ap_NS_fsm122_out),
        .I2(\dec12_i_i_in_fu_178_reg[4] [3]),
        .O(\reg_569_reg[4]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dec12_i_i_in_fu_178[4]_i_1 
       (.I0(shl_ln1_fu_916_p3[2]),
        .I1(ap_NS_fsm122_out),
        .I2(\dec12_i_i_in_fu_178_reg[4] [4]),
        .O(\reg_569_reg[4]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFDFC)) 
    grp_ByteCpy_11831_fu_378_ap_start_reg_i_1
       (.I0(grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0),
        .I1(\ap_CS_fsm_reg[114] [2]),
        .I2(\ap_CS_fsm_reg[114] [8]),
        .I3(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    grp_ByteCpy_11831_fu_378_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(Q[2]),
        .I2(idx_fu_22_reg),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(grp_ByteCpy_11831_fu_378_ap_start_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_22[0]_i_1__2 
       (.I0(Q[0]),
        .O(add_ln117_fu_67_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_22[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(add_ln117_fu_67_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_22[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(add_ln117_fu_67_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_22[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(add_ln117_fu_67_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_22[4]_i_1__2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_11831_fu_378_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_22[4]_i_2__1 
       (.I0(idx_fu_22_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(add_ln117_fu_67_p2[4]));
  FDRE \idx_fu_22_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(add_ln117_fu_67_p2[0]),
        .Q(Q[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(add_ln117_fu_67_p2[1]),
        .Q(Q[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(add_ln117_fu_67_p2[2]),
        .Q(Q[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(add_ln117_fu_67_p2[3]),
        .Q(Q[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(add_ln117_fu_67_p2[4]),
        .Q(idx_fu_22_reg),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h0000707FFFFF707F)) 
    \q0[7]_i_3__7 
       (.I0(\ap_CS_fsm_reg[114] [9]),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\q0_reg[7] ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_CS_fsm_reg[114] [11]),
        .I5(\q0_reg[7]_1 ),
        .O(\ap_CS_fsm_reg[98] ));
  LUT6 #(
    .INIT(64'h0000707FFFFF707F)) 
    \q0[7]_i_3__8 
       (.I0(\ap_CS_fsm_reg[114] [3]),
        .I1(\ap_CS_fsm_reg[2]_0 [1]),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[7]_0 ),
        .I4(\ap_CS_fsm_reg[114] [5]),
        .I5(\q0_reg[7]_1 ),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFE020000FE02)) 
    ram_reg_0_15_0_0_i_12__5
       (.I0(\zext_ln117_reg_93_reg[3]_0 [1]),
        .I1(\ap_CS_fsm_reg[114] [4]),
        .I2(\ap_CS_fsm_reg[114] [6]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I4(\ap_CS_fsm_reg[114] [5]),
        .I5(ram_reg_0_15_0_0_i_5__5[1]),
        .O(\zext_ln117_reg_93_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE020000FE02)) 
    ram_reg_0_15_0_0_i_14__3
       (.I0(\zext_ln117_reg_93_reg[3]_0 [2]),
        .I1(\ap_CS_fsm_reg[114] [4]),
        .I2(\ap_CS_fsm_reg[114] [6]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I4(\ap_CS_fsm_reg[114] [5]),
        .I5(ram_reg_0_15_0_0_i_5__5[2]),
        .O(\zext_ln117_reg_93_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0D00DDDD)) 
    ram_reg_0_15_0_0_i_2__8
       (.I0(\ap_CS_fsm_reg[114] [3]),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_4 ),
        .I4(\q0_reg[7]_5 ),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_3__2
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[114] [3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[0]),
        .I3(\ap_CS_fsm_reg[114] [0]),
        .I4(\ap_CS_fsm_reg[114] [1]),
        .I5(grp_ByteXor_112_2_fu_366_a_address0[0]),
        .O(rin_1_address0[0]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_4__2
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[114] [3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[1]),
        .I3(\ap_CS_fsm_reg[114] [0]),
        .I4(\ap_CS_fsm_reg[114] [1]),
        .I5(grp_ByteXor_112_2_fu_366_a_address0[1]),
        .O(rin_1_address0[1]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_5__2
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[114] [3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[2]),
        .I3(\ap_CS_fsm_reg[114] [0]),
        .I4(\ap_CS_fsm_reg[114] [1]),
        .I5(grp_ByteXor_112_2_fu_366_a_address0[2]),
        .O(rin_1_address0[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_6__2
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[114] [3]),
        .I2(grp_ByteCpy_1_fu_338_dst_address0[3]),
        .I3(\ap_CS_fsm_reg[114] [0]),
        .I4(\ap_CS_fsm_reg[114] [1]),
        .I5(grp_ByteXor_112_2_fu_366_a_address0[3]),
        .O(rin_1_address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFE020000FE02)) 
    ram_reg_0_15_0_0_i_8__4
       (.I0(\zext_ln117_reg_93_reg[3]_0 [0]),
        .I1(\ap_CS_fsm_reg[114] [10]),
        .I2(\ap_CS_fsm_reg[114] [12]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I4(\ap_CS_fsm_reg[114] [11]),
        .I5(ram_reg_0_15_0_0_i_5__5[0]),
        .O(\zext_ln117_reg_93_reg[0]_0 ));
  FDRE \zext_ln117_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(Q[0]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(Q[1]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(Q[2]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__38_n_0 ),
        .D(Q[3]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_118" *) 
module design_1_clefia_0_0_clefia_ByteCpy_118_14
   (\ap_CS_fsm_reg[210] ,
    Q,
    \idx_fu_32_reg[3]_0 ,
    D,
    grp_ClefiaF1Xor_fu_702_src_address0,
    \ap_CS_fsm_reg[2]_0 ,
    \add_ln117_6_reg_158_reg[4]_0 ,
    \add_ln185_reg_429_reg[4] ,
    grp_ByteCpy_118_fu_110_ap_start_reg,
    ram_reg_0_31_0_0_i_7__4,
    ram_reg_0_31_0_0_i_7__4_0,
    SR,
    ap_clk);
  output \ap_CS_fsm_reg[210] ;
  output [1:0]Q;
  output [3:0]\idx_fu_32_reg[3]_0 ;
  output [1:0]D;
  output [0:0]grp_ClefiaF1Xor_fu_702_src_address0;
  output \ap_CS_fsm_reg[2]_0 ;
  output [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  input [9:0]\add_ln185_reg_429_reg[4] ;
  input grp_ByteCpy_118_fu_110_ap_start_reg;
  input [2:0]ram_reg_0_31_0_0_i_7__4;
  input [0:0]ram_reg_0_31_0_0_i_7__4_0;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [4:3]add_ln117_6_fu_114_p2;
  wire [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  wire [4:1]add_ln117_fu_98_p2;
  wire \add_ln185_reg_429[4]_i_2_n_0 ;
  wire [9:0]\add_ln185_reg_429_reg[4] ;
  wire \ap_CS_fsm_reg[210] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_ByteCpy_118_fu_110_ap_ready;
  wire grp_ByteCpy_118_fu_110_ap_start_reg;
  wire [0:0]grp_ClefiaF1Xor_fu_702_src_address0;
  wire idx_fu_320;
  wire \idx_fu_32[0]_i_1__3_n_0 ;
  wire [3:0]\idx_fu_32_reg[3]_0 ;
  wire [4:4]idx_fu_32_reg__0;
  wire [2:0]ram_reg_0_31_0_0_i_7__4;
  wire [0:0]ram_reg_0_31_0_0_i_7__4_0;

  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln117_6_reg_158[3]_i_1__0 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_6_fu_114_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \add_ln117_6_reg_158[4]_i_1__3 
       (.I0(Q[0]),
        .I1(\idx_fu_32_reg[3]_0 [3]),
        .I2(\idx_fu_32_reg[3]_0 [0]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [1]),
        .I5(idx_fu_32_reg__0),
        .O(idx_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln117_6_reg_158[4]_i_2__3 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\ap_CS_fsm_reg[210] ),
        .I2(idx_fu_32_reg__0),
        .O(add_ln117_6_fu_114_p2[4]));
  FDRE \add_ln117_6_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [0]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [1]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [2]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2[3]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2[4]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln185_reg_429[4]_i_1 
       (.I0(\add_ln185_reg_429_reg[4] [2]),
        .I1(\add_ln185_reg_429_reg[4] [4]),
        .I2(\add_ln185_reg_429_reg[4] [3]),
        .I3(\add_ln185_reg_429_reg[4] [8]),
        .I4(\add_ln185_reg_429[4]_i_2_n_0 ),
        .O(\ap_CS_fsm_reg[210] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln185_reg_429[4]_i_2 
       (.I0(\add_ln185_reg_429_reg[4] [7]),
        .I1(\add_ln185_reg_429_reg[4] [6]),
        .I2(\add_ln185_reg_429_reg[4] [5]),
        .I3(\add_ln185_reg_429_reg[4] [9]),
        .I4(\add_ln185_reg_429_reg[4] [0]),
        .I5(\add_ln185_reg_429_reg[4] [1]),
        .O(\add_ln185_reg_429[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__19 
       (.I0(grp_ByteCpy_118_fu_110_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__5 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [1]),
        .I4(idx_fu_32_reg__0),
        .I5(Q[0]),
        .O(grp_ByteCpy_118_fu_110_ap_ready));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__18 
       (.I0(Q[0]),
        .I1(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(Q[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__15 
       (.I0(Q[0]),
        .I1(idx_fu_32_reg__0),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [0]),
        .I5(\idx_fu_32_reg[3]_0 [3]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ram_reg_0_31_0_0_i_7__4[0]),
        .I1(ram_reg_0_31_0_0_i_7__4[1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I4(grp_ByteCpy_118_fu_110_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(grp_ByteCpy_118_fu_110_ap_ready),
        .I1(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(ram_reg_0_31_0_0_i_7__4[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_118_fu_110_ap_start_reg_i_1__0
       (.I0(ram_reg_0_31_0_0_i_7__4[0]),
        .I1(grp_ByteCpy_118_fu_110_ap_ready),
        .I2(grp_ByteCpy_118_fu_110_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_32[0]_i_1__3 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .O(\idx_fu_32[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_32[1]_i_1__3 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .O(add_ln117_fu_98_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_32[2]_i_1__3 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .O(add_ln117_fu_98_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_32[3]_i_1__3 
       (.I0(\idx_fu_32_reg[3]_0 [1]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_fu_98_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_32[4]_i_1__3 
       (.I0(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_32[4]_i_2__3 
       (.I0(\idx_fu_32_reg[3]_0 [2]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .I4(idx_fu_32_reg__0),
        .O(add_ln117_fu_98_p2[4]));
  FDRE \idx_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32[0]_i_1__3_n_0 ),
        .Q(\idx_fu_32_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[1]),
        .Q(\idx_fu_32_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[2]),
        .Q(\idx_fu_32_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[3]),
        .Q(\idx_fu_32_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[4]),
        .Q(idx_fu_32_reg__0),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hB88BBBBB8BB88888)) 
    ram_reg_0_31_0_0_i_16__1
       (.I0(ram_reg_0_31_0_0_i_7__4_0),
        .I1(ram_reg_0_31_0_0_i_7__4[2]),
        .I2(\idx_fu_32_reg[3]_0 [3]),
        .I3(idx_fu_32_reg__0),
        .I4(ram_reg_0_31_0_0_i_7__4[1]),
        .I5(\ap_CS_fsm_reg[210] ),
        .O(grp_ClefiaF1Xor_fu_702_src_address0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_118" *) 
module design_1_clefia_0_0_clefia_ByteCpy_118_17
   (fin_3_address0,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[2]_0 ,
    \idx_fu_32_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[2]_1 ,
    \add_ln117_6_reg_158_reg[4]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    ram_reg_0_31_0_0_i_7_0,
    ram_reg_0_31_0_0_i_7_1,
    ram_reg_0_31_0_0_i_7_2,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    Q,
    grp_ByteCpy_118_fu_110_ap_start_reg,
    ram_reg_0_31_0_0_i_15__1_0,
    ram_reg_0_31_0_0_i_15__1_1,
    SR,
    ap_clk);
  output [0:0]fin_3_address0;
  output \ap_CS_fsm_reg[45] ;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]\idx_fu_32_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_1 ;
  output [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input ram_reg_0_31_0_0_i_7_0;
  input [0:0]ram_reg_0_31_0_0_i_7_1;
  input ram_reg_0_31_0_0_i_7_2;
  input [0:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  input [9:0]Q;
  input grp_ByteCpy_118_fu_110_ap_start_reg;
  input [2:0]ram_reg_0_31_0_0_i_15__1_0;
  input [0:0]ram_reg_0_31_0_0_i_15__1_1;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [4:3]add_ln117_6_fu_114_p2;
  wire [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  wire [4:1]add_ln117_fu_98_p2;
  wire \add_ln185_reg_429[4]_i_2__0_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[45] ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]fin_3_address0;
  wire grp_ByteCpy_118_fu_110_ap_ready;
  wire grp_ByteCpy_118_fu_110_ap_start_reg;
  wire [0:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire [4:4]grp_ClefiaF1Xor_1_fu_543_src_address0;
  wire idx_fu_320;
  wire \idx_fu_32[0]_i_1__0_n_0 ;
  wire [3:0]\idx_fu_32_reg[3]_0 ;
  wire [4:4]idx_fu_32_reg__0;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [2:0]ram_reg_0_31_0_0_i_15__1_0;
  wire [0:0]ram_reg_0_31_0_0_i_15__1_1;
  wire ram_reg_0_31_0_0_i_15__1_n_0;
  wire ram_reg_0_31_0_0_i_7_0;
  wire [0:0]ram_reg_0_31_0_0_i_7_1;
  wire ram_reg_0_31_0_0_i_7_2;

  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln117_6_reg_158[3]_i_1 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_6_fu_114_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \add_ln117_6_reg_158[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [3]),
        .I2(\idx_fu_32_reg[3]_0 [0]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [1]),
        .I5(idx_fu_32_reg__0),
        .O(idx_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln117_6_reg_158[4]_i_2__0 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\ap_CS_fsm_reg[45] ),
        .I2(idx_fu_32_reg__0),
        .O(add_ln117_6_fu_114_p2[4]));
  FDRE \add_ln117_6_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [0]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [1]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [2]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2[3]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2[4]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln185_reg_429[4]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\add_ln185_reg_429[4]_i_2__0_n_0 ),
        .O(\ap_CS_fsm_reg[45] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln185_reg_429[4]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\add_ln185_reg_429[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(grp_ByteCpy_118_fu_110_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [1]),
        .I4(idx_fu_32_reg__0),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(grp_ByteCpy_118_fu_110_ap_ready));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(idx_fu_32_reg__0),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [0]),
        .I5(\idx_fu_32_reg[3]_0 [3]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ram_reg_0_31_0_0_i_15__1_0[0]),
        .I1(ram_reg_0_31_0_0_i_15__1_0[1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I4(grp_ByteCpy_118_fu_110_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(grp_ByteCpy_118_fu_110_ap_ready),
        .I1(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(ram_reg_0_31_0_0_i_15__1_0[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_118_fu_110_ap_start_reg_i_1
       (.I0(ram_reg_0_31_0_0_i_15__1_0[0]),
        .I1(grp_ByteCpy_118_fu_110_ap_ready),
        .I2(grp_ByteCpy_118_fu_110_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_32[0]_i_1__0 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .O(\idx_fu_32[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_32[1]_i_1__0 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .O(add_ln117_fu_98_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_32[2]_i_1__0 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .O(add_ln117_fu_98_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_32[3]_i_1__0 
       (.I0(\idx_fu_32_reg[3]_0 [1]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_fu_98_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_32[4]_i_1__0 
       (.I0(grp_ByteCpy_118_fu_110_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_32[4]_i_2__0 
       (.I0(\idx_fu_32_reg[3]_0 [2]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .I4(idx_fu_32_reg__0),
        .O(add_ln117_fu_98_p2[4]));
  FDRE \idx_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32[0]_i_1__0_n_0 ),
        .Q(\idx_fu_32_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[1]),
        .Q(\idx_fu_32_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[2]),
        .Q(\idx_fu_32_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[3]),
        .Q(\idx_fu_32_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[4]),
        .Q(idx_fu_32_reg__0),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_15__1
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_address0),
        .I1(ram_reg_0_31_0_0_i_7_0),
        .I2(ram_reg_0_31_0_0_i_7_1),
        .I3(ram_reg_0_31_0_0_i_7_2),
        .I4(grp_ClefiaF0Xor_2_fu_504_src_address0),
        .O(ram_reg_0_31_0_0_i_15__1_n_0));
  LUT6 #(
    .INIT(64'hB88BBBBB8BB88888)) 
    ram_reg_0_31_0_0_i_23
       (.I0(ram_reg_0_31_0_0_i_15__1_1),
        .I1(ram_reg_0_31_0_0_i_15__1_0[2]),
        .I2(\idx_fu_32_reg[3]_0 [3]),
        .I3(idx_fu_32_reg__0),
        .I4(ram_reg_0_31_0_0_i_15__1_0[1]),
        .I5(\ap_CS_fsm_reg[45] ),
        .O(grp_ClefiaF1Xor_1_fu_543_src_address0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_7
       (.I0(ram_reg_0_31_0_0_i_15__1_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .O(fin_3_address0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_118" *) 
module design_1_clefia_0_0_clefia_ByteCpy_118_20
   (\ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[7] ,
    clefia_s0_ce0_0,
    \ap_CS_fsm_reg[1]_0 ,
    \idx_fu_32_reg[3]_0 ,
    D,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    \ap_CS_fsm_reg[2]_1 ,
    \add_ln117_6_reg_158_reg[4]_0 ,
    Q,
    \q0[7]_i_3__2 ,
    \q0[7]_i_3__2_0 ,
    \add_ln162_reg_397_reg[4] ,
    grp_ByteCpy_118_fu_106_ap_start_reg,
    ap_NS_fsm10_out,
    ram_reg_0_31_0_0_i_15__1,
    SR,
    ap_clk);
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[7] ;
  output clefia_s0_ce0_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [3:0]\idx_fu_32_reg[3]_0 ;
  output [1:0]D;
  output [0:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  output \ap_CS_fsm_reg[2]_1 ;
  output [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  input [2:0]Q;
  input [0:0]\q0[7]_i_3__2 ;
  input \q0[7]_i_3__2_0 ;
  input [9:0]\add_ln162_reg_397_reg[4] ;
  input grp_ByteCpy_118_fu_106_ap_start_reg;
  input ap_NS_fsm10_out;
  input [0:0]ram_reg_0_31_0_0_i_15__1;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln117_6_fu_114_p2;
  wire [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  wire [4:1]add_ln117_fu_98_p2;
  wire \add_ln162_reg_397[4]_i_2__0_n_0 ;
  wire [9:0]\add_ln162_reg_397_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire clefia_s0_ce0_0;
  wire grp_ByteCpy_118_fu_106_ap_ready;
  wire grp_ByteCpy_118_fu_106_ap_start_reg;
  wire grp_ByteCpy_118_fu_106_dst_we0;
  wire [0:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire idx_fu_320;
  wire \idx_fu_32[0]_i_1_n_0 ;
  wire [3:0]\idx_fu_32_reg[3]_0 ;
  wire [4:4]idx_fu_32_reg__0;
  wire [0:0]\q0[7]_i_3__2 ;
  wire \q0[7]_i_3__2_0 ;
  wire [0:0]ram_reg_0_31_0_0_i_15__1;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \add_ln117_6_reg_158[4]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_32_reg[3]_0 [3]),
        .I2(\idx_fu_32_reg[3]_0 [0]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [1]),
        .I5(idx_fu_32_reg__0),
        .O(idx_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln117_6_reg_158[4]_i_2 
       (.I0(idx_fu_32_reg__0),
        .I1(\ap_CS_fsm_reg[7] ),
        .O(add_ln117_6_fu_114_p2));
  FDRE \add_ln117_6_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [0]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [1]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [2]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [3]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln162_reg_397[4]_i_1__0 
       (.I0(\add_ln162_reg_397_reg[4] [0]),
        .I1(\add_ln162_reg_397_reg[4] [1]),
        .I2(\add_ln162_reg_397_reg[4] [2]),
        .I3(\add_ln162_reg_397_reg[4] [3]),
        .I4(\add_ln162_reg_397[4]_i_2__0_n_0 ),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln162_reg_397[4]_i_2__0 
       (.I0(\add_ln162_reg_397_reg[4] [4]),
        .I1(\add_ln162_reg_397_reg[4] [5]),
        .I2(\add_ln162_reg_397_reg[4] [6]),
        .I3(\add_ln162_reg_397_reg[4] [7]),
        .I4(\add_ln162_reg_397_reg[4] [9]),
        .I5(\add_ln162_reg_397_reg[4] [8]),
        .O(\add_ln162_reg_397[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_106_dst_we0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(idx_fu_32_reg__0),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [0]),
        .I5(\idx_fu_32_reg[3]_0 [3]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I4(grp_ByteCpy_118_fu_106_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [1]),
        .I4(idx_fu_32_reg__0),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_ByteCpy_118_fu_106_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteCpy_118_fu_106_dst_we0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_118_fu_106_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ByteCpy_118_fu_106_ap_ready),
        .I2(grp_ByteCpy_118_fu_106_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_32[0]_i_1 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .O(\idx_fu_32[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_32[1]_i_1 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .O(add_ln117_fu_98_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_32[2]_i_1 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .O(add_ln117_fu_98_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_32[3]_i_1 
       (.I0(\idx_fu_32_reg[3]_0 [1]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_fu_98_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_32[4]_i_1 
       (.I0(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_32[4]_i_2 
       (.I0(\idx_fu_32_reg[3]_0 [2]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .I4(idx_fu_32_reg__0),
        .O(add_ln117_fu_98_p2[4]));
  FDRE \idx_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32[0]_i_1_n_0 ),
        .Q(\idx_fu_32_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[1]),
        .Q(\idx_fu_32_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[2]),
        .Q(\idx_fu_32_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[3]),
        .Q(\idx_fu_32_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[4]),
        .Q(idx_fu_32_reg__0),
        .R(ap_NS_fsm1));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \q0[7]_i_4__3 
       (.I0(grp_ByteCpy_118_fu_106_dst_we0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q0[7]_i_3__2 ),
        .I4(\q0[7]_i_3__2_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    q0_reg_i_1
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(Q[1]),
        .I4(ap_NS_fsm10_out),
        .O(clefia_s0_ce0_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_24
       (.I0(ram_reg_0_31_0_0_i_15__1),
        .I1(Q[2]),
        .I2(idx_fu_32_reg__0),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[7] ),
        .O(grp_ClefiaF0Xor_2_fu_504_src_address0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_118" *) 
module design_1_clefia_0_0_clefia_ByteCpy_118_24
   (\ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    grp_ClefiaF0Xor_1_fu_663_dst_offset1,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    \idx_fu_32_reg[3]_0 ,
    D,
    grp_ClefiaF0Xor_1_fu_663_src_address0,
    \add_ln117_6_reg_158_reg[4]_0 ,
    Q,
    grp_ByteCpy_118_fu_106_ap_start_reg,
    ram_reg_0_31_0_0_i_2__2,
    ram_reg_0_31_0_0_i_2__2_0,
    \add_ln162_reg_397_reg[4] ,
    \add_ln162_reg_397_reg[4]_0 ,
    ap_NS_fsm10_out,
    ram_reg_0_31_0_0_i_15__3,
    SR,
    ap_clk);
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output grp_ClefiaF0Xor_1_fu_663_dst_offset1;
  output clefia_s0_ce0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [3:0]\idx_fu_32_reg[3]_0 ;
  output [1:0]D;
  output [0:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  output [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  input [2:0]Q;
  input grp_ByteCpy_118_fu_106_ap_start_reg;
  input [0:0]ram_reg_0_31_0_0_i_2__2;
  input ram_reg_0_31_0_0_i_2__2_0;
  input [3:0]\add_ln162_reg_397_reg[4] ;
  input \add_ln162_reg_397_reg[4]_0 ;
  input ap_NS_fsm10_out;
  input [0:0]ram_reg_0_31_0_0_i_15__3;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln117_6_fu_114_p2;
  wire [4:0]\add_ln117_6_reg_158_reg[4]_0 ;
  wire [4:1]add_ln117_fu_98_p2;
  wire [3:0]\add_ln162_reg_397_reg[4] ;
  wire \add_ln162_reg_397_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_CS_fsm_state1;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire grp_ByteCpy_118_fu_106_ap_ready;
  wire grp_ByteCpy_118_fu_106_ap_start_reg;
  wire grp_ByteCpy_118_fu_106_dst_we0;
  wire grp_ClefiaF0Xor_1_fu_663_dst_offset1;
  wire [0:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  wire idx_fu_320;
  wire \idx_fu_32[0]_i_1__2_n_0 ;
  wire [3:0]\idx_fu_32_reg[3]_0 ;
  wire [4:4]idx_fu_32_reg__0;
  wire [0:0]ram_reg_0_31_0_0_i_15__3;
  wire [0:0]ram_reg_0_31_0_0_i_2__2;
  wire ram_reg_0_31_0_0_i_2__2_0;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \add_ln117_6_reg_158[4]_i_1__2 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_32_reg[3]_0 [3]),
        .I2(\idx_fu_32_reg[3]_0 [0]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [1]),
        .I5(idx_fu_32_reg__0),
        .O(idx_fu_320));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln117_6_reg_158[4]_i_2__2 
       (.I0(idx_fu_32_reg__0),
        .I1(grp_ClefiaF0Xor_1_fu_663_dst_offset1),
        .O(add_ln117_6_fu_114_p2));
  FDRE \add_ln117_6_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [0]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [1]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [2]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32_reg[3]_0 [3]),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [3]),
        .R(1'b0));
  FDRE \add_ln117_6_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_6_fu_114_p2),
        .Q(\add_ln117_6_reg_158_reg[4]_0 [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln162_reg_397[4]_i_1 
       (.I0(\add_ln162_reg_397_reg[4] [0]),
        .I1(\add_ln162_reg_397_reg[4]_0 ),
        .I2(\add_ln162_reg_397_reg[4] [1]),
        .I3(\add_ln162_reg_397_reg[4] [3]),
        .I4(\add_ln162_reg_397_reg[4] [2]),
        .O(grp_ClefiaF0Xor_1_fu_663_dst_offset1));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(ap_CS_fsm_state1),
        .I2(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_106_dst_we0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__12 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(idx_fu_32_reg__0),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [2]),
        .I4(\idx_fu_32_reg[3]_0 [0]),
        .I5(\idx_fu_32_reg[3]_0 [3]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I4(grp_ByteCpy_118_fu_106_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(Q[1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteCpy_118_fu_106_dst_we0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    dst2_02_fu_46_reg_i_11
       (.I0(\idx_fu_32_reg[3]_0 [3]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [1]),
        .I4(idx_fu_32_reg__0),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_ByteCpy_118_fu_106_ap_ready));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    dst2_02_fu_46_reg_i_2
       (.I0(grp_ByteCpy_118_fu_106_ap_ready),
        .I1(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .I3(Q[1]),
        .I4(ap_NS_fsm10_out),
        .O(clefia_s0_ce0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_118_fu_106_ap_start_reg_i_1__0
       (.I0(Q[0]),
        .I1(grp_ByteCpy_118_fu_106_ap_ready),
        .I2(grp_ByteCpy_118_fu_106_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_32[0]_i_1__2 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .O(\idx_fu_32[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_32[1]_i_1__2 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .O(add_ln117_fu_98_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_32[2]_i_1__2 
       (.I0(\idx_fu_32_reg[3]_0 [0]),
        .I1(\idx_fu_32_reg[3]_0 [1]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .O(add_ln117_fu_98_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_32[3]_i_1__2 
       (.I0(\idx_fu_32_reg[3]_0 [1]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [2]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .O(add_ln117_fu_98_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_32[4]_i_1__2 
       (.I0(grp_ByteCpy_118_fu_106_ap_start_reg),
        .I1(ap_CS_fsm_state1),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_32[4]_i_2__2 
       (.I0(\idx_fu_32_reg[3]_0 [2]),
        .I1(\idx_fu_32_reg[3]_0 [0]),
        .I2(\idx_fu_32_reg[3]_0 [1]),
        .I3(\idx_fu_32_reg[3]_0 [3]),
        .I4(idx_fu_32_reg__0),
        .O(add_ln117_fu_98_p2[4]));
  FDRE \idx_fu_32_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(\idx_fu_32[0]_i_1__2_n_0 ),
        .Q(\idx_fu_32_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[1]),
        .Q(\idx_fu_32_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[2]),
        .Q(\idx_fu_32_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[3]),
        .Q(\idx_fu_32_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_32_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_320),
        .D(add_ln117_fu_98_p2[4]),
        .Q(idx_fu_32_reg__0),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram_reg_0_31_0_0_i_21__0
       (.I0(ram_reg_0_31_0_0_i_15__3),
        .I1(Q[2]),
        .I2(idx_fu_32_reg__0),
        .I3(Q[1]),
        .I4(grp_ClefiaF0Xor_1_fu_663_dst_offset1),
        .O(grp_ClefiaF0Xor_1_fu_663_src_address0));
  LUT5 #(
    .INIT(32'h0000F808)) 
    ram_reg_0_31_0_0_i_8__1
       (.I0(grp_ByteCpy_118_fu_106_dst_we0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(ram_reg_0_31_0_0_i_2__2),
        .I4(ram_reg_0_31_0_0_i_2__2_0),
        .O(\ap_CS_fsm_reg[2]_1 ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_119" *) 
module design_1_clefia_0_0_clefia_ByteCpy_119
   (address0,
    \add_ln117_4_reg_152_reg[3]_0 ,
    E,
    D,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[114] ,
    \ap_CS_fsm_reg[113] ,
    \idx_fu_40_reg[2] ,
    \ap_CS_fsm_reg[40] ,
    \ap_CS_fsm_reg[116] ,
    \ap_CS_fsm_reg[116]_0 ,
    \ap_CS_fsm_reg[40]_0 ,
    p_0_in__1,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    p_0_in__4,
    \ap_CS_fsm_reg[40]_1 ,
    \ap_CS_fsm_reg[40]_2 ,
    p_0_in__3,
    \ap_CS_fsm_reg[1]_2 ,
    \idx_fu_40_reg[1] ,
    \idx_fu_40_reg[0] ,
    \ap_CS_fsm_reg[116]_1 ,
    \ap_CS_fsm_reg[116]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    p_0_in__5,
    \ap_CS_fsm_reg[35] ,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    CO,
    icmp_ln197_reg_1350,
    \dec12_i_i_in_fu_178_reg[31] ,
    \dec12_i_i14_in_fu_186_reg[31] ,
    icmp_ln234_reg_1506,
    \dec12_i_i14_in_fu_186_reg[31]_0 ,
    icmp_ln234_fu_1199_p2,
    icmp_ln197_fu_876_p2,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    idx_fu_40,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    \q0_reg[7]_10 ,
    \q0_reg[7]_11 ,
    \q0_reg[7]_12 ,
    \q0_reg[7]_13 ,
    \q0_reg[7]_14 ,
    grp_ByteXor_143_fu_475_a_address0,
    \q0_reg[7]_15 ,
    \q0_reg[7]_16 ,
    \q0_reg[7]_17 ,
    \q0_reg[7]_18 ,
    \q0_reg[7]_19 ,
    \q0_reg[7]_20 ,
    ram_reg_0_15_0_0_i_6__7_0,
    ram_reg_0_15_0_0_i_6__7_1,
    \q0_reg[7]_21 ,
    grp_ByteCpy_119_fu_491_ap_start_reg_reg,
    grp_ByteCpy_119_fu_491_ap_start_reg_reg_0,
    grp_ByteCpy_119_fu_491_ap_start_reg,
    grp_ByteCpy_119_fu_491_dst_offset,
    SR,
    \dec12_i_i14_in_fu_186_reg[0] ,
    ap_rst_n_inv,
    ap_clk);
  output [3:0]address0;
  output \add_ln117_4_reg_152_reg[3]_0 ;
  output [1:0]E;
  output [10:0]D;
  output \ap_CS_fsm_reg[37] ;
  output [0:0]\ap_CS_fsm_reg[114] ;
  output \ap_CS_fsm_reg[113] ;
  output \idx_fu_40_reg[2] ;
  output \ap_CS_fsm_reg[40] ;
  output \ap_CS_fsm_reg[116] ;
  output \ap_CS_fsm_reg[116]_0 ;
  output \ap_CS_fsm_reg[40]_0 ;
  output p_0_in__1;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output p_0_in__4;
  output \ap_CS_fsm_reg[40]_1 ;
  output \ap_CS_fsm_reg[40]_2 ;
  output p_0_in__3;
  output [0:0]\ap_CS_fsm_reg[1]_2 ;
  output \idx_fu_40_reg[1] ;
  output \idx_fu_40_reg[0] ;
  output \ap_CS_fsm_reg[116]_1 ;
  output \ap_CS_fsm_reg[116]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_3 ;
  output p_0_in__5;
  output \ap_CS_fsm_reg[35] ;
  input [21:0]Q;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input [0:0]CO;
  input icmp_ln197_reg_1350;
  input \dec12_i_i_in_fu_178_reg[31] ;
  input [0:0]\dec12_i_i14_in_fu_186_reg[31] ;
  input icmp_ln234_reg_1506;
  input \dec12_i_i14_in_fu_186_reg[31]_0 ;
  input icmp_ln234_fu_1199_p2;
  input icmp_ln197_fu_876_p2;
  input \q0_reg[7]_5 ;
  input \q0_reg[7]_6 ;
  input [0:0]idx_fu_40;
  input \q0_reg[7]_7 ;
  input \q0_reg[7]_8 ;
  input [3:0]\q0_reg[7]_9 ;
  input [0:0]\q0_reg[7]_10 ;
  input \q0_reg[7]_11 ;
  input \q0_reg[7]_12 ;
  input \q0_reg[7]_13 ;
  input \q0_reg[7]_14 ;
  input [1:0]grp_ByteXor_143_fu_475_a_address0;
  input [1:0]\q0_reg[7]_15 ;
  input [0:0]\q0_reg[7]_16 ;
  input \q0_reg[7]_17 ;
  input \q0_reg[7]_18 ;
  input \q0_reg[7]_19 ;
  input \q0_reg[7]_20 ;
  input [3:0]ram_reg_0_15_0_0_i_6__7_0;
  input [3:0]ram_reg_0_15_0_0_i_6__7_1;
  input [0:0]\q0_reg[7]_21 ;
  input grp_ByteCpy_119_fu_491_ap_start_reg_reg;
  input grp_ByteCpy_119_fu_491_ap_start_reg_reg_0;
  input grp_ByteCpy_119_fu_491_ap_start_reg;
  input [0:0]grp_ByteCpy_119_fu_491_dst_offset;
  input [0:0]SR;
  input [0:0]\dec12_i_i14_in_fu_186_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;

  wire [0:0]CO;
  wire [10:0]D;
  wire [1:0]E;
  wire [21:0]Q;
  wire [0:0]SR;
  wire [2:2]add_ln117_4_fu_108_p2;
  wire \add_ln117_4_reg_152[3]_i_2__1_n_0 ;
  wire \add_ln117_4_reg_152[3]_i_4__0_n_0 ;
  wire \add_ln117_4_reg_152[3]_i_5__0_n_0 ;
  wire \add_ln117_4_reg_152_reg[3]_0 ;
  wire [3:1]add_ln117_fu_92_p2;
  wire [3:0]address0;
  wire \ap_CS_fsm_reg[113] ;
  wire [0:0]\ap_CS_fsm_reg[114] ;
  wire \ap_CS_fsm_reg[116] ;
  wire \ap_CS_fsm_reg[116]_0 ;
  wire \ap_CS_fsm_reg[116]_1 ;
  wire \ap_CS_fsm_reg[116]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[35] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[40]_0 ;
  wire \ap_CS_fsm_reg[40]_1 ;
  wire \ap_CS_fsm_reg[40]_2 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]\dec12_i_i14_in_fu_186_reg[0] ;
  wire [0:0]\dec12_i_i14_in_fu_186_reg[31] ;
  wire \dec12_i_i14_in_fu_186_reg[31]_0 ;
  wire \dec12_i_i_in_fu_178_reg[31] ;
  wire grp_ByteCpy_119_fu_491_ap_done;
  wire grp_ByteCpy_119_fu_491_ap_ready;
  wire grp_ByteCpy_119_fu_491_ap_start_reg;
  wire grp_ByteCpy_119_fu_491_ap_start_reg_reg;
  wire grp_ByteCpy_119_fu_491_ap_start_reg_reg_0;
  wire [3:0]grp_ByteCpy_119_fu_491_dst_address0;
  wire grp_ByteCpy_119_fu_491_dst_ce0;
  wire [0:0]grp_ByteCpy_119_fu_491_dst_offset;
  wire [2:0]grp_ByteCpy_119_fu_491_src_address0;
  wire grp_ByteCpy_119_fu_491_src_ce0;
  wire [1:0]grp_ByteXor_143_fu_475_a_address0;
  wire icmp_ln116_fu_87_p2;
  wire icmp_ln197_fu_876_p2;
  wire icmp_ln197_reg_1350;
  wire icmp_ln234_fu_1199_p2;
  wire icmp_ln234_reg_1506;
  wire idx_fu_300;
  wire \idx_fu_30[0]_i_1__4_n_0 ;
  wire [3:2]idx_fu_30_reg;
  wire [0:0]idx_fu_40;
  wire \idx_fu_40_reg[0] ;
  wire \idx_fu_40_reg[1] ;
  wire \idx_fu_40_reg[2] ;
  wire p_0_in__1;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire \q0[7]_i_2__11_n_0 ;
  wire \q0[7]_i_2__12_n_0 ;
  wire \q0[7]_i_2__8_n_0 ;
  wire \q0[7]_i_2__9_n_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_12 ;
  wire \q0_reg[7]_13 ;
  wire \q0_reg[7]_14 ;
  wire [1:0]\q0_reg[7]_15 ;
  wire [0:0]\q0_reg[7]_16 ;
  wire \q0_reg[7]_17 ;
  wire \q0_reg[7]_18 ;
  wire \q0_reg[7]_19 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_20 ;
  wire [0:0]\q0_reg[7]_21 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire [3:0]\q0_reg[7]_9 ;
  wire ram_reg_0_15_0_0_i_10__4_n_0;
  wire ram_reg_0_15_0_0_i_10__6_n_0;
  wire ram_reg_0_15_0_0_i_10__7_n_0;
  wire ram_reg_0_15_0_0_i_11__4_n_0;
  wire ram_reg_0_15_0_0_i_11__6_n_0;
  wire ram_reg_0_15_0_0_i_12__4_n_0;
  wire ram_reg_0_15_0_0_i_12__6_n_0;
  wire ram_reg_0_15_0_0_i_13__3_n_0;
  wire ram_reg_0_15_0_0_i_15__4_n_0;
  wire [3:0]ram_reg_0_15_0_0_i_6__7_0;
  wire [3:0]ram_reg_0_15_0_0_i_6__7_1;
  wire ram_reg_0_15_0_0_i_7__4_n_0;
  wire ram_reg_0_15_0_0_i_8__5_n_0;
  wire ram_reg_0_15_0_0_i_8__6_n_0;
  wire ram_reg_0_15_0_0_i_9__4_n_0;
  wire ram_reg_0_15_0_0_i_9__5_n_0;
  wire ram_reg_0_15_0_0_i_9__6_n_0;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln117_4_reg_152[2]_i_1 
       (.I0(idx_fu_30_reg[2]),
        .I1(grp_ByteCpy_119_fu_491_dst_offset),
        .O(add_ln117_4_fu_108_p2));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln117_4_reg_152[3]_i_1__1 
       (.I0(grp_ByteCpy_119_fu_491_src_ce0),
        .I1(icmp_ln116_fu_87_p2),
        .O(idx_fu_300));
  LUT6 #(
    .INIT(64'h676767649898989B)) 
    \add_ln117_4_reg_152[3]_i_2__1 
       (.I0(idx_fu_30_reg[2]),
        .I1(\add_ln117_4_reg_152[3]_i_4__0_n_0 ),
        .I2(\add_ln117_4_reg_152[3]_i_5__0_n_0 ),
        .I3(Q[7]),
        .I4(Q[18]),
        .I5(idx_fu_30_reg[3]),
        .O(\add_ln117_4_reg_152[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A90000)) 
    \add_ln117_4_reg_152[3]_i_3__0 
       (.I0(idx_fu_30_reg[3]),
        .I1(Q[7]),
        .I2(\add_ln117_4_reg_152[3]_i_4__0_n_0 ),
        .I3(grp_ByteCpy_119_fu_491_src_address0[0]),
        .I4(idx_fu_30_reg[2]),
        .I5(grp_ByteCpy_119_fu_491_src_address0[1]),
        .O(icmp_ln116_fu_87_p2));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \add_ln117_4_reg_152[3]_i_4__0 
       (.I0(Q[20]),
        .I1(icmp_ln234_reg_1506),
        .I2(\dec12_i_i14_in_fu_186_reg[31]_0 ),
        .O(\add_ln117_4_reg_152[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \add_ln117_4_reg_152[3]_i_5__0 
       (.I0(Q[9]),
        .I1(icmp_ln197_reg_1350),
        .I2(\dec12_i_i_in_fu_178_reg[31] ),
        .O(\add_ln117_4_reg_152[3]_i_5__0_n_0 ));
  FDRE \add_ln117_4_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteCpy_119_fu_491_src_address0[0]),
        .Q(grp_ByteCpy_119_fu_491_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteCpy_119_fu_491_src_address0[1]),
        .Q(grp_ByteCpy_119_fu_491_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_4_fu_108_p2),
        .Q(grp_ByteCpy_119_fu_491_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\add_ln117_4_reg_152[3]_i_2__1_n_0 ),
        .Q(grp_ByteCpy_119_fu_491_dst_address0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__43 
       (.I0(grp_ByteCpy_119_fu_491_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_119_fu_491_ap_start_reg),
        .I3(grp_ByteCpy_119_fu_491_src_ce0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[108]_i_1 
       (.I0(Q[14]),
        .I1(grp_ByteCpy_119_fu_491_ap_done),
        .I2(Q[15]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[109]_i_1 
       (.I0(grp_ByteCpy_119_fu_491_ap_done),
        .I1(Q[15]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[112]_i_1__0 
       (.I0(icmp_ln234_fu_1199_p2),
        .I1(Q[17]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(Q[18]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[113]_i_1__0 
       (.I0(grp_ByteCpy_119_fu_491_ap_done),
        .I1(Q[18]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \ap_CS_fsm[114]_i_4 
       (.I0(Q[19]),
        .I1(Q[20]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln234_reg_1506),
        .I4(\dec12_i_i14_in_fu_186_reg[31]_0 ),
        .O(\ap_CS_fsm_reg[113] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hCCCC4440)) 
    \ap_CS_fsm[115]_i_1__0 
       (.I0(\dec12_i_i14_in_fu_186_reg[31] ),
        .I1(Q[20]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln234_reg_1506),
        .I4(\dec12_i_i14_in_fu_186_reg[31]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[115]_i_3 
       (.I0(grp_ByteCpy_119_fu_491_ap_ready),
        .I1(grp_ByteCpy_119_fu_491_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteCpy_119_fu_491_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__36 
       (.I0(grp_ByteCpy_119_fu_491_src_ce0),
        .I1(grp_ByteCpy_119_fu_491_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_119_fu_491_dst_ce0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008880)) 
    \ap_CS_fsm[23]_i_1__0 
       (.I0(CO),
        .I1(Q[9]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln197_reg_1350),
        .I4(\dec12_i_i_in_fu_178_reg[31] ),
        .I5(SR),
        .O(E[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__32 
       (.I0(grp_ByteCpy_119_fu_491_src_ce0),
        .I1(grp_ByteCpy_119_fu_491_ap_ready),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_2__6 
       (.I0(icmp_ln116_fu_87_p2),
        .I1(grp_ByteCpy_119_fu_491_src_ce0),
        .O(grp_ByteCpy_119_fu_491_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[32]_i_1__0 
       (.I0(Q[3]),
        .I1(grp_ByteCpy_119_fu_491_ap_done),
        .I2(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[33]_i_1__0 
       (.I0(Q[4]),
        .I1(grp_ByteCpy_119_fu_491_ap_done),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(icmp_ln197_fu_876_p2),
        .I1(Q[6]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(Q[7]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(grp_ByteCpy_119_fu_491_ap_done),
        .I1(Q[7]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAE)) 
    \ap_CS_fsm[38]_i_2 
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln197_reg_1350),
        .I4(\dec12_i_i_in_fu_178_reg[31] ),
        .O(\ap_CS_fsm_reg[37] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hCCCC4440)) 
    \ap_CS_fsm[39]_i_1__0 
       (.I0(CO),
        .I1(Q[9]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln197_reg_1350),
        .I4(\dec12_i_i_in_fu_178_reg[31] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008880)) 
    \ap_CS_fsm[99]_i_1__0 
       (.I0(\dec12_i_i14_in_fu_186_reg[31] ),
        .I1(Q[20]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln234_reg_1506),
        .I4(\dec12_i_i14_in_fu_186_reg[31]_0 ),
        .I5(\dec12_i_i14_in_fu_186_reg[0] ),
        .O(D[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteCpy_119_fu_491_src_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteCpy_119_fu_491_dst_ce0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00008880)) 
    \dec12_i_i14_in_fu_186[31]_i_2 
       (.I0(\dec12_i_i14_in_fu_186_reg[31] ),
        .I1(Q[20]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln234_reg_1506),
        .I4(\dec12_i_i14_in_fu_186_reg[31]_0 ),
        .O(\ap_CS_fsm_reg[114] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00008880)) 
    \dec12_i_i_in_fu_178[31]_i_2 
       (.I0(CO),
        .I1(Q[9]),
        .I2(grp_ByteCpy_119_fu_491_ap_done),
        .I3(icmp_ln197_reg_1350),
        .I4(\dec12_i_i_in_fu_178_reg[31] ),
        .O(E[1]));
  LUT6 #(
    .INIT(64'hFDFDFFFDFCFCFFFC)) 
    grp_ByteCpy_119_fu_491_ap_start_reg_i_1
       (.I0(grp_ByteCpy_119_fu_491_ap_ready),
        .I1(grp_ByteCpy_119_fu_491_ap_start_reg_reg),
        .I2(grp_ByteCpy_119_fu_491_ap_start_reg_reg_0),
        .I3(Q[6]),
        .I4(icmp_ln197_fu_876_p2),
        .I5(grp_ByteCpy_119_fu_491_ap_start_reg),
        .O(\ap_CS_fsm_reg[35] ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_30[0]_i_1__4 
       (.I0(grp_ByteCpy_119_fu_491_src_address0[0]),
        .O(\idx_fu_30[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1__5 
       (.I0(grp_ByteCpy_119_fu_491_src_address0[0]),
        .I1(grp_ByteCpy_119_fu_491_src_address0[1]),
        .O(add_ln117_fu_92_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1__5 
       (.I0(grp_ByteCpy_119_fu_491_src_address0[0]),
        .I1(grp_ByteCpy_119_fu_491_src_address0[1]),
        .I2(idx_fu_30_reg[2]),
        .O(add_ln117_fu_92_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[3]_i_1__4 
       (.I0(grp_ByteCpy_119_fu_491_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_2__2 
       (.I0(grp_ByteCpy_119_fu_491_src_address0[1]),
        .I1(grp_ByteCpy_119_fu_491_src_address0[0]),
        .I2(idx_fu_30_reg[2]),
        .I3(idx_fu_30_reg[3]),
        .O(add_ln117_fu_92_p2[3]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\idx_fu_30[0]_i_1__4_n_0 ),
        .Q(grp_ByteCpy_119_fu_491_src_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[1]),
        .Q(grp_ByteCpy_119_fu_491_src_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[2]),
        .Q(idx_fu_30_reg[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[3]),
        .Q(idx_fu_30_reg[3]),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hEEAFEEAAEEAAEEAA)) 
    \q0[7]_i_1__11 
       (.I0(\q0[7]_i_2__8_n_0 ),
        .I1(grp_ByteCpy_119_fu_491_src_ce0),
        .I2(\q0_reg[7]_11 ),
        .I3(Q[4]),
        .I4(\q0_reg[7] ),
        .I5(\q0_reg[7]_12 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \q0[7]_i_1__12 
       (.I0(\q0_reg[7]_16 ),
        .I1(Q[10]),
        .I2(grp_ByteCpy_119_fu_491_src_ce0),
        .I3(\q0_reg[7] ),
        .I4(\q0[7]_i_2__11_n_0 ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hEEEEAAAFEEEEAAAA)) 
    \q0[7]_i_1__13 
       (.I0(\q0[7]_i_2__9_n_0 ),
        .I1(grp_ByteCpy_119_fu_491_src_ce0),
        .I2(\q0_reg[7]_17 ),
        .I3(\q0_reg[7]_3 ),
        .I4(Q[15]),
        .I5(\q0_reg[7]_18 ),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \q0[7]_i_1__14 
       (.I0(\q0_reg[7]_16 ),
        .I1(Q[21]),
        .I2(grp_ByteCpy_119_fu_491_src_ce0),
        .I3(\q0_reg[7]_3 ),
        .I4(\q0[7]_i_2__12_n_0 ),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h4777444447777777)) 
    \q0[7]_i_2__11 
       (.I0(grp_ByteCpy_119_fu_491_dst_ce0),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(\q0_reg[7]_21 ),
        .I4(\q0_reg[7]_12 ),
        .I5(\q0_reg[7]_15 [1]),
        .O(\q0[7]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h4777444447777777)) 
    \q0[7]_i_2__12 
       (.I0(grp_ByteCpy_119_fu_491_dst_ce0),
        .I1(Q[15]),
        .I2(Q[12]),
        .I3(\q0_reg[7]_21 ),
        .I4(\q0_reg[7]_18 ),
        .I5(\q0_reg[7]_15 [1]),
        .O(\q0[7]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FC00AAAA)) 
    \q0[7]_i_2__8 
       (.I0(grp_ByteCpy_119_fu_491_dst_ce0),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(\q0_reg[7]_15 [0]),
        .I4(\q0_reg[7] ),
        .I5(Q[4]),
        .O(\q0[7]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000FC00)) 
    \q0[7]_i_2__9 
       (.I0(grp_ByteCpy_119_fu_491_dst_ce0),
        .I1(Q[16]),
        .I2(Q[13]),
        .I3(\q0_reg[7]_15 [0]),
        .I4(Q[15]),
        .I5(\q0_reg[7]_3 ),
        .O(\q0[7]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_0_0_i_10__4
       (.I0(grp_ByteCpy_119_fu_491_src_address0[1]),
        .I1(Q[15]),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[1]),
        .I3(\q0_reg[7]_3 ),
        .O(ram_reg_0_15_0_0_i_10__4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_10__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__7_0[2]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[2]),
        .O(ram_reg_0_15_0_0_i_10__6_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_10__7
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[2]),
        .I1(Q[15]),
        .I2(ram_reg_0_15_0_0_i_6__7_0[2]),
        .I3(Q[13]),
        .I4(Q[16]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[2]),
        .O(ram_reg_0_15_0_0_i_10__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h55A6)) 
    ram_reg_0_15_0_0_i_11__2
       (.I0(idx_fu_30_reg[2]),
        .I1(Q[7]),
        .I2(grp_ByteCpy_119_fu_491_dst_offset),
        .I3(Q[18]),
        .O(grp_ByteCpy_119_fu_491_src_address0[2]));
  LUT6 #(
    .INIT(64'h00000000FC00AAAA)) 
    ram_reg_0_15_0_0_i_11__4
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(grp_ByteXor_143_fu_475_a_address0[1]),
        .I4(\q0_reg[7] ),
        .I5(Q[4]),
        .O(ram_reg_0_15_0_0_i_11__4_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFCAAAA0300)) 
    ram_reg_0_15_0_0_i_11__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[3]),
        .I1(Q[13]),
        .I2(Q[16]),
        .I3(ram_reg_0_15_0_0_i_6__7_0[3]),
        .I4(Q[15]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[3]),
        .O(ram_reg_0_15_0_0_i_11__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_0_0_i_12__4
       (.I0(grp_ByteCpy_119_fu_491_src_address0[2]),
        .I1(Q[15]),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[2]),
        .I3(\q0_reg[7]_3 ),
        .O(ram_reg_0_15_0_0_i_12__4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_12__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[3]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__7_0[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[3]),
        .O(ram_reg_0_15_0_0_i_12__6_n_0));
  LUT5 #(
    .INIT(32'hFF740074)) 
    ram_reg_0_15_0_0_i_13__3
       (.I0(idx_fu_40),
        .I1(\q0_reg[7] ),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[2]),
        .I3(Q[4]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[2]),
        .O(ram_reg_0_15_0_0_i_13__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hB9B84647)) 
    ram_reg_0_15_0_0_i_15__4
       (.I0(idx_fu_30_reg[2]),
        .I1(Q[18]),
        .I2(grp_ByteCpy_119_fu_491_dst_offset),
        .I3(Q[7]),
        .I4(idx_fu_30_reg[3]),
        .O(ram_reg_0_15_0_0_i_15__4_n_0));
  LUT5 #(
    .INIT(32'hE2220000)) 
    ram_reg_0_15_0_0_i_2__3
       (.I0(grp_ByteCpy_119_fu_491_dst_ce0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_10 ),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .O(p_0_in__1));
  LUT5 #(
    .INIT(32'h0000BBB8)) 
    ram_reg_0_15_0_0_i_2__4
       (.I0(\q0_reg[7]_16 ),
        .I1(Q[10]),
        .I2(grp_ByteCpy_119_fu_491_src_ce0),
        .I3(\q0_reg[7] ),
        .I4(\q0[7]_i_2__11_n_0 ),
        .O(p_0_in__4));
  LUT5 #(
    .INIT(32'hF8080000)) 
    ram_reg_0_15_0_0_i_2__5
       (.I0(\q0_reg[7]_10 ),
        .I1(Q[11]),
        .I2(\q0_reg[7]_3 ),
        .I3(grp_ByteCpy_119_fu_491_dst_ce0),
        .I4(\ap_CS_fsm_reg[1]_2 ),
        .O(p_0_in__3));
  LUT5 #(
    .INIT(32'h0000B8BB)) 
    ram_reg_0_15_0_0_i_2__6
       (.I0(\q0_reg[7]_16 ),
        .I1(Q[21]),
        .I2(grp_ByteCpy_119_fu_491_src_ce0),
        .I3(\q0_reg[7]_3 ),
        .I4(\q0[7]_i_2__12_n_0 ),
        .O(p_0_in__5));
  MUXF7 ram_reg_0_15_0_0_i_3__6
       (.I0(ram_reg_0_15_0_0_i_9__4_n_0),
        .I1(\q0_reg[7]_14 ),
        .O(address0[0]),
        .S(\q0_reg[7]_5 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    ram_reg_0_15_0_0_i_3__7
       (.I0(ram_reg_0_15_0_0_i_8__5_n_0),
        .I1(\q0_reg[7] ),
        .I2(Q[10]),
        .I3(\q0_reg[7]_9 [0]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[0]),
        .O(\ap_CS_fsm_reg[40]_1 ));
  LUT6 #(
    .INIT(64'hEEAAEEAAEEAAF0AA)) 
    ram_reg_0_15_0_0_i_3__8
       (.I0(ram_reg_0_15_0_0_i_7__4_n_0),
        .I1(grp_ByteXor_143_fu_475_a_address0[0]),
        .I2(\q0_reg[7]_20 ),
        .I3(\q0_reg[7]_8 ),
        .I4(Q[16]),
        .I5(Q[13]),
        .O(\idx_fu_40_reg[0] ));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_0_15_0_0_i_3__9
       (.I0(ram_reg_0_15_0_0_i_8__6_n_0),
        .I1(Q[21]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_9 [0]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[0]),
        .O(\ap_CS_fsm_reg[116]_1 ));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_0_15_0_0_i_4__10
       (.I0(ram_reg_0_15_0_0_i_9__6_n_0),
        .I1(Q[21]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_9 [1]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[1]),
        .O(\ap_CS_fsm_reg[116]_2 ));
  LUT6 #(
    .INIT(64'hEEFAEEAAEEAAEEAA)) 
    ram_reg_0_15_0_0_i_4__7
       (.I0(ram_reg_0_15_0_0_i_11__4_n_0),
        .I1(grp_ByteCpy_119_fu_491_src_address0[1]),
        .I2(\q0_reg[7]_13 ),
        .I3(Q[4]),
        .I4(\q0_reg[7] ),
        .I5(\q0_reg[7]_12 ),
        .O(address0[1]));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    ram_reg_0_15_0_0_i_4__8
       (.I0(ram_reg_0_15_0_0_i_9__5_n_0),
        .I1(\q0_reg[7] ),
        .I2(Q[10]),
        .I3(\q0_reg[7]_9 [1]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[1]),
        .O(\ap_CS_fsm_reg[40]_2 ));
  LUT6 #(
    .INIT(64'hEEAAEEAAEEAAF0AA)) 
    ram_reg_0_15_0_0_i_4__9
       (.I0(ram_reg_0_15_0_0_i_10__4_n_0),
        .I1(grp_ByteXor_143_fu_475_a_address0[1]),
        .I2(\q0_reg[7]_19 ),
        .I3(\q0_reg[7]_8 ),
        .I4(Q[16]),
        .I5(Q[13]),
        .O(\idx_fu_40_reg[1] ));
  MUXF7 ram_reg_0_15_0_0_i_5__5
       (.I0(ram_reg_0_15_0_0_i_13__3_n_0),
        .I1(\q0_reg[7]_6 ),
        .O(address0[2]),
        .S(\q0_reg[7]_5 ));
  LUT6 #(
    .INIT(64'hBBAABBAABBAAF0AA)) 
    ram_reg_0_15_0_0_i_5__6
       (.I0(ram_reg_0_15_0_0_i_12__4_n_0),
        .I1(idx_fu_40),
        .I2(\q0_reg[7]_7 ),
        .I3(\q0_reg[7]_8 ),
        .I4(Q[16]),
        .I5(Q[13]),
        .O(\idx_fu_40_reg[2] ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    ram_reg_0_15_0_0_i_5__7
       (.I0(ram_reg_0_15_0_0_i_10__6_n_0),
        .I1(\q0_reg[7] ),
        .I2(Q[10]),
        .I3(\q0_reg[7]_9 [2]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[2]),
        .O(\ap_CS_fsm_reg[40] ));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_0_15_0_0_i_5__8
       (.I0(ram_reg_0_15_0_0_i_10__7_n_0),
        .I1(Q[21]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_9 [2]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[2]),
        .O(\ap_CS_fsm_reg[116] ));
  LUT6 #(
    .INIT(64'h0000000088B8BBB8)) 
    ram_reg_0_15_0_0_i_6__5
       (.I0(ram_reg_0_15_0_0_i_15__4_n_0),
        .I1(Q[4]),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[3]),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_0 ),
        .I5(\q0_reg[7]_1 ),
        .O(address0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAF30A03)) 
    ram_reg_0_15_0_0_i_6__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[3]),
        .I1(\q0_reg[7]_2 ),
        .I2(Q[15]),
        .I3(\q0_reg[7]_3 ),
        .I4(ram_reg_0_15_0_0_i_15__4_n_0),
        .I5(\q0_reg[7]_4 ),
        .O(\add_ln117_4_reg_152_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFE32CE02)) 
    ram_reg_0_15_0_0_i_6__7
       (.I0(ram_reg_0_15_0_0_i_11__6_n_0),
        .I1(Q[21]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_9 [3]),
        .I4(ram_reg_0_15_0_0_i_15__4_n_0),
        .O(\ap_CS_fsm_reg[116]_0 ));
  LUT5 #(
    .INIT(32'hFB0BF808)) 
    ram_reg_0_15_0_0_i_6__8
       (.I0(ram_reg_0_15_0_0_i_12__6_n_0),
        .I1(\q0_reg[7] ),
        .I2(Q[10]),
        .I3(\q0_reg[7]_9 [3]),
        .I4(ram_reg_0_15_0_0_i_15__4_n_0),
        .O(\ap_CS_fsm_reg[40]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_0_0_i_7__4
       (.I0(grp_ByteCpy_119_fu_491_src_address0[0]),
        .I1(Q[15]),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[0]),
        .I3(\q0_reg[7]_3 ),
        .O(ram_reg_0_15_0_0_i_7__4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_8__5
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__7_0[0]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[0]),
        .O(ram_reg_0_15_0_0_i_8__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFCAAAA0300)) 
    ram_reg_0_15_0_0_i_8__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[0]),
        .I1(Q[13]),
        .I2(Q[16]),
        .I3(ram_reg_0_15_0_0_i_6__7_0[0]),
        .I4(Q[15]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[0]),
        .O(ram_reg_0_15_0_0_i_8__6_n_0));
  LUT5 #(
    .INIT(32'hFFB800B8)) 
    ram_reg_0_15_0_0_i_9__4
       (.I0(grp_ByteXor_143_fu_475_a_address0[0]),
        .I1(\q0_reg[7] ),
        .I2(grp_ByteCpy_119_fu_491_dst_address0[0]),
        .I3(Q[4]),
        .I4(grp_ByteCpy_119_fu_491_src_address0[0]),
        .O(ram_reg_0_15_0_0_i_9__4_n_0));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_9__5
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__7_0[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[1]),
        .O(ram_reg_0_15_0_0_i_9__5_n_0));
  LUT6 #(
    .INIT(64'hAAAAFFFCAAAA0300)) 
    ram_reg_0_15_0_0_i_9__6
       (.I0(grp_ByteCpy_119_fu_491_dst_address0[1]),
        .I1(Q[13]),
        .I2(Q[16]),
        .I3(ram_reg_0_15_0_0_i_6__7_0[1]),
        .I4(Q[15]),
        .I5(ram_reg_0_15_0_0_i_6__7_1[1]),
        .O(ram_reg_0_15_0_0_i_9__6_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_119" *) 
module design_1_clefia_0_0_clefia_ByteCpy_119_12
   (grp_ByteCpy_119_fu_827_src_offset,
    Q,
    \idx_fu_30_reg[2]_0 ,
    D,
    p_0_in__6,
    \ap_CS_fsm_reg[2]_0 ,
    grp_ByteCpy_119_fu_827_ap_start_reg_reg,
    \add_ln117_4_reg_152_reg[3]_0 ,
    grp_ByteCpy_119_fu_827_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    grp_ByteCpy_119_fu_827_ap_start_reg0,
    SR,
    ap_clk);
  output [0:0]grp_ByteCpy_119_fu_827_src_offset;
  output [2:0]Q;
  output \idx_fu_30_reg[2]_0 ;
  output [43:0]D;
  output p_0_in__6;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output grp_ByteCpy_119_fu_827_ap_start_reg_reg;
  output [3:0]\add_ln117_4_reg_152_reg[3]_0 ;
  input grp_ByteCpy_119_fu_827_ap_start_reg;
  input [44:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input grp_ByteCpy_119_fu_827_ap_start_reg0;
  input [0:0]SR;
  input ap_clk;

  wire [43:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \add_ln117_4_reg_152[2]_i_1__0_n_0 ;
  wire \add_ln117_4_reg_152[3]_i_2__0_n_0 ;
  wire \add_ln117_4_reg_152[3]_i_4_n_0 ;
  wire \add_ln117_4_reg_152[3]_i_5_n_0 ;
  wire [3:0]\add_ln117_4_reg_152_reg[3]_0 ;
  wire [3:1]add_ln117_fu_92_p2;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_ByteCpy_119_fu_827_ap_ready;
  wire grp_ByteCpy_119_fu_827_ap_start_reg;
  wire grp_ByteCpy_119_fu_827_ap_start_reg0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_reg;
  wire [0:0]grp_ByteCpy_119_fu_827_src_offset;
  wire idx_fu_300;
  wire \idx_fu_30[0]_i_1__1_n_0 ;
  wire [3:3]idx_fu_30_reg;
  wire \idx_fu_30_reg[2]_0 ;
  wire p_0_in__6;
  wire [44:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;

  LUT2 #(
    .INIT(4'h9)) 
    \add_ln117_4_reg_152[2]_i_1__0 
       (.I0(grp_ByteCpy_119_fu_827_src_offset),
        .I1(Q[2]),
        .O(\add_ln117_4_reg_152[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAA8A)) 
    \add_ln117_4_reg_152[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(grp_ByteCpy_119_fu_827_src_offset),
        .I5(idx_fu_30_reg),
        .O(idx_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \add_ln117_4_reg_152[3]_i_2__0 
       (.I0(Q[2]),
        .I1(grp_ByteCpy_119_fu_827_src_offset),
        .I2(idx_fu_30_reg),
        .O(\add_ln117_4_reg_152[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln117_4_reg_152[3]_i_3 
       (.I0(\q0_reg[7] [7]),
        .I1(\q0_reg[7] [11]),
        .I2(\q0_reg[7] [23]),
        .I3(\add_ln117_4_reg_152[3]_i_4_n_0 ),
        .I4(\add_ln117_4_reg_152[3]_i_5_n_0 ),
        .O(grp_ByteCpy_119_fu_827_src_offset));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add_ln117_4_reg_152[3]_i_4 
       (.I0(\q0_reg[7] [39]),
        .I1(\q0_reg[7] [15]),
        .I2(\q0_reg[7] [35]),
        .I3(\q0_reg[7] [3]),
        .O(\add_ln117_4_reg_152[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \add_ln117_4_reg_152[3]_i_5 
       (.I0(\q0_reg[7] [27]),
        .I1(\q0_reg[7] [19]),
        .I2(\q0_reg[7] [43]),
        .I3(\q0_reg[7] [31]),
        .O(\add_ln117_4_reg_152[3]_i_5_n_0 ));
  FDRE \add_ln117_4_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(Q[0]),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(Q[1]),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\add_ln117_4_reg_152[2]_i_1__0_n_0 ),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\add_ln117_4_reg_152[3]_i_2__0_n_0 ),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__31 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__28 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__25 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_ByteCpy_119_fu_827_ap_ready),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0400000400000000)) 
    \ap_CS_fsm[2]_i_2__3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(grp_ByteCpy_119_fu_827_src_offset),
        .I4(idx_fu_30_reg),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(grp_ByteCpy_119_fu_827_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[347]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [0]),
        .I4(\q0_reg[7] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[348]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[349]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [2]),
        .I4(\q0_reg[7] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[350]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[355]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [4]),
        .I4(\q0_reg[7] [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[356]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[357]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [6]),
        .I4(\q0_reg[7] [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[358]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[363]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [8]),
        .I4(\q0_reg[7] [9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[364]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[365]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [10]),
        .I4(\q0_reg[7] [11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[366]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[371]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [12]),
        .I4(\q0_reg[7] [13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[372]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[373]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [14]),
        .I4(\q0_reg[7] [15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[374]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[379]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [16]),
        .I4(\q0_reg[7] [17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[380]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[381]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [18]),
        .I4(\q0_reg[7] [19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[382]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[387]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [20]),
        .I4(\q0_reg[7] [21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[388]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[389]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [22]),
        .I4(\q0_reg[7] [23]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[390]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[395]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [24]),
        .I4(\q0_reg[7] [25]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[396]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[397]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [26]),
        .I4(\q0_reg[7] [27]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[398]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[403]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [28]),
        .I4(\q0_reg[7] [29]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[404]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[405]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [30]),
        .I4(\q0_reg[7] [31]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[406]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[411]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [32]),
        .I4(\q0_reg[7] [33]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[412]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[413]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [34]),
        .I4(\q0_reg[7] [35]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[414]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[419]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [36]),
        .I4(\q0_reg[7] [37]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[420]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[421]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [38]),
        .I4(\q0_reg[7] [39]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[422]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[427]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [40]),
        .I4(\q0_reg[7] [41]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[428]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[429]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [42]),
        .I4(\q0_reg[7] [43]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[430]_i_1 
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\q0_reg[7] [43]),
        .O(D[43]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_1
       (.I0(grp_ByteCpy_119_fu_827_ap_ready),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg0),
        .I2(grp_ByteCpy_119_fu_827_ap_start_reg),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_30[0]_i_1__1 
       (.I0(Q[0]),
        .O(\idx_fu_30[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(add_ln117_fu_92_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(add_ln117_fu_92_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[3]_i_1__2 
       (.I0(grp_ByteCpy_119_fu_827_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_2__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(idx_fu_30_reg),
        .O(add_ln117_fu_92_p2[3]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\idx_fu_30[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[1]),
        .Q(Q[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[2]),
        .Q(Q[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[3]),
        .Q(idx_fu_30_reg),
        .R(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_15_0_0_i_11__7
       (.I0(Q[2]),
        .I1(grp_ByteCpy_119_fu_827_src_offset),
        .I2(idx_fu_30_reg),
        .O(\idx_fu_30_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hF0E000E0)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\q0_reg[7]_0 ),
        .I2(\q0_reg[7]_1 ),
        .I3(\q0_reg[7] [44]),
        .I4(\q0_reg[7]_2 ),
        .O(p_0_in__6));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_119" *) 
module design_1_clefia_0_0_clefia_ByteCpy_119_15
   (Q,
    \idx_fu_30_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \add_ln117_4_reg_152_reg[3]_0 ,
    grp_ByteCpy_119_fu_94_ap_start_reg,
    \ap_CS_fsm_reg[3] ,
    SR,
    ap_clk);
  output [1:0]Q;
  output [3:0]\idx_fu_30_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [3:0]\add_ln117_4_reg_152_reg[3]_0 ;
  input grp_ByteCpy_119_fu_94_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [3:0]\add_ln117_4_reg_152_reg[3]_0 ;
  wire [3:0]add_ln117_fu_92_p2;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_ByteCpy_119_fu_94_ap_ready;
  wire grp_ByteCpy_119_fu_94_ap_start_reg;
  wire [3:3]grp_ByteCpy_119_fu_94_src_address0;
  wire idx_fu_300;
  wire [3:0]\idx_fu_30_reg[3]_0 ;

  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \add_ln117_4_reg_152[3]_i_1 
       (.I0(Q[0]),
        .I1(\idx_fu_30_reg[3]_0 [0]),
        .I2(\idx_fu_30_reg[3]_0 [2]),
        .I3(\idx_fu_30_reg[3]_0 [1]),
        .I4(\idx_fu_30_reg[3]_0 [3]),
        .O(idx_fu_300));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln117_4_reg_152[3]_i_2 
       (.I0(\idx_fu_30_reg[3]_0 [3]),
        .O(grp_ByteCpy_119_fu_94_src_address0));
  FDRE \add_ln117_4_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\idx_fu_30_reg[3]_0 [0]),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\idx_fu_30_reg[3]_0 [1]),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\idx_fu_30_reg[3]_0 [2]),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_4_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteCpy_119_fu_94_src_address0),
        .Q(\add_ln117_4_reg_152_reg[3]_0 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__28 
       (.I0(grp_ByteCpy_119_fu_94_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_119_fu_94_ap_start_reg),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[0]_i_2__7 
       (.I0(\idx_fu_30_reg[3]_0 [0]),
        .I1(\idx_fu_30_reg[3]_0 [2]),
        .I2(\idx_fu_30_reg[3]_0 [1]),
        .I3(\idx_fu_30_reg[3]_0 [3]),
        .I4(Q[0]),
        .O(grp_ByteCpy_119_fu_94_ap_ready));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__26 
       (.I0(Q[0]),
        .I1(grp_ByteCpy_119_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__23 
       (.I0(Q[0]),
        .I1(\idx_fu_30_reg[3]_0 [3]),
        .I2(\idx_fu_30_reg[3]_0 [1]),
        .I3(\idx_fu_30_reg[3]_0 [2]),
        .I4(\idx_fu_30_reg[3]_0 [0]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_119_fu_94_ap_start_reg),
        .I4(grp_ByteCpy_119_fu_94_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(grp_ByteCpy_119_fu_94_ap_ready),
        .I1(grp_ByteCpy_119_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_119_fu_94_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(grp_ByteCpy_119_fu_94_ap_ready),
        .I2(grp_ByteCpy_119_fu_94_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_30[0]_i_1__0 
       (.I0(\idx_fu_30_reg[3]_0 [0]),
        .O(add_ln117_fu_92_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1__1 
       (.I0(\idx_fu_30_reg[3]_0 [0]),
        .I1(\idx_fu_30_reg[3]_0 [1]),
        .O(add_ln117_fu_92_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1__1 
       (.I0(\idx_fu_30_reg[3]_0 [0]),
        .I1(\idx_fu_30_reg[3]_0 [1]),
        .I2(\idx_fu_30_reg[3]_0 [2]),
        .O(add_ln117_fu_92_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[3]_i_1__1 
       (.I0(grp_ByteCpy_119_fu_94_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_2__0 
       (.I0(\idx_fu_30_reg[3]_0 [1]),
        .I1(\idx_fu_30_reg[3]_0 [0]),
        .I2(\idx_fu_30_reg[3]_0 [2]),
        .I3(\idx_fu_30_reg[3]_0 [3]),
        .O(add_ln117_fu_92_p2[3]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[0]),
        .Q(\idx_fu_30_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[1]),
        .Q(\idx_fu_30_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[2]),
        .Q(\idx_fu_30_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_92_p2[3]),
        .Q(\idx_fu_30_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_120" *) 
module design_1_clefia_0_0_clefia_ByteCpy_120
   (ADDRARDADDR,
    D,
    grp_ClefiaKeySet_fu_347_ap_start_reg_reg,
    \ap_CS_fsm_reg[0]_0 ,
    \add_ln117_2_reg_146_reg[1]_0 ,
    \add_ln117_2_reg_146_reg[7]_0 ,
    \add_ln117_2_reg_146_reg[5]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    \q0_reg[7] ,
    ram_reg,
    ram_reg_0,
    grp_ByteXor_11151_fu_384_b_offset,
    ram_reg_1,
    grp_ByteXor_1_fu_524_b_address0,
    Q,
    idx_fu_30,
    \add_ln117_2_reg_146_reg[7]_1 ,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    \ap_CS_fsm_reg[341] ,
    grp_ByteCpy_120_fu_490_ap_start_reg,
    grp_ClefiaDoubleSwap_fu_877_ap_done,
    \ap_CS_fsm_reg[341]_0 ,
    grp_ByteCpy_121_fu_482_ap_start_reg,
    \ap_CS_fsm_reg[341]_1 ,
    dst_address0,
    ram_reg_i_39__2_0,
    ram_reg_i_39__2_1,
    ram_reg_i_39__2_2,
    ram_reg_i_39__2_3,
    ram_reg_i_86,
    ram_reg_i_86_0,
    ram_reg_i_86_1,
    SR,
    ap_clk);
  output [0:0]ADDRARDADDR;
  output [2:0]D;
  output grp_ClefiaKeySet_fu_347_ap_start_reg_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output \add_ln117_2_reg_146_reg[1]_0 ;
  output [3:0]\add_ln117_2_reg_146_reg[7]_0 ;
  output \add_ln117_2_reg_146_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]\q0_reg[7] ;
  input ram_reg;
  input ram_reg_0;
  input [0:0]grp_ByteXor_11151_fu_384_b_offset;
  input ram_reg_1;
  input [0:0]grp_ByteXor_1_fu_524_b_address0;
  input [3:0]Q;
  input [0:0]idx_fu_30;
  input [3:0]\add_ln117_2_reg_146_reg[7]_1 ;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input \ap_CS_fsm_reg[341] ;
  input grp_ByteCpy_120_fu_490_ap_start_reg;
  input grp_ClefiaDoubleSwap_fu_877_ap_done;
  input [0:0]\ap_CS_fsm_reg[341]_0 ;
  input grp_ByteCpy_121_fu_482_ap_start_reg;
  input \ap_CS_fsm_reg[341]_1 ;
  input [0:0]dst_address0;
  input ram_reg_i_39__2_0;
  input ram_reg_i_39__2_1;
  input ram_reg_i_39__2_2;
  input ram_reg_i_39__2_3;
  input [2:0]ram_reg_i_86;
  input ram_reg_i_86_0;
  input [2:0]ram_reg_i_86_1;
  input [0:0]SR;
  input ap_clk;

  wire [0:0]ADDRARDADDR;
  wire [2:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [5:3]add_ln117_2_fu_107_p2;
  wire \add_ln117_2_reg_146[5]_i_2_n_0 ;
  wire \add_ln117_2_reg_146_reg[1]_0 ;
  wire \add_ln117_2_reg_146_reg[5]_0 ;
  wire \add_ln117_2_reg_146_reg[5]_i_1_n_3 ;
  wire [3:0]\add_ln117_2_reg_146_reg[7]_0 ;
  wire [3:0]\add_ln117_2_reg_146_reg[7]_1 ;
  wire [3:0]add_ln117_fu_87_p2;
  wire \ap_CS_fsm[342]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[341] ;
  wire [0:0]\ap_CS_fsm_reg[341]_0 ;
  wire \ap_CS_fsm_reg[341]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]dst_address0;
  wire grp_ByteCpy_120_fu_490_ap_ready;
  wire grp_ByteCpy_120_fu_490_ap_start_reg;
  wire [5:1]grp_ByteCpy_120_fu_490_dst_address0;
  wire grp_ByteCpy_121_fu_482_ap_start_reg;
  wire [0:0]grp_ByteXor_11151_fu_384_b_offset;
  wire [0:0]grp_ByteXor_1_fu_524_b_address0;
  wire grp_ClefiaDoubleSwap_fu_877_ap_done;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg_reg;
  wire [3:3]grp_ClefiaKeySet_fu_347_rk_address0;
  wire [0:0]idx_fu_30;
  wire idx_fu_300;
  wire [3:3]idx_fu_30_reg;
  wire [2:0]idx_fu_30_reg__0;
  wire [3:0]\q0_reg[7] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_128_n_0;
  wire ram_reg_i_39__2_0;
  wire ram_reg_i_39__2_1;
  wire ram_reg_i_39__2_2;
  wire ram_reg_i_39__2_3;
  wire ram_reg_i_39__2_n_0;
  wire [2:0]ram_reg_i_86;
  wire ram_reg_i_86_0;
  wire [2:0]ram_reg_i_86_1;
  wire [3:1]\NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln117_2_reg_146_reg[5]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln117_2_reg_146[5]_i_2 
       (.I0(idx_fu_30_reg),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .O(\add_ln117_2_reg_146[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \add_ln117_2_reg_146[7]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(idx_fu_30_reg__0[1]),
        .I2(idx_fu_30_reg),
        .I3(idx_fu_30_reg__0[2]),
        .I4(idx_fu_30_reg__0[0]),
        .O(idx_fu_300));
  FDRE \add_ln117_2_reg_146_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(idx_fu_30_reg__0[0]),
        .Q(\add_ln117_2_reg_146_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \add_ln117_2_reg_146_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(idx_fu_30_reg__0[1]),
        .Q(grp_ByteCpy_120_fu_490_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln117_2_reg_146_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(idx_fu_30_reg__0[2]),
        .Q(\add_ln117_2_reg_146_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \add_ln117_2_reg_146_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_2_fu_107_p2[3]),
        .Q(grp_ByteCpy_120_fu_490_dst_address0[3]),
        .R(1'b0));
  FDRE \add_ln117_2_reg_146_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_2_fu_107_p2[4]),
        .Q(\add_ln117_2_reg_146_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \add_ln117_2_reg_146_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_2_fu_107_p2[5]),
        .Q(grp_ByteCpy_120_fu_490_dst_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln117_2_reg_146_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED [3],add_ln117_2_fu_107_p2[5],\NLW_add_ln117_2_reg_146_reg[5]_i_1_CO_UNCONNECTED [1],\add_ln117_2_reg_146_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,idx_fu_30_reg}),
        .O({\NLW_add_ln117_2_reg_146_reg[5]_i_1_O_UNCONNECTED [3:2],add_ln117_2_fu_107_p2[4:3]}),
        .S({1'b0,1'b1,\add_ln117_2_reg_146_reg[7]_1 [3],\add_ln117_2_reg_146[5]_i_2_n_0 }));
  FDRE \add_ln117_2_reg_146_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .Q(\add_ln117_2_reg_146_reg[7]_0 [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_ByteCpy_120_fu_490_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(idx_fu_30_reg__0[1]),
        .I1(idx_fu_30_reg),
        .I2(idx_fu_30_reg__0[2]),
        .I3(idx_fu_30_reg__0[0]),
        .I4(ap_CS_fsm_state2),
        .O(grp_ByteCpy_120_fu_490_ap_ready));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(idx_fu_30_reg__0[0]),
        .I2(idx_fu_30_reg__0[2]),
        .I3(idx_fu_30_reg),
        .I4(idx_fu_30_reg__0[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \ap_CS_fsm[341]_i_1 
       (.I0(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [0]),
        .I2(\ap_CS_fsm_reg[341] ),
        .I3(\ap_CS_fsm[342]_i_2_n_0 ),
        .I4(\add_ln117_2_reg_146_reg[7]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[342]_i_1 
       (.I0(\add_ln117_2_reg_146_reg[7]_1 [1]),
        .I1(\ap_CS_fsm[342]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000F200F2F2F2F2)) 
    \ap_CS_fsm[342]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I2(grp_ByteCpy_120_fu_490_ap_ready),
        .I3(\ap_CS_fsm_reg[341]_0 ),
        .I4(grp_ByteCpy_121_fu_482_ap_start_reg),
        .I5(\ap_CS_fsm_reg[341]_1 ),
        .O(\ap_CS_fsm[342]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAFBFFFFAAAAAAAA)) 
    \ap_CS_fsm[471]_i_1 
       (.I0(\add_ln117_2_reg_146_reg[7]_1 [2]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I3(grp_ByteCpy_120_fu_490_ap_ready),
        .I4(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I5(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF08FFFFFF0808)) 
    grp_ByteCpy_120_fu_490_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [0]),
        .I2(\ap_CS_fsm_reg[341] ),
        .I3(grp_ByteCpy_120_fu_490_ap_ready),
        .I4(\add_ln117_2_reg_146_reg[7]_1 [2]),
        .I5(grp_ByteCpy_120_fu_490_ap_start_reg),
        .O(grp_ClefiaKeySet_fu_347_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1 
       (.I0(idx_fu_30_reg__0[0]),
        .I1(idx_fu_30_reg__0[1]),
        .O(add_ln117_fu_87_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1 
       (.I0(idx_fu_30_reg__0[0]),
        .I1(idx_fu_30_reg__0[1]),
        .I2(idx_fu_30_reg__0[2]),
        .O(add_ln117_fu_87_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[3]_i_1 
       (.I0(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_2 
       (.I0(idx_fu_30_reg__0[1]),
        .I1(idx_fu_30_reg__0[0]),
        .I2(idx_fu_30_reg__0[2]),
        .I3(idx_fu_30_reg),
        .O(add_ln117_fu_87_p2[3]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_87_p2[0]),
        .Q(idx_fu_30_reg__0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_87_p2[1]),
        .Q(idx_fu_30_reg__0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_87_p2[2]),
        .Q(idx_fu_30_reg__0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln117_fu_87_p2[3]),
        .Q(idx_fu_30_reg),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h545700005457FFFF)) 
    ram_reg_i_124
       (.I0(grp_ByteCpy_120_fu_490_dst_address0[5]),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .I2(\add_ln117_2_reg_146_reg[7]_1 [1]),
        .I3(ram_reg_i_86[2]),
        .I4(ram_reg_i_86_0),
        .I5(ram_reg_i_86_1[2]),
        .O(\add_ln117_2_reg_146_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h545700005457FFFF)) 
    ram_reg_i_128
       (.I0(grp_ByteCpy_120_fu_490_dst_address0[3]),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .I2(\add_ln117_2_reg_146_reg[7]_1 [1]),
        .I3(ram_reg_i_86[1]),
        .I4(ram_reg_i_86_0),
        .I5(ram_reg_i_86_1[1]),
        .O(ram_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h545700005457FFFF)) 
    ram_reg_i_132
       (.I0(grp_ByteCpy_120_fu_490_dst_address0[1]),
        .I1(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .I2(\add_ln117_2_reg_146_reg[7]_1 [1]),
        .I3(ram_reg_i_86[0]),
        .I4(ram_reg_i_86_0),
        .I5(ram_reg_i_86_1[0]),
        .O(\add_ln117_2_reg_146_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h33303332FCFCFCFE)) 
    ram_reg_i_39__2
       (.I0(grp_ClefiaKeySet_fu_347_rk_address0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(idx_fu_30),
        .O(ram_reg_i_39__2_n_0));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    ram_reg_i_7__1
       (.I0(ram_reg_i_39__2_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(grp_ByteXor_11151_fu_384_b_offset),
        .I4(ram_reg_1),
        .I5(grp_ByteXor_1_fu_524_b_address0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h0FCC55CC0FCC0FCC)) 
    ram_reg_i_99
       (.I0(ram_reg_i_128_n_0),
        .I1(dst_address0),
        .I2(ram_reg_i_39__2_0),
        .I3(ram_reg_i_39__2_1),
        .I4(ram_reg_i_39__2_2),
        .I5(ram_reg_i_39__2_3),
        .O(grp_ClefiaKeySet_fu_347_rk_address0));
  LUT5 #(
    .INIT(32'hF2000000)) 
    \retval_0_reg_425[2]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_120_fu_490_ap_start_reg),
        .I2(grp_ByteCpy_120_fu_490_ap_ready),
        .I3(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I4(\add_ln117_2_reg_146_reg[7]_1 [3]),
        .O(\ap_CS_fsm_reg[0]_0 ));
  design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R skey_U
       (.D(add_ln117_fu_87_p2[0]),
        .Q({idx_fu_30_reg,idx_fu_30_reg__0}),
        .ap_clk(ap_clk),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\add_ln117_2_reg_146_reg[7]_1 [3]),
        .\q0_reg[7]_2 (ap_CS_fsm_state2));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_120_skey_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ByteCpy_120_skey_ROM_AUTO_1R
   (\q0_reg[7]_0 ,
    D,
    Q,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ap_clk);
  output [3:0]\q0_reg[7]_0 ;
  output [0:0]D;
  input [3:0]Q;
  input [0:0]\q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input ap_clk;

  wire [0:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire [7:5]p_0_out;
  wire [3:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;

  LUT1 #(
    .INIT(2'h1)) 
    g0_b4
       (.I0(Q[0]),
        .O(D));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b5
       (.I0(Q[1]),
        .O(p_0_out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    g0_b6
       (.I0(Q[2]),
        .O(p_0_out[6]));
  LUT2 #(
    .INIT(4'h9)) 
    g0_b7
       (.I0(Q[3]),
        .I1(\q0_reg[7]_1 ),
        .O(p_0_out[7]));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(D),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_121" *) 
module design_1_clefia_0_0_clefia_ByteCpy_121
   (Q,
    \idx_fu_22_reg[3]_0 ,
    grp_ClefiaKeySet_fu_347_ap_start_reg_reg,
    \zext_ln117_reg_93_reg[3]_0 ,
    grp_ByteCpy_121_fu_482_ap_start_reg,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    grp_ByteCpy_121_fu_482_ap_start_reg_reg,
    grp_ByteCpy_121_fu_482_ap_start_reg_reg_0,
    SR,
    ap_clk);
  output [1:0]Q;
  output \idx_fu_22_reg[3]_0 ;
  output grp_ClefiaKeySet_fu_347_ap_start_reg_reg;
  output [3:0]\zext_ln117_reg_93_reg[3]_0 ;
  input grp_ByteCpy_121_fu_482_ap_start_reg;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input [0:0]grp_ByteCpy_121_fu_482_ap_start_reg_reg;
  input grp_ByteCpy_121_fu_482_ap_start_reg_reg_0;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln117_fu_67_p2;
  wire \ap_CS_fsm[1]_i_1__43_n_0 ;
  wire \ap_CS_fsm[2]_i_1__36_n_0 ;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire grp_ByteCpy_121_fu_482_ap_start_reg;
  wire [0:0]grp_ByteCpy_121_fu_482_ap_start_reg_reg;
  wire grp_ByteCpy_121_fu_482_ap_start_reg_reg_0;
  wire [3:0]grp_ByteCpy_121_fu_482_src_address0;
  wire [4:4]grp_ByteCpy_121_fu_482_src_address0__0;
  wire grp_ByteCpy_121_fu_482_src_ce0;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg_reg;
  wire \idx_fu_22_reg[3]_0 ;
  wire [3:0]\zext_ln117_reg_93_reg[3]_0 ;

  LUT4 #(
    .INIT(16'hF733)) 
    \ap_CS_fsm[0]_i_1__38 
       (.I0(grp_ByteCpy_121_fu_482_ap_start_reg),
        .I1(\idx_fu_22_reg[3]_0 ),
        .I2(grp_ByteCpy_121_fu_482_src_ce0),
        .I3(Q[0]),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__11 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[3]),
        .I1(grp_ByteCpy_121_fu_482_src_address0__0),
        .I2(grp_ByteCpy_121_fu_482_src_address0[2]),
        .I3(grp_ByteCpy_121_fu_482_src_address0[0]),
        .I4(grp_ByteCpy_121_fu_482_src_address0[1]),
        .I5(grp_ByteCpy_121_fu_482_src_ce0),
        .O(\idx_fu_22_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__43 
       (.I0(grp_ByteCpy_121_fu_482_src_ce0),
        .I1(Q[0]),
        .I2(grp_ByteCpy_121_fu_482_ap_start_reg),
        .I3(Q[1]),
        .O(\ap_CS_fsm[1]_i_1__43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000000)) 
    \ap_CS_fsm[2]_i_1__36 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[3]),
        .I1(grp_ByteCpy_121_fu_482_src_address0__0),
        .I2(grp_ByteCpy_121_fu_482_src_address0[2]),
        .I3(grp_ByteCpy_121_fu_482_src_address0[0]),
        .I4(grp_ByteCpy_121_fu_482_src_address0[1]),
        .I5(grp_ByteCpy_121_fu_482_src_ce0),
        .O(\ap_CS_fsm[2]_i_1__36_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[1]_i_1__43_n_0 ),
        .Q(grp_ByteCpy_121_fu_482_src_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF080808)) 
    grp_ByteCpy_121_fu_482_ap_start_reg_i_1
       (.I0(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I1(grp_ByteCpy_121_fu_482_ap_start_reg_reg),
        .I2(grp_ByteCpy_121_fu_482_ap_start_reg_reg_0),
        .I3(\idx_fu_22_reg[3]_0 ),
        .I4(grp_ByteCpy_121_fu_482_ap_start_reg),
        .O(grp_ClefiaKeySet_fu_347_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_22[0]_i_1 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[0]),
        .O(add_ln117_fu_67_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_22[1]_i_1 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[0]),
        .I1(grp_ByteCpy_121_fu_482_src_address0[1]),
        .O(add_ln117_fu_67_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \idx_fu_22[2]_i_1 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[2]),
        .I1(grp_ByteCpy_121_fu_482_src_address0[1]),
        .I2(grp_ByteCpy_121_fu_482_src_address0[0]),
        .O(add_ln117_fu_67_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \idx_fu_22[3]_i_1 
       (.I0(grp_ByteCpy_121_fu_482_src_address0[3]),
        .I1(grp_ByteCpy_121_fu_482_src_address0[0]),
        .I2(grp_ByteCpy_121_fu_482_src_address0[1]),
        .I3(grp_ByteCpy_121_fu_482_src_address0[2]),
        .O(add_ln117_fu_67_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_22[4]_i_1 
       (.I0(Q[0]),
        .I1(grp_ByteCpy_121_fu_482_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \idx_fu_22[4]_i_2 
       (.I0(grp_ByteCpy_121_fu_482_src_address0__0),
        .I1(grp_ByteCpy_121_fu_482_src_address0[2]),
        .I2(grp_ByteCpy_121_fu_482_src_address0[1]),
        .I3(grp_ByteCpy_121_fu_482_src_address0[0]),
        .I4(grp_ByteCpy_121_fu_482_src_address0[3]),
        .O(add_ln117_fu_67_p2[4]));
  FDRE \idx_fu_22_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(add_ln117_fu_67_p2[0]),
        .Q(grp_ByteCpy_121_fu_482_src_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(add_ln117_fu_67_p2[1]),
        .Q(grp_ByteCpy_121_fu_482_src_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(add_ln117_fu_67_p2[2]),
        .Q(grp_ByteCpy_121_fu_482_src_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(add_ln117_fu_67_p2[3]),
        .Q(grp_ByteCpy_121_fu_482_src_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_22_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(add_ln117_fu_67_p2[4]),
        .Q(grp_ByteCpy_121_fu_482_src_address0__0),
        .R(ap_NS_fsm1));
  FDRE \zext_ln117_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(grp_ByteCpy_121_fu_482_src_address0[0]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(grp_ByteCpy_121_fu_482_src_address0[1]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(grp_ByteCpy_121_fu_482_src_address0[2]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[2]_i_1__36_n_0 ),
        .D(grp_ByteCpy_121_fu_482_src_address0[3]),
        .Q(\zext_ln117_reg_93_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy_2" *) 
module design_1_clefia_0_0_clefia_ByteCpy_2
   (Q,
    grp_ByteCpy_2_fu_516_Clefia_enc_ce0,
    reg_3631,
    reg_3571,
    \ap_CS_fsm_reg[12]_0 ,
    grp_ByteCpy_2_fu_516_src_address1,
    grp_ByteCpy_2_fu_516_src_address0,
    Clefia_dec_ce0,
    \ap_CS_fsm_reg[128] ,
    DIBDI,
    \ap_CS_fsm_reg[140] ,
    E,
    \ap_CS_fsm_reg[117] ,
    \ap_CS_fsm_reg[123] ,
    \ap_CS_fsm_reg[12]_1 ,
    rout_1_address0,
    rout_address0,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[15]_0 ,
    \int_Clefia_dec_shift0_reg[0] ,
    \ap_CS_fsm_reg[2]_0 ,
    p_0_in__6,
    \ap_CS_fsm_reg[117]_0 ,
    p_0_in__7,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    grp_ByteCpy_2_fu_516_ap_start_reg,
    grp_ByteCpy_2_fu_516_src_q1,
    mem_reg,
    grp_ByteXor_1_fu_524_Clefia_enc_ce0,
    mem_reg_0,
    mem_reg_1,
    grp_ByteXor_1_fu_524_Clefia_enc_d0,
    \q1_reg[7] ,
    \src_load_15_reg_476[7]_i_3_0 ,
    grp_ByteXor_1_fu_524_Clefia_enc_address0,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    mem_reg_2,
    mem_reg_3,
    grp_ByteCpy_2_fu_516_ap_start_reg_reg,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    \q0_reg[7] ,
    D,
    \reg_375_reg[7]_0 ,
    \reg_369_reg[7]_0 ,
    \reg_363_reg[7]_0 ,
    \reg_357_reg[7]_0 );
  output [1:0]Q;
  output grp_ByteCpy_2_fu_516_Clefia_enc_ce0;
  output reg_3631;
  output reg_3571;
  output [2:0]\ap_CS_fsm_reg[12]_0 ;
  output [2:0]grp_ByteCpy_2_fu_516_src_address1;
  output [1:0]grp_ByteCpy_2_fu_516_src_address0;
  output Clefia_dec_ce0;
  output \ap_CS_fsm_reg[128] ;
  output [7:0]DIBDI;
  output [7:0]\ap_CS_fsm_reg[140] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[117] ;
  output \ap_CS_fsm_reg[123] ;
  output [1:0]\ap_CS_fsm_reg[12]_1 ;
  output [0:0]rout_1_address0;
  output [0:0]rout_address0;
  output [0:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[15]_0 ;
  output \int_Clefia_dec_shift0_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output p_0_in__6;
  output [0:0]\ap_CS_fsm_reg[117]_0 ;
  output p_0_in__7;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input grp_ByteCpy_2_fu_516_ap_start_reg;
  input [7:0]grp_ByteCpy_2_fu_516_src_q1;
  input mem_reg;
  input grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  input mem_reg_0;
  input mem_reg_1;
  input [7:0]grp_ByteXor_1_fu_524_Clefia_enc_d0;
  input \q1_reg[7] ;
  input [10:0]\src_load_15_reg_476[7]_i_3_0 ;
  input [1:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  input [0:0]\q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input mem_reg_2;
  input [0:0]mem_reg_3;
  input grp_ByteCpy_2_fu_516_ap_start_reg_reg;
  input \int_Clefia_dec_shift0_reg[0]_0 ;
  input [0:0]\q0_reg[7] ;
  input [7:0]D;
  input [7:0]\reg_375_reg[7]_0 ;
  input [7:0]\reg_369_reg[7]_0 ;
  input [7:0]\reg_363_reg[7]_0 ;
  input [7:0]\reg_357_reg[7]_0 ;

  wire [0:0]ADDRBWRADDR;
  wire Clefia_dec_ce0;
  wire [7:0]D;
  wire [7:0]DIBDI;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[117] ;
  wire [0:0]\ap_CS_fsm_reg[117]_0 ;
  wire \ap_CS_fsm_reg[123] ;
  wire \ap_CS_fsm_reg[128] ;
  wire [2:0]\ap_CS_fsm_reg[12]_0 ;
  wire [1:0]\ap_CS_fsm_reg[12]_1 ;
  wire [7:0]\ap_CS_fsm_reg[140] ;
  wire \ap_CS_fsm_reg[15]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [2:2]grp_ByteCpy_2_fu_516_Clefia_enc_address0;
  wire grp_ByteCpy_2_fu_516_Clefia_enc_ce0;
  wire [7:0]grp_ByteCpy_2_fu_516_Clefia_enc_d0;
  wire grp_ByteCpy_2_fu_516_ap_start_reg;
  wire grp_ByteCpy_2_fu_516_ap_start_reg_reg;
  wire [1:0]grp_ByteCpy_2_fu_516_src_address0;
  wire [2:0]grp_ByteCpy_2_fu_516_src_address1;
  wire grp_ByteCpy_2_fu_516_src_ce1;
  wire [7:0]grp_ByteCpy_2_fu_516_src_q1;
  wire [1:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  wire [7:0]grp_ByteXor_1_fu_524_Clefia_enc_d0;
  wire \int_Clefia_dec_shift0_reg[0] ;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [0:0]mem_reg_3;
  wire mem_reg_i_100_n_0;
  wire mem_reg_i_101_n_0;
  wire mem_reg_i_104_n_0;
  wire mem_reg_i_105_n_0;
  wire mem_reg_i_106_n_0;
  wire mem_reg_i_109_n_0;
  wire mem_reg_i_110_n_0;
  wire mem_reg_i_111_n_0;
  wire mem_reg_i_114_n_0;
  wire mem_reg_i_115_n_0;
  wire mem_reg_i_116_n_0;
  wire mem_reg_i_123_n_0;
  wire mem_reg_i_124_n_0;
  wire mem_reg_i_126_n_0;
  wire mem_reg_i_127_n_0;
  wire mem_reg_i_128_n_0;
  wire mem_reg_i_129_n_0;
  wire mem_reg_i_130_n_0;
  wire mem_reg_i_131_n_0;
  wire mem_reg_i_132_n_0;
  wire mem_reg_i_140_n_0;
  wire mem_reg_i_141_n_0;
  wire mem_reg_i_142_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39__0_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_67_n_0;
  wire mem_reg_i_68_n_0;
  wire mem_reg_i_69_n_0;
  wire mem_reg_i_70_n_0;
  wire mem_reg_i_72_n_0;
  wire mem_reg_i_75_n_0;
  wire mem_reg_i_76_n_0;
  wire mem_reg_i_77_n_0;
  wire mem_reg_i_78_n_0;
  wire mem_reg_i_79_n_0;
  wire mem_reg_i_80_n_0;
  wire mem_reg_i_81_n_0;
  wire mem_reg_i_84_n_0;
  wire mem_reg_i_85_n_0;
  wire mem_reg_i_86_n_0;
  wire mem_reg_i_89_n_0;
  wire mem_reg_i_90_n_0;
  wire mem_reg_i_91_n_0;
  wire mem_reg_i_94_n_0;
  wire mem_reg_i_95_n_0;
  wire mem_reg_i_96_n_0;
  wire mem_reg_i_99_n_0;
  wire p_0_in__6;
  wire p_0_in__7;
  wire [0:0]\q0_reg[7] ;
  wire \q1_reg[7] ;
  wire [0:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire ram_reg_0_15_0_0_i_12__3_n_0;
  wire [7:0]reg_357;
  wire reg_3571;
  wire reg_3573;
  wire \reg_357[7]_i_1_n_0 ;
  wire [7:0]\reg_357_reg[7]_0 ;
  wire [7:0]reg_363;
  wire reg_3631;
  wire reg_36326_out;
  wire \reg_363[7]_i_1_n_0 ;
  wire [7:0]\reg_363_reg[7]_0 ;
  wire reg_369;
  wire [7:0]\reg_369_reg[7]_0 ;
  wire \reg_369_reg_n_0_[0] ;
  wire \reg_369_reg_n_0_[1] ;
  wire \reg_369_reg_n_0_[2] ;
  wire \reg_369_reg_n_0_[3] ;
  wire \reg_369_reg_n_0_[4] ;
  wire \reg_369_reg_n_0_[5] ;
  wire \reg_369_reg_n_0_[6] ;
  wire \reg_369_reg_n_0_[7] ;
  wire reg_375;
  wire [7:0]\reg_375_reg[7]_0 ;
  wire \reg_375_reg_n_0_[0] ;
  wire \reg_375_reg_n_0_[1] ;
  wire \reg_375_reg_n_0_[2] ;
  wire \reg_375_reg_n_0_[3] ;
  wire \reg_375_reg_n_0_[4] ;
  wire \reg_375_reg_n_0_[5] ;
  wire \reg_375_reg_n_0_[6] ;
  wire \reg_375_reg_n_0_[7] ;
  wire [0:0]rout_1_address0;
  wire [0:0]rout_address0;
  wire [7:0]src_load_11_reg_446;
  wire src_load_11_reg_4460;
  wire [7:0]src_load_13_reg_461;
  wire [7:0]src_load_15_reg_476;
  wire src_load_15_reg_4760;
  wire [10:0]\src_load_15_reg_476[7]_i_3_0 ;
  wire \src_load_15_reg_476[7]_i_4_n_0 ;
  wire [7:0]src_load_9_reg_431;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    \ap_CS_fsm[0]_i_1__44 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage15),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__37 
       (.I0(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage14),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage1),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000A0AA8800A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage15),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h77FF77F700FF00F0)) 
    grp_ByteCpy_2_fu_516_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(\src_load_15_reg_476[7]_i_3_0 [0]),
        .I3(grp_ByteCpy_2_fu_516_ap_start_reg_reg),
        .I4(\src_load_15_reg_476[7]_i_3_0 [1]),
        .I5(grp_ByteCpy_2_fu_516_ap_start_reg),
        .O(\ap_CS_fsm_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hB8FCBBFFB8308800)) 
    \int_Clefia_dec_shift0[0]_i_1 
       (.I0(\ap_CS_fsm_reg[12]_0 [0]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .I3(\ap_CS_fsm_reg[128] ),
        .I4(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .I5(\int_Clefia_dec_shift0_reg[0]_0 ),
        .O(\int_Clefia_dec_shift0_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_100
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[3] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[3] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[3]),
        .O(mem_reg_i_100_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_101
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[3]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[3]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[3]),
        .O(mem_reg_i_101_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_104
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[2]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[2]),
        .I4(reg_363[2]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_105
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[2] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[2] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[2]),
        .O(mem_reg_i_105_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_106
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[2]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[2]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[2]),
        .O(mem_reg_i_106_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_109
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[1]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[1]),
        .I4(reg_363[1]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_110
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[1] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[1] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[1]),
        .O(mem_reg_i_110_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_111
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[1]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[1]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[1]),
        .O(mem_reg_i_111_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_114
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[0]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[0]),
        .I4(reg_363[0]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_114_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_115
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[0] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[0] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[0]),
        .O(mem_reg_i_115_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_116
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[0]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[0]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[0]),
        .O(mem_reg_i_116_n_0));
  LUT6 #(
    .INIT(64'hFFFF005100000000)) 
    mem_reg_i_119
       (.I0(mem_reg_i_140_n_0),
        .I1(mem_reg_i_130_n_0),
        .I2(mem_reg_i_69_n_0),
        .I3(mem_reg_i_68_n_0),
        .I4(mem_reg_i_67_n_0),
        .I5(mem_reg_i_141_n_0),
        .O(\ap_CS_fsm_reg[12]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    mem_reg_i_123
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(mem_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    mem_reg_i_124
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage7),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(reg_3571),
        .O(mem_reg_i_124_n_0));
  LUT6 #(
    .INIT(64'h00CC00CC00CC0ECC)) 
    mem_reg_i_126
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(reg_3571),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(mem_reg_i_126_n_0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    mem_reg_i_127
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage13),
        .O(mem_reg_i_127_n_0));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    mem_reg_i_128
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(Q[1]),
        .O(mem_reg_i_128_n_0));
  LUT6 #(
    .INIT(64'h00000000E0EEE000)) 
    mem_reg_i_129
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage15),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(mem_reg_i_129_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    mem_reg_i_130
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_2_fu_516_ap_start_reg),
        .O(mem_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'h002A0020000A0000)) 
    mem_reg_i_131
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(grp_ByteCpy_2_fu_516_ap_start_reg),
        .O(mem_reg_i_131_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00C0A0C0)) 
    mem_reg_i_132
       (.I0(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(mem_reg_i_132_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_13__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[7]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[7]),
        .O(\ap_CS_fsm_reg[140] [7]));
  LUT6 #(
    .INIT(64'h0000A0A00000F0E0)) 
    mem_reg_i_140
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[0]),
        .I4(mem_reg_i_69_n_0),
        .I5(mem_reg_i_142_n_0),
        .O(mem_reg_i_140_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFAFFFA)) 
    mem_reg_i_141
       (.I0(mem_reg_i_142_n_0),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(mem_reg_i_67_n_0),
        .I3(mem_reg_i_69_n_0),
        .I4(ap_CS_fsm_pp0_stage3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(mem_reg_i_141_n_0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    mem_reg_i_142
       (.I0(Q[1]),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage7),
        .O(mem_reg_i_142_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_14__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[6]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[6]),
        .O(\ap_CS_fsm_reg[140] [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_15
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[5]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[5]),
        .O(\ap_CS_fsm_reg[140] [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_15__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[7]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[7]),
        .O(DIBDI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_16
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[4]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[4]),
        .O(\ap_CS_fsm_reg[140] [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_16__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[6]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[6]),
        .O(DIBDI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_17
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[3]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[3]),
        .O(\ap_CS_fsm_reg[140] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_17__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[5]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[5]),
        .O(DIBDI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_18
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[2]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[2]),
        .O(\ap_CS_fsm_reg[140] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_18__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[4]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[4]),
        .O(DIBDI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_19
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[1]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[1]),
        .O(\ap_CS_fsm_reg[140] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_19__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[3]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[3]),
        .O(DIBDI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_20
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[0]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[0]),
        .O(\ap_CS_fsm_reg[140] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_20__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[2]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[2]),
        .O(DIBDI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_21__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[1]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[1]),
        .O(DIBDI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_22__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_d0[0]),
        .I1(mem_reg_1),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_d0[0]),
        .O(DIBDI[0]));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_i_29
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_ce0),
        .I1(mem_reg_0),
        .O(\ap_CS_fsm_reg[128] ));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_2__0
       (.I0(\ap_CS_fsm_reg[128] ),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .O(Clefia_dec_ce0));
  LUT6 #(
    .INIT(64'hAAAAEEEFEEEFEEEF)) 
    mem_reg_i_31__0
       (.I0(mem_reg_i_38_n_0),
        .I1(mem_reg_i_39__0_n_0),
        .I2(mem_reg_i_40_n_0),
        .I3(mem_reg_i_41_n_0),
        .I4(ap_CS_fsm_pp0_stage15),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[12]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_34
       (.I0(mem_reg_i_67_n_0),
        .I1(reg_3631),
        .I2(src_load_11_reg_4460),
        .I3(mem_reg_i_68_n_0),
        .I4(mem_reg_i_69_n_0),
        .I5(mem_reg_i_70_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFEF0F0)) 
    mem_reg_i_37
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(mem_reg_i_72_n_0),
        .I3(ap_CS_fsm_pp0_stage9),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage10),
        .O(\ap_CS_fsm_reg[12]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_38
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(mem_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFF003700000000)) 
    mem_reg_i_39
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage10),
        .I3(mem_reg_i_69_n_0),
        .I4(mem_reg_i_72_n_0),
        .I5(mem_reg_i_75_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_address0));
  LUT6 #(
    .INIT(64'hAE00AE00AF00AE00)) 
    mem_reg_i_39__0
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage10),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(mem_reg_i_39__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_3__0
       (.I0(\ap_CS_fsm_reg[12]_0 [2]),
        .I1(mem_reg),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[1]),
        .O(\ap_CS_fsm_reg[12]_1 [1]));
  LUT6 #(
    .INIT(64'h00000000AFAFFFBF)) 
    mem_reg_i_40
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(mem_reg_i_43_n_0),
        .O(mem_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hFEFFFEFE00000000)) 
    mem_reg_i_41
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(ap_CS_fsm_pp0_stage11),
        .I2(ap_CS_fsm_pp0_stage13),
        .I3(mem_reg_i_43_n_0),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(ap_enable_reg_pp0_iter0),
        .O(mem_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_41__0
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_77_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_79_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_81_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[7]));
  LUT6 #(
    .INIT(64'hF0FFF00040444000)) 
    mem_reg_i_43
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(Q[0]),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(Q[1]),
        .O(mem_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_43__0
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_84_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_85_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_86_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_45
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_89_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_90_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_91_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_47
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_94_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_95_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_96_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_49
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_99_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_100_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_101_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[3]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_4__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_address0),
        .I1(mem_reg),
        .O(\ap_CS_fsm_reg[12]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_51
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_104_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_105_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_106_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_53
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_109_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_110_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_111_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    mem_reg_i_55
       (.I0(mem_reg_i_76_n_0),
        .I1(mem_reg_i_114_n_0),
        .I2(mem_reg_i_78_n_0),
        .I3(mem_reg_i_115_n_0),
        .I4(mem_reg_i_80_n_0),
        .I5(mem_reg_i_116_n_0),
        .O(grp_ByteCpy_2_fu_516_Clefia_enc_d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFA088A0)) 
    mem_reg_i_67
       (.I0(ap_CS_fsm_pp0_stage15),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(mem_reg_i_67_n_0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    mem_reg_i_68
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage13),
        .O(mem_reg_i_68_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    mem_reg_i_69
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(mem_reg_i_69_n_0));
  LUT4 #(
    .INIT(16'hE2FF)) 
    mem_reg_i_6__0
       (.I0(grp_ByteCpy_2_fu_516_Clefia_enc_address0),
        .I1(mem_reg_2),
        .I2(mem_reg_3),
        .I3(mem_reg_1),
        .O(ADDRBWRADDR));
  LUT6 #(
    .INIT(64'hFFFFF0F0FFFFF0E0)) 
    mem_reg_i_70
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage10),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(reg_3571),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(mem_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hFFFFF000FEEEF000)) 
    mem_reg_i_72
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage15),
        .O(mem_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    mem_reg_i_75
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(mem_reg_i_72_n_0),
        .O(mem_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000000373737)) 
    mem_reg_i_76
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage14),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(mem_reg_i_123_n_0),
        .O(mem_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_77
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[7]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[7]),
        .I4(reg_363[7]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h00000A2A0A2A0A2A)) 
    mem_reg_i_78
       (.I0(mem_reg_i_123_n_0),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage14),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(mem_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_79
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[7] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[7] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[7]),
        .O(mem_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'hFAFFFA00EACCEA00)) 
    mem_reg_i_80
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage12),
        .O(mem_reg_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_81
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[7]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[7]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[7]),
        .O(mem_reg_i_81_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_84
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[6]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[6]),
        .I4(reg_363[6]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_85
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[6] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[6] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[6]),
        .O(mem_reg_i_85_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_86
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[6]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[6]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[6]),
        .O(mem_reg_i_86_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_89
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[5]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[5]),
        .I4(reg_363[5]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_89_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_90
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[5] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[5] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[5]),
        .O(mem_reg_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_91
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[5]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[5]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[5]),
        .O(mem_reg_i_91_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_94
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[4]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[4]),
        .I4(reg_363[4]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_94_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_95
       (.I0(mem_reg_i_128_n_0),
        .I1(\reg_369_reg_n_0_[4] ),
        .I2(mem_reg_i_129_n_0),
        .I3(\reg_375_reg_n_0_[4] ),
        .I4(mem_reg_i_130_n_0),
        .I5(src_load_9_reg_431[4]),
        .O(mem_reg_i_95_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_i_96
       (.I0(mem_reg_i_131_n_0),
        .I1(src_load_11_reg_446[4]),
        .I2(mem_reg_i_132_n_0),
        .I3(src_load_13_reg_461[4]),
        .I4(mem_reg_i_38_n_0),
        .I5(src_load_15_reg_476[4]),
        .O(mem_reg_i_96_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    mem_reg_i_99
       (.I0(mem_reg_i_124_n_0),
        .I1(grp_ByteCpy_2_fu_516_src_q1[3]),
        .I2(mem_reg_i_126_n_0),
        .I3(reg_357[3]),
        .I4(reg_363[3]),
        .I5(mem_reg_i_127_n_0),
        .O(mem_reg_i_99_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hE222)) 
    \q0[7]_i_1__15 
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\q1_reg[7] ),
        .I2(\q0_reg[7] ),
        .I3(\src_load_15_reg_476[7]_i_3_0 [0]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBA8A8A8A)) 
    \q0[7]_i_1__16 
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\src_load_15_reg_476[7]_i_3_0 [2]),
        .I2(\ap_CS_fsm_reg[123] ),
        .I3(\q0_reg[7] ),
        .I4(\src_load_15_reg_476[7]_i_3_0 [1]),
        .O(\ap_CS_fsm_reg[117]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q1[7]_i_1__3 
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\q1_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \q1[7]_i_1__4 
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\src_load_15_reg_476[7]_i_3_0 [2]),
        .I2(\ap_CS_fsm_reg[123] ),
        .O(\ap_CS_fsm_reg[117] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFAAFFAA)) 
    \q1[7]_i_2__1 
       (.I0(reg_3631),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(reg_3571),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_enable_reg_pp0_iter0),
        .O(grp_ByteCpy_2_fu_516_src_ce1));
  LUT5 #(
    .INIT(32'hAAAAFAFE)) 
    ram_reg_0_15_0_0_i_10__3
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ram_reg_0_15_0_0_i_12__3_n_0),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(Q[0]),
        .O(grp_ByteCpy_2_fu_516_src_address0[0]));
  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFFE)) 
    ram_reg_0_15_0_0_i_11__3
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(grp_ByteCpy_2_fu_516_src_address0[1]));
  LUT3 #(
    .INIT(8'hF4)) 
    ram_reg_0_15_0_0_i_12__3
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage3),
        .O(ram_reg_0_15_0_0_i_12__3_n_0));
  LUT5 #(
    .INIT(32'hBA000000)) 
    ram_reg_0_15_0_0_i_1__10
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\src_load_15_reg_476[7]_i_3_0 [2]),
        .I2(\ap_CS_fsm_reg[123] ),
        .I3(\q0_reg[7] ),
        .I4(\src_load_15_reg_476[7]_i_3_0 [1]),
        .O(p_0_in__7));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_0_15_0_0_i_2__10
       (.I0(grp_ByteCpy_2_fu_516_src_ce1),
        .I1(\q1_reg[7] ),
        .I2(\q0_reg[7] ),
        .I3(\src_load_15_reg_476[7]_i_3_0 [0]),
        .O(p_0_in__6));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_0_15_0_0_i_5__9
       (.I0(\q1_reg[7]_0 ),
        .I1(\q1_reg[7]_1 ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(Q[0]),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(rout_address0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    ram_reg_0_15_0_0_i_6__9
       (.I0(\q1_reg[7]_0 ),
        .I1(\q1_reg[7] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(Q[0]),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(rout_1_address0));
  LUT5 #(
    .INIT(32'hAAEEAAFE)) 
    ram_reg_0_15_0_0_i_7__2
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ram_reg_0_15_0_0_i_12__3_n_0),
        .I3(Q[0]),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(grp_ByteCpy_2_fu_516_src_address1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    ram_reg_0_15_0_0_i_8__3
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(ap_CS_fsm_pp0_stage7),
        .I5(Q[0]),
        .O(grp_ByteCpy_2_fu_516_src_address1[1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_15_0_0_i_9__3
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(Q[0]),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(grp_ByteCpy_2_fu_516_src_address1[2]));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \reg_357[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_CS_fsm_pp0_stage5),
        .O(\reg_357[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    \reg_357[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_3571));
  FDRE \reg_357_reg[0] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [0]),
        .Q(reg_357[0]),
        .R(1'b0));
  FDRE \reg_357_reg[1] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [1]),
        .Q(reg_357[1]),
        .R(1'b0));
  FDRE \reg_357_reg[2] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [2]),
        .Q(reg_357[2]),
        .R(1'b0));
  FDRE \reg_357_reg[3] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [3]),
        .Q(reg_357[3]),
        .R(1'b0));
  FDRE \reg_357_reg[4] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [4]),
        .Q(reg_357[4]),
        .R(1'b0));
  FDRE \reg_357_reg[5] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [5]),
        .Q(reg_357[5]),
        .R(1'b0));
  FDRE \reg_357_reg[6] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [6]),
        .Q(reg_357[6]),
        .R(1'b0));
  FDRE \reg_357_reg[7] 
       (.C(ap_clk),
        .CE(\reg_357[7]_i_1_n_0 ),
        .D(\reg_357_reg[7]_0 [7]),
        .Q(reg_357[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFF000E0EEE000)) 
    \reg_363[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(\reg_363[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \reg_363[7]_i_3 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage7),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_3631));
  FDRE \reg_363_reg[0] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [0]),
        .Q(reg_363[0]),
        .R(1'b0));
  FDRE \reg_363_reg[1] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [1]),
        .Q(reg_363[1]),
        .R(1'b0));
  FDRE \reg_363_reg[2] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [2]),
        .Q(reg_363[2]),
        .R(1'b0));
  FDRE \reg_363_reg[3] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [3]),
        .Q(reg_363[3]),
        .R(1'b0));
  FDRE \reg_363_reg[4] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [4]),
        .Q(reg_363[4]),
        .R(1'b0));
  FDRE \reg_363_reg[5] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [5]),
        .Q(reg_363[5]),
        .R(1'b0));
  FDRE \reg_363_reg[6] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [6]),
        .Q(reg_363[6]),
        .R(1'b0));
  FDRE \reg_363_reg[7] 
       (.C(ap_clk),
        .CE(\reg_363[7]_i_1_n_0 ),
        .D(\reg_363_reg[7]_0 [7]),
        .Q(reg_363[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0EEE000)) 
    \reg_369[7]_i_1 
       (.I0(Q[0]),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(reg_369));
  FDRE \reg_369_reg[0] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [0]),
        .Q(\reg_369_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_369_reg[1] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [1]),
        .Q(\reg_369_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_369_reg[2] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [2]),
        .Q(\reg_369_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_369_reg[3] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [3]),
        .Q(\reg_369_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_369_reg[4] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [4]),
        .Q(\reg_369_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_369_reg[5] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [5]),
        .Q(\reg_369_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_369_reg[6] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [6]),
        .Q(\reg_369_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_369_reg[7] 
       (.C(ap_clk),
        .CE(reg_369),
        .D(\reg_369_reg[7]_0 [7]),
        .Q(\reg_369_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCFC08A80)) 
    \reg_375[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .O(reg_375));
  FDRE \reg_375_reg[0] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [0]),
        .Q(\reg_375_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_375_reg[1] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [1]),
        .Q(\reg_375_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_375_reg[2] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [2]),
        .Q(\reg_375_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_375_reg[3] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [3]),
        .Q(\reg_375_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_375_reg[4] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [4]),
        .Q(\reg_375_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_375_reg[5] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [5]),
        .Q(\reg_375_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_375_reg[6] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [6]),
        .Q(\reg_375_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_375_reg[7] 
       (.C(ap_clk),
        .CE(reg_375),
        .D(\reg_375_reg[7]_0 [7]),
        .Q(\reg_375_reg_n_0_[7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE200)) 
    \src_load_11_reg_446[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(Q[0]),
        .O(src_load_11_reg_4460));
  FDRE \src_load_11_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[0]),
        .Q(src_load_11_reg_446[0]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[1]),
        .Q(src_load_11_reg_446[1]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[2]),
        .Q(src_load_11_reg_446[2]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[3]),
        .Q(src_load_11_reg_446[3]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[4]),
        .Q(src_load_11_reg_446[4]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[5]),
        .Q(src_load_11_reg_446[5]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[6]),
        .Q(src_load_11_reg_446[6]),
        .R(1'b0));
  FDRE \src_load_11_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(src_load_11_reg_4460),
        .D(D[7]),
        .Q(src_load_11_reg_446[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hE200)) 
    \src_load_13_reg_461[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_2_fu_516_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage7),
        .O(reg_36326_out));
  FDRE \src_load_13_reg_461_reg[0] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[0]),
        .Q(src_load_13_reg_461[0]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[1] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[1]),
        .Q(src_load_13_reg_461[1]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[2] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[2]),
        .Q(src_load_13_reg_461[2]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[3] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[3]),
        .Q(src_load_13_reg_461[3]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[4] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[4]),
        .Q(src_load_13_reg_461[4]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[5] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[5]),
        .Q(src_load_13_reg_461[5]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[6] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[6]),
        .Q(src_load_13_reg_461[6]),
        .R(1'b0));
  FDRE \src_load_13_reg_461_reg[7] 
       (.C(ap_clk),
        .CE(reg_36326_out),
        .D(D[7]),
        .Q(src_load_13_reg_461[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_15_reg_476[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_2_fu_516_ap_start_reg),
        .O(src_load_15_reg_4760));
  LUT5 #(
    .INIT(32'h00000001)) 
    \src_load_15_reg_476[7]_i_3 
       (.I0(\src_load_15_reg_476[7]_i_3_0 [8]),
        .I1(\src_load_15_reg_476[7]_i_3_0 [6]),
        .I2(\src_load_15_reg_476[7]_i_3_0 [3]),
        .I3(\src_load_15_reg_476[7]_i_3_0 [9]),
        .I4(\src_load_15_reg_476[7]_i_4_n_0 ),
        .O(\ap_CS_fsm_reg[123] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \src_load_15_reg_476[7]_i_4 
       (.I0(\src_load_15_reg_476[7]_i_3_0 [5]),
        .I1(\src_load_15_reg_476[7]_i_3_0 [7]),
        .I2(\src_load_15_reg_476[7]_i_3_0 [10]),
        .I3(\src_load_15_reg_476[7]_i_3_0 [4]),
        .O(\src_load_15_reg_476[7]_i_4_n_0 ));
  FDRE \src_load_15_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[0]),
        .Q(src_load_15_reg_476[0]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[1] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[1]),
        .Q(src_load_15_reg_476[1]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[2] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[2]),
        .Q(src_load_15_reg_476[2]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[3] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[3]),
        .Q(src_load_15_reg_476[3]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[4] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[4]),
        .Q(src_load_15_reg_476[4]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[5] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[5]),
        .Q(src_load_15_reg_476[5]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[6] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[6]),
        .Q(src_load_15_reg_476[6]),
        .R(1'b0));
  FDRE \src_load_15_reg_476_reg[7] 
       (.C(ap_clk),
        .CE(src_load_15_reg_4760),
        .D(D[7]),
        .Q(src_load_15_reg_476[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA808)) 
    \src_load_9_reg_431[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_2_fu_516_ap_start_reg),
        .O(reg_3573));
  FDRE \src_load_9_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[0]),
        .Q(src_load_9_reg_431[0]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[1]),
        .Q(src_load_9_reg_431[1]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[2]),
        .Q(src_load_9_reg_431[2]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[3]),
        .Q(src_load_9_reg_431[3]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[4]),
        .Q(src_load_9_reg_431[4]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[5]),
        .Q(src_load_9_reg_431[5]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[6]),
        .Q(src_load_9_reg_431[6]),
        .R(1'b0));
  FDRE \src_load_9_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(reg_3573),
        .D(D[7]),
        .Q(src_load_9_reg_431[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy" *) 
module design_1_clefia_0_0_clefia_ByteCpy_29
   (SR,
    \ap_CS_fsm_reg[2]_0 ,
    clefia_s0_ce0_0,
    \ap_CS_fsm_reg[1]_0 ,
    \idx_fu_26_reg[3]_0 ,
    D,
    \ap_CS_fsm_reg[2]_1 ,
    \zext_ln117_reg_107_reg[3]_0 ,
    ap_rst_n,
    Q,
    \q0[7]_i_2__4 ,
    \q0[7]_i_2__4_0 ,
    grp_ByteCpy_fu_90_ap_start_reg,
    ap_NS_fsm10_out,
    ap_clk);
  output [0:0]SR;
  output \ap_CS_fsm_reg[2]_0 ;
  output clefia_s0_ce0_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [3:0]\idx_fu_26_reg[3]_0 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2]_1 ;
  output [3:0]\zext_ln117_reg_107_reg[3]_0 ;
  input ap_rst_n;
  input [2:0]Q;
  input [0:0]\q0[7]_i_2__4 ;
  input \q0[7]_i_2__4_0 ;
  input grp_ByteCpy_fu_90_ap_start_reg;
  input ap_NS_fsm10_out;
  input ap_clk;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [4:0]add_ln117_fu_76_p2;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire clefia_s0_ce0_0;
  wire grp_ByteCpy_fu_90_ap_ready;
  wire grp_ByteCpy_fu_90_ap_start_reg;
  wire grp_ByteCpy_fu_90_dst_we0;
  wire idx_fu_260;
  wire [4:4]idx_fu_26_reg;
  wire [3:0]\idx_fu_26_reg[3]_0 ;
  wire [0:0]\q0[7]_i_2__4 ;
  wire \q0[7]_i_2__4_0 ;
  wire [3:0]\zext_ln117_reg_107_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__24 
       (.I0(grp_ByteCpy_fu_90_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_fu_90_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__23 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ByteCpy_fu_90_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_fu_90_dst_we0),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__20 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_26_reg[3]_0 [3]),
        .I2(idx_fu_26_reg),
        .I3(\idx_fu_26_reg[3]_0 [2]),
        .I4(\idx_fu_26_reg[3]_0 [0]),
        .I5(\idx_fu_26_reg[3]_0 [1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_fu_90_ap_start_reg),
        .I4(grp_ByteCpy_fu_90_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(grp_ByteCpy_fu_90_ap_ready),
        .I1(grp_ByteCpy_fu_90_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(\idx_fu_26_reg[3]_0 [1]),
        .I1(\idx_fu_26_reg[3]_0 [0]),
        .I2(\idx_fu_26_reg[3]_0 [2]),
        .I3(idx_fu_26_reg),
        .I4(\idx_fu_26_reg[3]_0 [3]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_ByteCpy_fu_90_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteCpy_fu_90_dst_we0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_fu_90_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_ByteCpy_fu_90_ap_ready),
        .I2(grp_ByteCpy_fu_90_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_26[0]_i_1__0 
       (.I0(\idx_fu_26_reg[3]_0 [0]),
        .O(add_ln117_fu_76_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_26[1]_i_1__0 
       (.I0(\idx_fu_26_reg[3]_0 [0]),
        .I1(\idx_fu_26_reg[3]_0 [1]),
        .O(add_ln117_fu_76_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_26[2]_i_1__0 
       (.I0(\idx_fu_26_reg[3]_0 [0]),
        .I1(\idx_fu_26_reg[3]_0 [1]),
        .I2(\idx_fu_26_reg[3]_0 [2]),
        .O(add_ln117_fu_76_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_26[3]_i_1__0 
       (.I0(\idx_fu_26_reg[3]_0 [1]),
        .I1(\idx_fu_26_reg[3]_0 [0]),
        .I2(\idx_fu_26_reg[3]_0 [2]),
        .I3(\idx_fu_26_reg[3]_0 [3]),
        .O(add_ln117_fu_76_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_26[4]_i_1__0 
       (.I0(grp_ByteCpy_fu_90_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_26[4]_i_2__0 
       (.I0(\idx_fu_26_reg[3]_0 [2]),
        .I1(\idx_fu_26_reg[3]_0 [0]),
        .I2(\idx_fu_26_reg[3]_0 [1]),
        .I3(\idx_fu_26_reg[3]_0 [3]),
        .I4(idx_fu_26_reg),
        .O(add_ln117_fu_76_p2[4]));
  FDRE \idx_fu_26_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[0]),
        .Q(\idx_fu_26_reg[3]_0 [0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[1]),
        .Q(\idx_fu_26_reg[3]_0 [1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[2]),
        .Q(\idx_fu_26_reg[3]_0 [2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[3]),
        .Q(\idx_fu_26_reg[3]_0 [3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_26_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[4]),
        .Q(idx_fu_26_reg),
        .R(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    int_interrupt_i_1
       (.I0(ap_rst_n),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000F808)) 
    \q0[7]_i_3__3 
       (.I0(grp_ByteCpy_fu_90_dst_we0),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\q0[7]_i_2__4 ),
        .I4(\q0[7]_i_2__4_0 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    q0_reg_i_1__0
       (.I0(grp_ByteCpy_fu_90_ap_ready),
        .I1(grp_ByteCpy_fu_90_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .I4(ap_NS_fsm10_out),
        .O(clefia_s0_ce0_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \zext_ln117_reg_107[3]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_26_reg[3]_0 [1]),
        .I2(\idx_fu_26_reg[3]_0 [0]),
        .I3(\idx_fu_26_reg[3]_0 [2]),
        .I4(idx_fu_26_reg),
        .I5(\idx_fu_26_reg[3]_0 [3]),
        .O(idx_fu_260));
  FDRE \zext_ln117_reg_107_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(\idx_fu_26_reg[3]_0 [0]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(\idx_fu_26_reg[3]_0 [1]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(\idx_fu_26_reg[3]_0 [2]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(\idx_fu_26_reg[3]_0 [3]),
        .Q(\zext_ln117_reg_107_reg[3]_0 [3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteCpy" *) 
module design_1_clefia_0_0_clefia_ByteCpy_32
   (D,
    grp_ByteCpy_fu_344_ap_start_reg_reg,
    grp_ByteCpy_fu_344_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[10] ,
    grp_ClefiaDoubleSwap_fu_877_lk_ce0,
    t_ce0,
    grp_ClefiaDoubleSwap_fu_877_lk_address0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[10]_0 ,
    Q,
    \ap_CS_fsm_reg[463] ,
    grp_ByteCpy_fu_344_ap_start_reg,
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg0,
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
    ap_NS_fsm1,
    p_2_in,
    WEA,
    ram_reg_0_15_0_0_i_5__1,
    ram_reg_0_15_0_0_i_4__1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    SR,
    ap_clk);
  output [7:0]D;
  output grp_ByteCpy_fu_344_ap_start_reg_reg;
  output grp_ByteCpy_fu_344_ap_start_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[10] ;
  output grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  output t_ce0;
  output [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  output [3:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[10]_0 ;
  input [11:0]Q;
  input [7:0]\ap_CS_fsm_reg[463] ;
  input grp_ByteCpy_fu_344_ap_start_reg;
  input grp_ClefiaDoubleSwap_fu_877_ap_start_reg0;
  input grp_ClefiaDoubleSwap_fu_877_ap_start_reg;
  input ap_NS_fsm1;
  input p_2_in;
  input [0:0]WEA;
  input ram_reg_0_15_0_0_i_5__1;
  input ram_reg_0_15_0_0_i_4__1;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]ADDRARDADDR;
  wire [7:0]D;
  wire [11:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [4:0]add_ln117_fu_76_p2;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [7:0]\ap_CS_fsm_reg[463] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm1_0;
  wire ap_clk;
  wire grp_ByteCpy_fu_344_ap_ready;
  wire grp_ByteCpy_fu_344_ap_start_reg;
  wire grp_ByteCpy_fu_344_ap_start_reg_reg;
  wire grp_ByteCpy_fu_344_ap_start_reg_reg_0;
  wire grp_ByteCpy_fu_344_src_ce0;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  wire grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  wire idx_fu_260;
  wire [3:0]idx_fu_26_reg;
  wire [4:4]idx_fu_26_reg__0;
  wire p_2_in;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_0_15_0_0_i_17__2_n_0;
  wire ram_reg_0_15_0_0_i_18__1_n_0;
  wire ram_reg_0_15_0_0_i_20__0_n_0;
  wire ram_reg_0_15_0_0_i_21__0_n_0;
  wire ram_reg_0_15_0_0_i_4__1;
  wire ram_reg_0_15_0_0_i_5__1;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_i_28__2_n_0;
  wire ram_reg_i_30__2_n_0;
  wire ram_reg_i_32__2_n_0;
  wire ram_reg_i_34__2_n_0;
  wire t_ce0;
  wire [3:0]zext_ln117_reg_107_reg;

  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__33 
       (.I0(grp_ByteCpy_fu_344_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteCpy_fu_344_ap_start_reg),
        .I3(grp_ByteCpy_fu_344_src_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF2F2F2F22222F222)) 
    \ap_CS_fsm[0]_i_1__34 
       (.I0(Q[0]),
        .I1(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .I2(Q[11]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteCpy_fu_344_ap_start_reg),
        .I5(grp_ByteCpy_fu_344_ap_ready),
        .O(\ap_CS_fsm_reg[10] [0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__9 
       (.I0(idx_fu_26_reg[1]),
        .I1(idx_fu_26_reg[0]),
        .I2(idx_fu_26_reg__0),
        .I3(idx_fu_26_reg[2]),
        .I4(idx_fu_26_reg[3]),
        .I5(grp_ByteCpy_fu_344_src_ce0),
        .O(grp_ByteCpy_fu_344_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[11]_i_1__0 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteCpy_fu_344_ap_start_reg),
        .I4(grp_ByteCpy_fu_344_ap_ready),
        .O(\ap_CS_fsm_reg[10] [1]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__30 
       (.I0(grp_ByteCpy_fu_344_src_ce0),
        .I1(grp_ByteCpy_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__27 
       (.I0(grp_ByteCpy_fu_344_src_ce0),
        .I1(idx_fu_26_reg[3]),
        .I2(idx_fu_26_reg[2]),
        .I3(idx_fu_26_reg__0),
        .I4(idx_fu_26_reg[0]),
        .I5(idx_fu_26_reg[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[439]_i_1 
       (.I0(\ap_CS_fsm_reg[463] [0]),
        .I1(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[463] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[440]_i_1 
       (.I0(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[463] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[447]_i_1 
       (.I0(\ap_CS_fsm_reg[463] [2]),
        .I1(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[463] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[448]_i_1 
       (.I0(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[463] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[455]_i_1 
       (.I0(\ap_CS_fsm_reg[463] [4]),
        .I1(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[463] [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[456]_i_1 
       (.I0(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[463] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[463]_i_1 
       (.I0(\ap_CS_fsm_reg[463] [6]),
        .I1(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[463] [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[464]_i_1 
       (.I0(grp_ByteCpy_fu_344_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[463] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA00FFFFBA00BA00)) 
    \ap_CS_fsm[471]_i_2 
       (.I0(grp_ByteCpy_fu_344_ap_ready),
        .I1(grp_ByteCpy_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[11]),
        .I4(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .I5(Q[0]),
        .O(grp_ByteCpy_fu_344_ap_start_reg_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteCpy_fu_344_src_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_ByteCpy_fu_344_ap_start_reg_i_1
       (.I0(Q[10]),
        .I1(grp_ByteCpy_fu_344_ap_ready),
        .I2(grp_ByteCpy_fu_344_ap_start_reg),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_1
       (.I0(grp_ByteCpy_fu_344_ap_ready),
        .I1(grp_ByteCpy_fu_344_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[11]),
        .I4(grp_ClefiaDoubleSwap_fu_877_ap_start_reg0),
        .I5(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .O(grp_ByteCpy_fu_344_ap_start_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_26[0]_i_1__1 
       (.I0(idx_fu_26_reg[0]),
        .O(add_ln117_fu_76_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_26[1]_i_1__1 
       (.I0(idx_fu_26_reg[0]),
        .I1(idx_fu_26_reg[1]),
        .O(add_ln117_fu_76_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_26[2]_i_1__1 
       (.I0(idx_fu_26_reg[0]),
        .I1(idx_fu_26_reg[1]),
        .I2(idx_fu_26_reg[2]),
        .O(add_ln117_fu_76_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_26[3]_i_1__1 
       (.I0(idx_fu_26_reg[1]),
        .I1(idx_fu_26_reg[0]),
        .I2(idx_fu_26_reg[2]),
        .I3(idx_fu_26_reg[3]),
        .O(add_ln117_fu_76_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_26[4]_i_1__1 
       (.I0(grp_ByteCpy_fu_344_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_26[4]_i_2__1 
       (.I0(idx_fu_26_reg[2]),
        .I1(idx_fu_26_reg[0]),
        .I2(idx_fu_26_reg[1]),
        .I3(idx_fu_26_reg[3]),
        .I4(idx_fu_26_reg__0),
        .O(add_ln117_fu_76_p2[4]));
  FDRE \idx_fu_26_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[0]),
        .Q(idx_fu_26_reg[0]),
        .R(ap_NS_fsm1_0));
  FDRE \idx_fu_26_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[1]),
        .Q(idx_fu_26_reg[1]),
        .R(ap_NS_fsm1_0));
  FDRE \idx_fu_26_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[2]),
        .Q(idx_fu_26_reg[2]),
        .R(ap_NS_fsm1_0));
  FDRE \idx_fu_26_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[3]),
        .Q(idx_fu_26_reg[3]),
        .R(ap_NS_fsm1_0));
  FDRE \idx_fu_26_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(add_ln117_fu_76_p2[4]),
        .Q(idx_fu_26_reg__0),
        .R(ap_NS_fsm1_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \q0[7]_i_2__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(ap_NS_fsm1),
        .I3(p_2_in),
        .I4(\ap_CS_fsm_reg[2]_0 ),
        .I5(Q[11]),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_ce0));
  LUT5 #(
    .INIT(32'h33333332)) 
    ram_reg_0_15_0_0_i_11
       (.I0(ram_reg_0_15_0_0_i_17__2_n_0),
        .I1(ram_reg_0_15_0_0_i_5__1),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFF40000FFF4)) 
    ram_reg_0_15_0_0_i_12__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_15_0_0_i_18__1_n_0),
        .I4(ram_reg_0_15_0_0_i_5__1),
        .I5(ram_reg_0_15_0_0_i_4__1),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address0[1]));
  LUT5 #(
    .INIT(32'hFFFE00FE)) 
    ram_reg_0_15_0_0_i_13__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_20__0_n_0),
        .I3(ram_reg_0_15_0_0_i_5__1),
        .I4(Q[7]),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_15_0_0_i_14__2
       (.I0(ram_reg_0_15_0_0_i_21__0_n_0),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address0[3]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_0_15_0_0_i_17__2
       (.I0(Q[1]),
        .I1(zext_ln117_reg_107_reg[0]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_15_0_0_i_17__2_n_0));
  LUT6 #(
    .INIT(64'h00000000000000BA)) 
    ram_reg_0_15_0_0_i_18__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(zext_ln117_reg_107_reg[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_15_0_0_i_18__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_0_15_0_0_i_20__0
       (.I0(Q[1]),
        .I1(zext_ln117_reg_107_reg[2]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_15_0_0_i_20__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_0_15_0_0_i_21__0
       (.I0(Q[1]),
        .I1(zext_ln117_reg_107_reg[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(ram_reg_0_15_0_0_i_21__0_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_i_1__0
       (.I0(WEA),
        .I1(grp_ByteCpy_fu_344_src_ce0),
        .I2(Q[11]),
        .O(t_ce0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_28__2
       (.I0(Q[3]),
        .I1(idx_fu_26_reg[3]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_28__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    ram_reg_i_30__2
       (.I0(Q[3]),
        .I1(idx_fu_26_reg[2]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_30__2_n_0));
  LUT6 #(
    .INIT(64'h00000000000000BA)) 
    ram_reg_i_32__2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(idx_fu_26_reg[1]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_32__2_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_i_34__2
       (.I0(Q[3]),
        .I1(idx_fu_26_reg[0]),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_34__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    ram_reg_i_3__0
       (.I0(ram_reg),
        .I1(Q[6]),
        .I2(ram_reg_i_28__2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FFF8)) 
    ram_reg_i_4
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(ram_reg_i_30__2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF00F8)) 
    ram_reg_i_5__0
       (.I0(ram_reg),
        .I1(ram_reg_1),
        .I2(ram_reg_i_32__2_n_0),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FF00FE)) 
    ram_reg_i_6__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(ram_reg_2),
        .I4(ram_reg_i_34__2_n_0),
        .I5(ram_reg_3),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \zext_ln117_reg_107[3]_i_1__0 
       (.I0(grp_ByteCpy_fu_344_src_ce0),
        .I1(idx_fu_26_reg[1]),
        .I2(idx_fu_26_reg[0]),
        .I3(idx_fu_26_reg__0),
        .I4(idx_fu_26_reg[2]),
        .I5(idx_fu_26_reg[3]),
        .O(idx_fu_260));
  FDRE \zext_ln117_reg_107_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(idx_fu_26_reg[0]),
        .Q(zext_ln117_reg_107_reg[0]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(idx_fu_26_reg[1]),
        .Q(zext_ln117_reg_107_reg[1]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(idx_fu_26_reg[2]),
        .Q(zext_ln117_reg_107_reg[2]),
        .R(1'b0));
  FDRE \zext_ln117_reg_107_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_260),
        .D(idx_fu_26_reg[3]),
        .Q(zext_ln117_reg_107_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor" *) 
module design_1_clefia_0_0_clefia_ByteXor
   (fout_2_address0,
    E,
    p_0_in__2,
    \tmp_reg_224_reg[7]_0 ,
    fin_2_address0,
    D,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[4] ,
    grp_ClefiaF1Xor_fu_702_src_ce0,
    \idx_fu_40_reg[2]_0 ,
    grp_ClefiaF1Xor_fu_702_src_address0,
    \ap_CS_fsm_reg[4]_0 ,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    \q0_reg[7]_10 ,
    \q0_reg[7]_11 ,
    \q0_reg[7]_12 ,
    \q0_reg[7]_13 ,
    \ap_CS_fsm_reg[294] ,
    grp_ByteXor_fu_191_ap_start_reg,
    grp_ClefiaF1Xor_fu_702_ap_start_reg0,
    grp_ClefiaF1Xor_fu_702_ap_start_reg,
    \q0_reg[7]_14 ,
    add_ln185_reg_429,
    grp_ClefiaF1Xor_fu_702_rk_address0,
    ram_reg_0_31_0_0_i_5__4,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    ap_clk,
    SR);
  output [4:0]fout_2_address0;
  output [0:0]E;
  output p_0_in__2;
  output [7:0]\tmp_reg_224_reg[7]_0 ;
  output [0:0]fin_2_address0;
  output [39:0]D;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output grp_ClefiaF1Xor_fu_702_src_ce0;
  output [0:0]\idx_fu_40_reg[2]_0 ;
  output [2:0]grp_ClefiaF1Xor_fu_702_src_address0;
  output \ap_CS_fsm_reg[4]_0 ;
  input [4:0]Q;
  input [4:0]\q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input [1:0]\q0_reg[7]_5 ;
  input \q0_reg[7]_6 ;
  input [7:0]\q0_reg[7]_7 ;
  input [0:0]\q0_reg[7]_8 ;
  input [7:0]\q0_reg[7]_9 ;
  input \q0_reg[7]_10 ;
  input \q0_reg[7]_11 ;
  input [3:0]\q0_reg[7]_12 ;
  input \q0_reg[7]_13 ;
  input [39:0]\ap_CS_fsm_reg[294] ;
  input grp_ByteXor_fu_191_ap_start_reg;
  input grp_ClefiaF1Xor_fu_702_ap_start_reg0;
  input grp_ClefiaF1Xor_fu_702_ap_start_reg;
  input [0:0]\q0_reg[7]_14 ;
  input [0:0]add_ln185_reg_429;
  input [1:0]grp_ClefiaF1Xor_fu_702_rk_address0;
  input ram_reg_0_31_0_0_i_5__4;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [39:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:2]add_ln124_30_fu_144_p2;
  wire [0:0]add_ln185_reg_429;
  wire [39:0]\ap_CS_fsm_reg[294] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]fin_2_address0;
  wire [4:0]fout_2_address0;
  wire grp_ByteXor_fu_191_a_ce0;
  wire grp_ByteXor_fu_191_ap_ready;
  wire grp_ByteXor_fu_191_ap_start_reg;
  wire [4:0]grp_ByteXor_fu_191_dst_address0;
  wire grp_ByteXor_fu_191_dst_we0;
  wire grp_ClefiaF1Xor_fu_702_ap_done;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg0;
  wire [1:0]grp_ClefiaF1Xor_fu_702_rk_address0;
  wire [2:0]grp_ClefiaF1Xor_fu_702_src_address0;
  wire grp_ClefiaF1Xor_fu_702_src_ce0;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1__0_n_0 ;
  wire \idx_fu_40[1]_i_1__0_n_0 ;
  wire \idx_fu_40[2]_i_1__0_n_0 ;
  wire [0:0]\idx_fu_40_reg[2]_0 ;
  wire p_0_in__2;
  wire [4:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire [3:0]\q0_reg[7]_12 ;
  wire \q0_reg[7]_13 ;
  wire [0:0]\q0_reg[7]_14 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [1:0]\q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [0:0]\q0_reg[7]_8 ;
  wire [7:0]\q0_reg[7]_9 ;
  wire ram_reg_0_31_0_0_i_5__4;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]tmp_reg_224;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;

  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_30_reg_219[2]_i_1__2 
       (.I0(idx_fu_40[2]),
        .O(add_ln124_30_fu_144_p2));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_30_reg_219[4]_i_1__2 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln124_30_reg_219[4]_i_2__0 
       (.I0(idx_fu_40[2]),
        .I1(add_ln185_reg_429),
        .O(\idx_fu_40_reg[2]_0 ));
  FDRE \add_ln124_30_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_fu_191_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_fu_191_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(add_ln124_30_fu_144_p2),
        .Q(grp_ByteXor_fu_191_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\idx_fu_40_reg[2]_0 ),
        .Q(grp_ByteXor_fu_191_dst_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__20 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_191_ap_start_reg),
        .I5(grp_ByteXor_fu_191_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF22F222222222)) 
    \ap_CS_fsm[0]_i_1__21 
       (.I0(Q[0]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_191_ap_start_reg),
        .I4(grp_ByteXor_fu_191_ap_ready),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[182]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [0]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[183]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[186]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [2]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[187]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[194]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [4]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[195]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[198]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [6]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[199]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__19 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(grp_ByteXor_fu_191_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_191_dst_we0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[206]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [8]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[207]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[210]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [10]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[211]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[218]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [12]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[219]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[222]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [14]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[223]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[230]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [16]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[231]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[234]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [18]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[235]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[242]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [20]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[243]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[246]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [22]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [23]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[247]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[254]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [24]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [25]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[255]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[258]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [26]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [27]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[259]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[266]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [28]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [29]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[267]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[270]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [30]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [31]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[271]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[278]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [32]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [33]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[279]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[282]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [34]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [35]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[283]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[290]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [36]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [37]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[291]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[294]_i_1 
       (.I0(\ap_CS_fsm_reg[294] [38]),
        .I1(grp_ClefiaF1Xor_fu_702_ap_done),
        .I2(\ap_CS_fsm_reg[294] [39]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[295]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_ap_done),
        .I1(\ap_CS_fsm_reg[294] [39]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[295]_i_2 
       (.I0(Q[4]),
        .I1(grp_ByteXor_fu_191_ap_ready),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .I5(Q[0]),
        .O(grp_ClefiaF1Xor_fu_702_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__16 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(grp_ByteXor_fu_191_ap_ready),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2__2 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_fu_191_a_ce0),
        .O(grp_ByteXor_fu_191_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_fu_191_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteXor_fu_191_dst_we0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_fu_191_ap_start_reg_i_1__0
       (.I0(Q[3]),
        .I1(grp_ByteXor_fu_191_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF7577FFFF0000)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_1
       (.I0(Q[4]),
        .I1(grp_ByteXor_fu_191_ap_ready),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_fu_702_ap_start_reg0),
        .I5(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_fu_191_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_fu_191_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_fu_191_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[2]_i_1__0_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1__0_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1__0_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1__0_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[7]_i_1__3 
       (.I0(p_0_in__2),
        .I1(\q0_reg[7]_4 ),
        .O(E));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_3__0 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_5 [0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\q0_reg[7]_14 ),
        .O(grp_ClefiaF1Xor_fu_702_src_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_11__0
       (.I0(idx_fu_40[1]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_12 [1]),
        .I3(Q[2]),
        .I4(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .O(grp_ClefiaF1Xor_fu_702_src_address0[1]));
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_31_0_0_i_13__0
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_12 [2]),
        .I3(Q[2]),
        .I4(ram_reg_0_31_0_0_i_5__4),
        .O(grp_ClefiaF1Xor_fu_702_src_address0[2]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(tmp_reg_224[0]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [0]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [0]),
        .O(\tmp_reg_224_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    ram_reg_0_31_0_0_i_2__2
       (.I0(grp_ByteXor_fu_191_dst_we0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\q0_reg[7]_5 [1]),
        .I4(\q0_reg[7]_0 ),
        .I5(\q0_reg[7]_6 ),
        .O(p_0_in__2));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_3__3
       (.I0(grp_ByteXor_fu_191_dst_address0[0]),
        .I1(Q[4]),
        .I2(\q0_reg[7] [0]),
        .I3(\q0_reg[7]_0 ),
        .I4(\q0_reg[7]_10 ),
        .O(fout_2_address0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_4__3
       (.I0(grp_ByteXor_fu_191_dst_address0[1]),
        .I1(Q[4]),
        .I2(\q0_reg[7] [1]),
        .I3(\q0_reg[7]_0 ),
        .I4(\q0_reg[7]_11 ),
        .O(fout_2_address0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_5__1
       (.I0(grp_ByteXor_fu_191_dst_address0[2]),
        .I1(Q[4]),
        .I2(\q0_reg[7] [2]),
        .I3(\q0_reg[7]_0 ),
        .I4(\q0_reg[7]_1 ),
        .O(fout_2_address0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_6__1
       (.I0(grp_ByteXor_fu_191_dst_address0[2]),
        .I1(Q[4]),
        .I2(\q0_reg[7] [3]),
        .I3(\q0_reg[7]_0 ),
        .I4(\q0_reg[7]_2 ),
        .O(fout_2_address0[3]));
  LUT6 #(
    .INIT(64'h4777FFFF47770000)) 
    ram_reg_0_31_0_0_i_6__4
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\q0_reg[7]_12 [3]),
        .I4(\q0_reg[7]_0 ),
        .I5(\q0_reg[7]_13 ),
        .O(fin_2_address0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_7__1
       (.I0(grp_ByteXor_fu_191_dst_address0[4]),
        .I1(Q[4]),
        .I2(\q0_reg[7] [4]),
        .I3(\q0_reg[7]_0 ),
        .I4(\q0_reg[7]_3 ),
        .O(fout_2_address0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_9__0
       (.I0(idx_fu_40[0]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_12 [0]),
        .I3(Q[2]),
        .I4(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .O(grp_ClefiaF1Xor_fu_702_src_address0[0]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_1_1_i_1__0
       (.I0(tmp_reg_224[1]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [1]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [1]),
        .O(\tmp_reg_224_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_2_2_i_1__0
       (.I0(tmp_reg_224[2]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [2]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [2]),
        .O(\tmp_reg_224_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_3_3_i_1__0
       (.I0(tmp_reg_224[3]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [3]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [3]),
        .O(\tmp_reg_224_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_4_4_i_1__0
       (.I0(tmp_reg_224[4]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [4]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [4]),
        .O(\tmp_reg_224_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_5_5_i_1__0
       (.I0(tmp_reg_224[5]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [5]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [5]),
        .O(\tmp_reg_224_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_6_6_i_1__0
       (.I0(tmp_reg_224[6]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [6]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [6]),
        .O(\tmp_reg_224_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_7_7_i_1__0
       (.I0(tmp_reg_224[7]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_7 [7]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [7]),
        .O(\tmp_reg_224_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [0]),
        .I1(\tmp_reg_224_reg[7]_2 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [1]),
        .I1(\tmp_reg_224_reg[7]_2 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [2]),
        .I1(\tmp_reg_224_reg[7]_2 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [3]),
        .I1(\tmp_reg_224_reg[7]_2 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [4]),
        .I1(\tmp_reg_224_reg[7]_2 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [5]),
        .I1(\tmp_reg_224_reg[7]_2 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [6]),
        .I1(\tmp_reg_224_reg[7]_2 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1__2 
       (.I0(\tmp_reg_224_reg[7]_1 [7]),
        .I1(\tmp_reg_224_reg[7]_2 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(tmp_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(tmp_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(tmp_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(tmp_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(tmp_reg_224[4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(tmp_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(tmp_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(tmp_reg_224[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_1" *) 
module design_1_clefia_0_0_clefia_ByteXor_1
   (rk_ce0,
    grp_ByteXor_1_fu_524_b_address0,
    rk_ce1,
    \ap_CS_fsm_reg[7]_0 ,
    \int_Clefia_dec_shift0_reg[1] ,
    grp_ByteXor_1_fu_524_Clefia_enc_ce0,
    \ap_CS_fsm_reg[15] ,
    grp_ByteXor_1_fu_524_Clefia_enc_address0,
    grp_ByteXor_1_fu_524_Clefia_enc_we0,
    grp_ByteXor_1_fu_524_Clefia_enc_d0,
    ram_reg,
    ram_reg_0,
    b_ce0,
    ram_reg_1,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    \int_Clefia_dec_shift0_reg[1]_1 ,
    mem_reg,
    grp_ByteXor_1_fu_524_ap_start_reg,
    \b_offset_read_reg_307_reg[3]_0 ,
    shl_ln1_fu_916_p3,
    ram_reg_2,
    Q,
    ram_reg_3,
    ram_reg_4,
    \int_Clefia_dec_shift0_reg[1]_2 ,
    ap_rst_n_inv,
    ap_clk,
    grp_ByteXor_1_fu_524_a_offset1,
    DOADO,
    D,
    Clefia_dec_q0,
    Clefia_enc_q0);
  output rk_ce0;
  output [5:0]grp_ByteXor_1_fu_524_b_address0;
  output rk_ce1;
  output \ap_CS_fsm_reg[7]_0 ;
  output \int_Clefia_dec_shift0_reg[1] ;
  output grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  output [3:0]\ap_CS_fsm_reg[15] ;
  output [2:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  output grp_ByteXor_1_fu_524_Clefia_enc_we0;
  output [7:0]grp_ByteXor_1_fu_524_Clefia_enc_d0;
  input ram_reg;
  input ram_reg_0;
  input b_ce0;
  input ram_reg_1;
  input \int_Clefia_dec_shift0_reg[1]_0 ;
  input \int_Clefia_dec_shift0_reg[1]_1 ;
  input [1:0]mem_reg;
  input grp_ByteXor_1_fu_524_ap_start_reg;
  input [0:0]\b_offset_read_reg_307_reg[3]_0 ;
  input [2:0]shl_ln1_fu_916_p3;
  input ram_reg_2;
  input [6:0]Q;
  input ram_reg_3;
  input ram_reg_4;
  input \int_Clefia_dec_shift0_reg[1]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_ByteXor_1_fu_524_a_offset1;
  input [7:0]DOADO;
  input [7:0]D;
  input [7:0]Clefia_dec_q0;
  input [7:0]Clefia_enc_q0;

  wire [1:1]Clefia_dec_address0;
  wire [7:0]Clefia_dec_q0;
  wire Clefia_dec_we0;
  wire [7:0]Clefia_enc_q0;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [6:0]Q;
  wire [3:3]a_offset_read_reg_313;
  wire [3:0]\ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [3:3]ap_port_reg_dst_offset;
  wire \ap_port_reg_dst_offset[3]_i_1_n_0 ;
  wire ap_rst_n_inv;
  wire b_ce0;
  wire [7:0]b_load_1_reg_342;
  wire [7:0]b_load_2_reg_362;
  wire [7:0]b_load_3_reg_367;
  wire [7:2]b_offset_read_reg_307;
  wire [0:0]\b_offset_read_reg_307_reg[3]_0 ;
  wire [3:3]dst_offset_read_reg_335;
  wire [2:0]grp_ByteXor_1_fu_524_Clefia_enc_address0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_ce0;
  wire [7:0]grp_ByteXor_1_fu_524_Clefia_enc_d0;
  wire grp_ByteXor_1_fu_524_Clefia_enc_we0;
  wire grp_ByteXor_1_fu_524_a_offset1;
  wire grp_ByteXor_1_fu_524_ap_ready;
  wire grp_ByteXor_1_fu_524_ap_start_reg;
  wire [5:0]grp_ByteXor_1_fu_524_b_address0;
  wire [7:2]grp_ByteXor_1_fu_524_b_offset;
  wire \int_Clefia_dec_shift0_reg[1] ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire \int_Clefia_dec_shift0_reg[1]_1 ;
  wire \int_Clefia_dec_shift0_reg[1]_2 ;
  wire [1:0]mem_reg;
  wire mem_reg_i_103_n_0;
  wire mem_reg_i_108_n_0;
  wire mem_reg_i_113_n_0;
  wire mem_reg_i_118_n_0;
  wire mem_reg_i_122_n_0;
  wire mem_reg_i_73_n_0;
  wire mem_reg_i_74_n_0;
  wire mem_reg_i_83_n_0;
  wire mem_reg_i_88_n_0;
  wire mem_reg_i_93_n_0;
  wire mem_reg_i_98_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire rk_ce0;
  wire rk_ce1;
  wire [2:0]shl_ln1_fu_916_p3;

  FDRE \a_offset_read_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(grp_ByteXor_1_fu_524_a_offset1),
        .Q(a_offset_read_reg_313),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__45 
       (.I0(grp_ByteXor_1_fu_524_ap_ready),
        .I1(grp_ByteXor_1_fu_524_ap_start_reg),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__38 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ByteXor_1_fu_524_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_1_fu_524_b_address0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_1_fu_524_b_address0[0]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(grp_ByteXor_1_fu_524_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    \ap_port_reg_dst_offset[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(ap_CS_fsm_state1),
        .I3(grp_ByteXor_1_fu_524_ap_start_reg),
        .I4(ap_port_reg_dst_offset),
        .O(\ap_port_reg_dst_offset[3]_i_1_n_0 ));
  FDRE \ap_port_reg_dst_offset_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_port_reg_dst_offset[3]_i_1_n_0 ),
        .Q(ap_port_reg_dst_offset),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[0]),
        .Q(b_load_1_reg_342[0]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[1]),
        .Q(b_load_1_reg_342[1]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[2]),
        .Q(b_load_1_reg_342[2]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[3]),
        .Q(b_load_1_reg_342[3]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[4]),
        .Q(b_load_1_reg_342[4]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[5]),
        .Q(b_load_1_reg_342[5]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[6]),
        .Q(b_load_1_reg_342[6]),
        .R(1'b0));
  FDRE \b_load_1_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(DOADO[7]),
        .Q(b_load_1_reg_342[7]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[0]),
        .Q(b_load_2_reg_362[0]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[1]),
        .Q(b_load_2_reg_362[1]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[2]),
        .Q(b_load_2_reg_362[2]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[3]),
        .Q(b_load_2_reg_362[3]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[4]),
        .Q(b_load_2_reg_362[4]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[5]),
        .Q(b_load_2_reg_362[5]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[6]),
        .Q(b_load_2_reg_362[6]),
        .R(1'b0));
  FDRE \b_load_2_reg_362_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[7]),
        .Q(b_load_2_reg_362[7]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[0]),
        .Q(b_load_3_reg_367[0]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[1]),
        .Q(b_load_3_reg_367[1]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[2]),
        .Q(b_load_3_reg_367[2]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[3]),
        .Q(b_load_3_reg_367[3]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[4]),
        .Q(b_load_3_reg_367[4]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[5]),
        .Q(b_load_3_reg_367[5]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[6]),
        .Q(b_load_3_reg_367[6]),
        .R(1'b0));
  FDRE \b_load_3_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[7]),
        .Q(b_load_3_reg_367[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \b_offset_read_reg_307[2]_i_1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .O(grp_ByteXor_1_fu_524_b_offset[2]));
  LUT5 #(
    .INIT(32'h000000CA)) 
    \b_offset_read_reg_307[5]_i_1 
       (.I0(shl_ln1_fu_916_p3[0]),
        .I1(ram_reg_4),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(grp_ByteXor_1_fu_524_b_offset[5]));
  LUT5 #(
    .INIT(32'h000000CA)) 
    \b_offset_read_reg_307[6]_i_1 
       (.I0(shl_ln1_fu_916_p3[1]),
        .I1(ram_reg_3),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(grp_ByteXor_1_fu_524_b_offset[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h000000CA)) 
    \b_offset_read_reg_307[7]_i_1 
       (.I0(shl_ln1_fu_916_p3[2]),
        .I1(ram_reg_2),
        .I2(Q[2]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(grp_ByteXor_1_fu_524_b_offset[7]));
  FDRE \b_offset_read_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(grp_ByteXor_1_fu_524_b_offset[2]),
        .Q(b_offset_read_reg_307[2]),
        .R(1'b0));
  FDRE \b_offset_read_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\b_offset_read_reg_307_reg[3]_0 ),
        .Q(b_offset_read_reg_307[3]),
        .R(1'b0));
  FDRE \b_offset_read_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(grp_ByteXor_1_fu_524_b_offset[5]),
        .Q(b_offset_read_reg_307[5]),
        .R(1'b0));
  FDRE \b_offset_read_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(grp_ByteXor_1_fu_524_b_offset[6]),
        .Q(b_offset_read_reg_307[6]),
        .R(1'b0));
  FDRE \b_offset_read_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(grp_ByteXor_1_fu_524_b_offset[7]),
        .Q(b_offset_read_reg_307[7]),
        .R(1'b0));
  FDRE \dst_offset_read_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(grp_ByteXor_1_fu_524_b_address0[0]),
        .D(ap_port_reg_dst_offset),
        .Q(dst_offset_read_reg_335),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_ByteXor_1_fu_524_ap_start_reg_i_1
       (.I0(grp_ByteXor_1_fu_524_ap_ready),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(grp_ByteXor_1_fu_524_ap_start_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFF47B800)) 
    \int_Clefia_dec_shift0[1]_i_1 
       (.I0(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_ce0),
        .I3(Clefia_dec_address0),
        .I4(\int_Clefia_dec_shift0_reg[1]_2 ),
        .O(\int_Clefia_dec_shift0_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_103
       (.I0(b_load_2_reg_362[3]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[3]),
        .I3(ap_CS_fsm_state4),
        .I4(D[3]),
        .O(mem_reg_i_103_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_108
       (.I0(b_load_2_reg_362[2]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[2]),
        .I3(ap_CS_fsm_state4),
        .I4(D[2]),
        .O(mem_reg_i_108_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_113
       (.I0(b_load_2_reg_362[1]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[1]),
        .I3(ap_CS_fsm_state4),
        .I4(D[1]),
        .O(mem_reg_i_113_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_118
       (.I0(b_load_2_reg_362[0]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[0]),
        .I3(ap_CS_fsm_state4),
        .I4(D[0]),
        .O(mem_reg_i_118_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_120
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(grp_ByteXor_1_fu_524_ap_ready),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_122
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state6),
        .O(mem_reg_i_122_n_0));
  LUT5 #(
    .INIT(32'hB8000000)) 
    mem_reg_i_25__0
       (.I0(mem_reg[0]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .I3(Clefia_dec_address0),
        .I4(Clefia_dec_we0),
        .O(\ap_CS_fsm_reg[15] [3]));
  LUT5 #(
    .INIT(32'h47000000)) 
    mem_reg_i_26__0
       (.I0(mem_reg[0]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .I3(Clefia_dec_address0),
        .I4(Clefia_dec_we0),
        .O(\ap_CS_fsm_reg[15] [2]));
  LUT5 #(
    .INIT(32'h0000B800)) 
    mem_reg_i_27__0
       (.I0(mem_reg[0]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .I3(Clefia_dec_we0),
        .I4(Clefia_dec_address0),
        .O(\ap_CS_fsm_reg[15] [1]));
  LUT5 #(
    .INIT(32'h00004700)) 
    mem_reg_i_28
       (.I0(mem_reg[0]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]),
        .I3(Clefia_dec_we0),
        .I4(Clefia_dec_address0),
        .O(\ap_CS_fsm_reg[15] [0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    mem_reg_i_32
       (.I0(ap_CS_fsm_state7),
        .I1(grp_ByteXor_1_fu_524_ap_ready),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state6),
        .I5(ap_CS_fsm_state5),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_address0[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    mem_reg_i_33
       (.I0(mem_reg[1]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state7),
        .I5(grp_ByteXor_1_fu_524_ap_ready),
        .O(Clefia_dec_address0));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    mem_reg_i_34__0
       (.I0(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state6),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(grp_ByteXor_1_fu_524_b_address0[0]),
        .O(Clefia_dec_we0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    mem_reg_i_36
       (.I0(grp_ByteXor_1_fu_524_Clefia_enc_we0),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state1),
        .I5(grp_ByteXor_1_fu_524_ap_start_reg),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_ce0));
  LUT6 #(
    .INIT(64'hFFFFF0DD0000F0DD)) 
    mem_reg_i_38__0
       (.I0(mem_reg_i_73_n_0),
        .I1(mem_reg_i_74_n_0),
        .I2(a_offset_read_reg_313),
        .I3(ap_CS_fsm_state7),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(dst_offset_read_reg_335),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_address0[2]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_42
       (.I0(Clefia_dec_q0[7]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[7]),
        .I3(mem_reg_i_83_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[7]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[7]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_44
       (.I0(Clefia_dec_q0[6]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[6]),
        .I3(mem_reg_i_88_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[6]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[6]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_46
       (.I0(Clefia_dec_q0[5]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[5]),
        .I3(mem_reg_i_93_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[5]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[5]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_48
       (.I0(Clefia_dec_q0[4]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[4]),
        .I3(mem_reg_i_98_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[4]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[4]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_50
       (.I0(Clefia_dec_q0[3]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[3]),
        .I3(mem_reg_i_103_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[3]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[3]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_52
       (.I0(Clefia_dec_q0[2]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[2]),
        .I3(mem_reg_i_108_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[2]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[2]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_54
       (.I0(Clefia_dec_q0[1]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[1]),
        .I3(mem_reg_i_113_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[1]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[1]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    mem_reg_i_56
       (.I0(Clefia_dec_q0[0]),
        .I1(\int_Clefia_dec_shift0_reg[1]_1 ),
        .I2(Clefia_enc_q0[0]),
        .I3(mem_reg_i_118_n_0),
        .I4(grp_ByteXor_1_fu_524_ap_ready),
        .I5(b_load_3_reg_367[0]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_d0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_58
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state6),
        .I2(grp_ByteXor_1_fu_524_ap_ready),
        .I3(grp_ByteXor_1_fu_524_b_address0[0]),
        .O(grp_ByteXor_1_fu_524_Clefia_enc_we0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h5535553F)) 
    mem_reg_i_73
       (.I0(dst_offset_read_reg_335),
        .I1(a_offset_read_reg_313),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state6),
        .I4(ap_CS_fsm_state4),
        .O(mem_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    mem_reg_i_74
       (.I0(ap_port_reg_dst_offset),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(grp_ByteXor_1_fu_524_a_offset1),
        .I3(ap_CS_fsm_state3),
        .I4(a_offset_read_reg_313),
        .I5(mem_reg_i_122_n_0),
        .O(mem_reg_i_74_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_83
       (.I0(b_load_2_reg_362[7]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[7]),
        .I3(ap_CS_fsm_state4),
        .I4(D[7]),
        .O(mem_reg_i_83_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_88
       (.I0(b_load_2_reg_362[6]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[6]),
        .I3(ap_CS_fsm_state4),
        .I4(D[6]),
        .O(mem_reg_i_88_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_93
       (.I0(b_load_2_reg_362[5]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[5]),
        .I3(ap_CS_fsm_state4),
        .I4(D[5]),
        .O(mem_reg_i_93_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_i_98
       (.I0(b_load_2_reg_362[4]),
        .I1(ap_CS_fsm_state6),
        .I2(b_load_1_reg_342[4]),
        .I3(ap_CS_fsm_state4),
        .I4(D[4]),
        .O(mem_reg_i_98_n_0));
  LUT6 #(
    .INIT(64'hBB88B8B888888888)) 
    ram_reg_i_11__2
       (.I0(b_offset_read_reg_307[7]),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(shl_ln1_fu_916_p3[2]),
        .I3(ram_reg_2),
        .I4(Q[2]),
        .I5(\b_offset_read_reg_307_reg[3]_0 ),
        .O(grp_ByteXor_1_fu_524_b_address0[5]));
  LUT6 #(
    .INIT(64'hBB88B8B888888888)) 
    ram_reg_i_12__2
       (.I0(b_offset_read_reg_307[6]),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(shl_ln1_fu_916_p3[1]),
        .I3(ram_reg_3),
        .I4(Q[2]),
        .I5(\b_offset_read_reg_307_reg[3]_0 ),
        .O(grp_ByteXor_1_fu_524_b_address0[4]));
  LUT6 #(
    .INIT(64'hBB88B8B888888888)) 
    ram_reg_i_13__2
       (.I0(b_offset_read_reg_307[5]),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(shl_ln1_fu_916_p3[0]),
        .I3(ram_reg_4),
        .I4(Q[2]),
        .I5(\b_offset_read_reg_307_reg[3]_0 ),
        .O(grp_ByteXor_1_fu_524_b_address0[3]));
  LUT4 #(
    .INIT(16'h888B)) 
    ram_reg_i_14__2
       (.I0(b_offset_read_reg_307[3]),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(grp_ByteXor_1_fu_524_b_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    ram_reg_i_15__1
       (.I0(b_offset_read_reg_307[2]),
        .I1(grp_ByteXor_1_fu_524_b_address0[0]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(grp_ByteXor_1_fu_524_b_address0[1]));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    ram_reg_i_1__2
       (.I0(ram_reg),
        .I1(ram_reg_0),
        .I2(b_ce0),
        .I3(ram_reg_1),
        .I4(grp_ByteXor_1_fu_524_b_address0[0]),
        .I5(ap_NS_fsm[1]),
        .O(rk_ce0));
  LUT4 #(
    .INIT(16'h00F8)) 
    ram_reg_i_2__2
       (.I0(ap_CS_fsm_state1),
        .I1(grp_ByteXor_1_fu_524_ap_start_reg),
        .I2(grp_ByteXor_1_fu_524_b_address0[0]),
        .I3(ram_reg_1),
        .O(rk_ce1));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_110" *) 
module design_1_clefia_0_0_clefia_ByteXor_110
   (D,
    DOBDO,
    clefia_s1_ce0,
    \idx_fu_38_reg[2]_0 ,
    \trunc_ln124_reg_273_reg[1]_0 ,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    dst2_02_fu_46_reg_0,
    dst2_02_fu_46_reg_1,
    q0_reg,
    ADDRARDADDR,
    grp_ClefiaF1Xor_1_fu_543_rk_address0,
    con256_ce0,
    \ap_CS_fsm_reg[1]_1 ,
    \idx_fu_38_reg[2]_1 ,
    ADDRBWRADDR,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg,
    \dst16_04_fu_54_reg[7]_0 ,
    ap_clk,
    clefia_s0_ce0_0,
    \dst3_01_fu_42_reg[7]_0 ,
    dst2_02_fu_46_reg_2,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    Q,
    grp_ByteXor_110_fu_98_ap_start_reg,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
    DOADO,
    q0_reg_5,
    con256_address0,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    grp_ClefiaF0Xor_2_fu_504_rk_address0,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    SR);
  output [7:0]D;
  output [7:0]DOBDO;
  output clefia_s1_ce0;
  output \idx_fu_38_reg[2]_0 ;
  output \trunc_ln124_reg_273_reg[1]_0 ;
  output clefia_s0_ce0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output dst2_02_fu_46_reg_0;
  output dst2_02_fu_46_reg_1;
  output q0_reg;
  output [6:0]ADDRARDADDR;
  output [1:0]grp_ClefiaF1Xor_1_fu_543_rk_address0;
  output con256_ce0;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output \idx_fu_38_reg[2]_1 ;
  output [7:0]ADDRBWRADDR;
  output grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg;
  output [7:0]\dst16_04_fu_54_reg[7]_0 ;
  input ap_clk;
  input clefia_s0_ce0_0;
  input [7:0]\dst3_01_fu_42_reg[7]_0 ;
  input [7:0]dst2_02_fu_46_reg_2;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input q0_reg_4;
  input [2:0]Q;
  input grp_ByteXor_110_fu_98_ap_start_reg;
  input grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  input [2:0]DOADO;
  input q0_reg_5;
  input [6:0]con256_address0;
  input [0:0]q0_reg_6;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;
  input [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  input [0:0]q0_reg_12;
  input q0_reg_13;
  input [0:0]q0_reg_14;
  input [7:0]q0_reg_15;
  input [0:0]SR;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [2:0]DOADO;
  wire [7:0]DOBDO;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire clefia_s1_ce0;
  wire [6:0]con256_address0;
  wire con256_ce0;
  wire \dst16_04_fu_54[7]_i_1__0_n_0 ;
  wire [7:0]\dst16_04_fu_54_reg[7]_0 ;
  wire dst2_02_fu_46_reg_0;
  wire dst2_02_fu_46_reg_1;
  wire [7:0]dst2_02_fu_46_reg_2;
  wire dst2_02_fu_46_reg_i_1_n_0;
  wire [7:0]dst3_01_fu_42;
  wire \dst3_01_fu_42[7]_i_1__0_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire grp_ByteXor_110_fu_98_ap_ready;
  wire grp_ByteXor_110_fu_98_ap_start_reg;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg;
  wire [1:0]grp_ClefiaF1Xor_1_fu_543_rk_address0;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire \idx_fu_38_reg[2]_1 ;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire [0:0]q0_reg_12;
  wire q0_reg_13;
  wire [0:0]q0_reg_14;
  wire [7:0]q0_reg_15;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire [0:0]q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_16__5_n_0;
  wire q0_reg_i_18_n_0;
  wire q0_reg_i_21_n_0;
  wire q0_reg_i_27_n_0;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire \trunc_ln124_reg_273_reg[1]_0 ;
  wire [15:8]NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_98_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \ap_CS_fsm[1]_i_1__48 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_110_fu_98_ap_start_reg),
        .I3(grp_ByteXor_110_fu_98_ap_ready),
        .I4(Q[0]),
        .I5(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ByteXor_110_fu_98_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__41 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_110_fu_98_ap_start_reg),
        .I3(grp_ByteXor_110_fu_98_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_1 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__0 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__0_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [0]),
        .Q(\dst16_04_fu_54_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [1]),
        .Q(\dst16_04_fu_54_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [2]),
        .Q(\dst16_04_fu_54_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [3]),
        .Q(\dst16_04_fu_54_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [4]),
        .Q(\dst16_04_fu_54_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [5]),
        .Q(\dst16_04_fu_54_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [6]),
        .Q(\dst16_04_fu_54_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [7]),
        .Q(\dst16_04_fu_54_reg[7]_0 [7]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_1_fu_543/grp_ByteXor_110_fu_98/dst2_02_fu_46_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    dst2_02_fu_46_reg
       (.ADDRARDADDR({1'b0,1'b0,\dst3_01_fu_42_reg[7]_0 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,dst2_02_fu_46_reg_2,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dst2_02_fu_46_reg_i_1_n_0),
        .ENBWREN(clefia_s0_ce0_0),
        .REGCEAREGCE(clefia_s1_ce0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    dst2_02_fu_46_reg_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(dst2_02_fu_46_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__0 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__0_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [0]),
        .Q(dst3_01_fu_42[0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [1]),
        .Q(dst3_01_fu_42[1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [2]),
        .Q(dst3_01_fu_42[2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [3]),
        .Q(dst3_01_fu_42[3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [4]),
        .Q(dst3_01_fu_42[4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [5]),
        .Q(dst3_01_fu_42[5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [6]),
        .Q(dst3_01_fu_42[6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [7]),
        .Q(dst3_01_fu_42[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_110_fu_98_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_ByteXor_110_fu_98_ap_ready),
        .I3(grp_ByteXor_110_fu_98_ap_start_reg),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_98_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_98_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(\idx_fu_38_reg[2]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_98_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[2]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_10__5
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I1(q0_reg_7),
        .I2(grp_ClefiaF0Xor_2_fu_504_rk_address0[0]),
        .I3(q0_reg_5),
        .I4(con256_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_11
       (.I0(q0_reg_15[7]),
        .I1(dst3_01_fu_42[7]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_12
       (.I0(q0_reg_15[6]),
        .I1(dst3_01_fu_42[6]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_13
       (.I0(q0_reg_15[5]),
        .I1(dst3_01_fu_42[5]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_14
       (.I0(q0_reg_15[4]),
        .I1(dst3_01_fu_42[4]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_15
       (.I0(q0_reg_15[3]),
        .I1(dst3_01_fu_42[3]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_16
       (.I0(q0_reg_15[2]),
        .I1(dst3_01_fu_42[2]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'h800000007FFFFFFF)) 
    q0_reg_i_16__5
       (.I0(q0_reg_0),
        .I1(q0_reg_1),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(q0_reg_2),
        .I4(q0_reg_3),
        .I5(q0_reg_4),
        .O(q0_reg_i_16__5_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_17
       (.I0(q0_reg_15[1]),
        .I1(dst3_01_fu_42[1]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    q0_reg_i_18
       (.I0(q0_reg_0),
        .I1(q0_reg_1),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(q0_reg_2),
        .O(q0_reg_i_18_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_18__0
       (.I0(q0_reg_15[0]),
        .I1(dst3_01_fu_42[0]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    q0_reg_i_1__2
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(q0_reg_7),
        .I2(q0_reg_12),
        .I3(q0_reg_13),
        .I4(q0_reg_5),
        .I5(q0_reg_14),
        .O(con256_ce0));
  LUT3 #(
    .INIT(8'h04)) 
    q0_reg_i_1__5
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_2
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_110_fu_98_ap_start_reg),
        .I3(grp_ByteXor_110_fu_98_ap_ready),
        .O(clefia_s1_ce0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    q0_reg_i_20
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(grp_ByteXor_110_fu_98_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q0_reg_i_21
       (.I0(q0_reg_2),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(q0_reg_1),
        .O(q0_reg_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_24
       (.I0(q0_reg_1),
        .I1(\idx_fu_38_reg[2]_0 ),
        .O(\idx_fu_38_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hFFFF2EE2)) 
    q0_reg_i_27
       (.I0(q0_reg_6),
        .I1(q0_reg_7),
        .I2(q0_reg_1),
        .I3(\idx_fu_38_reg[2]_0 ),
        .I4(q0_reg_8),
        .O(q0_reg_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFFAA08)) 
    q0_reg_i_2__6
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_110_fu_98_ap_start_reg),
        .I3(grp_ByteXor_110_fu_98_ap_ready),
        .I4(Q[2]),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hD1FFD100)) 
    q0_reg_i_3__4
       (.I0(q0_reg_9),
        .I1(q0_reg_7),
        .I2(q0_reg_i_16__5_n_0),
        .I3(q0_reg_5),
        .I4(con256_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_4__4
       (.I0(q0_reg_i_18_n_0),
        .I1(q0_reg_3),
        .I2(q0_reg_7),
        .I3(q0_reg_10),
        .I4(q0_reg_5),
        .I5(con256_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_5__4
       (.I0(q0_reg_i_21_n_0),
        .I1(q0_reg_0),
        .I2(q0_reg_7),
        .I3(q0_reg_11),
        .I4(q0_reg_5),
        .I5(con256_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    q0_reg_i_7__4
       (.I0(q0_reg_i_27_n_0),
        .I1(q0_reg_5),
        .I2(con256_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    q0_reg_i_8__4
       (.I0(\idx_fu_38_reg[2]_0 ),
        .I1(q0_reg_7),
        .I2(grp_ClefiaF0Xor_2_fu_504_rk_address0[2]),
        .I3(q0_reg_5),
        .I4(con256_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_9__5
       (.I0(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I1(q0_reg_7),
        .I2(grp_ClefiaF0Xor_2_fu_504_rk_address0[1]),
        .I3(q0_reg_5),
        .I4(con256_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_382[2]_i_2__0 
       (.I0(DOADO[1]),
        .I1(DOBDO[6]),
        .I2(DOBDO[0]),
        .O(q0_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_387[3]_i_2__0 
       (.I0(DOBDO[7]),
        .I1(DOADO[0]),
        .O(dst2_02_fu_46_reg_0));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[3]_i_3__0 
       (.I0(DOBDO[3]),
        .I1(DOADO[2]),
        .O(dst2_02_fu_46_reg_1));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_110" *) 
module design_1_clefia_0_0_clefia_ByteXor_110_21
   (Q,
    \idx_fu_38_reg[1]_0 ,
    \idx_fu_38_reg[2]_0 ,
    \idx_fu_38_reg[0]_0 ,
    D,
    ap_NS_fsm10_out,
    ADDRARDADDR,
    \x_3_reg_334_reg[7] ,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg,
    \dst2_02_fu_46_reg[7]_0 ,
    \dst3_01_fu_42_reg[7]_0 ,
    grp_ByteXor_110_fu_94_ap_start_reg,
    q0_reg,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
    q0_reg_0,
    q0_reg_1,
    \dst3_01_fu_42_reg[7]_1 ,
    ap_clk,
    SR);
  output [0:0]Q;
  output \idx_fu_38_reg[1]_0 ;
  output \idx_fu_38_reg[2]_0 ;
  output \idx_fu_38_reg[0]_0 ;
  output [1:0]D;
  output ap_NS_fsm10_out;
  output [7:0]ADDRARDADDR;
  output [7:0]\x_3_reg_334_reg[7] ;
  output grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg;
  output [7:0]\dst2_02_fu_46_reg[7]_0 ;
  output [7:0]\dst3_01_fu_42_reg[7]_0 ;
  input grp_ByteXor_110_fu_94_ap_start_reg;
  input [2:0]q0_reg;
  input grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  input [7:0]q0_reg_0;
  input [7:0]q0_reg_1;
  input [7:0]\dst3_01_fu_42_reg[7]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire [7:0]dst16_04_fu_54;
  wire \dst16_04_fu_54[7]_i_1_n_0 ;
  wire \dst2_02_fu_46[7]_i_1_n_0 ;
  wire [7:0]\dst2_02_fu_46_reg[7]_0 ;
  wire \dst3_01_fu_42[7]_i_1_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_1 ;
  wire [7:0]dst_03_fu_50;
  wire \dst_03_fu_50[7]_i_1_n_0 ;
  wire grp_ByteXor_110_fu_94_ap_ready;
  wire grp_ByteXor_110_fu_94_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[0]_0 ;
  wire \idx_fu_38_reg[1]_0 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire [2:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire [7:0]\x_3_reg_334_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(Q),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(Q),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(Q),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_94_ap_start_reg),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q),
        .I1(grp_ByteXor_110_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h88888888F8F888F8)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(q0_reg[0]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .I2(q0_reg[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_94_ap_start_reg),
        .I5(grp_ByteXor_110_fu_94_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(grp_ByteXor_110_fu_94_ap_ready),
        .I1(grp_ByteXor_110_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(q0_reg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q),
        .I1(\idx_fu_38_reg[0]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[1]_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(Q),
        .O(grp_ByteXor_110_fu_94_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst16_04_fu_54[0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst16_04_fu_54[1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst16_04_fu_54[2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst16_04_fu_54[3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst16_04_fu_54[4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst16_04_fu_54[5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst16_04_fu_54[6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst16_04_fu_54[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dst2_02_fu_46[7]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst2_02_fu_46[7]_i_1_n_0 ));
  FDRE \dst2_02_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst2_02_fu_46_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst2_02_fu_46_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst2_02_fu_46_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst2_02_fu_46_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst2_02_fu_46_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst2_02_fu_46_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst2_02_fu_46_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst2_02_fu_46_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst3_01_fu_42_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst3_01_fu_42_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst3_01_fu_42_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst3_01_fu_42_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst3_01_fu_42_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst3_01_fu_42_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst3_01_fu_42_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst3_01_fu_42_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \dst_03_fu_50[7]_i_1 
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst_03_fu_50[7]_i_1_n_0 ));
  FDRE \dst_03_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst_03_fu_50[0]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst_03_fu_50[1]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst_03_fu_50[2]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst_03_fu_50[3]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst_03_fu_50[4]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst_03_fu_50[5]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst_03_fu_50[6]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst_03_fu_50[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_110_fu_94_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .I1(q0_reg[0]),
        .I2(grp_ByteXor_110_fu_94_ap_ready),
        .I3(grp_ByteXor_110_fu_94_ap_start_reg),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_94_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_94_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(\idx_fu_38_reg[2]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_110_fu_94_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[0]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[1]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10
       (.I0(q0_reg_0[0]),
        .I1(dst_03_fu_50[0]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10__0
       (.I0(q0_reg_1[0]),
        .I1(dst16_04_fu_54[0]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_19
       (.I0(q0_reg[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_110_fu_94_ap_start_reg),
        .I3(grp_ByteXor_110_fu_94_ap_ready),
        .O(ap_NS_fsm10_out));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3
       (.I0(q0_reg_0[7]),
        .I1(dst_03_fu_50[7]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3__0
       (.I0(q0_reg_1[7]),
        .I1(dst16_04_fu_54[7]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4
       (.I0(q0_reg_0[6]),
        .I1(dst_03_fu_50[6]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4__0
       (.I0(q0_reg_1[6]),
        .I1(dst16_04_fu_54[6]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5
       (.I0(q0_reg_0[5]),
        .I1(dst_03_fu_50[5]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5__0
       (.I0(q0_reg_1[5]),
        .I1(dst16_04_fu_54[5]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6
       (.I0(q0_reg_0[4]),
        .I1(dst_03_fu_50[4]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6__0
       (.I0(q0_reg_1[4]),
        .I1(dst16_04_fu_54[4]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7
       (.I0(q0_reg_0[3]),
        .I1(dst_03_fu_50[3]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7__0
       (.I0(q0_reg_1[3]),
        .I1(dst16_04_fu_54[3]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8
       (.I0(q0_reg_0[2]),
        .I1(dst_03_fu_50[2]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8__0
       (.I0(q0_reg_1[2]),
        .I1(dst16_04_fu_54[2]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9
       (.I0(q0_reg_0[1]),
        .I1(dst_03_fu_50[1]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9__0
       (.I0(q0_reg_1[1]),
        .I1(dst16_04_fu_54[1]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_334_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(Q),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(Q),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_111" *) 
module design_1_clefia_0_0_clefia_ByteXor_111
   (ADDRARDADDR,
    D,
    \add_ln124_23_reg_174_reg[3]_0 ,
    \add_ln124_23_reg_174_reg[6]_0 ,
    \add_ln124_23_reg_174_reg[7]_0 ,
    \ap_CS_fsm_reg[436] ,
    \ap_CS_fsm_reg[3]_0 ,
    con128_address0,
    \xor_ln124_reg_179_reg[7]_0 ,
    ram_reg,
    grp_ByteXor_11151_fu_384_b_address0,
    ram_reg_0,
    grp_ByteXor_1_fu_524_b_address0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    grp_ByteXor_112_2_fu_366_b_address0,
    ram_reg_4,
    grp_ByteXor_11151_fu_384_b_offset,
    ram_reg_5,
    ram_reg_6,
    grp_ByteXor_112_2_fu_366_b_offset,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    Q,
    \add_ln124_23_reg_174_reg[7]_1 ,
    grp_ByteXor_111_fu_848_ap_start_reg,
    ram_reg_i_33__2_0,
    ram_reg_i_44__0_0,
    ram_reg_i_44__0_1,
    ram_reg_i_28__1,
    ram_reg_i_36__0_0,
    ram_reg_i_44__0_2,
    grp_ByteXor_111_fu_848_ap_start_reg_reg,
    q0,
    DOADO,
    SR,
    ap_clk,
    b_offset);
  output [2:0]ADDRARDADDR;
  output [17:0]D;
  output [2:0]\add_ln124_23_reg_174_reg[3]_0 ;
  output \add_ln124_23_reg_174_reg[6]_0 ;
  output \add_ln124_23_reg_174_reg[7]_0 ;
  output \ap_CS_fsm_reg[436] ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [7:0]con128_address0;
  output [7:0]\xor_ln124_reg_179_reg[7]_0 ;
  input ram_reg;
  input [0:0]grp_ByteXor_11151_fu_384_b_address0;
  input ram_reg_0;
  input [2:0]grp_ByteXor_1_fu_524_b_address0;
  input ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input [0:0]grp_ByteXor_112_2_fu_366_b_address0;
  input ram_reg_4;
  input [1:0]grp_ByteXor_11151_fu_384_b_offset;
  input ram_reg_5;
  input ram_reg_6;
  input [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input [17:0]Q;
  input \add_ln124_23_reg_174_reg[7]_1 ;
  input grp_ByteXor_111_fu_848_ap_start_reg;
  input ram_reg_i_33__2_0;
  input ram_reg_i_44__0_0;
  input ram_reg_i_44__0_1;
  input ram_reg_i_28__1;
  input ram_reg_i_36__0_0;
  input ram_reg_i_44__0_2;
  input grp_ByteXor_111_fu_848_ap_start_reg_reg;
  input [7:0]q0;
  input [7:0]DOADO;
  input [0:0]SR;
  input ap_clk;
  input [2:0]b_offset;

  wire [2:0]ADDRARDADDR;
  wire [17:0]D;
  wire [7:0]DOADO;
  wire [17:0]Q;
  wire [0:0]SR;
  wire [7:3]add_ln124_23_fu_124_p2;
  wire \add_ln124_23_reg_174[7]_i_3_n_0 ;
  wire \add_ln124_23_reg_174[7]_i_4_n_0 ;
  wire \add_ln124_23_reg_174[7]_i_5_n_0 ;
  wire \add_ln124_23_reg_174[7]_i_7_n_0 ;
  wire [2:0]\add_ln124_23_reg_174_reg[3]_0 ;
  wire \add_ln124_23_reg_174_reg[6]_0 ;
  wire \add_ln124_23_reg_174_reg[7]_0 ;
  wire \add_ln124_23_reg_174_reg[7]_1 ;
  wire \add_ln124_23_reg_174_reg[7]_i_2_n_1 ;
  wire \add_ln124_23_reg_174_reg[7]_i_2_n_2 ;
  wire \add_ln124_23_reg_174_reg[7]_i_2_n_3 ;
  wire [4:0]add_ln124_fu_99_p2;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[436] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [2:0]b_offset;
  wire [7:0]con128_address0;
  wire [0:0]grp_ByteXor_11151_fu_384_b_address0;
  wire [1:0]grp_ByteXor_11151_fu_384_b_offset;
  wire grp_ByteXor_111_fu_848_ap_ready;
  wire grp_ByteXor_111_fu_848_ap_start_reg;
  wire grp_ByteXor_111_fu_848_ap_start_reg_reg;
  wire [7:1]grp_ByteXor_111_fu_848_dst_address0;
  wire [0:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  wire [2:0]grp_ByteXor_1_fu_524_b_address0;
  wire idx_fu_300;
  wire [4:4]idx_fu_30_reg;
  wire [7:0]q0;
  wire q0_reg_i_12__2_n_1;
  wire q0_reg_i_12__2_n_2;
  wire q0_reg_i_12__2_n_3;
  wire q0_reg_i_30_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_102_n_0;
  wire ram_reg_i_28__1;
  wire ram_reg_i_33__2_0;
  wire ram_reg_i_33__2_n_0;
  wire ram_reg_i_36__0_0;
  wire ram_reg_i_36__0_n_0;
  wire ram_reg_i_44__0_0;
  wire ram_reg_i_44__0_1;
  wire ram_reg_i_44__0_2;
  wire ram_reg_i_44__0_n_0;
  wire ram_reg_i_86_n_0;
  wire ram_reg_i_91_n_0;
  wire [7:0]xor_ln124_fu_134_p2;
  wire [7:0]\xor_ln124_reg_179_reg[7]_0 ;
  wire [3:3]\NLW_add_ln124_23_reg_174_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_q0_reg_i_12__2_CO_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_23_reg_174[3]_i_1 
       (.I0(con128_address0[3]),
        .O(add_ln124_23_fu_124_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \add_ln124_23_reg_174[7]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(con128_address0[0]),
        .I2(con128_address0[3]),
        .I3(con128_address0[1]),
        .I4(con128_address0[2]),
        .I5(idx_fu_30_reg),
        .O(idx_fu_300));
  LUT5 #(
    .INIT(32'h55555554)) 
    \add_ln124_23_reg_174[7]_i_3 
       (.I0(Q[17]),
        .I1(Q[13]),
        .I2(Q[15]),
        .I3(Q[9]),
        .I4(Q[11]),
        .O(\add_ln124_23_reg_174[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4445444544454444)) 
    \add_ln124_23_reg_174[7]_i_4 
       (.I0(Q[17]),
        .I1(\add_ln124_23_reg_174_reg[7]_1 ),
        .I2(Q[11]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[5]),
        .O(\add_ln124_23_reg_174[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55556566)) 
    \add_ln124_23_reg_174[7]_i_5 
       (.I0(idx_fu_30_reg),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[11]),
        .I4(\add_ln124_23_reg_174[7]_i_7_n_0 ),
        .I5(Q[17]),
        .O(\add_ln124_23_reg_174[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000000F2)) 
    \add_ln124_23_reg_174[7]_i_7 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[13]),
        .I4(Q[9]),
        .O(\add_ln124_23_reg_174[7]_i_7_n_0 ));
  FDRE \add_ln124_23_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(con128_address0[0]),
        .Q(\add_ln124_23_reg_174_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(con128_address0[1]),
        .Q(grp_ByteXor_111_fu_848_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(con128_address0[2]),
        .Q(\add_ln124_23_reg_174_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_23_fu_124_p2[3]),
        .Q(\add_ln124_23_reg_174_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_23_fu_124_p2[4]),
        .Q(grp_ByteXor_111_fu_848_dst_address0[4]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_23_fu_124_p2[5]),
        .Q(grp_ByteXor_111_fu_848_dst_address0[5]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_23_fu_124_p2[6]),
        .Q(grp_ByteXor_111_fu_848_dst_address0[6]),
        .R(1'b0));
  FDRE \add_ln124_23_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_23_fu_124_p2[7]),
        .Q(grp_ByteXor_111_fu_848_dst_address0[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln124_23_reg_174_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_add_ln124_23_reg_174_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln124_23_reg_174_reg[7]_i_2_n_1 ,\add_ln124_23_reg_174_reg[7]_i_2_n_2 ,\add_ln124_23_reg_174_reg[7]_i_2_n_3 }),
        .CYINIT(con128_address0[3]),
        .DI({1'b0,1'b0,1'b0,idx_fu_30_reg}),
        .O(add_ln124_23_fu_124_p2[7:4]),
        .S({Q[17],\add_ln124_23_reg_174[7]_i_3_n_0 ,\add_ln124_23_reg_174[7]_i_4_n_0 ,\add_ln124_23_reg_174[7]_i_5_n_0 }));
  LUT5 #(
    .INIT(32'h44444474)) 
    \ap_CS_fsm[0]_i_1__32 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[0]_i_2__8 
       (.I0(con128_address0[0]),
        .I1(con128_address0[3]),
        .I2(con128_address0[1]),
        .I3(con128_address0[2]),
        .I4(idx_fu_30_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(grp_ByteXor_111_fu_848_ap_ready));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__29 
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(grp_ByteXor_111_fu_848_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__26 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(idx_fu_30_reg),
        .I2(con128_address0[2]),
        .I3(con128_address0[1]),
        .I4(con128_address0[3]),
        .I5(con128_address0[0]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[437]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[438]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[441]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[442]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[445]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[446]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[449]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[450]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[453]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[454]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[457]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[458]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[461]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[462]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[465]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[466]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hFF0BFF00)) 
    \ap_CS_fsm[469]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hF400)) 
    \ap_CS_fsm[470]_i_1 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_111_fu_848_ap_ready),
        .I3(Q[17]),
        .O(D[17]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_ByteXor_111_fu_848_ap_start_reg_i_1
       (.I0(grp_ByteXor_111_fu_848_ap_ready),
        .I1(grp_ByteXor_111_fu_848_ap_start_reg_reg),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(grp_ByteXor_111_fu_848_ap_start_reg),
        .O(\ap_CS_fsm_reg[436] ));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_30[0]_i_1__2 
       (.I0(con128_address0[0]),
        .O(add_ln124_fu_99_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1__3 
       (.I0(con128_address0[0]),
        .I1(con128_address0[1]),
        .O(add_ln124_fu_99_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1__3 
       (.I0(con128_address0[0]),
        .I1(con128_address0[1]),
        .I2(con128_address0[2]),
        .O(add_ln124_fu_99_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_1__3 
       (.I0(con128_address0[1]),
        .I1(con128_address0[0]),
        .I2(con128_address0[2]),
        .I3(con128_address0[3]),
        .O(add_ln124_fu_99_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[4]_i_1__0 
       (.I0(grp_ByteXor_111_fu_848_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_30[4]_i_2__0 
       (.I0(con128_address0[2]),
        .I1(con128_address0[0]),
        .I2(con128_address0[1]),
        .I3(con128_address0[3]),
        .I4(idx_fu_30_reg),
        .O(add_ln124_fu_99_p2[4]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_99_p2[0]),
        .Q(con128_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_99_p2[1]),
        .Q(con128_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_99_p2[2]),
        .Q(con128_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_99_p2[3]),
        .Q(con128_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_99_p2[4]),
        .Q(idx_fu_30_reg),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_12__2
       (.CI(1'b0),
        .CO({NLW_q0_reg_i_12__2_CO_UNCONNECTED[3],q0_reg_i_12__2_n_1,q0_reg_i_12__2_n_2,q0_reg_i_12__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,idx_fu_30_reg}),
        .O(con128_address0[7:4]),
        .S({b_offset,q0_reg_i_30_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA55556566)) 
    q0_reg_i_30
       (.I0(idx_fu_30_reg),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[11]),
        .I4(\add_ln124_23_reg_174[7]_i_7_n_0 ),
        .I5(Q[17]),
        .O(q0_reg_i_30_n_0));
  LUT5 #(
    .INIT(32'h0300AAAA)) 
    ram_reg_i_102
       (.I0(grp_ByteXor_111_fu_848_dst_address0[1]),
        .I1(ram_reg_i_44__0_2),
        .I2(ram_reg_i_44__0_0),
        .I3(ram_reg_i_44__0_1),
        .I4(ram_reg_i_28__1),
        .O(ram_reg_i_102_n_0));
  LUT6 #(
    .INIT(64'hBA00BAFFBAFFBA00)) 
    ram_reg_i_33__2
       (.I0(ram_reg_i_86_n_0),
        .I1(ram_reg_8),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_9),
        .I5(grp_ByteXor_112_2_fu_366_b_offset[0]),
        .O(ram_reg_i_33__2_n_0));
  LUT6 #(
    .INIT(64'hEA00EAFFEAFFEA00)) 
    ram_reg_i_36__0
       (.I0(ram_reg_i_91_n_0),
        .I1(ram_reg_5),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(ram_reg_6),
        .I5(grp_ByteXor_112_2_fu_366_b_offset[1]),
        .O(ram_reg_i_36__0_n_0));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    ram_reg_i_44__0
       (.I0(ram_reg_i_102_n_0),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(ram_reg_3),
        .I4(grp_ByteXor_112_2_fu_366_b_address0),
        .O(ram_reg_i_44__0_n_0));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    ram_reg_i_5__2
       (.I0(ram_reg_i_33__2_n_0),
        .I1(ram_reg),
        .I2(ram_reg_7),
        .I3(grp_ByteXor_11151_fu_384_b_offset[1]),
        .I4(ram_reg_0),
        .I5(grp_ByteXor_1_fu_524_b_address0[1]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    ram_reg_i_6__2
       (.I0(ram_reg_i_36__0_n_0),
        .I1(ram_reg),
        .I2(ram_reg_4),
        .I3(grp_ByteXor_11151_fu_384_b_offset[0]),
        .I4(ram_reg_0),
        .I5(grp_ByteXor_1_fu_524_b_address0[2]),
        .O(ADDRARDADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_78
       (.I0(grp_ByteXor_111_fu_848_dst_address0[7]),
        .I1(ram_reg_i_28__1),
        .O(\add_ln124_23_reg_174_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_83
       (.I0(grp_ByteXor_111_fu_848_dst_address0[6]),
        .I1(ram_reg_i_28__1),
        .O(\add_ln124_23_reg_174_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0300AAAA)) 
    ram_reg_i_86
       (.I0(grp_ByteXor_111_fu_848_dst_address0[5]),
        .I1(ram_reg_i_33__2_0),
        .I2(ram_reg_i_44__0_0),
        .I3(ram_reg_i_44__0_1),
        .I4(ram_reg_i_28__1),
        .O(ram_reg_i_86_n_0));
  LUT5 #(
    .INIT(32'h0C00AAAA)) 
    ram_reg_i_91
       (.I0(grp_ByteXor_111_fu_848_dst_address0[4]),
        .I1(ram_reg_i_36__0_0),
        .I2(ram_reg_i_44__0_0),
        .I3(ram_reg_i_44__0_1),
        .I4(ram_reg_i_28__1),
        .O(ram_reg_i_91_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_9__2
       (.I0(ram_reg_i_44__0_n_0),
        .I1(ram_reg),
        .I2(grp_ByteXor_11151_fu_384_b_address0),
        .I3(ram_reg_0),
        .I4(grp_ByteXor_1_fu_524_b_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[0]_i_1 
       (.I0(q0[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_fu_134_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[1]_i_1 
       (.I0(q0[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_fu_134_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[2]_i_1 
       (.I0(q0[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_fu_134_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[3]_i_1 
       (.I0(q0[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_fu_134_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[4]_i_1 
       (.I0(q0[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_fu_134_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[5]_i_1 
       (.I0(q0[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_fu_134_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[6]_i_1 
       (.I0(q0[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_fu_134_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_179[7]_i_1 
       (.I0(q0[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_fu_134_p2[7]));
  FDRE \xor_ln124_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[0]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[1]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[2]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[3]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[4]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[5]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[6]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_134_p2[7]),
        .Q(\xor_ln124_reg_179_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_11150" *) 
module design_1_clefia_0_0_clefia_ByteXor_11150
   (D,
    dst_03_fu_50_reg_0,
    \idx_fu_38_reg[2]_0 ,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    \idx_fu_38_reg[2]_1 ,
    con192_ce0,
    \ap_CS_fsm_reg[1]_1 ,
    grp_ClefiaF1Xor_fu_702_rk_address0,
    ADDRBWRADDR,
    grp_ClefiaF1Xor_fu_702_ap_start_reg_reg,
    \dst16_04_fu_54_reg[7]_0 ,
    ap_clk,
    dst_03_fu_50_reg_1,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    Q,
    grp_ByteXor_11150_fu_98_ap_start_reg,
    grp_ClefiaF1Xor_fu_702_ap_start_reg,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    con192_address0,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    grp_ClefiaF0Xor_1_fu_663_rk_address0,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    SR);
  output [7:0]D;
  output [7:0]dst_03_fu_50_reg_0;
  output \idx_fu_38_reg[2]_0 ;
  output clefia_s0_ce0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [6:0]ADDRARDADDR;
  output \idx_fu_38_reg[2]_1 ;
  output con192_ce0;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output [1:0]grp_ClefiaF1Xor_fu_702_rk_address0;
  output [7:0]ADDRBWRADDR;
  output grp_ClefiaF1Xor_fu_702_ap_start_reg_reg;
  output [7:0]\dst16_04_fu_54_reg[7]_0 ;
  input ap_clk;
  input [7:0]dst_03_fu_50_reg_1;
  input q0_reg;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input [2:0]Q;
  input grp_ByteXor_11150_fu_98_ap_start_reg;
  input grp_ClefiaF1Xor_fu_702_ap_start_reg;
  input q0_reg_3;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input [6:0]con192_address0;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  input [0:0]q0_reg_11;
  input q0_reg_12;
  input [0:0]q0_reg_13;
  input [7:0]q0_reg_14;
  input [0:0]SR;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire [6:0]con192_address0;
  wire con192_ce0;
  wire \dst16_04_fu_54[7]_i_1__2_n_0 ;
  wire [7:0]\dst16_04_fu_54_reg[7]_0 ;
  wire [7:0]dst3_01_fu_42;
  wire \dst3_01_fu_42[7]_i_1__2_n_0 ;
  wire [7:0]dst_03_fu_50_reg_0;
  wire [7:0]dst_03_fu_50_reg_1;
  wire dst_03_fu_50_reg_i_1_n_0;
  wire dst_03_fu_50_reg_i_2_n_0;
  wire grp_ByteXor_11150_fu_98_ap_ready;
  wire grp_ByteXor_11150_fu_98_ap_start_reg;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg_reg;
  wire [1:0]grp_ClefiaF1Xor_fu_702_rk_address0;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire \idx_fu_38_reg[2]_1 ;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire [0:0]q0_reg_11;
  wire q0_reg_12;
  wire [0:0]q0_reg_13;
  wire [7:0]q0_reg_14;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_15__5_n_0;
  wire q0_reg_i_17__1_n_0;
  wire q0_reg_i_20__0_n_0;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire [15:8]NLW_dst_03_fu_50_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_dst_03_fu_50_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dst_03_fu_50_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_dst_03_fu_50_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_1 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__18 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I1(\idx_fu_38_reg[2]_1 ),
        .I2(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__17 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \ap_CS_fsm[1]_i_1__49 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I3(grp_ByteXor_11150_fu_98_ap_ready),
        .I4(Q[0]),
        .I5(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__14 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I2(\idx_fu_38_reg[2]_1 ),
        .I3(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__43 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I3(grp_ByteXor_11150_fu_98_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_1 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__2 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__2_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[0]),
        .Q(\dst16_04_fu_54_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[1]),
        .Q(\dst16_04_fu_54_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[2]),
        .Q(\dst16_04_fu_54_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[3]),
        .Q(\dst16_04_fu_54_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[4]),
        .Q(\dst16_04_fu_54_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[5]),
        .Q(\dst16_04_fu_54_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[6]),
        .Q(\dst16_04_fu_54_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[7]),
        .Q(\dst16_04_fu_54_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__2 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__2_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[0]),
        .Q(dst3_01_fu_42[0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[1]),
        .Q(dst3_01_fu_42[1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[2]),
        .Q(dst3_01_fu_42[2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[3]),
        .Q(dst3_01_fu_42[3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[4]),
        .Q(dst3_01_fu_42[4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[5]),
        .Q(dst3_01_fu_42[5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[6]),
        .Q(dst3_01_fu_42[6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__2_n_0 ),
        .D(dst_03_fu_50_reg_1[7]),
        .Q(dst3_01_fu_42[7]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_fu_702/grp_ByteXor_11150_fu_98/dst_03_fu_50_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    dst_03_fu_50_reg
       (.ADDRARDADDR({1'b0,1'b0,dst_03_fu_50_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,dst_03_fu_50_reg_1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_dst_03_fu_50_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_dst_03_fu_50_reg_DOBDO_UNCONNECTED[15:8],dst_03_fu_50_reg_0}),
        .DOPADOP(NLW_dst_03_fu_50_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_dst_03_fu_50_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dst_03_fu_50_reg_i_1_n_0),
        .ENBWREN(dst_03_fu_50_reg_i_2_n_0),
        .REGCEAREGCE(clefia_s1_ce0),
        .REGCEB(clefia_s1_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h04)) 
    dst_03_fu_50_reg_i_1
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(dst_03_fu_50_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    dst_03_fu_50_reg_i_2
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(dst_03_fu_50_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hAA08)) 
    dst_03_fu_50_reg_i_3
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I3(grp_ByteXor_11150_fu_98_ap_ready),
        .O(clefia_s1_ce0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_11150_fu_98_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_ByteXor_11150_fu_98_ap_ready),
        .I3(grp_ByteXor_11150_fu_98_ap_start_reg),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_98_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_98_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(\idx_fu_38_reg[2]_1 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_98_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[2]_1 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10__1
       (.I0(q0_reg_14[7]),
        .I1(dst3_01_fu_42[7]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_10__4
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I1(q0_reg_4),
        .I2(grp_ClefiaF0Xor_1_fu_663_rk_address0[0]),
        .I3(q0_reg_6),
        .I4(con192_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_11__0
       (.I0(q0_reg_14[6]),
        .I1(dst3_01_fu_42[6]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_12__0
       (.I0(q0_reg_14[5]),
        .I1(dst3_01_fu_42[5]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_13__0
       (.I0(q0_reg_14[4]),
        .I1(dst3_01_fu_42[4]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_14__1
       (.I0(q0_reg_14[3]),
        .I1(dst3_01_fu_42[3]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_15__0
       (.I0(q0_reg_14[2]),
        .I1(dst3_01_fu_42[2]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    q0_reg_i_15__5
       (.I0(q0_reg),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(q0_reg_0),
        .I3(q0_reg_1),
        .I4(q0_reg_2),
        .O(q0_reg_i_15__5_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_16__0
       (.I0(q0_reg_14[1]),
        .I1(dst3_01_fu_42[1]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h80)) 
    q0_reg_i_17__1
       (.I0(q0_reg),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(q0_reg_0),
        .O(q0_reg_i_17__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_17__2
       (.I0(q0_reg_14[0]),
        .I1(dst3_01_fu_42[0]),
        .I2(Q[2]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    q0_reg_i_18__1
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I1(\idx_fu_38_reg[2]_1 ),
        .I2(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(grp_ByteXor_11150_fu_98_ap_ready));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    q0_reg_i_1__1
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(q0_reg_4),
        .I2(q0_reg_11),
        .I3(q0_reg_12),
        .I4(q0_reg_6),
        .I5(q0_reg_13),
        .O(con192_ce0));
  LUT5 #(
    .INIT(32'hFFFFAA08)) 
    q0_reg_i_1__7
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11150_fu_98_ap_start_reg),
        .I3(grp_ByteXor_11150_fu_98_ap_ready),
        .I4(Q[2]),
        .O(clefia_s0_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_20__0
       (.I0(q0_reg_0),
        .I1(\idx_fu_38_reg[2]_0 ),
        .O(q0_reg_i_20__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_23
       (.I0(q0_reg_3),
        .I1(\idx_fu_38_reg[2]_1 ),
        .O(\idx_fu_38_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hD1FFD100)) 
    q0_reg_i_3__5
       (.I0(q0_reg_7),
        .I1(q0_reg_4),
        .I2(q0_reg_i_15__5_n_0),
        .I3(q0_reg_6),
        .I4(con192_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_4__5
       (.I0(q0_reg_i_17__1_n_0),
        .I1(q0_reg_8),
        .I2(q0_reg_4),
        .I3(q0_reg_9),
        .I4(q0_reg_6),
        .I5(con192_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_5__5
       (.I0(q0_reg_i_20__0_n_0),
        .I1(q0_reg),
        .I2(q0_reg_4),
        .I3(q0_reg_10),
        .I4(q0_reg_6),
        .I5(con192_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_7__5
       (.I0(\idx_fu_38_reg[2]_1 ),
        .I1(q0_reg_3),
        .I2(q0_reg_4),
        .I3(q0_reg_5),
        .I4(q0_reg_6),
        .I5(con192_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    q0_reg_i_8__5
       (.I0(\idx_fu_38_reg[2]_1 ),
        .I1(q0_reg_4),
        .I2(grp_ClefiaF0Xor_1_fu_663_rk_address0[2]),
        .I3(q0_reg_6),
        .I4(con192_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_9__4
       (.I0(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I1(q0_reg_4),
        .I2(grp_ClefiaF0Xor_1_fu_663_rk_address0[1]),
        .I3(q0_reg_6),
        .I4(con192_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_1 ),
        .I3(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_fu_702_rk_address0[1]),
        .I2(\idx_fu_38_reg[2]_1 ),
        .I3(grp_ClefiaF1Xor_fu_702_rk_address0[0]),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_11150" *) 
module design_1_clefia_0_0_clefia_ByteXor_11150_25
   (grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \idx_fu_38_reg[1]_0 ,
    \idx_fu_38_reg[2]_0 ,
    \idx_fu_38_reg[0]_0 ,
    D,
    ap_NS_fsm10_out,
    ADDRARDADDR,
    \x_3_reg_334_reg[7] ,
    \dst2_02_fu_46_reg[7]_0 ,
    \dst3_01_fu_42_reg[7]_0 ,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
    Q,
    grp_ByteXor_11150_fu_94_ap_start_reg,
    q0_reg,
    dst2_02_fu_46_reg,
    \dst3_01_fu_42_reg[7]_1 ,
    ap_clk,
    SR);
  output grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \idx_fu_38_reg[1]_0 ;
  output \idx_fu_38_reg[2]_0 ;
  output \idx_fu_38_reg[0]_0 ;
  output [1:0]D;
  output ap_NS_fsm10_out;
  output [7:0]ADDRARDADDR;
  output [7:0]\x_3_reg_334_reg[7] ;
  output [7:0]\dst2_02_fu_46_reg[7]_0 ;
  output [7:0]\dst3_01_fu_42_reg[7]_0 ;
  input grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  input [2:0]Q;
  input grp_ByteXor_11150_fu_94_ap_start_reg;
  input [7:0]q0_reg;
  input [7:0]dst2_02_fu_46_reg;
  input [7:0]\dst3_01_fu_42_reg[7]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire [7:0]dst16_04_fu_54;
  wire \dst16_04_fu_54[7]_i_1__1_n_0 ;
  wire \dst2_02_fu_46[7]_i_1__0_n_0 ;
  wire [7:0]dst2_02_fu_46_reg;
  wire [7:0]\dst2_02_fu_46_reg[7]_0 ;
  wire \dst3_01_fu_42[7]_i_1__1_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_1 ;
  wire [7:0]dst_03_fu_50;
  wire \dst_03_fu_50[7]_i_1__0_n_0 ;
  wire grp_ByteXor_11150_fu_94_ap_ready;
  wire grp_ByteXor_11150_fu_94_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[0]_0 ;
  wire \idx_fu_38_reg[1]_0 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire [7:0]q0_reg;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire [7:0]\x_3_reg_334_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_94_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(grp_ByteXor_11150_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h88888888F8F888F8)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(Q[0]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_94_ap_start_reg),
        .I5(grp_ByteXor_11150_fu_94_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(grp_ByteXor_11150_fu_94_ap_ready),
        .I1(grp_ByteXor_11150_fu_94_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__11 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_38_reg[0]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[1]_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_ByteXor_11150_fu_94_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__1 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__1_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst16_04_fu_54[0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst16_04_fu_54[1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst16_04_fu_54[2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst16_04_fu_54[3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst16_04_fu_54[4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst16_04_fu_54[5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst16_04_fu_54[6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst16_04_fu_54[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dst2_02_fu_46[7]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst2_02_fu_46[7]_i_1__0_n_0 ));
  FDRE \dst2_02_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst2_02_fu_46_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst2_02_fu_46_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst2_02_fu_46_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst2_02_fu_46_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst2_02_fu_46_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst2_02_fu_46_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst2_02_fu_46_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst2_02_fu_46_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_10
       (.I0(dst2_02_fu_46_reg[0]),
        .I1(dst16_04_fu_54[0]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    dst2_02_fu_46_reg_i_12
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11150_fu_94_ap_start_reg),
        .I3(grp_ByteXor_11150_fu_94_ap_ready),
        .O(ap_NS_fsm10_out));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_3
       (.I0(dst2_02_fu_46_reg[7]),
        .I1(dst16_04_fu_54[7]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_4
       (.I0(dst2_02_fu_46_reg[6]),
        .I1(dst16_04_fu_54[6]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_5
       (.I0(dst2_02_fu_46_reg[5]),
        .I1(dst16_04_fu_54[5]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_6
       (.I0(dst2_02_fu_46_reg[4]),
        .I1(dst16_04_fu_54[4]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_7
       (.I0(dst2_02_fu_46_reg[3]),
        .I1(dst16_04_fu_54[3]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_8
       (.I0(dst2_02_fu_46_reg[2]),
        .I1(dst16_04_fu_54[2]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    dst2_02_fu_46_reg_i_9
       (.I0(dst2_02_fu_46_reg[1]),
        .I1(dst16_04_fu_54[1]),
        .I2(Q[2]),
        .O(\x_3_reg_334_reg[7] [1]));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__1 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__1_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst3_01_fu_42_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst3_01_fu_42_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst3_01_fu_42_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst3_01_fu_42_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst3_01_fu_42_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst3_01_fu_42_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst3_01_fu_42_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst3_01_fu_42_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \dst_03_fu_50[7]_i_1__0 
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst_03_fu_50[7]_i_1__0_n_0 ));
  FDRE \dst_03_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst_03_fu_50[0]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst_03_fu_50[1]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst_03_fu_50[2]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst_03_fu_50[3]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst_03_fu_50[4]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst_03_fu_50[5]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst_03_fu_50[6]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__0_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst_03_fu_50[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_11150_fu_94_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_ByteXor_11150_fu_94_ap_ready),
        .I3(grp_ByteXor_11150_fu_94_ap_start_reg),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_94_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_94_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(\idx_fu_38_reg[2]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11150_fu_94_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[0]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[1]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_2__0
       (.I0(q0_reg[7]),
        .I1(dst_03_fu_50[7]),
        .I2(Q[2]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3__1
       (.I0(q0_reg[6]),
        .I1(dst_03_fu_50[6]),
        .I2(Q[2]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4__1
       (.I0(q0_reg[5]),
        .I1(dst_03_fu_50[5]),
        .I2(Q[2]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5__1
       (.I0(q0_reg[4]),
        .I1(dst_03_fu_50[4]),
        .I2(Q[2]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6__1
       (.I0(q0_reg[3]),
        .I1(dst_03_fu_50[3]),
        .I2(Q[2]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7__1
       (.I0(q0_reg[2]),
        .I1(dst_03_fu_50[2]),
        .I2(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8__1
       (.I0(q0_reg[1]),
        .I1(dst_03_fu_50[1]),
        .I2(Q[2]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9__1
       (.I0(q0_reg[0]),
        .I1(dst_03_fu_50[0]),
        .I2(Q[2]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_11151" *) 
module design_1_clefia_0_0_clefia_ByteXor_11151
   (clefia_s1_ce0,
    grp_ByteXor_11151_fu_384_ap_done,
    clefia_s1_ce1,
    D,
    \ap_CS_fsm_reg[100] ,
    grp_ByteXor_11151_fu_384_a_address0,
    \idx_fu_38_reg[1]_0 ,
    \idx_fu_38_reg[2]_0 ,
    ADDRBWRADDR,
    \idx_fu_38_reg[0]_0 ,
    ADDRARDADDR,
    \dst3_01_fu_42_reg[7]_0 ,
    ap_return_3,
    ap_return_2,
    ap_return_1,
    \ap_CS_fsm_reg[23] ,
    grp_ByteXor_11151_fu_384_b_address0,
    \idx_fu_38_reg[1]_1 ,
    \idx_fu_38_reg[1]_2 ,
    b_ce0,
    \ap_CS_fsm_reg[100]_0 ,
    \ap_CS_fsm_reg[100]_1 ,
    Q,
    dst2_02_fu_46_reg,
    dst2_02_fu_46_reg_0,
    grp_ByteXor_11151_fu_384_b_offset,
    ram_reg_0_15_0_0_i_5__6,
    ram_reg_0_15_0_0_i_5__6_0,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    grp_ByteXor_11151_fu_384_ap_start_reg,
    q0,
    \dst3_01_fu_42_reg[7]_1 ,
    DOADO,
    ap_rst_n_inv,
    ap_clk,
    ram_reg_i_45__1_0,
    ram_reg_i_45__1_1);
  output clefia_s1_ce0;
  output grp_ByteXor_11151_fu_384_ap_done;
  output clefia_s1_ce1;
  output [7:0]D;
  output \ap_CS_fsm_reg[100] ;
  output [2:0]grp_ByteXor_11151_fu_384_a_address0;
  output \idx_fu_38_reg[1]_0 ;
  output \idx_fu_38_reg[2]_0 ;
  output [7:0]ADDRBWRADDR;
  output \idx_fu_38_reg[0]_0 ;
  output [7:0]ADDRARDADDR;
  output [7:0]\dst3_01_fu_42_reg[7]_0 ;
  output [7:0]ap_return_3;
  output [7:0]ap_return_2;
  output [7:0]ap_return_1;
  output \ap_CS_fsm_reg[23] ;
  output [2:0]grp_ByteXor_11151_fu_384_b_address0;
  output \idx_fu_38_reg[1]_1 ;
  output \idx_fu_38_reg[1]_2 ;
  output b_ce0;
  output \ap_CS_fsm_reg[100]_0 ;
  output \ap_CS_fsm_reg[100]_1 ;
  input [11:0]Q;
  input dst2_02_fu_46_reg;
  input dst2_02_fu_46_reg_0;
  input [7:0]grp_ByteXor_11151_fu_384_b_offset;
  input [2:0]ram_reg_0_15_0_0_i_5__6;
  input [2:0]ram_reg_0_15_0_0_i_5__6_0;
  input [7:0]q0_reg;
  input [7:0]q0_reg_0;
  input [7:0]q0_reg_1;
  input grp_ByteXor_11151_fu_384_ap_start_reg;
  input [7:0]q0;
  input [7:0]\dst3_01_fu_42_reg[7]_1 ;
  input [7:0]DOADO;
  input ap_rst_n_inv;
  input ap_clk;
  input ram_reg_i_45__1_0;
  input [0:0]ram_reg_i_45__1_1;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [11:0]Q;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire \ap_CS_fsm_reg[100] ;
  wire \ap_CS_fsm_reg[100]_0 ;
  wire \ap_CS_fsm_reg[100]_1 ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]ap_return_1;
  wire [7:0]ap_return_2;
  wire [7:0]ap_return_3;
  wire ap_rst_n_inv;
  wire b_ce0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce1;
  wire \dst16_04_fu_54[7]_i_1__5_n_0 ;
  wire \dst2_02_fu_46[7]_i_1__2_n_0 ;
  wire dst2_02_fu_46_reg;
  wire dst2_02_fu_46_reg_0;
  wire dst2_02_fu_46_reg_i_13_n_0;
  wire dst2_02_fu_46_reg_i_14_n_0;
  wire dst2_02_fu_46_reg_i_15_n_0;
  wire dst2_02_fu_46_reg_i_16_n_0;
  wire dst2_02_fu_46_reg_i_17_n_0;
  wire dst2_02_fu_46_reg_i_18_n_0;
  wire dst2_02_fu_46_reg_i_19_n_0;
  wire dst2_02_fu_46_reg_i_20_n_0;
  wire dst2_02_fu_46_reg_i_21_n_0;
  wire dst2_02_fu_46_reg_i_22_n_0;
  wire dst2_02_fu_46_reg_i_23_n_0;
  wire dst2_02_fu_46_reg_i_24_n_0;
  wire dst2_02_fu_46_reg_i_25_n_0;
  wire dst2_02_fu_46_reg_i_26_n_0;
  wire dst2_02_fu_46_reg_i_27_n_0;
  wire dst2_02_fu_46_reg_i_28_n_0;
  wire \dst3_01_fu_42[7]_i_1__5_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_1 ;
  wire \dst_03_fu_50[7]_i_1__2_n_0 ;
  wire [2:0]grp_ByteXor_11151_fu_384_a_address0;
  wire grp_ByteXor_11151_fu_384_ap_done;
  wire grp_ByteXor_11151_fu_384_ap_ready;
  wire [7:0]grp_ByteXor_11151_fu_384_ap_return_0;
  wire grp_ByteXor_11151_fu_384_ap_start_reg;
  wire [2:0]grp_ByteXor_11151_fu_384_b_address0;
  wire [7:0]grp_ByteXor_11151_fu_384_b_offset;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[0]_0 ;
  wire \idx_fu_38_reg[1]_0 ;
  wire \idx_fu_38_reg[1]_1 ;
  wire \idx_fu_38_reg[1]_2 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire [7:0]q0;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_i_11__5_n_0;
  wire q0_reg_i_12__5_n_0;
  wire q0_reg_i_13__4_n_0;
  wire q0_reg_i_14__5_n_0;
  wire q0_reg_i_15__4_n_0;
  wire q0_reg_i_16__4_n_0;
  wire q0_reg_i_17__5_n_0;
  wire q0_reg_i_18__5_n_0;
  wire q0_reg_i_19__4_n_0;
  wire q0_reg_i_20__4_n_0;
  wire q0_reg_i_21__2_n_0;
  wire q0_reg_i_22__2_n_0;
  wire q0_reg_i_23__2_n_0;
  wire q0_reg_i_24__2_n_0;
  wire q0_reg_i_25__2_n_0;
  wire q0_reg_i_26__2_n_0;
  wire q0_reg_i_27__2_n_0;
  wire q0_reg_i_28__2_n_0;
  wire q0_reg_i_29__2_n_0;
  wire q0_reg_i_30__2_n_0;
  wire q0_reg_i_31__2_n_0;
  wire q0_reg_i_32__2_n_0;
  wire q0_reg_i_33__2_n_0;
  wire q0_reg_i_34__2_n_0;
  wire [2:0]ram_reg_0_15_0_0_i_5__6;
  wire [2:0]ram_reg_0_15_0_0_i_5__6_0;
  wire ram_reg_i_45__1_0;
  wire [0:0]ram_reg_i_45__1_1;
  wire ram_reg_i_96_n_0;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire [7:0]xor_ln124_fu_184_p2;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I1(b_ce0),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(b_ce0),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I3(b_ce0),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__41 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11151_fu_384_ap_start_reg),
        .I5(b_ce0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[100]_i_1__0 
       (.I0(Q[6]),
        .I1(grp_ByteXor_11151_fu_384_ap_done),
        .I2(Q[7]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[101]_i_1__0 
       (.I0(grp_ByteXor_11151_fu_384_ap_done),
        .I1(Q[7]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[106]_i_1__0 
       (.I0(Q[9]),
        .I1(grp_ByteXor_11151_fu_384_ap_done),
        .I2(Q[10]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[107]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_ap_done),
        .I1(Q[10]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__34 
       (.I0(b_ce0),
        .I1(grp_ByteXor_11151_fu_384_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[0]),
        .I1(grp_ByteXor_11151_fu_384_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__30 
       (.I0(b_ce0),
        .I1(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[30]_i_1__0 
       (.I0(Q[3]),
        .I1(grp_ByteXor_11151_fu_384_ap_done),
        .I2(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[31]_i_1__0 
       (.I0(grp_ByteXor_11151_fu_384_ap_done),
        .I1(Q[4]),
        .O(D[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(b_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__5 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__5_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[0]),
        .Q(ap_return_1[0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[1]),
        .Q(ap_return_1[1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[2]),
        .Q(ap_return_1[2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[3]),
        .Q(ap_return_1[3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[4]),
        .Q(ap_return_1[4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[5]),
        .Q(ap_return_1[5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[6]),
        .Q(ap_return_1[6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[7]),
        .Q(ap_return_1[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dst2_02_fu_46[7]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst2_02_fu_46[7]_i_1__2_n_0 ));
  FDRE \dst2_02_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[0]),
        .Q(ap_return_2[0]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[1]),
        .Q(ap_return_2[1]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[2]),
        .Q(ap_return_2[2]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[3]),
        .Q(ap_return_2[3]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[4]),
        .Q(ap_return_2[4]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[5]),
        .Q(ap_return_2[5]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[6]),
        .Q(ap_return_2[6]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[7]),
        .Q(ap_return_2[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_10__0
       (.I0(dst2_02_fu_46_reg_i_27_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_28_n_0),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    dst2_02_fu_46_reg_i_11__0
       (.I0(b_ce0),
        .I1(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I4(grp_ByteXor_11151_fu_384_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteXor_11151_fu_384_ap_done));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_13
       (.I0(ap_return_2[7]),
        .I1(Q[4]),
        .I2(q0_reg_0[7]),
        .I3(Q[2]),
        .I4(ap_return_1[7]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_14
       (.I0(ap_return_2[7]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[7]),
        .I5(ap_return_1[7]),
        .O(dst2_02_fu_46_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_15
       (.I0(ap_return_2[6]),
        .I1(Q[4]),
        .I2(q0_reg_0[6]),
        .I3(Q[2]),
        .I4(ap_return_1[6]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_16
       (.I0(ap_return_2[6]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[6]),
        .I5(ap_return_1[6]),
        .O(dst2_02_fu_46_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_17
       (.I0(ap_return_2[5]),
        .I1(Q[4]),
        .I2(q0_reg_0[5]),
        .I3(Q[2]),
        .I4(ap_return_1[5]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_18
       (.I0(ap_return_2[5]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[5]),
        .I5(ap_return_1[5]),
        .O(dst2_02_fu_46_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_19
       (.I0(ap_return_2[4]),
        .I1(Q[4]),
        .I2(q0_reg_0[4]),
        .I3(Q[2]),
        .I4(ap_return_1[4]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_20
       (.I0(ap_return_2[4]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[4]),
        .I5(ap_return_1[4]),
        .O(dst2_02_fu_46_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_21
       (.I0(ap_return_2[3]),
        .I1(Q[4]),
        .I2(q0_reg_0[3]),
        .I3(Q[2]),
        .I4(ap_return_1[3]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_22
       (.I0(ap_return_2[3]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[3]),
        .I5(ap_return_1[3]),
        .O(dst2_02_fu_46_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_23
       (.I0(ap_return_2[2]),
        .I1(Q[4]),
        .I2(q0_reg_0[2]),
        .I3(Q[2]),
        .I4(ap_return_1[2]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_24
       (.I0(ap_return_2[2]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[2]),
        .I5(ap_return_1[2]),
        .O(dst2_02_fu_46_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_25
       (.I0(ap_return_2[1]),
        .I1(Q[4]),
        .I2(q0_reg_0[1]),
        .I3(Q[2]),
        .I4(ap_return_1[1]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_26
       (.I0(ap_return_2[1]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[1]),
        .I5(ap_return_1[1]),
        .O(dst2_02_fu_46_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'h4744477747774777)) 
    dst2_02_fu_46_reg_i_27
       (.I0(ap_return_2[0]),
        .I1(Q[4]),
        .I2(q0_reg_0[0]),
        .I3(Q[2]),
        .I4(ap_return_1[0]),
        .I5(Q[1]),
        .O(dst2_02_fu_46_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'hBBB88B88B8B88888)) 
    dst2_02_fu_46_reg_i_28
       (.I0(ap_return_2[0]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(q0_reg_0[0]),
        .I5(ap_return_1[0]),
        .O(dst2_02_fu_46_reg_i_28_n_0));
  LUT5 #(
    .INIT(32'h0C0CFFAE)) 
    dst2_02_fu_46_reg_i_2__0
       (.I0(Q[2]),
        .I1(grp_ByteXor_11151_fu_384_ap_done),
        .I2(dst2_02_fu_46_reg),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_0),
        .O(clefia_s1_ce0));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_3__0
       (.I0(dst2_02_fu_46_reg_i_13_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_14_n_0),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_4__0
       (.I0(dst2_02_fu_46_reg_i_15_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_16_n_0),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_5__0
       (.I0(dst2_02_fu_46_reg_i_17_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_18_n_0),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_6__0
       (.I0(dst2_02_fu_46_reg_i_19_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_20_n_0),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_7__0
       (.I0(dst2_02_fu_46_reg_i_21_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_22_n_0),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_8__0
       (.I0(dst2_02_fu_46_reg_i_23_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_24_n_0),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    dst2_02_fu_46_reg_i_9__0
       (.I0(dst2_02_fu_46_reg_i_25_n_0),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(dst2_02_fu_46_reg_i_26_n_0),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__5 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__5_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[0]),
        .Q(ap_return_3[0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[1]),
        .Q(ap_return_3[1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[2]),
        .Q(ap_return_3[2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[3]),
        .Q(ap_return_3[3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[4]),
        .Q(ap_return_3[4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[5]),
        .Q(ap_return_3[5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[6]),
        .Q(ap_return_3[6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__5_n_0 ),
        .D(xor_ln124_fu_184_p2[7]),
        .Q(ap_return_3[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[0]_i_1 
       (.I0(q0[0]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [0]),
        .I4(DOADO[0]),
        .O(xor_ln124_fu_184_p2[0]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[1]_i_1 
       (.I0(q0[1]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [1]),
        .I4(DOADO[1]),
        .O(xor_ln124_fu_184_p2[1]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[2]_i_1 
       (.I0(q0[2]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [2]),
        .I4(DOADO[2]),
        .O(xor_ln124_fu_184_p2[2]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[3]_i_1 
       (.I0(q0[3]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [3]),
        .I4(DOADO[3]),
        .O(xor_ln124_fu_184_p2[3]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[4]_i_1 
       (.I0(q0[4]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [4]),
        .I4(DOADO[4]),
        .O(xor_ln124_fu_184_p2[4]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[5]_i_1 
       (.I0(q0[5]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [5]),
        .I4(DOADO[5]),
        .O(xor_ln124_fu_184_p2[5]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[6]_i_1 
       (.I0(q0[6]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [6]),
        .I4(DOADO[6]),
        .O(xor_ln124_fu_184_p2[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \dst_03_fu_50[7]_i_1__2 
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst_03_fu_50[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    \dst_03_fu_50[7]_i_2 
       (.I0(q0[7]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(\dst3_01_fu_42_reg[7]_1 [7]),
        .I4(DOADO[7]),
        .O(xor_ln124_fu_184_p2[7]));
  FDRE \dst_03_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[0]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[0]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[1]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[1]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[2]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[2]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[3]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[3]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[4]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[4]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[5]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[5]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[6]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[6]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__2_n_0 ),
        .D(xor_ln124_fu_184_p2[7]),
        .Q(grp_ByteXor_11151_fu_384_ap_return_0[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_ByteXor_11151_fu_384_ap_start_reg_i_1
       (.I0(grp_ByteXor_11151_fu_384_ap_ready),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(grp_ByteXor_11151_fu_384_ap_start_reg),
        .O(\ap_CS_fsm_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    grp_ByteXor_11151_fu_384_ap_start_reg_i_2
       (.I0(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I3(b_ce0),
        .O(grp_ByteXor_11151_fu_384_ap_ready));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11151_fu_384_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11151_fu_384_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11151_fu_384_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(grp_ByteXor_11151_fu_384_a_address0[0]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(grp_ByteXor_11151_fu_384_a_address0[1]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(grp_ByteXor_11151_fu_384_a_address0[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_11__5
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[7]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[7]),
        .I4(Q[5]),
        .I5(q0_reg_1[7]),
        .O(q0_reg_i_11__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_12__5
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_27__2_n_0),
        .O(q0_reg_i_12__5_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_13__4
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[6]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[6]),
        .I4(Q[5]),
        .I5(q0_reg_1[6]),
        .O(q0_reg_i_13__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_14__5
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_28__2_n_0),
        .O(q0_reg_i_14__5_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_15__4
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[5]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[5]),
        .I4(Q[5]),
        .I5(q0_reg_1[5]),
        .O(q0_reg_i_15__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_16__4
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_29__2_n_0),
        .O(q0_reg_i_16__4_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_17__5
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[4]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[4]),
        .I4(Q[5]),
        .I5(q0_reg_1[4]),
        .O(q0_reg_i_17__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_18__5
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_30__2_n_0),
        .O(q0_reg_i_18__5_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_19__4
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[3]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[3]),
        .I4(Q[5]),
        .I5(q0_reg_1[3]),
        .O(q0_reg_i_19__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_20__4
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_31__2_n_0),
        .O(q0_reg_i_20__4_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_21__2
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[2]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[2]),
        .I4(Q[5]),
        .I5(q0_reg_1[2]),
        .O(q0_reg_i_21__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_22__2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_32__2_n_0),
        .O(q0_reg_i_22__2_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_23__2
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[1]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[1]),
        .I4(Q[5]),
        .I5(q0_reg_1[1]),
        .O(q0_reg_i_23__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_24__2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_33__2_n_0),
        .O(q0_reg_i_24__2_n_0));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    q0_reg_i_25__2
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[0]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(q0_reg_0[0]),
        .I4(Q[5]),
        .I5(q0_reg_1[0]),
        .O(q0_reg_i_25__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_26__2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(q0_reg_i_34__2_n_0),
        .O(q0_reg_i_26__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_27__2
       (.I0(ap_return_1[7]),
        .I1(Q[4]),
        .I2(q0_reg_1[7]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[7]),
        .I5(Q[1]),
        .O(q0_reg_i_27__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_28__2
       (.I0(ap_return_1[6]),
        .I1(Q[4]),
        .I2(q0_reg_1[6]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[6]),
        .I5(Q[1]),
        .O(q0_reg_i_28__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_29__2
       (.I0(ap_return_1[5]),
        .I1(Q[4]),
        .I2(q0_reg_1[5]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[5]),
        .I5(Q[1]),
        .O(q0_reg_i_29__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_2__5
       (.I0(q0_reg_i_11__5_n_0),
        .I1(q0_reg_i_12__5_n_0),
        .I2(ap_return_3[7]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[7]),
        .O(\dst3_01_fu_42_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_30__2
       (.I0(ap_return_1[4]),
        .I1(Q[4]),
        .I2(q0_reg_1[4]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[4]),
        .I5(Q[1]),
        .O(q0_reg_i_30__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_31__2
       (.I0(ap_return_1[3]),
        .I1(Q[4]),
        .I2(q0_reg_1[3]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[3]),
        .I5(Q[1]),
        .O(q0_reg_i_31__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_32__2
       (.I0(ap_return_1[2]),
        .I1(Q[4]),
        .I2(q0_reg_1[2]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[2]),
        .I5(Q[1]),
        .O(q0_reg_i_32__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_33__2
       (.I0(ap_return_1[1]),
        .I1(Q[4]),
        .I2(q0_reg_1[1]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[1]),
        .I5(Q[1]),
        .O(q0_reg_i_33__2_n_0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    q0_reg_i_34__2
       (.I0(ap_return_1[0]),
        .I1(Q[4]),
        .I2(q0_reg_1[0]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11151_fu_384_ap_return_0[0]),
        .I5(Q[1]),
        .O(q0_reg_i_34__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_3__7
       (.I0(q0_reg_i_13__4_n_0),
        .I1(q0_reg_i_14__5_n_0),
        .I2(ap_return_3[6]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[6]),
        .O(\dst3_01_fu_42_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_4__7
       (.I0(q0_reg_i_15__4_n_0),
        .I1(q0_reg_i_16__4_n_0),
        .I2(ap_return_3[5]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[5]),
        .O(\dst3_01_fu_42_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_5__7
       (.I0(q0_reg_i_17__5_n_0),
        .I1(q0_reg_i_18__5_n_0),
        .I2(ap_return_3[4]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[4]),
        .O(\dst3_01_fu_42_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_6__7
       (.I0(q0_reg_i_19__4_n_0),
        .I1(q0_reg_i_20__4_n_0),
        .I2(ap_return_3[3]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[3]),
        .O(\dst3_01_fu_42_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_7__7
       (.I0(q0_reg_i_21__2_n_0),
        .I1(q0_reg_i_22__2_n_0),
        .I2(ap_return_3[2]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[2]),
        .O(\dst3_01_fu_42_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_8__7
       (.I0(q0_reg_i_23__2_n_0),
        .I1(q0_reg_i_24__2_n_0),
        .I2(ap_return_3[1]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[1]),
        .O(\dst3_01_fu_42_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    q0_reg_i_9__7
       (.I0(q0_reg_i_25__2_n_0),
        .I1(q0_reg_i_26__2_n_0),
        .I2(ap_return_3[0]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(q0_reg[0]),
        .O(\dst3_01_fu_42_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_1
       (.I0(grp_ByteXor_11151_fu_384_ap_done),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(clefia_s1_ce1));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_2
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[7]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_3
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[6]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_4
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[5]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_5
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[4]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_6
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[3]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_7
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[2]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_8
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[1]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    q1_reg_i_9
       (.I0(grp_ByteXor_11151_fu_384_ap_return_0[0]),
        .I1(Q[10]),
        .I2(Q[4]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    ram_reg_0_15_0_0_i_10__5
       (.I0(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(ram_reg_0_15_0_0_i_5__6[0]),
        .I4(Q[2]),
        .I5(ram_reg_0_15_0_0_i_5__6_0[0]),
        .O(\idx_fu_38_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    ram_reg_0_15_0_0_i_11__5
       (.I0(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(ram_reg_0_15_0_0_i_5__6[1]),
        .I4(Q[8]),
        .I5(ram_reg_0_15_0_0_i_5__6_0[1]),
        .O(\idx_fu_38_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFABA80000ABA8)) 
    ram_reg_0_15_0_0_i_13__4
       (.I0(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I1(Q[7]),
        .I2(Q[10]),
        .I3(ram_reg_0_15_0_0_i_5__6[2]),
        .I4(Q[8]),
        .I5(ram_reg_0_15_0_0_i_5__6_0[2]),
        .O(\idx_fu_38_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_reg_i_29__2
       (.I0(grp_ByteXor_11151_fu_384_b_offset[5]),
        .I1(\idx_fu_38_reg[1]_2 ),
        .I2(grp_ByteXor_11151_fu_384_b_offset[4]),
        .I3(grp_ByteXor_11151_fu_384_b_offset[6]),
        .I4(grp_ByteXor_11151_fu_384_b_offset[7]),
        .O(grp_ByteXor_11151_fu_384_b_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_31__1
       (.I0(grp_ByteXor_11151_fu_384_b_offset[5]),
        .I1(\idx_fu_38_reg[1]_2 ),
        .I2(grp_ByteXor_11151_fu_384_b_offset[4]),
        .O(\ap_CS_fsm_reg[100]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_34__1
       (.I0(grp_ByteXor_11151_fu_384_b_offset[4]),
        .I1(\idx_fu_38_reg[1]_2 ),
        .O(\ap_CS_fsm_reg[100]_1 ));
  LUT6 #(
    .INIT(64'hFF00E800E8000000)) 
    ram_reg_i_37__2
       (.I0(grp_ByteXor_11151_fu_384_b_offset[1]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(ram_reg_i_96_n_0),
        .I3(grp_ByteXor_11151_fu_384_b_offset[3]),
        .I4(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I5(grp_ByteXor_11151_fu_384_b_offset[2]),
        .O(\idx_fu_38_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    ram_reg_i_40__2
       (.I0(grp_ByteXor_11151_fu_384_b_offset[1]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(ram_reg_i_96_n_0),
        .I3(grp_ByteXor_11151_fu_384_b_offset[2]),
        .I4(grp_ByteXor_11151_fu_384_a_address0[2]),
        .O(\idx_fu_38_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_i_43__2
       (.I0(grp_ByteXor_11151_fu_384_b_offset[1]),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(ram_reg_i_96_n_0),
        .I3(grp_ByteXor_11151_fu_384_b_offset[2]),
        .I4(grp_ByteXor_11151_fu_384_a_address0[2]),
        .O(grp_ByteXor_11151_fu_384_b_address0[1]));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_i_45__1
       (.I0(ram_reg_i_96_n_0),
        .I1(grp_ByteXor_11151_fu_384_b_offset[1]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[1]),
        .O(grp_ByteXor_11151_fu_384_b_address0[0]));
  LUT6 #(
    .INIT(64'hFFFF00010001FFFF)) 
    ram_reg_i_48__0
       (.I0(Q[7]),
        .I1(Q[10]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(grp_ByteXor_11151_fu_384_b_offset[0]),
        .I5(grp_ByteXor_11151_fu_384_a_address0[0]),
        .O(\ap_CS_fsm_reg[100] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    ram_reg_i_96
       (.I0(ram_reg_i_45__1_0),
        .I1(Q[10]),
        .I2(ram_reg_i_45__1_1),
        .I3(grp_ByteXor_11151_fu_384_a_address0[0]),
        .O(ram_reg_i_96_n_0));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(b_ce0),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(b_ce0),
        .I1(grp_ByteXor_11151_fu_384_a_address0[1]),
        .I2(grp_ByteXor_11151_fu_384_a_address0[2]),
        .I3(grp_ByteXor_11151_fu_384_a_address0[0]),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_11152" *) 
module design_1_clefia_0_0_clefia_ByteXor_11152
   (D,
    DOBDO,
    clefia_s1_ce0_0,
    \reg_588_reg[6] ,
    dst2_02_fu_46_reg_0,
    \reg_581_reg[7] ,
    \reg_595_reg[6] ,
    \reg_581_reg[7]_0 ,
    \reg_595_reg[6]_0 ,
    dst2_02_fu_46_reg_1,
    \reg_595_reg[2] ,
    \ap_CS_fsm_reg[109] ,
    dst2_02_fu_46_reg_2,
    \reg_581_reg[1] ,
    \reg_600_reg[0] ,
    \reg_581_reg[2] ,
    \reg_588_reg[5] ,
    \reg_588_reg[7] ,
    dst2_02_fu_46_reg_3,
    \reg_581_reg[2]_0 ,
    \reg_600_reg[7] ,
    \reg_581_reg[7]_1 ,
    \reg_600_reg[5] ,
    dst2_02_fu_46_reg_4,
    \trunc_ln124_reg_273_reg[1]_0 ,
    clefia_s0_ce0,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    grp_ByteXor_11152_fu_82_a_address0,
    con128_ce0,
    \ap_CS_fsm_reg[1]_1 ,
    grp_ClefiaF1Xor_2_fu_802_rk_address0,
    \x_1_reg_322_reg[7] ,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg,
    \dst16_04_fu_54_reg[7]_0 ,
    ap_clk,
    clefia_s1_ce0,
    \dst3_01_fu_42_reg[7]_0 ,
    ADDRBWRADDR,
    \y_3_3_reg_1490_reg[2] ,
    \y_3_1_reg_1334_reg[7] ,
    \y_3_1_reg_1334_reg[1] ,
    \y_3_1_reg_1334_reg[3] ,
    \y_3_2_reg_1440_reg[2] ,
    \y_3_2_reg_1440_reg[2]_0 ,
    \y_3_3_reg_1490_reg[7] ,
    \y_3_3_reg_1490_reg[4] ,
    \y_3_3_reg_1490_reg[4]_0 ,
    \y_1_3_reg_1480_reg[4] ,
    \y_3_2_reg_1440_reg[6] ,
    \y_1_3_reg_1480_reg[4]_0 ,
    \y_3_1_reg_1334_reg[3]_0 ,
    \y_3_1_reg_1334_reg[3]_1 ,
    \y_1_3_reg_1480[3]_i_2_0 ,
    \y_3_3_reg_1490_reg[6] ,
    \y_3_2_reg_1440_reg[6]_0 ,
    \y_3_2_reg_1440_reg[6]_1 ,
    Q,
    \y_2_2_reg_1435_reg[7] ,
    \y_1_1_reg_1324_reg[0] ,
    \y_3_3_reg_1490_reg[0] ,
    \y_3_1_reg_1334_reg[1]_0 ,
    \y_3_3_reg_1490_reg[5] ,
    \y_3_1_reg_1334[5]_i_2_0 ,
    \y_2_2_reg_1435_reg[7]_0 ,
    \y_3_3_reg_1490_reg[7]_0 ,
    \y_3_2_reg_1440_reg[0] ,
    \y_3_2_reg_1440_reg[0]_0 ,
    \y_3_2_reg_1440_reg[0]_1 ,
    \y_2_3_reg_1485_reg[3] ,
    \y_3_2_reg_1440_reg[3] ,
    \y_3_2_reg_1440_reg[4] ,
    \y_2_3_reg_1485_reg[4] ,
    \y_1_2_reg_1430_reg[5] ,
    \y_2_2_reg_1435_reg[5] ,
    \y_0_3_reg_1475_reg[0] ,
    \y_0_3_reg_1475_reg[2] ,
    \y_0_3_reg_1475_reg[2]_0 ,
    \y_0_3_reg_1475_reg[5] ,
    DOADO,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    grp_ByteXor_11152_fu_82_ap_start_reg,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    con128_address0,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    grp_ClefiaF0Xor_125_fu_777_rk_address0,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    SR);
  output [7:0]D;
  output [7:0]DOBDO;
  output clefia_s1_ce0_0;
  output [7:0]\reg_588_reg[6] ;
  output [5:0]dst2_02_fu_46_reg_0;
  output \reg_581_reg[7] ;
  output [7:0]\reg_595_reg[6] ;
  output [7:0]\reg_581_reg[7]_0 ;
  output [7:0]\reg_595_reg[6]_0 ;
  output dst2_02_fu_46_reg_1;
  output \reg_595_reg[2] ;
  output [3:0]\ap_CS_fsm_reg[109] ;
  output [4:0]dst2_02_fu_46_reg_2;
  output \reg_581_reg[1] ;
  output \reg_600_reg[0] ;
  output \reg_581_reg[2] ;
  output [1:0]\reg_588_reg[5] ;
  output [7:0]\reg_588_reg[7] ;
  output dst2_02_fu_46_reg_3;
  output \reg_581_reg[2]_0 ;
  output \reg_600_reg[7] ;
  output [5:0]\reg_581_reg[7]_1 ;
  output \reg_600_reg[5] ;
  output [7:0]dst2_02_fu_46_reg_4;
  output \trunc_ln124_reg_273_reg[1]_0 ;
  output clefia_s0_ce0;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [6:0]ADDRARDADDR;
  output [0:0]grp_ByteXor_11152_fu_82_a_address0;
  output con128_ce0;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output [1:0]grp_ClefiaF1Xor_2_fu_802_rk_address0;
  output [7:0]\x_1_reg_322_reg[7] ;
  output grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg;
  output [7:0]\dst16_04_fu_54_reg[7]_0 ;
  input ap_clk;
  input clefia_s1_ce0;
  input [7:0]\dst3_01_fu_42_reg[7]_0 ;
  input [7:0]ADDRBWRADDR;
  input \y_3_3_reg_1490_reg[2] ;
  input [7:0]\y_3_1_reg_1334_reg[7] ;
  input [7:0]\y_3_1_reg_1334_reg[1] ;
  input \y_3_1_reg_1334_reg[3] ;
  input \y_3_2_reg_1440_reg[2] ;
  input \y_3_2_reg_1440_reg[2]_0 ;
  input [7:0]\y_3_3_reg_1490_reg[7] ;
  input \y_3_3_reg_1490_reg[4] ;
  input \y_3_3_reg_1490_reg[4]_0 ;
  input \y_1_3_reg_1480_reg[4] ;
  input \y_3_2_reg_1440_reg[6] ;
  input \y_1_3_reg_1480_reg[4]_0 ;
  input \y_3_1_reg_1334_reg[3]_0 ;
  input \y_3_1_reg_1334_reg[3]_1 ;
  input \y_1_3_reg_1480[3]_i_2_0 ;
  input \y_3_3_reg_1490_reg[6] ;
  input \y_3_2_reg_1440_reg[6]_0 ;
  input \y_3_2_reg_1440_reg[6]_1 ;
  input [3:0]Q;
  input [4:0]\y_2_2_reg_1435_reg[7] ;
  input [7:0]\y_1_1_reg_1324_reg[0] ;
  input \y_3_3_reg_1490_reg[0] ;
  input \y_3_1_reg_1334_reg[1]_0 ;
  input \y_3_3_reg_1490_reg[5] ;
  input \y_3_1_reg_1334[5]_i_2_0 ;
  input \y_2_2_reg_1435_reg[7]_0 ;
  input \y_3_3_reg_1490_reg[7]_0 ;
  input \y_3_2_reg_1440_reg[0] ;
  input \y_3_2_reg_1440_reg[0]_0 ;
  input \y_3_2_reg_1440_reg[0]_1 ;
  input \y_2_3_reg_1485_reg[3] ;
  input \y_3_2_reg_1440_reg[3] ;
  input \y_3_2_reg_1440_reg[4] ;
  input \y_2_3_reg_1485_reg[4] ;
  input \y_1_2_reg_1430_reg[5] ;
  input \y_2_2_reg_1435_reg[5] ;
  input \y_0_3_reg_1475_reg[0] ;
  input \y_0_3_reg_1475_reg[2] ;
  input \y_0_3_reg_1475_reg[2]_0 ;
  input \y_0_3_reg_1475_reg[5] ;
  input [7:0]DOADO;
  input q0_reg;
  input [1:0]q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input [2:0]q0_reg_3;
  input grp_ByteXor_11152_fu_82_ap_start_reg;
  input grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input q0_reg_7;
  input [6:0]con128_address0;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;
  input [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  input [0:0]q0_reg_12;
  input q0_reg_13;
  input [0:0]q0_reg_14;
  input [7:0]q0_reg_15;
  input [0:0]SR;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire [3:0]\ap_CS_fsm_reg[109] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_0;
  wire [6:0]con128_address0;
  wire con128_ce0;
  wire \dst16_04_fu_54[7]_i_1__4_n_0 ;
  wire [7:0]\dst16_04_fu_54_reg[7]_0 ;
  wire [5:0]dst2_02_fu_46_reg_0;
  wire dst2_02_fu_46_reg_1;
  wire [4:0]dst2_02_fu_46_reg_2;
  wire dst2_02_fu_46_reg_3;
  wire [7:0]dst2_02_fu_46_reg_4;
  wire dst2_02_fu_46_reg_i_1__0_n_0;
  wire [7:0]dst3_01_fu_42;
  wire \dst3_01_fu_42[7]_i_1__4_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire [0:0]grp_ByteXor_11152_fu_82_a_address0;
  wire grp_ByteXor_11152_fu_82_ap_ready;
  wire grp_ByteXor_11152_fu_82_ap_start_reg;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg;
  wire [1:0]grp_ClefiaF1Xor_2_fu_802_rk_address0;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire q0_reg;
  wire [1:0]q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire [0:0]q0_reg_12;
  wire q0_reg_13;
  wire [0:0]q0_reg_14;
  wire [7:0]q0_reg_15;
  wire q0_reg_2;
  wire [2:0]q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_13__5_n_0;
  wire q0_reg_i_15__1_n_0;
  wire q0_reg_i_18__2_n_0;
  wire \reg_581_reg[1] ;
  wire \reg_581_reg[2] ;
  wire \reg_581_reg[2]_0 ;
  wire \reg_581_reg[7] ;
  wire [7:0]\reg_581_reg[7]_0 ;
  wire [5:0]\reg_581_reg[7]_1 ;
  wire [1:0]\reg_588_reg[5] ;
  wire [7:0]\reg_588_reg[6] ;
  wire [7:0]\reg_588_reg[7] ;
  wire \reg_595_reg[2] ;
  wire [7:0]\reg_595_reg[6] ;
  wire [7:0]\reg_595_reg[6]_0 ;
  wire \reg_600_reg[0] ;
  wire \reg_600_reg[5] ;
  wire \reg_600_reg[7] ;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire \trunc_ln124_reg_273_reg[1]_0 ;
  wire [7:0]\x_1_reg_322_reg[7] ;
  wire \y_0_1_reg_1319[1]_i_2_n_0 ;
  wire \y_0_1_reg_1319[5]_i_3_n_0 ;
  wire \y_0_1_reg_1319[5]_i_4_n_0 ;
  wire \y_0_1_reg_1319[6]_i_2_n_0 ;
  wire \y_0_1_reg_1319[6]_i_3_n_0 ;
  wire \y_0_3_reg_1475_reg[0] ;
  wire \y_0_3_reg_1475_reg[2] ;
  wire \y_0_3_reg_1475_reg[2]_0 ;
  wire \y_0_3_reg_1475_reg[5] ;
  wire \y_0_reg_1274[0]_i_2_n_0 ;
  wire \y_0_reg_1274[1]_i_2_n_0 ;
  wire \y_0_reg_1274[4]_i_2_n_0 ;
  wire \y_0_reg_1274[5]_i_3_n_0 ;
  wire \y_0_reg_1274[7]_i_3_n_0 ;
  wire \y_1_1_reg_1324[0]_i_2_n_0 ;
  wire \y_1_1_reg_1324[1]_i_2_n_0 ;
  wire \y_1_1_reg_1324[2]_i_2_n_0 ;
  wire \y_1_1_reg_1324[3]_i_2_n_0 ;
  wire \y_1_1_reg_1324[3]_i_3_n_0 ;
  wire \y_1_1_reg_1324[3]_i_5_n_0 ;
  wire \y_1_1_reg_1324[4]_i_2_n_0 ;
  wire \y_1_1_reg_1324[4]_i_3_n_0 ;
  wire \y_1_1_reg_1324[5]_i_2_n_0 ;
  wire \y_1_1_reg_1324[5]_i_3_n_0 ;
  wire \y_1_1_reg_1324[6]_i_2_n_0 ;
  wire \y_1_1_reg_1324[7]_i_2_n_0 ;
  wire [7:0]\y_1_1_reg_1324_reg[0] ;
  wire \y_1_2_reg_1430_reg[5] ;
  wire \y_1_3_reg_1480[3]_i_2_0 ;
  wire \y_1_3_reg_1480[3]_i_2_n_0 ;
  wire \y_1_3_reg_1480_reg[4] ;
  wire \y_1_3_reg_1480_reg[4]_0 ;
  wire \y_1_reg_1279[4]_i_2_n_0 ;
  wire \y_2_2_reg_1435_reg[5] ;
  wire [4:0]\y_2_2_reg_1435_reg[7] ;
  wire \y_2_2_reg_1435_reg[7]_0 ;
  wire \y_2_3_reg_1485_reg[3] ;
  wire \y_2_3_reg_1485_reg[4] ;
  wire \y_2_reg_1284[3]_i_2_n_0 ;
  wire \y_2_reg_1284[3]_i_3_n_0 ;
  wire \y_2_reg_1284[4]_i_2_n_0 ;
  wire \y_2_reg_1284[6]_i_2_n_0 ;
  wire \y_3_1_reg_1334[0]_i_2_n_0 ;
  wire \y_3_1_reg_1334[2]_i_2_n_0 ;
  wire \y_3_1_reg_1334[5]_i_2_0 ;
  wire \y_3_1_reg_1334[5]_i_2_n_0 ;
  wire \y_3_1_reg_1334[6]_i_2_n_0 ;
  wire \y_3_1_reg_1334[7]_i_2_n_0 ;
  wire [7:0]\y_3_1_reg_1334_reg[1] ;
  wire \y_3_1_reg_1334_reg[1]_0 ;
  wire \y_3_1_reg_1334_reg[3] ;
  wire \y_3_1_reg_1334_reg[3]_0 ;
  wire \y_3_1_reg_1334_reg[3]_1 ;
  wire [7:0]\y_3_1_reg_1334_reg[7] ;
  wire \y_3_2_reg_1440_reg[0] ;
  wire \y_3_2_reg_1440_reg[0]_0 ;
  wire \y_3_2_reg_1440_reg[0]_1 ;
  wire \y_3_2_reg_1440_reg[2] ;
  wire \y_3_2_reg_1440_reg[2]_0 ;
  wire \y_3_2_reg_1440_reg[3] ;
  wire \y_3_2_reg_1440_reg[4] ;
  wire \y_3_2_reg_1440_reg[6] ;
  wire \y_3_2_reg_1440_reg[6]_0 ;
  wire \y_3_2_reg_1440_reg[6]_1 ;
  wire \y_3_3_reg_1490_reg[0] ;
  wire \y_3_3_reg_1490_reg[2] ;
  wire \y_3_3_reg_1490_reg[4] ;
  wire \y_3_3_reg_1490_reg[4]_0 ;
  wire \y_3_3_reg_1490_reg[5] ;
  wire \y_3_3_reg_1490_reg[6] ;
  wire [7:0]\y_3_3_reg_1490_reg[7] ;
  wire \y_3_3_reg_1490_reg[7]_0 ;
  wire \y_3_reg_1289[6]_i_3_n_0 ;
  wire [15:8]NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I2(\ap_CS_fsm_reg[1]_1 ),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I1(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I2(grp_ByteXor_11152_fu_82_a_address0),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__27 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I1(grp_ByteXor_11152_fu_82_a_address0),
        .I2(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__25 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFF00A200A200A2)) 
    \ap_CS_fsm[1]_i_1__50 
       (.I0(q0_reg_3[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I3(grp_ByteXor_11152_fu_82_ap_ready),
        .I4(q0_reg_3[0]),
        .I5(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__22 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I2(grp_ByteXor_11152_fu_82_a_address0),
        .I3(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[2]_i_1__44 
       (.I0(q0_reg_3[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I3(grp_ByteXor_11152_fu_82_ap_ready),
        .O(\ap_CS_fsm_reg[1]_0 [1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_1 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__4 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__4_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [0]),
        .Q(\dst16_04_fu_54_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [1]),
        .Q(\dst16_04_fu_54_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [2]),
        .Q(\dst16_04_fu_54_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [3]),
        .Q(\dst16_04_fu_54_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [4]),
        .Q(\dst16_04_fu_54_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [5]),
        .Q(\dst16_04_fu_54_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [6]),
        .Q(\dst16_04_fu_54_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [7]),
        .Q(\dst16_04_fu_54_reg[7]_0 [7]),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF1Xor_2_fu_802/grp_ByteXor_11152_fu_82/dst2_02_fu_46_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    dst2_02_fu_46_reg
       (.ADDRARDADDR({1'b0,1'b0,\dst3_01_fu_42_reg[7]_0 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_dst2_02_fu_46_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_dst2_02_fu_46_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_dst2_02_fu_46_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_dst2_02_fu_46_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dst2_02_fu_46_reg_i_1__0_n_0),
        .ENBWREN(clefia_s1_ce0),
        .REGCEAREGCE(clefia_s1_ce0_0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h08)) 
    dst2_02_fu_46_reg_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(dst2_02_fu_46_reg_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__4 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__4_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [0]),
        .Q(dst3_01_fu_42[0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [1]),
        .Q(dst3_01_fu_42[1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [2]),
        .Q(dst3_01_fu_42[2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [3]),
        .Q(dst3_01_fu_42[3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [4]),
        .Q(dst3_01_fu_42[4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [5]),
        .Q(dst3_01_fu_42[5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [6]),
        .Q(dst3_01_fu_42[6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__4_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_0 [7]),
        .Q(dst3_01_fu_42[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_11152_fu_82_ap_start_reg_i_1
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .I1(q0_reg_3[0]),
        .I2(grp_ByteXor_11152_fu_82_ap_ready),
        .I3(grp_ByteXor_11152_fu_82_ap_start_reg),
        .O(grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_82_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_82_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(grp_ByteXor_11152_fu_82_a_address0),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_82_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(grp_ByteXor_11152_fu_82_a_address0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_11__1
       (.I0(q0_reg_15[7]),
        .I1(dst3_01_fu_42[7]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_12__1
       (.I0(q0_reg_15[6]),
        .I1(dst3_01_fu_42[6]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_13__2
       (.I0(q0_reg_15[5]),
        .I1(dst3_01_fu_42[5]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [5]));
  LUT6 #(
    .INIT(64'h88888880FFFFFFFF)) 
    q0_reg_i_13__5
       (.I0(q0_reg),
        .I1(q0_reg_i_18__2_n_0),
        .I2(q0_reg_0[0]),
        .I3(q0_reg_0[1]),
        .I4(q0_reg_1),
        .I5(q0_reg_2),
        .O(q0_reg_i_13__5_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_14__2
       (.I0(q0_reg_15[4]),
        .I1(dst3_01_fu_42[4]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [4]));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_15__1
       (.I0(q0_reg),
        .I1(q0_reg_i_18__2_n_0),
        .O(q0_reg_i_15__1_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_15__2
       (.I0(q0_reg_15[3]),
        .I1(dst3_01_fu_42[3]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_16__2
       (.I0(q0_reg_15[2]),
        .I1(dst3_01_fu_42[2]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_17__3
       (.I0(q0_reg_15[1]),
        .I1(dst3_01_fu_42[1]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_18__2
       (.I0(q0_reg_4),
        .I1(grp_ByteXor_11152_fu_82_a_address0),
        .O(q0_reg_i_18__2_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_18__3
       (.I0(q0_reg_15[0]),
        .I1(dst3_01_fu_42[0]),
        .I2(q0_reg_3[2]),
        .O(\x_1_reg_322_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    q0_reg_i_1__3
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(q0_reg_5),
        .I2(q0_reg_12),
        .I3(q0_reg_13),
        .I4(q0_reg_7),
        .I5(q0_reg_14),
        .O(con128_ce0));
  LUT3 #(
    .INIT(8'h04)) 
    q0_reg_i_1__6
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    q0_reg_i_20__1
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I1(grp_ByteXor_11152_fu_82_a_address0),
        .I2(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(grp_ByteXor_11152_fu_82_ap_ready));
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_2__1
       (.I0(q0_reg_3[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I3(grp_ByteXor_11152_fu_82_ap_ready),
        .O(clefia_s1_ce0_0));
  LUT5 #(
    .INIT(32'hFFFFAA08)) 
    q0_reg_i_2__7
       (.I0(q0_reg_3[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11152_fu_82_ap_start_reg),
        .I3(grp_ByteXor_11152_fu_82_ap_ready),
        .I4(q0_reg_3[2]),
        .O(clefia_s0_ce0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_3__6
       (.I0(q0_reg_i_13__5_n_0),
        .I1(q0_reg_5),
        .I2(q0_reg_8),
        .I3(q0_reg_7),
        .I4(con128_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_4__6
       (.I0(q0_reg_i_15__1_n_0),
        .I1(q0_reg_9),
        .I2(q0_reg_5),
        .I3(q0_reg_10),
        .I4(q0_reg_7),
        .I5(con128_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_5__6
       (.I0(q0_reg_i_18__2_n_0),
        .I1(q0_reg),
        .I2(q0_reg_5),
        .I3(q0_reg_11),
        .I4(q0_reg_7),
        .I5(con128_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h6F60FFFF6F600000)) 
    q0_reg_i_6__6
       (.I0(grp_ByteXor_11152_fu_82_a_address0),
        .I1(q0_reg_4),
        .I2(q0_reg_5),
        .I3(q0_reg_6),
        .I4(q0_reg_7),
        .I5(con128_address0[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    q0_reg_i_7__6
       (.I0(grp_ByteXor_11152_fu_82_a_address0),
        .I1(q0_reg_5),
        .I2(grp_ClefiaF0Xor_125_fu_777_rk_address0[2]),
        .I3(q0_reg_7),
        .I4(con128_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_8__6
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I1(q0_reg_5),
        .I2(grp_ClefiaF0Xor_125_fu_777_rk_address0[1]),
        .I3(q0_reg_7),
        .I4(con128_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    q0_reg_i_9__6
       (.I0(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I1(q0_reg_5),
        .I2(grp_ClefiaF0Xor_125_fu_777_rk_address0[0]),
        .I3(q0_reg_7),
        .I4(con128_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[0]),
        .O(dst2_02_fu_46_reg_4[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[1]),
        .O(dst2_02_fu_46_reg_4[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[2]),
        .O(dst2_02_fu_46_reg_4[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[3]),
        .O(dst2_02_fu_46_reg_4[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[4]),
        .O(dst2_02_fu_46_reg_4[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[5]),
        .O(dst2_02_fu_46_reg_4[5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[6]),
        .O(dst2_02_fu_46_reg_4[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \reg_588[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(DOADO[7]),
        .O(dst2_02_fu_46_reg_4[7]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I2(grp_ByteXor_11152_fu_82_a_address0),
        .I3(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .I2(grp_ByteXor_11152_fu_82_a_address0),
        .I3(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_1_reg_1319[0]_i_1 
       (.I0(\y_0_reg_1274[0]_i_2_n_0 ),
        .I1(\reg_600_reg[7] ),
        .I2(\y_0_3_reg_1475_reg[0] ),
        .I3(\y_3_2_reg_1440_reg[0] ),
        .I4(\y_3_1_reg_1334_reg[1] [0]),
        .O(\reg_588_reg[7] [0]));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_0_1_reg_1319[1]_i_1 
       (.I0(\y_0_1_reg_1319[1]_i_2_n_0 ),
        .I1(dst2_02_fu_46_reg_3),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\y_3_3_reg_1490_reg[7] [7]),
        .I5(\y_3_1_reg_1334_reg[1] [1]),
        .O(\reg_588_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9696969996969666)) 
    \y_0_1_reg_1319[1]_i_2 
       (.I0(\y_3_2_reg_1440_reg[0]_0 ),
        .I1(\reg_600_reg[0] ),
        .I2(\y_1_1_reg_1324_reg[0] [0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(DOBDO[0]),
        .O(\y_0_1_reg_1319[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_1_reg_1319[2]_i_1 
       (.I0(dst2_02_fu_46_reg_1),
        .I1(\reg_581_reg[1] ),
        .I2(\y_0_3_reg_1475_reg[2] ),
        .I3(\y_0_3_reg_1475_reg[2]_0 ),
        .I4(\y_3_1_reg_1334_reg[1] [2]),
        .O(\reg_588_reg[7] [2]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_0_1_reg_1319[3]_i_1 
       (.I0(\y_2_3_reg_1485_reg[3] ),
        .I1(\reg_595_reg[2] ),
        .I2(\y_3_2_reg_1440_reg[0] ),
        .I3(\reg_581_reg[7] ),
        .I4(\y_3_1_reg_1334_reg[1] [3]),
        .O(\reg_588_reg[7] [3]));
  LUT6 #(
    .INIT(64'hCCCCCC5A3333335A)) 
    \y_0_1_reg_1319[3]_i_2 
       (.I0(\y_3_3_reg_1490_reg[7] [7]),
        .I1(dst2_02_fu_46_reg_3),
        .I2(\y_3_3_reg_1490_reg[7] [1]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\reg_600_reg[0] ),
        .O(\reg_581_reg[7] ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_0_1_reg_1319[4]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1] [4]),
        .I1(\reg_581_reg[2] ),
        .I2(\y_3_2_reg_1440_reg[0] ),
        .I3(\y_0_reg_1274[4]_i_2_n_0 ),
        .O(\reg_588_reg[7] [4]));
  LUT5 #(
    .INIT(32'h5559AAA9)) 
    \y_0_1_reg_1319[4]_i_2 
       (.I0(\y_3_2_reg_1440_reg[0]_1 ),
        .I1(\y_3_3_reg_1490_reg[7] [2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\reg_581_reg[1] ),
        .O(\reg_581_reg[2] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_1_reg_1319[5]_i_1 
       (.I0(\y_0_3_reg_1475_reg[5] ),
        .I1(\y_0_1_reg_1319[5]_i_3_n_0 ),
        .I2(\y_3_1_reg_1334_reg[1] [5]),
        .I3(\y_0_1_reg_1319[5]_i_4_n_0 ),
        .I4(\y_0_reg_1274[5]_i_3_n_0 ),
        .O(\reg_588_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'hA8AB)) 
    \y_0_1_reg_1319[5]_i_3 
       (.I0(\reg_581_reg[2]_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\y_3_3_reg_1490_reg[7] [3]),
        .O(\y_0_1_reg_1319[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \y_0_1_reg_1319[5]_i_4 
       (.I0(DOBDO[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\y_1_1_reg_1324_reg[0] [4]),
        .O(\y_0_1_reg_1319[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6665666A999A9995)) 
    \y_0_1_reg_1319[6]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1] [6]),
        .I1(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\y_3_3_reg_1490_reg[7] [4]),
        .I5(\y_0_1_reg_1319[6]_i_3_n_0 ),
        .O(\reg_588_reg[7] [6]));
  LUT6 #(
    .INIT(64'h47774474B888BB8B)) 
    \y_0_1_reg_1319[6]_i_2 
       (.I0(\y_3_3_reg_1490_reg[7] [3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\y_3_1_reg_1334_reg[7] [3]),
        .I4(\y_2_reg_1284[3]_i_3_n_0 ),
        .I5(\reg_600_reg[7] ),
        .O(\y_0_1_reg_1319[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC33CA5A5C33C5A5A)) 
    \y_0_1_reg_1319[6]_i_3 
       (.I0(DOBDO[5]),
        .I1(\y_1_1_reg_1324_reg[0] [5]),
        .I2(\reg_600_reg[5] ),
        .I3(\y_3_3_reg_1490_reg[4] ),
        .I4(\y_3_1_reg_1334_reg[3] ),
        .I5(\y_2_2_reg_1435_reg[7] [1]),
        .O(\y_0_1_reg_1319[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_1_reg_1319[7]_i_1 
       (.I0(dst2_02_fu_46_reg_3),
        .I1(\y_0_reg_1274[7]_i_3_n_0 ),
        .I2(\y_3_2_reg_1440_reg[6]_0 ),
        .I3(\y_3_2_reg_1440_reg[6]_1 ),
        .I4(\y_3_1_reg_1334_reg[1] [7]),
        .O(\reg_588_reg[7] [7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_1274[0]_i_1 
       (.I0(\y_0_reg_1274[0]_i_2_n_0 ),
        .I1(\reg_600_reg[7] ),
        .I2(\y_0_3_reg_1475_reg[0] ),
        .I3(\y_3_3_reg_1490_reg[0] ),
        .I4(\y_3_3_reg_1490_reg[7] [0]),
        .O(\reg_581_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_0_reg_1274[0]_i_2 
       (.I0(\y_1_1_reg_1324_reg[0] [7]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(DOBDO[7]),
        .O(\y_0_reg_1274[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCAACCF0)) 
    \y_0_reg_1274[0]_i_3 
       (.I0(\y_3_1_reg_1334_reg[7] [7]),
        .I1(\y_3_3_reg_1490_reg[7] [7]),
        .I2(DOBDO[6]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\reg_600_reg[7] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_1274[1]_i_1 
       (.I0(\y_0_reg_1274[1]_i_2_n_0 ),
        .I1(\reg_600_reg[0] ),
        .I2(\y_3_2_reg_1440_reg[0]_0 ),
        .I3(\y_3_1_reg_1334_reg[1]_0 ),
        .I4(\y_3_3_reg_1490_reg[7] [1]),
        .O(\reg_581_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_0_reg_1274[1]_i_2 
       (.I0(\y_1_1_reg_1324_reg[0] [0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(DOBDO[0]),
        .O(\y_0_reg_1274[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D0C3F)) 
    \y_0_reg_1274[1]_i_3 
       (.I0(\y_3_1_reg_1334_reg[7] [0]),
        .I1(Q[3]),
        .I2(\y_3_3_reg_1490_reg[7] [0]),
        .I3(DOBDO[7]),
        .I4(Q[1]),
        .O(\reg_600_reg[0] ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_0_reg_1274[2]_i_1 
       (.I0(\y_3_3_reg_1490_reg[2] ),
        .I1(\y_3_3_reg_1490_reg[7] [2]),
        .I2(dst2_02_fu_46_reg_1),
        .I3(\reg_581_reg[1] ),
        .I4(\y_0_3_reg_1475_reg[2] ),
        .O(\reg_581_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hCCCCCCA5333333A5)) 
    \y_0_reg_1274[2]_i_3 
       (.I0(DOBDO[7]),
        .I1(\y_1_1_reg_1324_reg[0] [7]),
        .I2(DOBDO[1]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\y_1_1_reg_1324_reg[0] [1]),
        .O(dst2_02_fu_46_reg_1));
  LUT6 #(
    .INIT(64'h9A9A9A95959A9595)) 
    \y_0_reg_1274[2]_i_4 
       (.I0(\reg_600_reg[7] ),
        .I1(\y_3_3_reg_1490_reg[7] [1]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(DOBDO[0]),
        .I5(\y_3_1_reg_1334_reg[7] [1]),
        .O(\reg_581_reg[1] ));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    \y_0_reg_1274[3]_i_3 
       (.I0(\y_1_1_reg_1324_reg[0] [2]),
        .I1(\y_3_1_reg_1334_reg[3] ),
        .I2(DOBDO[2]),
        .I3(\y_1_1_reg_1324_reg[0] [7]),
        .I4(DOBDO[7]),
        .I5(\reg_581_reg[2]_0 ),
        .O(\reg_595_reg[2] ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_0_reg_1274[4]_i_1 
       (.I0(\y_0_reg_1274[4]_i_2_n_0 ),
        .I1(\y_3_3_reg_1490_reg[4] ),
        .I2(\y_3_3_reg_1490_reg[7] [4]),
        .O(\reg_581_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \y_0_reg_1274[4]_i_2 
       (.I0(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I1(\y_0_reg_1274[0]_i_2_n_0 ),
        .I2(\y_1_1_reg_1324_reg[0] [3]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(DOBDO[3]),
        .I5(\y_2_3_reg_1485_reg[4] ),
        .O(\y_0_reg_1274[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \y_0_reg_1274[5]_i_1 
       (.I0(\y_3_3_reg_1490_reg[7] [5]),
        .I1(\y_3_3_reg_1490_reg[5] ),
        .I2(DOBDO[4]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_1_1_reg_1324_reg[0] [4]),
        .I5(\y_0_reg_1274[5]_i_3_n_0 ),
        .O(\reg_581_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'h10DC32FEEF23CD01)) 
    \y_0_reg_1274[5]_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I3(\y_3_3_reg_1490_reg[7] [4]),
        .I4(\y_3_1_reg_1334_reg[7] [4]),
        .I5(\y_3_2_reg_1440_reg[4] ),
        .O(\y_0_reg_1274[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_1274[7]_i_1 
       (.I0(dst2_02_fu_46_reg_3),
        .I1(\y_0_reg_1274[7]_i_3_n_0 ),
        .I2(\y_3_2_reg_1440_reg[6]_0 ),
        .I3(\y_3_3_reg_1490_reg[7]_0 ),
        .I4(\y_3_3_reg_1490_reg[7] [7]),
        .O(\reg_581_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hCCF0CCAA)) 
    \y_0_reg_1274[7]_i_2 
       (.I0(DOBDO[5]),
        .I1(\y_3_3_reg_1490_reg[7] [6]),
        .I2(\y_3_1_reg_1334_reg[7] [6]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(dst2_02_fu_46_reg_3));
  LUT4 #(
    .INIT(16'h01FD)) 
    \y_0_reg_1274[7]_i_3 
       (.I0(DOBDO[6]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\y_1_1_reg_1324_reg[0] [6]),
        .O(\y_0_reg_1274[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_1_reg_1324[0]_i_1 
       (.I0(\y_1_1_reg_1324[0]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [7]),
        .I2(\y_3_3_reg_1490_reg[7] [0]),
        .O(\reg_595_reg[6] [0]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \y_1_1_reg_1324[0]_i_2 
       (.I0(\reg_600_reg[7] ),
        .I1(\y_3_1_reg_1334_reg[1] [5]),
        .I2(\y_3_1_reg_1334_reg[3] ),
        .I3(\y_3_1_reg_1334_reg[1] [4]),
        .I4(\y_1_1_reg_1324_reg[0] [5]),
        .I5(DOBDO[5]),
        .O(\y_1_1_reg_1324[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \y_1_1_reg_1324[1]_i_1 
       (.I0(\y_1_1_reg_1324[1]_i_2_n_0 ),
        .I1(\reg_600_reg[0] ),
        .I2(\y_1_1_reg_1324_reg[0] [0]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(DOBDO[0]),
        .I5(\y_3_3_reg_1490_reg[7] [1]),
        .O(\reg_595_reg[6] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAC3555555C3)) 
    \y_1_1_reg_1324[1]_i_2 
       (.I0(\y_1_1_reg_1324_reg[0] [6]),
        .I1(DOBDO[6]),
        .I2(\y_3_1_reg_1334_reg[1] [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\y_3_1_reg_1334_reg[1] [6]),
        .O(\y_1_1_reg_1324[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \y_1_1_reg_1324[2]_i_1 
       (.I0(\reg_581_reg[1] ),
        .I1(dst2_02_fu_46_reg_1),
        .I2(\y_1_1_reg_1324[2]_i_2_n_0 ),
        .I3(\y_3_3_reg_1490_reg[7] [2]),
        .O(\reg_595_reg[6] [2]));
  LUT6 #(
    .INIT(64'hB84747B847B8B847)) 
    \y_1_1_reg_1324[2]_i_2 
       (.I0(\y_3_1_reg_1334_reg[1] [5]),
        .I1(\y_3_1_reg_1334_reg[3] ),
        .I2(\y_3_1_reg_1334_reg[1] [4]),
        .I3(\y_3_1_reg_1334_reg[3]_0 ),
        .I4(\y_0_reg_1274[0]_i_2_n_0 ),
        .I5(\y_3_1_reg_1334[0]_i_2_n_0 ),
        .O(\y_1_1_reg_1324[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_1_reg_1324[3]_i_1 
       (.I0(\reg_595_reg[2] ),
        .I1(\y_1_1_reg_1324[3]_i_2_n_0 ),
        .O(\reg_595_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_1_reg_1324[3]_i_2 
       (.I0(\y_3_3_reg_1490_reg[7] [3]),
        .I1(\y_1_1_reg_1324[3]_i_3_n_0 ),
        .O(\y_1_1_reg_1324[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \y_1_1_reg_1324[3]_i_3 
       (.I0(\y_1_3_reg_1480[3]_i_2_0 ),
        .I1(\y_0_reg_1274[1]_i_2_n_0 ),
        .I2(\y_3_1_reg_1334_reg[1] [7]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [0]),
        .I5(\y_1_1_reg_1324[3]_i_5_n_0 ),
        .O(\y_1_1_reg_1324[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C553C3C3CAA)) 
    \y_1_1_reg_1324[3]_i_5 
       (.I0(DOBDO[5]),
        .I1(\y_1_1_reg_1324_reg[0] [5]),
        .I2(\y_1_1_reg_1324_reg[0] [6]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(DOBDO[6]),
        .O(\y_1_1_reg_1324[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_1_reg_1324[4]_i_1 
       (.I0(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I2(\y_1_1_reg_1324[4]_i_3_n_0 ),
        .I3(\y_3_3_reg_1490_reg[7] [4]),
        .O(\reg_595_reg[6] [4]));
  LUT6 #(
    .INIT(64'hC3C3C3AAC3C3C355)) 
    \y_1_1_reg_1324[4]_i_2 
       (.I0(DOBDO[7]),
        .I1(\y_1_1_reg_1324_reg[0] [7]),
        .I2(\y_1_1_reg_1324_reg[0] [3]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(DOBDO[3]),
        .O(\y_1_1_reg_1324[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_1_reg_1324[4]_i_3 
       (.I0(\y_3_1_reg_1334[0]_i_2_n_0 ),
        .I1(\y_0_reg_1274[7]_i_3_n_0 ),
        .I2(dst2_02_fu_46_reg_1),
        .I3(\y_1_3_reg_1480_reg[4] ),
        .I4(\y_3_2_reg_1440_reg[6] ),
        .I5(\y_1_3_reg_1480_reg[4]_0 ),
        .O(\y_1_1_reg_1324[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_1_reg_1324[5]_i_1 
       (.I0(\y_1_1_reg_1324[5]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [4]),
        .I2(\y_3_3_reg_1490_reg[7] [5]),
        .O(\reg_595_reg[6] [5]));
  LUT6 #(
    .INIT(64'h10DC32FEEF23CD01)) 
    \y_1_1_reg_1324[5]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I3(\y_3_3_reg_1490_reg[7] [4]),
        .I4(\y_3_1_reg_1334_reg[7] [4]),
        .I5(\y_1_1_reg_1324[5]_i_3_n_0 ),
        .O(\y_1_1_reg_1324[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \y_1_1_reg_1324[5]_i_3 
       (.I0(\y_3_1_reg_1334[5]_i_2_0 ),
        .I1(\y_0_reg_1274[7]_i_3_n_0 ),
        .I2(\y_3_1_reg_1334_reg[1] [5]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [6]),
        .I5(\y_2_reg_1284[3]_i_3_n_0 ),
        .O(\y_1_1_reg_1324[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_1_reg_1324[6]_i_1 
       (.I0(\y_1_1_reg_1324[6]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [5]),
        .I2(\y_3_3_reg_1490_reg[7] [6]),
        .O(\reg_595_reg[6] [6]));
  LUT6 #(
    .INIT(64'h44477477BBB88B88)) 
    \y_1_1_reg_1324[6]_i_2 
       (.I0(\y_3_3_reg_1490_reg[7] [5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(DOBDO[4]),
        .I4(\y_3_1_reg_1334_reg[7] [5]),
        .I5(\y_3_1_reg_1334[6]_i_2_n_0 ),
        .O(\y_1_1_reg_1324[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_1_reg_1324[7]_i_1 
       (.I0(\y_1_1_reg_1324[7]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [6]),
        .I2(\y_3_3_reg_1490_reg[7] [7]),
        .O(\reg_595_reg[6] [7]));
  LUT6 #(
    .INIT(64'h9A95959A6A65656A)) 
    \y_1_1_reg_1324[7]_i_2 
       (.I0(dst2_02_fu_46_reg_3),
        .I1(\y_3_1_reg_1334_reg[1] [4]),
        .I2(\y_3_1_reg_1334_reg[3] ),
        .I3(\y_3_3_reg_1490_reg[4] ),
        .I4(DOBDO[4]),
        .I5(\y_1_1_reg_1324_reg[0] [4]),
        .O(\y_1_1_reg_1324[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_3_reg_1480[0]_i_1 
       (.I0(\y_1_1_reg_1324[0]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [7]),
        .I2(\y_3_1_reg_1334_reg[7] [0]),
        .O(\reg_595_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \y_1_3_reg_1480[1]_i_1 
       (.I0(\y_1_1_reg_1324[1]_i_2_n_0 ),
        .I1(\reg_600_reg[0] ),
        .I2(\y_1_1_reg_1324_reg[0] [0]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(DOBDO[0]),
        .I5(\y_3_1_reg_1334_reg[7] [1]),
        .O(\reg_595_reg[6]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \y_1_3_reg_1480[2]_i_1 
       (.I0(\reg_581_reg[1] ),
        .I1(dst2_02_fu_46_reg_1),
        .I2(\y_1_1_reg_1324[2]_i_2_n_0 ),
        .I3(\y_3_1_reg_1334_reg[7] [2]),
        .O(\reg_595_reg[6]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_3_reg_1480[3]_i_1 
       (.I0(\reg_595_reg[2] ),
        .I1(\y_1_3_reg_1480[3]_i_2_n_0 ),
        .O(\reg_595_reg[6]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_1_3_reg_1480[3]_i_2 
       (.I0(\y_3_1_reg_1334_reg[7] [3]),
        .I1(\y_1_1_reg_1324[3]_i_3_n_0 ),
        .O(\y_1_3_reg_1480[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_3_reg_1480[4]_i_1 
       (.I0(\y_1_1_reg_1324[4]_i_3_n_0 ),
        .I1(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I2(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I3(\y_3_1_reg_1334_reg[7] [4]),
        .O(\reg_595_reg[6]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_3_reg_1480[5]_i_1 
       (.I0(\y_1_1_reg_1324[5]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [4]),
        .I2(\y_3_1_reg_1334_reg[7] [5]),
        .O(\reg_595_reg[6]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_3_reg_1480[6]_i_1 
       (.I0(\y_1_1_reg_1324[6]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [5]),
        .I2(\y_3_1_reg_1334_reg[7] [6]),
        .O(\reg_595_reg[6]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_3_reg_1480[7]_i_1 
       (.I0(\y_1_1_reg_1324[7]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [6]),
        .I2(\y_3_1_reg_1334_reg[7] [7]),
        .O(\reg_595_reg[6]_0 [7]));
  LUT6 #(
    .INIT(64'h9A9595959A9A959A)) 
    \y_1_reg_1279[3]_i_3 
       (.I0(\reg_600_reg[7] ),
        .I1(\y_3_3_reg_1490_reg[7] [2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\y_3_1_reg_1334_reg[7] [2]),
        .I5(dst2_02_fu_46_reg_1),
        .O(\reg_581_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_1_reg_1279[4]_i_1 
       (.I0(\y_1_reg_1279[4]_i_2_n_0 ),
        .I1(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I2(\y_2_3_reg_1485_reg[4] ),
        .I3(\y_3_1_reg_1334_reg[1] [4]),
        .I4(\y_3_2_reg_1440_reg[4] ),
        .O(\reg_588_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h02FEFD01)) 
    \y_1_reg_1279[4]_i_2 
       (.I0(\y_3_3_reg_1490_reg[7] [3]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\reg_581_reg[2]_0 ),
        .I4(\y_3_2_reg_1440_reg[0]_1 ),
        .O(\y_1_reg_1279[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    \y_1_reg_1279[5]_i_1 
       (.I0(\y_0_reg_1274[5]_i_3_n_0 ),
        .I1(\y_3_1_reg_1334_reg[1] [5]),
        .I2(\y_1_2_reg_1430_reg[5] ),
        .I3(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I4(\y_3_1_reg_1334_reg[3] ),
        .I5(\y_3_3_reg_1490_reg[7] [4]),
        .O(\reg_588_reg[5] [1]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \y_1_reg_1279[6]_i_2 
       (.I0(\y_3_1_reg_1334_reg[7] [5]),
        .I1(DOBDO[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\y_3_3_reg_1490_reg[7] [5]),
        .O(\reg_600_reg[5] ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_2_1_reg_1329[3]_i_1 
       (.I0(\y_2_reg_1284[3]_i_2_n_0 ),
        .I1(\y_3_1_reg_1334_reg[3]_1 ),
        .I2(\y_2_3_reg_1485_reg[3] ),
        .I3(\y_1_1_reg_1324_reg[0] [3]),
        .O(\ap_CS_fsm_reg[109] [0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_2_1_reg_1329[4]_i_1 
       (.I0(\y_2_reg_1284[4]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [4]),
        .I2(\y_3_3_reg_1490_reg[4] ),
        .I3(\y_2_3_reg_1485_reg[4] ),
        .O(\ap_CS_fsm_reg[109] [1]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_2_1_reg_1329[5]_i_1 
       (.I0(\y_1_reg_1279[4]_i_2_n_0 ),
        .I1(\y_3_2_reg_1440_reg[4] ),
        .I2(\y_1_1_reg_1324_reg[0] [5]),
        .I3(\y_3_3_reg_1490_reg[5] ),
        .I4(\y_2_2_reg_1435_reg[5] ),
        .O(\ap_CS_fsm_reg[109] [2]));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_2_1_reg_1329[6]_i_1 
       (.I0(\y_2_reg_1284[6]_i_2_n_0 ),
        .I1(\y_3_3_reg_1490_reg[4] ),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\y_2_2_reg_1435_reg[7] [1]),
        .I5(\y_1_1_reg_1324_reg[0] [6]),
        .O(\ap_CS_fsm_reg[109] [3]));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_2_reg_1284[3]_i_1 
       (.I0(\y_2_reg_1284[3]_i_2_n_0 ),
        .I1(\y_2_2_reg_1435_reg[7] [0]),
        .I2(\y_2_reg_1284[3]_i_3_n_0 ),
        .I3(\y_3_1_reg_1334_reg[3]_1 ),
        .O(dst2_02_fu_46_reg_2[0]));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \y_2_reg_1284[3]_i_2 
       (.I0(\reg_581_reg[7] ),
        .I1(\y_3_2_reg_1440_reg[0] ),
        .I2(\y_3_1_reg_1334_reg[1] [2]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_3_reg_1490_reg[2] ),
        .I5(\y_3_1_reg_1334_reg[3]_0 ),
        .O(\y_2_reg_1284[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCA5333333A5)) 
    \y_2_reg_1284[3]_i_3 
       (.I0(DOBDO[7]),
        .I1(\y_1_1_reg_1324_reg[0] [7]),
        .I2(DOBDO[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\y_1_1_reg_1324_reg[0] [2]),
        .O(\y_2_reg_1284[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_1284[4]_i_1 
       (.I0(\y_2_reg_1284[4]_i_2_n_0 ),
        .I1(\y_2_2_reg_1435_reg[7] [1]),
        .I2(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I3(\y_3_3_reg_1490_reg[4] ),
        .O(dst2_02_fu_46_reg_2[1]));
  LUT6 #(
    .INIT(64'h6696999699696669)) 
    \y_2_reg_1284[4]_i_2 
       (.I0(\y_3_2_reg_1440_reg[0] ),
        .I1(\y_3_2_reg_1440_reg[0]_1 ),
        .I2(\y_3_3_reg_1490_reg[7] [2]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\reg_581_reg[1] ),
        .I5(\y_3_3_reg_1490_reg[4]_0 ),
        .O(\y_2_reg_1284[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_2_reg_1284[5]_i_1 
       (.I0(\y_2_2_reg_1435_reg[5] ),
        .I1(\y_1_reg_1279[4]_i_2_n_0 ),
        .I2(\y_3_3_reg_1490_reg[5] ),
        .I3(\y_0_1_reg_1319[5]_i_4_n_0 ),
        .I4(\y_2_2_reg_1435_reg[7] [2]),
        .O(dst2_02_fu_46_reg_2[2]));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_2_reg_1284[6]_i_1 
       (.I0(\y_2_reg_1284[6]_i_2_n_0 ),
        .I1(\y_1_1_reg_1324_reg[0] [5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(DOBDO[5]),
        .I5(\y_2_2_reg_1435_reg[7] [3]),
        .O(dst2_02_fu_46_reg_2[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \y_2_reg_1284[6]_i_2 
       (.I0(\y_3_3_reg_1490_reg[6] ),
        .I1(\y_3_1_reg_1334_reg[1] [5]),
        .I2(\y_3_1_reg_1334_reg[3] ),
        .I3(\y_3_1_reg_1334_reg[1] [4]),
        .I4(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I5(\y_3_3_reg_1490_reg[7] [4]),
        .O(\y_2_reg_1284[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA955595556AAA6)) 
    \y_2_reg_1284[7]_i_1 
       (.I0(\y_2_2_reg_1435_reg[7]_0 ),
        .I1(DOBDO[6]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\y_1_1_reg_1324_reg[0] [6]),
        .I5(\y_2_2_reg_1435_reg[7] [4]),
        .O(dst2_02_fu_46_reg_2[4]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_3_1_reg_1334[0]_i_1 
       (.I0(\y_3_1_reg_1334[0]_i_2_n_0 ),
        .I1(\y_3_2_reg_1440_reg[6] ),
        .I2(\y_3_1_reg_1334_reg[3]_0 ),
        .I3(\y_3_3_reg_1490_reg[0] ),
        .I4(\y_3_1_reg_1334_reg[7] [0]),
        .O(\reg_588_reg[6] [0]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_3_1_reg_1334[0]_i_2 
       (.I0(\y_1_1_reg_1324_reg[0] [5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(DOBDO[5]),
        .O(\y_3_1_reg_1334[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    \y_3_1_reg_1334[1]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1]_0 ),
        .I1(\y_3_1_reg_1334_reg[7] [1]),
        .I2(\y_3_1_reg_1334_reg[1] [0]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [7]),
        .I5(\y_1_1_reg_1324[1]_i_2_n_0 ),
        .O(\reg_588_reg[6] [1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_1_reg_1334[2]_i_1 
       (.I0(\y_3_3_reg_1490_reg[2] ),
        .I1(\y_3_1_reg_1334_reg[7] [2]),
        .I2(\y_3_1_reg_1334[2]_i_2_n_0 ),
        .O(\reg_588_reg[6] [2]));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    \y_3_1_reg_1334[2]_i_2 
       (.I0(\y_3_1_reg_1334_reg[1] [1]),
        .I1(\y_3_1_reg_1334_reg[3] ),
        .I2(\y_3_1_reg_1334_reg[1] [0]),
        .I3(\y_3_1_reg_1334_reg[1] [7]),
        .I4(\y_3_1_reg_1334_reg[1] [6]),
        .I5(\y_1_1_reg_1324[2]_i_2_n_0 ),
        .O(\y_3_1_reg_1334[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \y_3_1_reg_1334[3]_i_1 
       (.I0(\y_1_3_reg_1480[3]_i_2_n_0 ),
        .I1(\y_3_1_reg_1334_reg[3]_0 ),
        .I2(\y_3_3_reg_1490_reg[2] ),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [2]),
        .I5(\y_3_1_reg_1334_reg[3]_1 ),
        .O(\reg_588_reg[6] [3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \y_3_1_reg_1334[4]_i_1 
       (.I0(\y_1_1_reg_1324[4]_i_3_n_0 ),
        .I1(\y_3_1_reg_1334_reg[7] [4]),
        .I2(\y_3_3_reg_1490_reg[4]_0 ),
        .I3(\y_3_3_reg_1490_reg[4] ),
        .O(\reg_588_reg[6] [4]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_1_reg_1334[5]_i_1 
       (.I0(\y_3_1_reg_1334[5]_i_2_n_0 ),
        .I1(\y_3_3_reg_1490_reg[5] ),
        .I2(\y_3_1_reg_1334_reg[7] [5]),
        .O(\reg_588_reg[6] [5]));
  LUT5 #(
    .INIT(32'h01FDFE02)) 
    \y_3_1_reg_1334[5]_i_2 
       (.I0(\y_3_3_reg_1490_reg[4] ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(\y_3_1_reg_1334_reg[1] [4]),
        .I4(\y_1_1_reg_1324[5]_i_3_n_0 ),
        .O(\y_3_1_reg_1334[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB84747B847B8B847)) 
    \y_3_1_reg_1334[6]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1] [5]),
        .I1(\y_3_1_reg_1334_reg[3] ),
        .I2(\y_3_1_reg_1334_reg[1] [4]),
        .I3(\y_3_1_reg_1334[6]_i_2_n_0 ),
        .I4(\y_3_3_reg_1490_reg[6] ),
        .I5(\y_3_1_reg_1334_reg[7] [6]),
        .O(\reg_588_reg[6] [6]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \y_3_1_reg_1334[6]_i_2 
       (.I0(\y_1_1_reg_1324[4]_i_2_n_0 ),
        .I1(\y_3_1_reg_1334_reg[1] [3]),
        .I2(\y_3_1_reg_1334_reg[3] ),
        .I3(\y_3_1_reg_1334_reg[3]_1 ),
        .I4(\y_3_1_reg_1334_reg[1] [7]),
        .I5(\y_3_1_reg_1334_reg[1] [6]),
        .O(\y_3_1_reg_1334[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB84747B847B8B847)) 
    \y_3_1_reg_1334[7]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1] [6]),
        .I1(\y_3_1_reg_1334_reg[3] ),
        .I2(\y_3_1_reg_1334_reg[1] [5]),
        .I3(\y_3_1_reg_1334[7]_i_2_n_0 ),
        .I4(\y_3_3_reg_1490_reg[7]_0 ),
        .I5(\y_3_1_reg_1334_reg[7] [7]),
        .O(\reg_588_reg[6] [7]));
  LUT6 #(
    .INIT(64'h5555553CAAAAAA3C)) 
    \y_3_1_reg_1334[7]_i_2 
       (.I0(\y_1_1_reg_1324_reg[0] [4]),
        .I1(DOBDO[4]),
        .I2(\y_3_3_reg_1490_reg[4] ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\y_3_1_reg_1334_reg[1] [4]),
        .O(\y_3_1_reg_1334[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_3_3_reg_1490[0]_i_1 
       (.I0(\y_3_3_reg_1490_reg[0] ),
        .I1(\y_3_3_reg_1490_reg[7] [0]),
        .I2(\y_3_1_reg_1334[0]_i_2_n_0 ),
        .I3(\y_3_2_reg_1440_reg[6] ),
        .I4(\y_3_1_reg_1334_reg[3]_0 ),
        .O(\reg_581_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    \y_3_3_reg_1490[1]_i_1 
       (.I0(\y_3_1_reg_1334_reg[1]_0 ),
        .I1(\y_3_3_reg_1490_reg[7] [1]),
        .I2(\y_3_1_reg_1334_reg[1] [0]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [7]),
        .I5(\y_1_1_reg_1324[1]_i_2_n_0 ),
        .O(\reg_581_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_3_reg_1490[2]_i_1 
       (.I0(\y_3_3_reg_1490_reg[2] ),
        .I1(\y_3_3_reg_1490_reg[7] [2]),
        .I2(\y_3_1_reg_1334[2]_i_2_n_0 ),
        .O(\reg_581_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    \y_3_3_reg_1490[3]_i_1 
       (.I0(\y_1_1_reg_1324[3]_i_2_n_0 ),
        .I1(\y_3_1_reg_1334_reg[3]_0 ),
        .I2(\y_3_3_reg_1490_reg[2] ),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [2]),
        .I5(\y_3_1_reg_1334_reg[3]_1 ),
        .O(\reg_581_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \y_3_3_reg_1490[4]_i_1 
       (.I0(\y_1_1_reg_1324[4]_i_3_n_0 ),
        .I1(\y_3_3_reg_1490_reg[7] [4]),
        .I2(\y_3_3_reg_1490_reg[4] ),
        .I3(\y_3_3_reg_1490_reg[4]_0 ),
        .O(\reg_581_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_3_reg_1490[5]_i_1 
       (.I0(\y_3_3_reg_1490_reg[5] ),
        .I1(\y_3_3_reg_1490_reg[7] [5]),
        .I2(\y_3_1_reg_1334[5]_i_2_n_0 ),
        .O(\reg_581_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    \y_3_3_reg_1490[6]_i_1 
       (.I0(\y_3_3_reg_1490_reg[6] ),
        .I1(\y_3_3_reg_1490_reg[7] [6]),
        .I2(\y_3_1_reg_1334_reg[1] [5]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [4]),
        .I5(\y_3_1_reg_1334[6]_i_2_n_0 ),
        .O(\reg_581_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    \y_3_3_reg_1490[7]_i_1 
       (.I0(\y_3_3_reg_1490_reg[7]_0 ),
        .I1(\y_3_3_reg_1490_reg[7] [7]),
        .I2(\y_3_1_reg_1334_reg[1] [6]),
        .I3(\y_3_1_reg_1334_reg[3] ),
        .I4(\y_3_1_reg_1334_reg[1] [5]),
        .I5(\y_3_1_reg_1334[7]_i_2_n_0 ),
        .O(\reg_581_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_3_reg_1289[0]_i_1 
       (.I0(\y_3_1_reg_1334_reg[3]_0 ),
        .I1(\y_3_2_reg_1440_reg[0] ),
        .I2(DOBDO[0]),
        .I3(\y_3_2_reg_1440_reg[0]_0 ),
        .I4(\y_3_2_reg_1440_reg[0]_1 ),
        .O(dst2_02_fu_46_reg_0[0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_3_reg_1289[2]_i_1 
       (.I0(\y_3_2_reg_1440_reg[2] ),
        .I1(DOBDO[2]),
        .I2(\y_3_2_reg_1440_reg[2]_0 ),
        .I3(\reg_581_reg[7] ),
        .O(dst2_02_fu_46_reg_0[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_1289[3]_i_1 
       (.I0(\y_2_reg_1284[3]_i_2_n_0 ),
        .I1(DOBDO[3]),
        .I2(\y_3_2_reg_1440_reg[3] ),
        .I3(\reg_581_reg[2] ),
        .O(dst2_02_fu_46_reg_0[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_1289[4]_i_1 
       (.I0(\y_1_reg_1279[4]_i_2_n_0 ),
        .I1(\y_3_2_reg_1440_reg[4] ),
        .I2(\y_2_reg_1284[4]_i_2_n_0 ),
        .I3(DOBDO[4]),
        .O(dst2_02_fu_46_reg_0[3]));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_3_reg_1289[5]_i_1 
       (.I0(\y_2_2_reg_1435_reg[5] ),
        .I1(\y_1_reg_1279[4]_i_2_n_0 ),
        .I2(DOBDO[5]),
        .I3(\y_1_2_reg_1430_reg[5] ),
        .I4(\y_3_reg_1289[6]_i_3_n_0 ),
        .O(dst2_02_fu_46_reg_0[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_1289[6]_i_1 
       (.I0(\y_3_2_reg_1440_reg[6] ),
        .I1(\y_3_reg_1289[6]_i_3_n_0 ),
        .I2(DOBDO[6]),
        .I3(\y_3_2_reg_1440_reg[6]_0 ),
        .I4(\y_3_2_reg_1440_reg[6]_1 ),
        .O(dst2_02_fu_46_reg_0[5]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_3_reg_1289[6]_i_3 
       (.I0(\y_0_1_reg_1319[6]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(\y_3_3_reg_1490_reg[7] [4]),
        .O(\y_3_reg_1289[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_11152" *) 
module design_1_clefia_0_0_clefia_ByteXor_11152_30
   (Q,
    \idx_fu_38_reg[1]_0 ,
    \idx_fu_38_reg[2]_0 ,
    \idx_fu_38_reg[0]_0 ,
    D,
    ap_NS_fsm10_out,
    ADDRARDADDR,
    \x_3_reg_298_reg[7] ,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg,
    \dst2_02_fu_46_reg[7]_0 ,
    \dst3_01_fu_42_reg[7]_0 ,
    grp_ByteXor_11152_fu_78_ap_start_reg,
    q0_reg,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
    q0_reg_0,
    q0_reg_1,
    \dst3_01_fu_42_reg[7]_1 ,
    ap_clk,
    SR);
  output [0:0]Q;
  output \idx_fu_38_reg[1]_0 ;
  output \idx_fu_38_reg[2]_0 ;
  output \idx_fu_38_reg[0]_0 ;
  output [1:0]D;
  output ap_NS_fsm10_out;
  output [7:0]ADDRARDADDR;
  output [7:0]\x_3_reg_298_reg[7] ;
  output grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg;
  output [7:0]\dst2_02_fu_46_reg[7]_0 ;
  output [7:0]\dst3_01_fu_42_reg[7]_0 ;
  input grp_ByteXor_11152_fu_78_ap_start_reg;
  input [2:0]q0_reg;
  input grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  input [7:0]q0_reg_0;
  input [7:0]q0_reg_1;
  input [7:0]\dst3_01_fu_42_reg[7]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire [7:0]ADDRARDADDR;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]add_ln124_reg_258;
  wire \add_ln124_reg_258[0]_i_1_n_0 ;
  wire \add_ln124_reg_258[1]_i_1_n_0 ;
  wire \add_ln124_reg_258[2]_i_1_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire [7:0]dst16_04_fu_54;
  wire \dst16_04_fu_54[7]_i_1__3_n_0 ;
  wire \dst2_02_fu_46[7]_i_1__1_n_0 ;
  wire [7:0]\dst2_02_fu_46_reg[7]_0 ;
  wire \dst3_01_fu_42[7]_i_1__3_n_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_0 ;
  wire [7:0]\dst3_01_fu_42_reg[7]_1 ;
  wire [7:0]dst_03_fu_50;
  wire \dst_03_fu_50[7]_i_1__1_n_0 ;
  wire grp_ByteXor_11152_fu_78_ap_ready;
  wire grp_ByteXor_11152_fu_78_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg;
  wire \idx_fu_38[0]_i_1_n_0 ;
  wire \idx_fu_38[1]_i_1_n_0 ;
  wire \idx_fu_38[2]_i_1_n_0 ;
  wire \idx_fu_38_reg[0]_0 ;
  wire \idx_fu_38_reg[1]_0 ;
  wire \idx_fu_38_reg[2]_0 ;
  wire [2:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [1:0]trunc_ln124_reg_273;
  wire \trunc_ln124_reg_273[0]_i_1_n_0 ;
  wire \trunc_ln124_reg_273[1]_i_1_n_0 ;
  wire [7:0]\x_3_reg_298_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \add_ln124_reg_258[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(Q),
        .I2(add_ln124_reg_258[0]),
        .O(\add_ln124_reg_258[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \add_ln124_reg_258[1]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(Q),
        .I3(add_ln124_reg_258[1]),
        .O(\add_ln124_reg_258[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h78FF7800)) 
    \add_ln124_reg_258[2]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(Q),
        .I4(add_ln124_reg_258[2]),
        .O(\add_ln124_reg_258[2]_i_1_n_0 ));
  FDRE \add_ln124_reg_258_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[0]_i_1_n_0 ),
        .Q(add_ln124_reg_258[0]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[1]_i_1_n_0 ),
        .Q(add_ln124_reg_258[1]),
        .R(1'b0));
  FDRE \add_ln124_reg_258_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln124_reg_258[2]_i_1_n_0 ),
        .Q(add_ln124_reg_258[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__23 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_78_ap_start_reg),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__21 
       (.I0(Q),
        .I1(grp_ByteXor_11152_fu_78_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h88888888F8F888F8)) 
    \ap_CS_fsm[1]_i_1__22 
       (.I0(q0_reg[0]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .I2(q0_reg[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_78_ap_start_reg),
        .I5(grp_ByteXor_11152_fu_78_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[2]_i_1__18 
       (.I0(grp_ByteXor_11152_fu_78_ap_ready),
        .I1(grp_ByteXor_11152_fu_78_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(q0_reg[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__19 
       (.I0(Q),
        .I1(\idx_fu_38_reg[0]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[1]_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(\idx_fu_38_reg[2]_0 ),
        .I2(\idx_fu_38_reg[0]_0 ),
        .I3(Q),
        .O(grp_ByteXor_11152_fu_78_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \dst16_04_fu_54[7]_i_1__3 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(trunc_ln124_reg_273[1]),
        .I2(ap_CS_fsm_state3),
        .O(\dst16_04_fu_54[7]_i_1__3_n_0 ));
  FDRE \dst16_04_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst16_04_fu_54[0]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst16_04_fu_54[1]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst16_04_fu_54[2]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst16_04_fu_54[3]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst16_04_fu_54[4]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst16_04_fu_54[5]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst16_04_fu_54[6]),
        .R(1'b0));
  FDRE \dst16_04_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(\dst16_04_fu_54[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst16_04_fu_54[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dst2_02_fu_46[7]_i_1__1 
       (.I0(ap_CS_fsm_state3),
        .I1(trunc_ln124_reg_273[1]),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst2_02_fu_46[7]_i_1__1_n_0 ));
  FDRE \dst2_02_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst2_02_fu_46_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[1] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst2_02_fu_46_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[2] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst2_02_fu_46_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[3] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst2_02_fu_46_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[4] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst2_02_fu_46_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[5] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst2_02_fu_46_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[6] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst2_02_fu_46_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst2_02_fu_46_reg[7] 
       (.C(ap_clk),
        .CE(\dst2_02_fu_46[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst2_02_fu_46_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \dst3_01_fu_42[7]_i_1__3 
       (.I0(trunc_ln124_reg_273[0]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[1]),
        .O(\dst3_01_fu_42[7]_i_1__3_n_0 ));
  FDRE \dst3_01_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(\dst3_01_fu_42_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(\dst3_01_fu_42_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(\dst3_01_fu_42_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(\dst3_01_fu_42_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(\dst3_01_fu_42_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(\dst3_01_fu_42_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(\dst3_01_fu_42_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \dst3_01_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(\dst3_01_fu_42[7]_i_1__3_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(\dst3_01_fu_42_reg[7]_0 [7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \dst_03_fu_50[7]_i_1__1 
       (.I0(trunc_ln124_reg_273[1]),
        .I1(ap_CS_fsm_state3),
        .I2(trunc_ln124_reg_273[0]),
        .O(\dst_03_fu_50[7]_i_1__1_n_0 ));
  FDRE \dst_03_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [0]),
        .Q(dst_03_fu_50[0]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[1] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [1]),
        .Q(dst_03_fu_50[1]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[2] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [2]),
        .Q(dst_03_fu_50[2]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[3] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [3]),
        .Q(dst_03_fu_50[3]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[4] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [4]),
        .Q(dst_03_fu_50[4]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[5] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [5]),
        .Q(dst_03_fu_50[5]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[6] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [6]),
        .Q(dst_03_fu_50[6]),
        .R(1'b0));
  FDRE \dst_03_fu_50_reg[7] 
       (.C(ap_clk),
        .CE(\dst_03_fu_50[7]_i_1__1_n_0 ),
        .D(\dst3_01_fu_42_reg[7]_1 [7]),
        .Q(dst_03_fu_50[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_ByteXor_11152_fu_78_ap_start_reg_i_1
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .I1(q0_reg[0]),
        .I2(grp_ByteXor_11152_fu_78_ap_ready),
        .I3(grp_ByteXor_11152_fu_78_ap_start_reg),
        .O(grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[0]_i_1 
       (.I0(\idx_fu_38_reg[0]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_78_ap_start_reg),
        .O(\idx_fu_38[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[1]_i_1 
       (.I0(\idx_fu_38_reg[1]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[1]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_78_ap_start_reg),
        .O(\idx_fu_38[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \idx_fu_38[2]_i_1 
       (.I0(\idx_fu_38_reg[2]_0 ),
        .I1(ap_CS_fsm_state3),
        .I2(add_ln124_reg_258[2]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_11152_fu_78_ap_start_reg),
        .O(\idx_fu_38[2]_i_1_n_0 ));
  FDRE \idx_fu_38_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[0]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[0]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[1]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[1]_0 ),
        .R(1'b0));
  FDRE \idx_fu_38_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_38[2]_i_1_n_0 ),
        .Q(\idx_fu_38_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10__2
       (.I0(q0_reg_0[0]),
        .I1(dst_03_fu_50[0]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_10__3
       (.I0(q0_reg_1[0]),
        .I1(dst16_04_fu_54[0]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    q0_reg_i_19__0
       (.I0(q0_reg[1]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_11152_fu_78_ap_start_reg),
        .I3(grp_ByteXor_11152_fu_78_ap_ready),
        .O(ap_NS_fsm10_out));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3__2
       (.I0(q0_reg_0[7]),
        .I1(dst_03_fu_50[7]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_3__3
       (.I0(q0_reg_1[7]),
        .I1(dst16_04_fu_54[7]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4__2
       (.I0(q0_reg_0[6]),
        .I1(dst_03_fu_50[6]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_4__3
       (.I0(q0_reg_1[6]),
        .I1(dst16_04_fu_54[6]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5__2
       (.I0(q0_reg_0[5]),
        .I1(dst_03_fu_50[5]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_5__3
       (.I0(q0_reg_1[5]),
        .I1(dst16_04_fu_54[5]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6__2
       (.I0(q0_reg_0[4]),
        .I1(dst_03_fu_50[4]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_6__3
       (.I0(q0_reg_1[4]),
        .I1(dst16_04_fu_54[4]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7__2
       (.I0(q0_reg_0[3]),
        .I1(dst_03_fu_50[3]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_7__3
       (.I0(q0_reg_1[3]),
        .I1(dst16_04_fu_54[3]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8__2
       (.I0(q0_reg_0[2]),
        .I1(dst_03_fu_50[2]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_8__3
       (.I0(q0_reg_1[2]),
        .I1(dst16_04_fu_54[2]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9__2
       (.I0(q0_reg_0[1]),
        .I1(dst_03_fu_50[1]),
        .I2(q0_reg[2]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    q0_reg_i_9__3
       (.I0(q0_reg_1[1]),
        .I1(dst16_04_fu_54[1]),
        .I2(q0_reg[2]),
        .O(\x_3_reg_298_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFF75AA00)) 
    \trunc_ln124_reg_273[0]_i_1 
       (.I0(Q),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[0]),
        .O(\trunc_ln124_reg_273[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \trunc_ln124_reg_273[1]_i_1 
       (.I0(Q),
        .I1(\idx_fu_38_reg[1]_0 ),
        .I2(\idx_fu_38_reg[2]_0 ),
        .I3(\idx_fu_38_reg[0]_0 ),
        .I4(trunc_ln124_reg_273[1]),
        .O(\trunc_ln124_reg_273[1]_i_1_n_0 ));
  FDRE \trunc_ln124_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[0]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[0]),
        .R(1'b0));
  FDRE \trunc_ln124_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln124_reg_273[1]_i_1_n_0 ),
        .Q(trunc_ln124_reg_273[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_112" *) 
module design_1_clefia_0_0_clefia_ByteXor_112
   (ADDRARDADDR,
    grp_ByteXor_112_fu_453_ap_ready,
    \ap_CS_fsm_reg[172] ,
    b_address1,
    D,
    \idx_fu_34_reg[3]_0 ,
    \retval_0_reg_425_reg[2] ,
    \retval_0_reg_425_reg[3] ,
    \retval_0_reg_425_reg[4] ,
    \ap_CS_fsm_reg[340] ,
    \ap_CS_fsm_reg[172]_0 ,
    \ap_CS_fsm_reg[339] ,
    grp_ByteXor_112_fu_453_ap_start_reg_reg,
    \ap_CS_fsm_reg[172]_1 ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \ap_CS_fsm_reg[172]_2 ,
    \ap_CS_fsm_reg[172]_3 ,
    \ap_CS_fsm_reg[172]_4 ,
    E,
    \add_ln124_15_reg_198_reg[6]_0 ,
    \add_ln124_15_reg_198_reg[4]_0 ,
    skey256_ce1,
    \ap_CS_fsm_reg[179] ,
    grp_ByteXor_112_fu_453_dst_d0,
    \ap_CS_fsm_reg[0]_0 ,
    ram_reg,
    ram_reg_0,
    grp_ByteXor_112_2_fu_366_b_address0,
    ram_reg_1,
    ram_reg_2,
    grp_ByteXor_11151_fu_384_b_address0,
    grp_ByteXor_1_fu_524_b_address0,
    Q,
    idx_fu_30,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    grp_ByteXor_112_fu_453_ap_start_reg,
    grp_ClefiaDoubleSwap_1_fu_637_ap_done,
    ram_reg_i_76_0,
    g0_b3_i_1,
    \q1_reg[7] ,
    icmp_ln401_reg_908,
    \q1_reg[7]_0 ,
    \retval_0_reg_425_reg[2]_0 ,
    grp_ByteXor_112_fu_453_ap_start_reg_reg_0,
    icmp_ln401_fu_894_p2,
    \retval_0_reg_425_reg[2]_1 ,
    \retval_0_reg_425_reg[3]_0 ,
    \retval_0_reg_425_reg[4]_0 ,
    ram_reg_7,
    \ap_CS_fsm_reg[1]_0 ,
    grp_ClefiaF0Xor_1_fu_663_ap_done,
    \ap_CS_fsm_reg[0]_1 ,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    \ap_CS_fsm_reg[171] ,
    ram_reg_8,
    ram_reg_i_42__0_0,
    ram_reg_9,
    ram_reg_10,
    ram_reg_i_42__0_1,
    ram_reg_i_28__1_0,
    ram_reg_i_28__1_1,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    dst_ce0,
    ram_reg_i_71_0,
    ram_reg_i_76_1,
    dst_address0,
    ram_reg_14,
    grp_ByteXor_112_fu_453_ap_start_reg_reg_1,
    DOBDO,
    ram_reg_i_52__0,
    DOADO,
    ram_reg_i_52__0_0,
    SR,
    ap_clk);
  output [2:0]ADDRARDADDR;
  output grp_ByteXor_112_fu_453_ap_ready;
  output \ap_CS_fsm_reg[172] ;
  output [1:0]b_address1;
  output [3:0]D;
  output [0:0]\idx_fu_34_reg[3]_0 ;
  output \retval_0_reg_425_reg[2] ;
  output \retval_0_reg_425_reg[3] ;
  output \retval_0_reg_425_reg[4] ;
  output [3:0]\ap_CS_fsm_reg[340] ;
  output \ap_CS_fsm_reg[172]_0 ;
  output [6:0]\ap_CS_fsm_reg[339] ;
  output grp_ByteXor_112_fu_453_ap_start_reg_reg;
  output \ap_CS_fsm_reg[172]_1 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_1 ;
  output \ap_CS_fsm_reg[172]_2 ;
  output \ap_CS_fsm_reg[172]_3 ;
  output \ap_CS_fsm_reg[172]_4 ;
  output [0:0]E;
  output [3:0]\add_ln124_15_reg_198_reg[6]_0 ;
  output \add_ln124_15_reg_198_reg[4]_0 ;
  output skey256_ce1;
  output \ap_CS_fsm_reg[179] ;
  output [7:0]grp_ByteXor_112_fu_453_dst_d0;
  output \ap_CS_fsm_reg[0]_0 ;
  input ram_reg;
  input ram_reg_0;
  input [1:0]grp_ByteXor_112_2_fu_366_b_address0;
  input ram_reg_1;
  input ram_reg_2;
  input [1:0]grp_ByteXor_11151_fu_384_b_address0;
  input [1:0]grp_ByteXor_1_fu_524_b_address0;
  input [3:0]Q;
  input [0:0]idx_fu_30;
  input ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input grp_ByteXor_112_fu_453_ap_start_reg;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  input [14:0]ram_reg_i_76_0;
  input [4:0]g0_b3_i_1;
  input \q1_reg[7] ;
  input icmp_ln401_reg_908;
  input \q1_reg[7]_0 ;
  input \retval_0_reg_425_reg[2]_0 ;
  input grp_ByteXor_112_fu_453_ap_start_reg_reg_0;
  input icmp_ln401_fu_894_p2;
  input \retval_0_reg_425_reg[2]_1 ;
  input \retval_0_reg_425_reg[3]_0 ;
  input \retval_0_reg_425_reg[4]_0 ;
  input ram_reg_7;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_ClefiaF0Xor_1_fu_663_ap_done;
  input \ap_CS_fsm_reg[0]_1 ;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input \ap_CS_fsm_reg[171] ;
  input ram_reg_8;
  input [1:0]ram_reg_i_42__0_0;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_i_42__0_1;
  input ram_reg_i_28__1_0;
  input ram_reg_i_28__1_1;
  input ram_reg_11;
  input [0:0]ram_reg_12;
  input ram_reg_13;
  input dst_ce0;
  input ram_reg_i_71_0;
  input [3:0]ram_reg_i_76_1;
  input [3:0]dst_address0;
  input ram_reg_14;
  input grp_ByteXor_112_fu_453_ap_start_reg_reg_1;
  input [7:0]DOBDO;
  input [7:0]ram_reg_i_52__0;
  input [7:0]DOADO;
  input [3:0]ram_reg_i_52__0_0;
  input [0:0]SR;
  input ap_clk;

  wire [2:0]ADDRARDADDR;
  wire [3:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [7:3]add_ln124_15_fu_142_p2;
  wire \add_ln124_15_reg_198[6]_i_3_n_0 ;
  wire \add_ln124_15_reg_198[6]_i_4_n_0 ;
  wire \add_ln124_15_reg_198_reg[4]_0 ;
  wire [3:0]\add_ln124_15_reg_198_reg[6]_0 ;
  wire \add_ln124_15_reg_198_reg[6]_i_1_n_0 ;
  wire \add_ln124_15_reg_198_reg[6]_i_1_n_1 ;
  wire \add_ln124_15_reg_198_reg[6]_i_1_n_2 ;
  wire \add_ln124_15_reg_198_reg[6]_i_1_n_3 ;
  wire [3:1]add_ln124_fu_108_p2;
  wire \ap_CS_fsm[171]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[171] ;
  wire \ap_CS_fsm_reg[172] ;
  wire \ap_CS_fsm_reg[172]_0 ;
  wire \ap_CS_fsm_reg[172]_1 ;
  wire \ap_CS_fsm_reg[172]_2 ;
  wire \ap_CS_fsm_reg[172]_3 ;
  wire \ap_CS_fsm_reg[172]_4 ;
  wire \ap_CS_fsm_reg[179] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2]_1 ;
  wire [6:0]\ap_CS_fsm_reg[339] ;
  wire [3:0]\ap_CS_fsm_reg[340] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [1:0]b_address1;
  wire [3:0]dst_address0;
  wire dst_ce0;
  wire [4:0]g0_b3_i_1;
  wire [1:0]grp_ByteXor_11151_fu_384_b_address0;
  wire [1:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire grp_ByteXor_112_fu_453_ap_ready;
  wire grp_ByteXor_112_fu_453_ap_start_reg;
  wire grp_ByteXor_112_fu_453_ap_start_reg_reg;
  wire grp_ByteXor_112_fu_453_ap_start_reg_reg_0;
  wire grp_ByteXor_112_fu_453_ap_start_reg_reg_1;
  wire [1:1]grp_ByteXor_112_fu_453_b_address1;
  wire [7:0]grp_ByteXor_112_fu_453_dst_address0;
  wire [7:0]grp_ByteXor_112_fu_453_dst_d0;
  wire [6:3]grp_ByteXor_112_fu_453_dst_offset;
  wire [1:0]grp_ByteXor_1_fu_524_b_address0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  wire grp_ClefiaF0Xor_1_fu_663_ap_done;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire [2:0]grp_ClefiaKeySet_fu_347_rk_address0;
  wire icmp_ln401_fu_894_p2;
  wire icmp_ln401_reg_908;
  wire [0:0]idx_fu_30;
  wire idx_fu_340;
  wire [0:0]\idx_fu_34_reg[3]_0 ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire [0:0]ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_104_n_0;
  wire ram_reg_i_118_n_0;
  wire ram_reg_i_120_n_0;
  wire ram_reg_i_130_n_0;
  wire ram_reg_i_28__1_0;
  wire ram_reg_i_28__1_1;
  wire ram_reg_i_28__1_n_0;
  wire [1:0]ram_reg_i_42__0_0;
  wire ram_reg_i_42__0_1;
  wire ram_reg_i_42__0_n_0;
  wire [7:0]ram_reg_i_52__0;
  wire [3:0]ram_reg_i_52__0_0;
  wire ram_reg_i_71_0;
  wire [14:0]ram_reg_i_76_0;
  wire [3:0]ram_reg_i_76_1;
  wire ram_reg_i_76_n_0;
  wire \retval_0_reg_425[2]_i_2_n_0 ;
  wire \retval_0_reg_425[4]_i_2_n_0 ;
  wire \retval_0_reg_425_reg[2] ;
  wire \retval_0_reg_425_reg[2]_0 ;
  wire \retval_0_reg_425_reg[2]_1 ;
  wire \retval_0_reg_425_reg[3] ;
  wire \retval_0_reg_425_reg[3]_0 ;
  wire \retval_0_reg_425_reg[4] ;
  wire \retval_0_reg_425_reg[4]_0 ;
  wire skey256_ce1;
  wire [3:0]\NLW_add_ln124_15_reg_198_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln124_15_reg_198_reg[7]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000400)) 
    \add_ln124_15_reg_198[6]_i_2 
       (.I0(\q1_reg[7]_0 ),
        .I1(icmp_ln401_reg_908),
        .I2(\q1_reg[7] ),
        .I3(ram_reg_i_76_0[3]),
        .I4(ram_reg_i_76_0[12]),
        .O(grp_ByteXor_112_fu_453_dst_offset[6]));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \add_ln124_15_reg_198[6]_i_3 
       (.I0(ram_reg_i_76_0[12]),
        .I1(\q1_reg[7]_0 ),
        .I2(icmp_ln401_reg_908),
        .I3(\q1_reg[7] ),
        .I4(ram_reg_i_76_0[3]),
        .O(\add_ln124_15_reg_198[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55555555AAAAA6AA)) 
    \add_ln124_15_reg_198[6]_i_4 
       (.I0(\idx_fu_34_reg[3]_0 ),
        .I1(ram_reg_i_76_0[3]),
        .I2(\q1_reg[7] ),
        .I3(icmp_ln401_reg_908),
        .I4(\q1_reg[7]_0 ),
        .I5(ram_reg_i_76_0[12]),
        .O(\add_ln124_15_reg_198[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \add_ln124_15_reg_198[7]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_1 [0]),
        .I1(grp_ByteXor_112_fu_453_b_address1),
        .I2(\idx_fu_34_reg[3]_0 ),
        .I3(b_address1[1]),
        .I4(b_address1[0]),
        .O(idx_fu_340));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \add_ln124_15_reg_198[7]_i_3 
       (.I0(ram_reg_i_76_0[12]),
        .I1(\q1_reg[7]_0 ),
        .I2(icmp_ln401_reg_908),
        .I3(\q1_reg[7] ),
        .I4(ram_reg_i_76_0[3]),
        .O(grp_ByteXor_112_fu_453_dst_offset[3]));
  FDRE \add_ln124_15_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(b_address1[0]),
        .Q(grp_ByteXor_112_fu_453_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(grp_ByteXor_112_fu_453_b_address1),
        .Q(\add_ln124_15_reg_198_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(b_address1[1]),
        .Q(grp_ByteXor_112_fu_453_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_15_fu_142_p2[3]),
        .Q(\add_ln124_15_reg_198_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_15_fu_142_p2[4]),
        .Q(grp_ByteXor_112_fu_453_dst_address0[4]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_15_fu_142_p2[5]),
        .Q(\add_ln124_15_reg_198_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \add_ln124_15_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_15_fu_142_p2[6]),
        .Q(\add_ln124_15_reg_198_reg[6]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln124_15_reg_198_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln124_15_reg_198_reg[6]_i_1_n_0 ,\add_ln124_15_reg_198_reg[6]_i_1_n_1 ,\add_ln124_15_reg_198_reg[6]_i_1_n_2 ,\add_ln124_15_reg_198_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\idx_fu_34_reg[3]_0 }),
        .O(add_ln124_15_fu_142_p2[6:3]),
        .S({grp_ByteXor_112_fu_453_dst_offset[6],ram_reg_i_76_0[12],\add_ln124_15_reg_198[6]_i_3_n_0 ,\add_ln124_15_reg_198[6]_i_4_n_0 }));
  FDRE \add_ln124_15_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_15_fu_142_p2[7]),
        .Q(grp_ByteXor_112_fu_453_dst_address0[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln124_15_reg_198_reg[7]_i_2 
       (.CI(\add_ln124_15_reg_198_reg[6]_i_1_n_0 ),
        .CO(\NLW_add_ln124_15_reg_198_reg[7]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln124_15_reg_198_reg[7]_i_2_O_UNCONNECTED [3:1],add_ln124_15_fu_142_p2[7]}),
        .S({1'b0,1'b0,1'b0,grp_ByteXor_112_fu_453_dst_offset[3]}));
  LUT4 #(
    .INIT(16'hEE0C)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_ByteXor_112_fu_453_ap_ready),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg),
        .I3(\ap_CS_fsm_reg[2]_1 [0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAA80AA80FFFFAA80)) 
    \ap_CS_fsm[0]_i_1__35 
       (.I0(ram_reg_i_76_0[3]),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg_reg),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(ram_reg_i_76_0[0]),
        .I5(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .O(\ap_CS_fsm_reg[339] [0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(grp_ByteXor_112_fu_453_b_address1),
        .I1(\idx_fu_34_reg[3]_0 ),
        .I2(b_address1[1]),
        .I3(b_address1[0]),
        .I4(\ap_CS_fsm_reg[2]_1 [0]),
        .O(grp_ByteXor_112_fu_453_ap_ready));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \ap_CS_fsm[171]_i_1 
       (.I0(icmp_ln401_fu_894_p2),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I2(ram_reg_i_76_0[2]),
        .I3(\ap_CS_fsm[171]_i_4_n_0 ),
        .I4(ram_reg_6),
        .I5(\ap_CS_fsm_reg[171] ),
        .O(\ap_CS_fsm_reg[339] [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[171]_i_10 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEEEEAAEAAAAAAAAA)) 
    \ap_CS_fsm[171]_i_4 
       (.I0(\retval_0_reg_425_reg[2]_0 ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg),
        .I4(grp_ByteXor_112_fu_453_ap_ready),
        .I5(ram_reg_i_76_0[12]),
        .O(\ap_CS_fsm[171]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAFBFFFFAAAAAAAA)) 
    \ap_CS_fsm[180]_i_1 
       (.I0(ram_reg_i_76_0[9]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg),
        .I3(grp_ByteXor_112_fu_453_ap_ready),
        .I4(grp_ClefiaF0Xor_1_fu_663_ap_done),
        .I5(ram_reg_i_76_0[10]),
        .O(\ap_CS_fsm_reg[339] [4]));
  LUT5 #(
    .INIT(32'h80888080)) 
    \ap_CS_fsm[181]_i_1 
       (.I0(ram_reg_i_76_0[10]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_done),
        .I2(grp_ByteXor_112_fu_453_ap_ready),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[339] [5]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_1 [0]),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_1 [1]),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \ap_CS_fsm[1]_i_1__32 
       (.I0(icmp_ln401_fu_894_p2),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg_reg),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ram_reg_i_76_0[1]),
        .O(\ap_CS_fsm_reg[339] [1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(grp_ByteXor_112_fu_453_ap_ready),
        .I1(grp_ByteXor_112_fu_453_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteXor_112_fu_453_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2]_1 [0]),
        .I1(b_address1[0]),
        .I2(b_address1[1]),
        .I3(\idx_fu_34_reg[3]_0 ),
        .I4(grp_ByteXor_112_fu_453_b_address1),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h20222020)) 
    \ap_CS_fsm[2]_i_1__28 
       (.I0(ram_reg_i_76_0[1]),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_ByteXor_112_fu_453_ap_ready),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm_reg[339] [2]));
  LUT6 #(
    .INIT(64'hBBBBFFBFAAAAAAAA)) 
    \ap_CS_fsm[340]_i_1 
       (.I0(ram_reg_i_76_0[11]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg),
        .I4(grp_ByteXor_112_fu_453_ap_ready),
        .I5(ram_reg_i_76_0[12]),
        .O(\ap_CS_fsm_reg[339] [6]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_1 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_1 [1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBFBBFFBBBFBBAA)) 
    g0_b3_i_2
       (.I0(ram_reg_i_76_0[4]),
        .I1(\idx_fu_34_reg[3]_0 ),
        .I2(ram_reg_i_76_0[12]),
        .I3(ram_reg_6),
        .I4(ram_reg_i_76_0[1]),
        .I5(g0_b3_i_1[4]),
        .O(\ap_CS_fsm_reg[172]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    g0_b4__0_i_2
       (.I0(ram_reg_i_76_0[4]),
        .I1(b_address1[0]),
        .I2(ram_reg_6),
        .I3(ram_reg_i_76_0[1]),
        .I4(g0_b3_i_1[0]),
        .O(\ap_CS_fsm_reg[172]_2 ));
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    g0_b5__0_i_2
       (.I0(ram_reg_i_76_0[4]),
        .I1(grp_ByteXor_112_fu_453_b_address1),
        .I2(ram_reg_6),
        .I3(ram_reg_i_76_0[1]),
        .I4(g0_b3_i_1[1]),
        .O(\ap_CS_fsm_reg[172]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b5__1
       (.I0(grp_ByteXor_112_fu_453_b_address1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEA)) 
    g0_b6__0_i_2
       (.I0(ram_reg_i_76_0[4]),
        .I1(b_address1[1]),
        .I2(ram_reg_6),
        .I3(ram_reg_i_76_0[1]),
        .I4(g0_b3_i_1[2]),
        .O(\ap_CS_fsm_reg[172]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b6__1
       (.I0(b_address1[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFBEAFFFAFBEAFAA)) 
    g0_b7__0_i_4
       (.I0(ram_reg_i_76_0[4]),
        .I1(ram_reg_i_76_0[12]),
        .I2(\idx_fu_34_reg[3]_0 ),
        .I3(ram_reg_6),
        .I4(ram_reg_i_76_0[1]),
        .I5(g0_b3_i_1[3]),
        .O(\ap_CS_fsm_reg[172]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA55555955)) 
    g0_b7__1
       (.I0(\idx_fu_34_reg[3]_0 ),
        .I1(ram_reg_i_76_0[3]),
        .I2(\q1_reg[7] ),
        .I3(icmp_ln401_reg_908),
        .I4(\q1_reg[7]_0 ),
        .I5(ram_reg_i_76_0[12]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFDFDFDFFFCFCFC)) 
    grp_ByteXor_112_fu_453_ap_start_reg_i_1
       (.I0(grp_ByteXor_112_fu_453_ap_ready),
        .I1(ram_reg_i_76_0[9]),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg_reg_1),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I4(icmp_ln401_fu_894_p2),
        .I5(grp_ByteXor_112_fu_453_ap_start_reg),
        .O(\ap_CS_fsm_reg[179] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_34[0]_i_1 
       (.I0(b_address1[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_34[1]_i_1 
       (.I0(b_address1[0]),
        .I1(grp_ByteXor_112_fu_453_b_address1),
        .O(add_ln124_fu_108_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_34[2]_i_1 
       (.I0(b_address1[0]),
        .I1(grp_ByteXor_112_fu_453_b_address1),
        .I2(b_address1[1]),
        .O(add_ln124_fu_108_p2[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_34[3]_i_1 
       (.I0(grp_ByteXor_112_fu_453_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_34[3]_i_2 
       (.I0(grp_ByteXor_112_fu_453_b_address1),
        .I1(b_address1[0]),
        .I2(b_address1[1]),
        .I3(\idx_fu_34_reg[3]_0 ),
        .O(add_ln124_fu_108_p2[3]));
  FDRE \idx_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(D[0]),
        .Q(b_address1[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_fu_108_p2[1]),
        .Q(grp_ByteXor_112_fu_453_b_address1),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_fu_108_p2[2]),
        .Q(b_address1[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_34_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_340),
        .D(add_ln124_fu_108_p2[3]),
        .Q(\idx_fu_34_reg[3]_0 ),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000800)) 
    \q1[7]_i_1__2 
       (.I0(\ap_CS_fsm_reg[2]_1 [0]),
        .I1(ram_reg_i_76_0[3]),
        .I2(\q1_reg[7] ),
        .I3(icmp_ln401_reg_908),
        .I4(\q1_reg[7]_0 ),
        .I5(ram_reg_i_76_0[1]),
        .O(E));
  LUT6 #(
    .INIT(64'hF0CCAACCF0CCF0CC)) 
    ram_reg_i_101
       (.I0(ram_reg_i_130_n_0),
        .I1(ram_reg_i_42__0_0[1]),
        .I2(ram_reg_i_42__0_1),
        .I3(ram_reg_9),
        .I4(ram_reg_i_28__1_0),
        .I5(ram_reg_i_28__1_1),
        .O(grp_ClefiaKeySet_fu_347_rk_address0[2]));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    ram_reg_i_104
       (.I0(grp_ByteXor_112_fu_453_dst_address0[0]),
        .I1(ram_reg_i_76_1[0]),
        .I2(ram_reg_i_76_0[14]),
        .I3(ram_reg_i_76_0[13]),
        .I4(ram_reg_13),
        .I5(dst_address0[0]),
        .O(ram_reg_i_104_n_0));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_108
       (.I0(DOBDO[7]),
        .I1(ram_reg_i_52__0[7]),
        .I2(DOADO[7]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[3]),
        .O(grp_ByteXor_112_fu_453_dst_d0[7]));
  LUT6 #(
    .INIT(64'h8A80FFFFFFFFFFFF)) 
    ram_reg_i_10__2
       (.I0(ram_reg),
        .I1(grp_ClefiaKeySet_fu_347_rk_address0[0]),
        .I2(ram_reg_0),
        .I3(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_110
       (.I0(DOBDO[6]),
        .I1(ram_reg_i_52__0[6]),
        .I2(DOADO[6]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[2]),
        .O(grp_ByteXor_112_fu_453_dst_d0[6]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_111
       (.I0(DOBDO[5]),
        .I1(ram_reg_i_52__0[5]),
        .I2(DOADO[5]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[1]),
        .O(grp_ByteXor_112_fu_453_dst_d0[5]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_112
       (.I0(DOBDO[4]),
        .I1(ram_reg_i_52__0[4]),
        .I2(DOADO[4]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[0]),
        .O(grp_ByteXor_112_fu_453_dst_d0[4]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_113
       (.I0(DOBDO[3]),
        .I1(ram_reg_i_52__0[3]),
        .I2(DOADO[3]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[3]),
        .O(grp_ByteXor_112_fu_453_dst_d0[3]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_114
       (.I0(DOBDO[2]),
        .I1(ram_reg_i_52__0[2]),
        .I2(DOADO[2]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[2]),
        .O(grp_ByteXor_112_fu_453_dst_d0[2]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_115
       (.I0(DOBDO[1]),
        .I1(ram_reg_i_52__0[1]),
        .I2(DOADO[1]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[1]),
        .O(grp_ByteXor_112_fu_453_dst_d0[1]));
  LUT6 #(
    .INIT(64'h5A5A5A335A5A5ACC)) 
    ram_reg_i_116
       (.I0(DOBDO[0]),
        .I1(ram_reg_i_52__0[0]),
        .I2(DOADO[0]),
        .I3(ram_reg_i_76_0[10]),
        .I4(ram_reg_i_76_0[12]),
        .I5(ram_reg_i_52__0_0[0]),
        .O(grp_ByteXor_112_fu_453_dst_d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFF10FFFFFFFF)) 
    ram_reg_i_118
       (.I0(ram_reg_i_76_0[12]),
        .I1(ram_reg_i_76_0[10]),
        .I2(ram_reg_i_71_0),
        .I3(ram_reg_i_76_0[14]),
        .I4(ram_reg_i_76_0[13]),
        .I5(\ap_CS_fsm_reg[2]_1 [1]),
        .O(ram_reg_i_118_n_0));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    ram_reg_i_120
       (.I0(grp_ByteXor_112_fu_453_dst_address0[7]),
        .I1(ram_reg_i_76_1[3]),
        .I2(ram_reg_i_76_0[14]),
        .I3(ram_reg_i_76_0[13]),
        .I4(ram_reg_13),
        .I5(dst_address0[3]),
        .O(ram_reg_i_120_n_0));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    ram_reg_i_125
       (.I0(grp_ByteXor_112_fu_453_dst_address0[4]),
        .I1(ram_reg_i_76_1[2]),
        .I2(ram_reg_i_76_0[14]),
        .I3(ram_reg_i_76_0[13]),
        .I4(ram_reg_13),
        .I5(dst_address0[2]),
        .O(\add_ln124_15_reg_198_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCCCAFFFFCCCA0000)) 
    ram_reg_i_130
       (.I0(grp_ByteXor_112_fu_453_dst_address0[2]),
        .I1(ram_reg_i_76_1[1]),
        .I2(ram_reg_i_76_0[14]),
        .I3(ram_reg_i_76_0[13]),
        .I4(ram_reg_13),
        .I5(dst_address0[1]),
        .O(ram_reg_i_130_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    ram_reg_i_1__1
       (.I0(ram_reg_i_76_0[7]),
        .I1(ram_reg_i_76_0[8]),
        .I2(ram_reg_i_76_0[5]),
        .I3(ram_reg_i_76_0[6]),
        .I4(\ap_CS_fsm_reg[2]_1 [0]),
        .I5(ram_reg_14),
        .O(skey256_ce1));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    ram_reg_i_28__1
       (.I0(ram_reg_i_76_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(ram_reg_5),
        .I4(ram_reg_0),
        .I5(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .O(ram_reg_i_28__1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_3__2
       (.I0(ram_reg_i_28__1_n_0),
        .I1(ram_reg),
        .I2(grp_ByteXor_11151_fu_384_b_address0[1]),
        .I3(ram_reg_2),
        .I4(grp_ByteXor_1_fu_524_b_address0[1]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'h30333032CFCCCFCE)) 
    ram_reg_i_42__0
       (.I0(grp_ClefiaKeySet_fu_347_rk_address0[2]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(idx_fu_30),
        .O(ram_reg_i_42__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h11101115)) 
    ram_reg_i_42__2
       (.I0(ram_reg_i_76_0[4]),
        .I1(grp_ByteXor_112_fu_453_b_address1),
        .I2(ram_reg_i_76_0[10]),
        .I3(ram_reg_i_76_0[12]),
        .I4(g0_b3_i_1[1]),
        .O(\ap_CS_fsm_reg[172] ));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    ram_reg_i_46__0
       (.I0(ram_reg_8),
        .I1(ram_reg_i_104_n_0),
        .I2(ram_reg_i_42__0_0[0]),
        .I3(ram_reg_9),
        .I4(ram_reg_10),
        .I5(ram_reg_3),
        .O(grp_ClefiaKeySet_fu_347_rk_address0[0]));
  LUT4 #(
    .INIT(16'h1EFF)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_76_0[12]),
        .I1(ram_reg_6),
        .I2(\idx_fu_34_reg[3]_0 ),
        .I3(ram_reg_7),
        .O(\ap_CS_fsm_reg[340] [3]));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    ram_reg_i_5__1
       (.I0(ram_reg_i_76_0[8]),
        .I1(ram_reg_i_76_0[7]),
        .I2(ram_reg_i_76_0[5]),
        .I3(ram_reg_i_76_0[6]),
        .I4(b_address1[1]),
        .O(\ap_CS_fsm_reg[340] [2]));
  LUT5 #(
    .INIT(32'hCCEFCCEE)) 
    ram_reg_i_6__1
       (.I0(ram_reg_i_76_0[6]),
        .I1(ram_reg_i_76_0[8]),
        .I2(ram_reg_i_76_0[5]),
        .I3(ram_reg_i_76_0[7]),
        .I4(grp_ByteXor_112_fu_453_b_address1),
        .O(\ap_CS_fsm_reg[340] [1]));
  LUT6 #(
    .INIT(64'h2A22AAAA2A220000)) 
    ram_reg_i_71
       (.I0(ram_reg_8),
        .I1(ram_reg_i_118_n_0),
        .I2(ram_reg_11),
        .I3(ram_reg_12),
        .I4(ram_reg_13),
        .I5(dst_ce0),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_76
       (.I0(ram_reg_9),
        .I1(ram_reg_i_28__1_1),
        .I2(ram_reg_i_28__1_0),
        .I3(ram_reg_i_120_n_0),
        .O(ram_reg_i_76_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_7__0
       (.I0(b_address1[0]),
        .I1(ram_reg_i_76_0[7]),
        .I2(ram_reg_i_76_0[8]),
        .I3(ram_reg_i_76_0[5]),
        .I4(ram_reg_i_76_0[6]),
        .O(\ap_CS_fsm_reg[340] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_8__1
       (.I0(ram_reg_i_42__0_n_0),
        .I1(ram_reg),
        .I2(grp_ByteXor_11151_fu_384_b_address0[0]),
        .I3(ram_reg_2),
        .I4(grp_ByteXor_1_fu_524_b_address0[0]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'h0B0B000B0A0A000A)) 
    \retval_0_reg_425[2]_i_1 
       (.I0(\retval_0_reg_425[2]_i_2_n_0 ),
        .I1(\retval_0_reg_425_reg[2]_0 ),
        .I2(\retval_0_reg_425[4]_i_2_n_0 ),
        .I3(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I4(icmp_ln401_fu_894_p2),
        .I5(\retval_0_reg_425_reg[2]_1 ),
        .O(\retval_0_reg_425_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \retval_0_reg_425[2]_i_2 
       (.I0(ram_reg_i_76_0[12]),
        .I1(grp_ByteXor_112_fu_453_ap_ready),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .O(\retval_0_reg_425[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDD0DCC0C)) 
    \retval_0_reg_425[3]_i_1 
       (.I0(\ap_CS_fsm[171]_i_4_n_0 ),
        .I1(\retval_0_reg_425[4]_i_2_n_0 ),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I3(icmp_ln401_fu_894_p2),
        .I4(\retval_0_reg_425_reg[3]_0 ),
        .O(\retval_0_reg_425_reg[3] ));
  LUT5 #(
    .INIT(32'hFF0FEE0E)) 
    \retval_0_reg_425[4]_i_1 
       (.I0(\ap_CS_fsm[171]_i_4_n_0 ),
        .I1(\retval_0_reg_425[4]_i_2_n_0 ),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg_reg_0),
        .I3(icmp_ln401_fu_894_p2),
        .I4(\retval_0_reg_425_reg[4]_0 ),
        .O(\retval_0_reg_425_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \retval_0_reg_425[4]_i_2 
       (.I0(ram_reg_6),
        .I1(grp_ByteXor_112_fu_453_ap_ready),
        .I2(grp_ByteXor_112_fu_453_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .O(\retval_0_reg_425[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_112_1" *) 
module design_1_clefia_0_0_clefia_ByteXor_112_1
   (D,
    DIADI,
    b_address0,
    ADDRBWRADDR,
    \ap_CS_fsm_reg[312] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    \a_addr_reg_152_reg[3]_0 ,
    \a_addr_reg_152_reg[0]_0 ,
    \a_addr_reg_152_reg[1]_0 ,
    \a_addr_reg_152_reg[2]_0 ,
    \a_addr_reg_152_reg[4]_0 ,
    \a_addr_reg_152_reg[5]_0 ,
    \a_addr_reg_152_reg[6]_0 ,
    \a_addr_reg_152_reg[7]_0 ,
    E,
    \ap_CS_fsm_reg[328] ,
    \xor_ln124_reg_157_reg[1]_0 ,
    \xor_ln124_reg_157_reg[2]_0 ,
    \xor_ln124_reg_157_reg[3]_0 ,
    \xor_ln124_reg_157_reg[4]_0 ,
    \xor_ln124_reg_157_reg[5]_0 ,
    \xor_ln124_reg_157_reg[6]_0 ,
    grp_ByteXor_112_1_fu_645_ap_start_reg_reg,
    \idx_fu_30_reg[3]_0 ,
    Q,
    grp_ClefiaDoubleSwap_1_fu_637_ap_done,
    grp_ByteXor_112_1_fu_645_ap_start_reg,
    grp_ClefiaDoubleSwap_fu_877_ap_done,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[3] ,
    \q0_reg[7]_1 ,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \q0_reg[3]_0 ,
    ram_reg_8,
    ram_reg_i_25__2,
    ram_reg_9,
    ram_reg_i_25__2_0,
    dst_address0,
    \q0_reg[4] ,
    \q0_reg[5] ,
    \q0_reg[6] ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    dst_d0,
    grp_ByteXor_112_1_fu_645_ap_start_reg0,
    \xor_ln124_reg_157_reg[7]_0 ,
    \xor_ln124_reg_157_reg[7]_1 ,
    DOBDO,
    SR,
    ap_clk,
    ram_reg_13);
  output [29:0]D;
  output [1:0]DIADI;
  output [0:0]b_address0;
  output [3:0]ADDRBWRADDR;
  output \ap_CS_fsm_reg[312] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output \a_addr_reg_152_reg[3]_0 ;
  output \a_addr_reg_152_reg[0]_0 ;
  output \a_addr_reg_152_reg[1]_0 ;
  output \a_addr_reg_152_reg[2]_0 ;
  output \a_addr_reg_152_reg[4]_0 ;
  output \a_addr_reg_152_reg[5]_0 ;
  output \a_addr_reg_152_reg[6]_0 ;
  output \a_addr_reg_152_reg[7]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[328] ;
  output \xor_ln124_reg_157_reg[1]_0 ;
  output \xor_ln124_reg_157_reg[2]_0 ;
  output \xor_ln124_reg_157_reg[3]_0 ;
  output \xor_ln124_reg_157_reg[4]_0 ;
  output \xor_ln124_reg_157_reg[5]_0 ;
  output \xor_ln124_reg_157_reg[6]_0 ;
  output grp_ByteXor_112_1_fu_645_ap_start_reg_reg;
  output [7:0]\idx_fu_30_reg[3]_0 ;
  input [34:0]Q;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  input grp_ByteXor_112_1_fu_645_ap_start_reg;
  input grp_ClefiaDoubleSwap_fu_877_ap_done;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [1:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input [4:0]\q0_reg[3] ;
  input \q0_reg[7]_1 ;
  input ram_reg_5;
  input [1:0]ram_reg_6;
  input ram_reg_7;
  input \q0_reg[3]_0 ;
  input ram_reg_8;
  input ram_reg_i_25__2;
  input ram_reg_9;
  input ram_reg_i_25__2_0;
  input [7:0]dst_address0;
  input \q0_reg[4] ;
  input \q0_reg[5] ;
  input \q0_reg[6] ;
  input [0:0]\q0_reg[7]_2 ;
  input [0:0]\q0_reg[7]_3 ;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input [7:0]dst_d0;
  input grp_ByteXor_112_1_fu_645_ap_start_reg0;
  input [7:0]\xor_ln124_reg_157_reg[7]_0 ;
  input [7:0]\xor_ln124_reg_157_reg[7]_1 ;
  input [7:0]DOBDO;
  input [0:0]SR;
  input ap_clk;
  input ram_reg_13;

  wire [3:0]ADDRBWRADDR;
  wire [29:0]D;
  wire [1:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire [7:0]a_addr_reg_152;
  wire \a_addr_reg_152[7]_i_6_n_0 ;
  wire \a_addr_reg_152[7]_i_7_n_0 ;
  wire \a_addr_reg_152[7]_i_8_n_0 ;
  wire \a_addr_reg_152_reg[0]_0 ;
  wire \a_addr_reg_152_reg[1]_0 ;
  wire \a_addr_reg_152_reg[2]_0 ;
  wire \a_addr_reg_152_reg[3]_0 ;
  wire \a_addr_reg_152_reg[4]_0 ;
  wire \a_addr_reg_152_reg[5]_0 ;
  wire \a_addr_reg_152_reg[6]_0 ;
  wire \a_addr_reg_152_reg[7]_0 ;
  wire \a_addr_reg_152_reg[7]_i_2_n_1 ;
  wire \a_addr_reg_152_reg[7]_i_2_n_2 ;
  wire \a_addr_reg_152_reg[7]_i_2_n_3 ;
  wire [7:3]add_ln124_12_fu_106_p2;
  wire [4:0]add_ln124_fu_86_p2;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[312] ;
  wire \ap_CS_fsm_reg[328] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]b_address0;
  wire [7:0]dst_address0;
  wire [7:0]dst_d0;
  wire g0_b3_i_1_n_0;
  wire g0_b4__0_i_1_n_0;
  wire g0_b5__0_i_1_n_0;
  wire g0_b6__0_i_1_n_0;
  wire g0_b7__0_i_1_n_0;
  wire [7:0]grp_ByteXor_112_1_fu_645_a_d0;
  wire [7:5]grp_ByteXor_112_1_fu_645_a_offset;
  wire grp_ByteXor_112_1_fu_645_ap_ready;
  wire grp_ByteXor_112_1_fu_645_ap_start_reg;
  wire grp_ByteXor_112_1_fu_645_ap_start_reg0;
  wire grp_ByteXor_112_1_fu_645_ap_start_reg_reg;
  wire [4:0]grp_ByteXor_112_1_fu_645_b_address0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  wire grp_ClefiaDoubleSwap_fu_877_ap_done;
  wire idx_fu_300;
  wire [4:4]idx_fu_30_reg;
  wire [7:0]\idx_fu_30_reg[3]_0 ;
  wire [4:0]\q0_reg[3] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4] ;
  wire \q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [0:0]\q0_reg[7]_3 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [1:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [1:0]ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_25__2;
  wire ram_reg_i_25__2_0;
  wire ram_reg_i_33__1_n_0;
  wire ram_reg_i_49__1_n_0;
  wire ram_reg_i_66_n_0;
  wire [7:0]xor_ln124_fu_121_p2;
  wire \xor_ln124_reg_157_reg[1]_0 ;
  wire \xor_ln124_reg_157_reg[2]_0 ;
  wire \xor_ln124_reg_157_reg[3]_0 ;
  wire \xor_ln124_reg_157_reg[4]_0 ;
  wire \xor_ln124_reg_157_reg[5]_0 ;
  wire \xor_ln124_reg_157_reg[6]_0 ;
  wire [7:0]\xor_ln124_reg_157_reg[7]_0 ;
  wire [7:0]\xor_ln124_reg_157_reg[7]_1 ;
  wire [3:3]\NLW_a_addr_reg_152_reg[7]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \a_addr_reg_152[3]_i_1 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .O(add_ln124_12_fu_106_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \a_addr_reg_152[7]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I3(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I4(b_address0),
        .I5(idx_fu_30_reg),
        .O(idx_fu_300));
  LUT3 #(
    .INIT(8'hFE)) 
    \a_addr_reg_152[7]_i_3 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[26]),
        .O(grp_ByteXor_112_1_fu_645_a_offset[7]));
  LUT6 #(
    .INIT(64'h0101010001010101)) 
    \a_addr_reg_152[7]_i_4 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[26]),
        .I3(Q[34]),
        .I4(\ap_CS_fsm_reg[328] ),
        .I5(\a_addr_reg_152[7]_i_7_n_0 ),
        .O(grp_ByteXor_112_1_fu_645_a_offset[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFFE)) 
    \a_addr_reg_152[7]_i_5 
       (.I0(Q[11]),
        .I1(\ap_CS_fsm_reg[328] ),
        .I2(Q[34]),
        .I3(\a_addr_reg_152[7]_i_8_n_0 ),
        .I4(Q[9]),
        .I5(Q[26]),
        .O(grp_ByteXor_112_1_fu_645_a_offset[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \a_addr_reg_152[7]_i_6 
       (.I0(idx_fu_30_reg),
        .O(\a_addr_reg_152[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \a_addr_reg_152[7]_i_7 
       (.I0(Q[32]),
        .I1(Q[22]),
        .I2(Q[5]),
        .O(\a_addr_reg_152[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \a_addr_reg_152[7]_i_8 
       (.I0(Q[5]),
        .I1(Q[22]),
        .I2(Q[32]),
        .I3(Q[3]),
        .I4(Q[20]),
        .I5(Q[30]),
        .O(\a_addr_reg_152[7]_i_8_n_0 ));
  FDRE \a_addr_reg_152_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .Q(a_addr_reg_152[0]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .Q(a_addr_reg_152[1]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(b_address0),
        .Q(a_addr_reg_152[2]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_12_fu_106_p2[3]),
        .Q(a_addr_reg_152[3]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_12_fu_106_p2[4]),
        .Q(a_addr_reg_152[4]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_12_fu_106_p2[5]),
        .Q(a_addr_reg_152[5]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_12_fu_106_p2[6]),
        .Q(a_addr_reg_152[6]),
        .R(1'b0));
  FDRE \a_addr_reg_152_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_12_fu_106_p2[7]),
        .Q(a_addr_reg_152[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \a_addr_reg_152_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_a_addr_reg_152_reg[7]_i_2_CO_UNCONNECTED [3],\a_addr_reg_152_reg[7]_i_2_n_1 ,\a_addr_reg_152_reg[7]_i_2_n_2 ,\a_addr_reg_152_reg[7]_i_2_n_3 }),
        .CYINIT(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .DI({1'b0,1'b0,1'b0,idx_fu_30_reg}),
        .O(add_ln124_12_fu_106_p2[7:4]),
        .S({grp_ByteXor_112_1_fu_645_a_offset,\a_addr_reg_152[7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h44444474)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_112_1_fu_645_ap_ready),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[0]_i_2__4 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I3(b_address0),
        .I4(idx_fu_30_reg),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(grp_ByteXor_112_1_fu_645_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[127]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[128]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[135]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[136]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[143]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[144]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[151]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[152]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[159]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[160]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[167]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[168]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(idx_fu_30_reg),
        .I2(b_address0),
        .I3(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I4(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I5(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[304]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[305]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[18]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[312]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[19]),
        .I5(Q[20]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[313]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[20]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[320]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[21]),
        .I5(Q[22]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[321]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[22]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[328]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[23]),
        .I5(Q[24]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[329]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[24]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[336]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[25]),
        .I5(Q[26]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[337]_i_1 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[26]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[443]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[27]),
        .I5(Q[28]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[444]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[28]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[451]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[29]),
        .I5(Q[30]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[452]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[30]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[459]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[31]),
        .I5(Q[32]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[460]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[32]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFF7757FFFF0000)) 
    \ap_CS_fsm[467]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[33]),
        .I5(Q[34]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'h88A80000)) 
    \ap_CS_fsm[468]_i_1 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .I1(grp_ByteXor_112_1_fu_645_ap_ready),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I4(Q[34]),
        .O(D[29]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b0
       (.I0(g0_b4__0_i_1_n_0),
        .I1(g0_b3_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b1
       (.I0(g0_b5__0_i_1_n_0),
        .I1(g0_b3_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b2
       (.I0(g0_b6__0_i_1_n_0),
        .I1(g0_b3_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h1)) 
    g0_b3
       (.I0(g0_b7__0_i_1_n_0),
        .I1(g0_b3_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    g0_b3_i_1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[4]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[3] [4]),
        .I4(Q[12]),
        .I5(\q0_reg[3]_0 ),
        .O(g0_b3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b4__0
       (.I0(g0_b4__0_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    g0_b4__0_i_1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[3] [0]),
        .I4(Q[12]),
        .I5(\q0_reg[4] ),
        .O(g0_b4__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b5__0
       (.I0(g0_b5__0_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    g0_b5__0_i_1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[3] [1]),
        .I4(Q[12]),
        .I5(\q0_reg[5] ),
        .O(g0_b5__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b6__0
       (.I0(g0_b6__0_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [6]));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    g0_b6__0_i_1
       (.I0(b_address0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[3] [2]),
        .I4(Q[12]),
        .I5(\q0_reg[6] ),
        .O(g0_b6__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT1 #(
    .INIT(2'h1)) 
    g0_b7__0
       (.I0(g0_b7__0_i_1_n_0),
        .O(\idx_fu_30_reg[3]_0 [7]));
  LUT6 #(
    .INIT(64'hACA0ACACA0A0A0A0)) 
    g0_b7__0_i_1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[3] [3]),
        .I4(Q[12]),
        .I5(\q0_reg[7]_1 ),
        .O(g0_b7__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ByteXor_112_1_fu_645_ap_start_reg_i_1
       (.I0(grp_ByteXor_112_1_fu_645_ap_ready),
        .I1(grp_ByteXor_112_1_fu_645_ap_start_reg0),
        .I2(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .O(grp_ByteXor_112_1_fu_645_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_30[0]_i_1 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .O(add_ln124_fu_86_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_30[1]_i_1__0 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .O(add_ln124_fu_86_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_30[2]_i_1__0 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I2(b_address0),
        .O(add_ln124_fu_86_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_30[3]_i_1__0 
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I2(b_address0),
        .I3(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .O(add_ln124_fu_86_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_30[4]_i_1 
       (.I0(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_30[4]_i_2 
       (.I0(b_address0),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I3(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I4(idx_fu_30_reg),
        .O(add_ln124_fu_86_p2[4]));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_86_p2[0]),
        .Q(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_86_p2[1]),
        .Q(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_86_p2[2]),
        .Q(b_address0),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_86_p2[3]),
        .Q(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_30_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_fu_86_p2[4]),
        .Q(idx_fu_30_reg),
        .R(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'hACA0ACACACA0A0A0)) 
    \q0[7]_i_1__7 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\q0_reg[7]_2 ),
        .I4(Q[12]),
        .I5(\q0_reg[7]_3 ),
        .O(E));
  LUT5 #(
    .INIT(32'h470047FF)) 
    ram_reg_i_103
       (.I0(a_addr_reg_152[1]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I3(ram_reg_9),
        .I4(dst_address0[1]),
        .O(\a_addr_reg_152_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_105
       (.I0(a_addr_reg_152[0]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I3(ram_reg_9),
        .I4(dst_address0[0]),
        .O(\a_addr_reg_152_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    ram_reg_i_11__1
       (.I0(Q[16]),
        .I1(ram_reg_i_33__1_n_0),
        .I2(Q[15]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h740074FF)) 
    ram_reg_i_129
       (.I0(a_addr_reg_152[3]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I3(ram_reg_9),
        .I4(dst_address0[3]),
        .O(\a_addr_reg_152_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hBF8F)) 
    ram_reg_i_12__1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[0]),
        .I1(\ap_CS_fsm_reg[312] ),
        .I2(ram_reg_5),
        .I3(ram_reg_10),
        .O(ADDRBWRADDR[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_131
       (.I0(a_addr_reg_152[2]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(b_address0),
        .I3(ram_reg_9),
        .I4(dst_address0[2]),
        .O(\a_addr_reg_152_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_i_16__1
       (.I0(ram_reg_i_49__1_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_4),
        .I4(ram_reg_2[1]),
        .I5(ram_reg_3),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    ram_reg_i_23__1
       (.I0(ram_reg_i_66_n_0),
        .I1(ram_reg),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2[0]),
        .I5(ram_reg_3),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_27__1
       (.I0(Q[20]),
        .I1(Q[22]),
        .I2(Q[24]),
        .I3(Q[18]),
        .I4(Q[26]),
        .O(\ap_CS_fsm_reg[312] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    ram_reg_i_29__0
       (.I0(idx_fu_30_reg),
        .I1(ram_reg_13),
        .I2(Q[20]),
        .I3(Q[3]),
        .I4(Q[11]),
        .I5(\ap_CS_fsm_reg[328] ),
        .O(grp_ByteXor_112_1_fu_645_b_address0[4]));
  LUT6 #(
    .INIT(64'h5151515155005555)) 
    ram_reg_i_33__1
       (.I0(Q[14]),
        .I1(grp_ByteXor_112_1_fu_645_b_address0[1]),
        .I2(Q[13]),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(\ap_CS_fsm_reg[312] ),
        .O(ram_reg_i_33__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_40__0
       (.I0(Q[24]),
        .I1(Q[7]),
        .O(\ap_CS_fsm_reg[328] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_49__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[7]),
        .I1(ram_reg_9),
        .I2(dst_d0[7]),
        .O(ram_reg_i_49__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_55__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[6]),
        .I1(ram_reg_9),
        .I2(dst_d0[6]),
        .O(\xor_ln124_reg_157_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_57__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[5]),
        .I1(ram_reg_9),
        .I2(dst_d0[5]),
        .O(\xor_ln124_reg_157_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_59__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[4]),
        .I1(ram_reg_9),
        .I2(dst_d0[4]),
        .O(\xor_ln124_reg_157_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_61__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[3]),
        .I1(ram_reg_9),
        .I2(dst_d0[3]),
        .O(\xor_ln124_reg_157_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_63__1
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[2]),
        .I1(ram_reg_9),
        .I2(dst_d0[2]),
        .O(\xor_ln124_reg_157_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_65__0
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[1]),
        .I1(ram_reg_9),
        .I2(dst_d0[1]),
        .O(\xor_ln124_reg_157_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h47)) 
    ram_reg_i_66
       (.I0(grp_ByteXor_112_1_fu_645_a_d0[0]),
        .I1(ram_reg_9),
        .I2(dst_d0[0]),
        .O(ram_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    ram_reg_i_74
       (.I0(ram_reg_i_25__2),
        .I1(\ap_CS_fsm_reg[3]_0 [0]),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(ram_reg_9),
        .I4(ram_reg_i_25__2_0),
        .I5(ram_reg_3),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_77
       (.I0(a_addr_reg_152[7]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(add_ln124_12_fu_106_p2[7]),
        .I3(ram_reg_9),
        .I4(dst_address0[7]),
        .O(\a_addr_reg_152_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_82
       (.I0(a_addr_reg_152[6]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(add_ln124_12_fu_106_p2[6]),
        .I3(ram_reg_9),
        .I4(dst_address0[6]),
        .O(\a_addr_reg_152_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    ram_reg_i_87
       (.I0(a_addr_reg_152[5]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(add_ln124_12_fu_106_p2[5]),
        .I3(ram_reg_9),
        .I4(dst_address0[5]),
        .O(\a_addr_reg_152_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hBF8FBFBFBF8F8F8F)) 
    ram_reg_i_8__0
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[4]),
        .I1(\ap_CS_fsm_reg[312] ),
        .I2(ram_reg_5),
        .I3(ram_reg_6[1]),
        .I4(Q[12]),
        .I5(ram_reg_8),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_i_92
       (.I0(a_addr_reg_152[4]),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(add_ln124_12_fu_106_p2[4]),
        .I3(ram_reg_9),
        .I4(dst_address0[4]),
        .O(\a_addr_reg_152_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBF8FBFBFBF8F8F8F)) 
    ram_reg_i_9__1
       (.I0(grp_ByteXor_112_1_fu_645_b_address0[3]),
        .I1(\ap_CS_fsm_reg[312] ),
        .I2(ram_reg_5),
        .I3(ram_reg_6[0]),
        .I4(Q[12]),
        .I5(ram_reg_7),
        .O(ADDRBWRADDR[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[0]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [0]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [0]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[0]),
        .O(xor_ln124_fu_121_p2[0]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[1]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [1]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [1]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[1]),
        .O(xor_ln124_fu_121_p2[1]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[2]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [2]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [2]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[2]),
        .O(xor_ln124_fu_121_p2[2]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[3]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [3]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [3]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[3]),
        .O(xor_ln124_fu_121_p2[3]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[4]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [4]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [4]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[4]),
        .O(xor_ln124_fu_121_p2[4]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[5]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [5]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [5]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[5]),
        .O(xor_ln124_fu_121_p2[5]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[6]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [6]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [6]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[6]),
        .O(xor_ln124_fu_121_p2[6]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \xor_ln124_reg_157[7]_i_1 
       (.I0(\xor_ln124_reg_157_reg[7]_0 [7]),
        .I1(\xor_ln124_reg_157_reg[7]_1 [7]),
        .I2(\ap_CS_fsm_reg[312] ),
        .I3(DOBDO[7]),
        .O(xor_ln124_fu_121_p2[7]));
  FDRE \xor_ln124_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[0]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[1]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[2]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[3]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[4]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[5]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[6]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_157_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_121_p2[7]),
        .Q(grp_ByteXor_112_1_fu_645_a_d0[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_112_2" *) 
module design_1_clefia_0_0_clefia_ByteXor_112_2
   (E,
    a_we0,
    b_ce0,
    D,
    p_0_in__0,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[19] ,
    \idx_fu_30_reg[2]_0 ,
    idx_fu_30,
    grp_ByteXor_112_2_fu_366_b_address0,
    grp_ByteXor_112_2_fu_366_a_address0,
    \add_ln433_reg_1373_reg[7] ,
    \q0_reg[7] ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    grp_ByteXor_112_2_fu_366_ap_start_reg,
    ap_rst_n_inv,
    ap_clk,
    add_ln433_reg_1373,
    add_ln432_reg_1368_reg,
    grp_ByteXor_112_2_fu_366_b_offset);
  output [0:0]E;
  output a_we0;
  output b_ce0;
  output [7:0]D;
  output p_0_in__0;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[19] ;
  output \idx_fu_30_reg[2]_0 ;
  output [0:0]idx_fu_30;
  output [3:0]grp_ByteXor_112_2_fu_366_b_address0;
  output [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  output \add_ln433_reg_1373_reg[7] ;
  input [0:0]\q0_reg[7] ;
  input [10:0]Q;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input grp_ByteXor_112_2_fu_366_ap_start_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]add_ln433_reg_1373;
  input [1:0]add_ln432_reg_1368_reg;
  input [0:0]grp_ByteXor_112_2_fu_366_b_offset;

  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]a_addr_reg_157;
  wire a_we0;
  wire [3:2]add_ln124_10_fu_110_p2;
  wire [1:0]add_ln432_reg_1368_reg;
  wire [2:0]add_ln433_reg_1373;
  wire \add_ln433_reg_1373_reg[7] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire b_ce0;
  wire [3:0]grp_ByteXor_112_2_fu_366_a_address0;
  wire grp_ByteXor_112_2_fu_366_ap_done;
  wire grp_ByteXor_112_2_fu_366_ap_ready;
  wire grp_ByteXor_112_2_fu_366_ap_start_reg;
  wire [3:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire [0:0]grp_ByteXor_112_2_fu_366_b_offset;
  wire [0:0]idx_fu_30;
  wire idx_fu_300;
  wire \idx_fu_30[0]_i_1__3_n_0 ;
  wire \idx_fu_30[1]_i_1__4_n_0 ;
  wire \idx_fu_30[2]_i_1__4_n_0 ;
  wire \idx_fu_30_reg[2]_0 ;
  wire p_0_in__0;
  wire [0:0]\q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire ram_reg_i_121_n_0;

  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \a_addr_reg_157[2]_i_1 
       (.I0(idx_fu_30),
        .O(add_ln124_10_fu_110_p2[2]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \a_addr_reg_157[3]_i_1 
       (.I0(b_ce0),
        .I1(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I2(idx_fu_30),
        .I3(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .O(idx_fu_300));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \a_addr_reg_157[3]_i_2 
       (.I0(idx_fu_30),
        .I1(Q[9]),
        .I2(Q[3]),
        .O(add_ln124_10_fu_110_p2[3]));
  FDRE \a_addr_reg_157_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .Q(a_addr_reg_157[0]),
        .R(1'b0));
  FDRE \a_addr_reg_157_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .Q(a_addr_reg_157[1]),
        .R(1'b0));
  FDRE \a_addr_reg_157_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_10_fu_110_p2[2]),
        .Q(a_addr_reg_157[2]),
        .R(1'b0));
  FDRE \a_addr_reg_157_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_300),
        .D(add_ln124_10_fu_110_p2[3]),
        .Q(a_addr_reg_157[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__40 
       (.I0(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I1(idx_fu_30),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .I5(b_ce0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[18]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_ByteXor_112_2_fu_366_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[19]_i_1__0 
       (.I0(grp_ByteXor_112_2_fu_366_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__33 
       (.I0(b_ce0),
        .I1(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(a_we0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[20]_i_1__0 
       (.I0(Q[2]),
        .I1(grp_ByteXor_112_2_fu_366_ap_done),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[21]_i_1__0 
       (.I0(grp_ByteXor_112_2_fu_366_ap_done),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__29 
       (.I0(b_ce0),
        .I1(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I2(idx_fu_30),
        .I3(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[94]_i_1__0 
       (.I0(Q[6]),
        .I1(grp_ByteXor_112_2_fu_366_ap_done),
        .I2(Q[7]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[95]_i_1 
       (.I0(grp_ByteXor_112_2_fu_366_ap_done),
        .I1(Q[7]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[96]_i_1 
       (.I0(Q[8]),
        .I1(grp_ByteXor_112_2_fu_366_ap_done),
        .I2(Q[9]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[97]_i_1 
       (.I0(grp_ByteXor_112_2_fu_366_ap_done),
        .I1(Q[9]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \ap_CS_fsm[97]_i_2 
       (.I0(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(b_ce0),
        .I3(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I4(idx_fu_30),
        .I5(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .O(grp_ByteXor_112_2_fu_366_ap_done));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(b_ce0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(a_we0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_ByteXor_112_2_fu_366_ap_start_reg_i_1
       (.I0(grp_ByteXor_112_2_fu_366_ap_ready),
        .I1(Q[2]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[0]),
        .I5(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    grp_ByteXor_112_2_fu_366_ap_start_reg_i_2
       (.I0(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I1(idx_fu_30),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I3(b_ce0),
        .O(grp_ByteXor_112_2_fu_366_ap_ready));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_30[0]_i_1__3 
       (.I0(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I1(b_ce0),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I3(idx_fu_30),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .O(\idx_fu_30[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_30[1]_i_1__4 
       (.I0(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I1(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I2(b_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .O(\idx_fu_30[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_30[2]_i_1__4 
       (.I0(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .I1(idx_fu_30),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .I3(b_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_112_2_fu_366_ap_start_reg),
        .O(\idx_fu_30[2]_i_1__4_n_0 ));
  FDRE \idx_fu_30_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_30[0]_i_1__3_n_0 ),
        .Q(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .R(1'b0));
  FDRE \idx_fu_30_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_30[1]_i_1__4_n_0 ),
        .Q(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .R(1'b0));
  FDRE \idx_fu_30_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_30[2]_i_1__4_n_0 ),
        .Q(idx_fu_30),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B8B8B88BBBBBBBB)) 
    \q0[7]_i_1__9 
       (.I0(\q0_reg[7] ),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 ),
        .I3(a_we0),
        .I4(b_ce0),
        .I5(\q0_reg[7]_1 ),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FF540054)) 
    \q0[7]_i_2__7 
       (.I0(\q0_reg[7]_3 ),
        .I1(a_we0),
        .I2(b_ce0),
        .I3(Q[10]),
        .I4(\q0_reg[7] ),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_11__1
       (.I0(a_addr_reg_157[1]),
        .I1(a_we0),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .O(grp_ByteXor_112_2_fu_366_a_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    ram_reg_0_15_0_0_i_13__2
       (.I0(a_addr_reg_157[2]),
        .I1(a_we0),
        .I2(idx_fu_30),
        .O(grp_ByteXor_112_2_fu_366_a_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h8B8B8BB8)) 
    ram_reg_0_15_0_0_i_15__2
       (.I0(a_addr_reg_157[3]),
        .I1(a_we0),
        .I2(idx_fu_30),
        .I3(Q[9]),
        .I4(Q[3]),
        .O(grp_ByteXor_112_2_fu_366_a_address0[3]));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    ram_reg_0_15_0_0_i_2__2
       (.I0(\q0_reg[7]_2 ),
        .I1(Q[5]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(a_we0),
        .I5(\ap_CS_fsm_reg[2]_0 ),
        .O(p_0_in__0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_9__2
       (.I0(a_addr_reg_157[0]),
        .I1(a_we0),
        .I2(grp_ByteXor_112_2_fu_366_b_address0[0]),
        .O(grp_ByteXor_112_2_fu_366_a_address0[0]));
  LUT5 #(
    .INIT(32'hF8080000)) 
    ram_reg_i_121
       (.I0(add_ln432_reg_1368_reg[0]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(add_ln433_reg_1373[0]),
        .I4(\add_ln433_reg_1373_reg[7] ),
        .O(ram_reg_i_121_n_0));
  LUT6 #(
    .INIT(64'h757F7F7F8A808080)) 
    ram_reg_i_79
       (.I0(ram_reg_i_121_n_0),
        .I1(add_ln433_reg_1373[1]),
        .I2(Q[9]),
        .I3(Q[7]),
        .I4(add_ln432_reg_1368_reg[1]),
        .I5(grp_ByteXor_112_2_fu_366_b_offset),
        .O(grp_ByteXor_112_2_fu_366_b_address0[3]));
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    ram_reg_i_84
       (.I0(ram_reg_i_121_n_0),
        .I1(add_ln432_reg_1368_reg[1]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(add_ln433_reg_1373[1]),
        .O(grp_ByteXor_112_2_fu_366_b_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_88
       (.I0(add_ln433_reg_1373[2]),
        .I1(Q[9]),
        .I2(idx_fu_30),
        .O(\add_ln433_reg_1373_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_93
       (.I0(idx_fu_30),
        .I1(Q[9]),
        .O(\idx_fu_30_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_113" *) 
module design_1_clefia_0_0_clefia_ByteXor_113
   (\ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[129] ,
    D,
    \xor_ln124_reg_205_reg[0]_0 ,
    DIADI,
    \xor_ln124_reg_205_reg[7]_0 ,
    \idx_fu_36_reg[4]_0 ,
    con256_address0,
    \ap_CS_fsm_reg[3]_0 ,
    \add_ln124_8_reg_200_reg[7]_0 ,
    grp_ByteXor_113_fu_597_ap_start_reg_reg,
    \idx_fu_36_reg[4]_1 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    b_ce0,
    ram_reg_3,
    ram_reg_4,
    grp_ByteXor_11151_fu_384_b_offset,
    ram_reg_5,
    grp_ByteXor_1_fu_524_b_address0,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    grp_ByteXor_112_2_fu_366_b_address0,
    Q,
    grp_ByteXor_113_fu_597_ap_start_reg,
    q0_reg,
    grp_ByteXor_112_fu_453_dst_d0,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    ram_reg_i_25__2_0,
    ram_reg_i_30__1_0,
    ram_reg_i_25__2_1,
    ram_reg_i_25__2_2,
    ram_reg_i_30__1_1,
    ram_reg_i_30__1_2,
    grp_ByteXor_113_fu_597_ap_start_reg0,
    q0,
    DOADO,
    SR,
    ap_clk,
    b_offset);
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[129] ;
  output [25:0]D;
  output \xor_ln124_reg_205_reg[0]_0 ;
  output [5:0]DIADI;
  output \xor_ln124_reg_205_reg[7]_0 ;
  output [0:0]\idx_fu_36_reg[4]_0 ;
  output [7:0]con256_address0;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [6:0]\add_ln124_8_reg_200_reg[7]_0 ;
  output grp_ByteXor_113_fu_597_ap_start_reg_reg;
  output [0:0]\idx_fu_36_reg[4]_1 ;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input b_ce0;
  input ram_reg_3;
  input ram_reg_4;
  input [0:0]grp_ByteXor_11151_fu_384_b_offset;
  input ram_reg_5;
  input [0:0]grp_ByteXor_1_fu_524_b_address0;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [0:0]grp_ByteXor_112_2_fu_366_b_address0;
  input [27:0]Q;
  input grp_ByteXor_113_fu_597_ap_start_reg;
  input q0_reg;
  input [7:0]grp_ByteXor_112_fu_453_dst_d0;
  input [3:0]ram_reg_9;
  input [5:0]ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input [0:0]ram_reg_i_25__2_0;
  input ram_reg_i_30__1_0;
  input ram_reg_i_25__2_1;
  input [0:0]ram_reg_i_25__2_2;
  input ram_reg_i_30__1_1;
  input [0:0]ram_reg_i_30__1_2;
  input grp_ByteXor_113_fu_597_ap_start_reg0;
  input [7:0]q0;
  input [7:0]DOADO;
  input [0:0]SR;
  input ap_clk;
  input [3:0]b_offset;

  wire [0:0]ADDRARDADDR;
  wire [25:0]D;
  wire [5:0]DIADI;
  wire [7:0]DOADO;
  wire [27:0]Q;
  wire [0:0]SR;
  wire [7:3]add_ln124_8_fu_145_p2;
  wire \add_ln124_8_reg_200[7]_i_10_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_3_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_4_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_5_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_6_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_7_n_0 ;
  wire \add_ln124_8_reg_200[7]_i_9_n_0 ;
  wire [6:0]\add_ln124_8_reg_200_reg[7]_0 ;
  wire \add_ln124_8_reg_200_reg[7]_i_2_n_1 ;
  wire \add_ln124_8_reg_200_reg[7]_i_2_n_2 ;
  wire \add_ln124_8_reg_200_reg[7]_i_2_n_3 ;
  wire [4:0]add_ln124_fu_111_p2;
  wire \ap_CS_fsm_reg[129] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire b_ce0;
  wire [3:0]b_offset;
  wire [7:0]con256_address0;
  wire [0:0]grp_ByteXor_11151_fu_384_b_offset;
  wire [0:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire [7:0]grp_ByteXor_112_fu_453_dst_d0;
  wire grp_ByteXor_113_fu_597_ap_ready;
  wire grp_ByteXor_113_fu_597_ap_start_reg;
  wire grp_ByteXor_113_fu_597_ap_start_reg0;
  wire grp_ByteXor_113_fu_597_ap_start_reg_reg;
  wire [4:4]grp_ByteXor_113_fu_597_con256_address0;
  wire [6:6]grp_ByteXor_113_fu_597_dst_address0;
  wire [7:0]grp_ByteXor_113_fu_597_dst_d0;
  wire [0:0]grp_ByteXor_1_fu_524_b_address0;
  wire idx_fu_360;
  wire [0:0]\idx_fu_36_reg[4]_0 ;
  wire [0:0]\idx_fu_36_reg[4]_1 ;
  wire [7:0]q0;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_i_17__0_n_0;
  wire q0_reg_i_17__0_n_1;
  wire q0_reg_i_17__0_n_2;
  wire q0_reg_i_17__0_n_3;
  wire q0_reg_i_39_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [5:0]ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [3:0]ram_reg_9;
  wire [0:0]ram_reg_i_25__2_0;
  wire ram_reg_i_25__2_1;
  wire [0:0]ram_reg_i_25__2_2;
  wire ram_reg_i_30__1_0;
  wire ram_reg_i_30__1_1;
  wire [0:0]ram_reg_i_30__1_2;
  wire ram_reg_i_30__1_n_0;
  wire ram_reg_i_54__0_n_0;
  wire ram_reg_i_56__0_n_0;
  wire ram_reg_i_58__0_n_0;
  wire ram_reg_i_60__0_n_0;
  wire ram_reg_i_62__0_n_0;
  wire ram_reg_i_64__0_n_0;
  wire ram_reg_i_73_n_0;
  wire ram_reg_i_81_n_0;
  wire [7:0]xor_ln124_fu_155_p2;
  wire \xor_ln124_reg_205_reg[0]_0 ;
  wire \xor_ln124_reg_205_reg[7]_0 ;
  wire [3:3]\NLW_add_ln124_8_reg_200_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_q0_reg_i_14__0_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_14__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_8_reg_200[3]_i_1 
       (.I0(con256_address0[3]),
        .O(add_ln124_8_fu_145_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \add_ln124_8_reg_200[7]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(con256_address0[0]),
        .I2(con256_address0[3]),
        .I3(con256_address0[1]),
        .I4(con256_address0[2]),
        .I5(\idx_fu_36_reg[4]_1 ),
        .O(idx_fu_360));
  LUT5 #(
    .INIT(32'h10111010)) 
    \add_ln124_8_reg_200[7]_i_10 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\add_ln124_8_reg_200[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \add_ln124_8_reg_200[7]_i_3 
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[25]),
        .I3(Q[23]),
        .I4(Q[21]),
        .O(\add_ln124_8_reg_200[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \add_ln124_8_reg_200[7]_i_4 
       (.I0(Q[25]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[15]),
        .I4(Q[13]),
        .I5(\add_ln124_8_reg_200[7]_i_7_n_0 ),
        .O(\add_ln124_8_reg_200[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5454545454545455)) 
    \add_ln124_8_reg_200[7]_i_5 
       (.I0(Q[25]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(Q[19]),
        .I4(Q[17]),
        .I5(\ap_CS_fsm_reg[129] ),
        .O(\add_ln124_8_reg_200[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAA5AAA59)) 
    \add_ln124_8_reg_200[7]_i_6 
       (.I0(\idx_fu_36_reg[4]_1 ),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(\add_ln124_8_reg_200[7]_i_9_n_0 ),
        .O(\add_ln124_8_reg_200[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln124_8_reg_200[7]_i_7 
       (.I0(Q[21]),
        .I1(Q[23]),
        .I2(Q[25]),
        .I3(Q[19]),
        .I4(Q[17]),
        .O(\add_ln124_8_reg_200[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    \add_ln124_8_reg_200[7]_i_8 
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[129] ));
  LUT6 #(
    .INIT(64'h00000000FFFF0045)) 
    \add_ln124_8_reg_200[7]_i_9 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(\add_ln124_8_reg_200[7]_i_10_n_0 ),
        .I4(Q[17]),
        .I5(Q[19]),
        .O(\add_ln124_8_reg_200[7]_i_9_n_0 ));
  FDRE \add_ln124_8_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con256_address0[0]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con256_address0[1]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con256_address0[2]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_8_fu_145_p2[3]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_8_fu_145_p2[4]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_8_fu_145_p2[5]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_8_fu_145_p2[6]),
        .Q(grp_ByteXor_113_fu_597_dst_address0),
        .R(1'b0));
  FDRE \add_ln124_8_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_8_fu_145_p2[7]),
        .Q(\add_ln124_8_reg_200_reg[7]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln124_8_reg_200_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_add_ln124_8_reg_200_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln124_8_reg_200_reg[7]_i_2_n_1 ,\add_ln124_8_reg_200_reg[7]_i_2_n_2 ,\add_ln124_8_reg_200_reg[7]_i_2_n_3 }),
        .CYINIT(con256_address0[3]),
        .DI({1'b0,1'b0,1'b0,\idx_fu_36_reg[4]_1 }),
        .O(add_ln124_8_fu_145_p2[7:4]),
        .S({\add_ln124_8_reg_200[7]_i_3_n_0 ,\add_ln124_8_reg_200[7]_i_4_n_0 ,\add_ln124_8_reg_200[7]_i_5_n_0 ,\add_ln124_8_reg_200[7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h44444474)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(grp_ByteXor_113_fu_597_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_113_fu_597_ap_ready),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm_reg[3]_0 [1]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(con256_address0[0]),
        .I1(con256_address0[3]),
        .I2(con256_address0[1]),
        .I3(con256_address0[2]),
        .I4(\idx_fu_36_reg[4]_1 ),
        .I5(\ap_CS_fsm_reg[3]_0 [0]),
        .O(grp_ByteXor_113_fu_597_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[121]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[122]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[125]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[126]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[129]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[130]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[133]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[134]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[137]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[138]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[141]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[142]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[145]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[146]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[149]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[150]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[153]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[154]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[157]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[18]),
        .I4(Q[19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[158]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[161]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[20]),
        .I4(Q[21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[162]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[165]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[22]),
        .I4(Q[23]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[166]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[169]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[24]),
        .I4(Q[25]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[170]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(\idx_fu_36_reg[4]_1 ),
        .I2(con256_address0[2]),
        .I3(con256_address0[1]),
        .I4(con256_address0[3]),
        .I5(con256_address0[0]),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ByteXor_113_fu_597_ap_start_reg_i_1
       (.I0(grp_ByteXor_113_fu_597_ap_ready),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg0),
        .I2(grp_ByteXor_113_fu_597_ap_start_reg),
        .O(grp_ByteXor_113_fu_597_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_36[0]_i_1 
       (.I0(con256_address0[0]),
        .O(add_ln124_fu_111_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_36[1]_i_1 
       (.I0(con256_address0[0]),
        .I1(con256_address0[1]),
        .O(add_ln124_fu_111_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_36[2]_i_1 
       (.I0(con256_address0[0]),
        .I1(con256_address0[1]),
        .I2(con256_address0[2]),
        .O(add_ln124_fu_111_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_36[3]_i_1 
       (.I0(con256_address0[1]),
        .I1(con256_address0[0]),
        .I2(con256_address0[2]),
        .I3(con256_address0[3]),
        .O(add_ln124_fu_111_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_36[4]_i_1 
       (.I0(grp_ByteXor_113_fu_597_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_36[4]_i_2 
       (.I0(con256_address0[2]),
        .I1(con256_address0[0]),
        .I2(con256_address0[1]),
        .I3(con256_address0[3]),
        .I4(\idx_fu_36_reg[4]_1 ),
        .O(add_ln124_fu_111_p2[4]));
  FDRE \idx_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[0]),
        .Q(con256_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[1]),
        .Q(con256_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[2]),
        .Q(con256_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[3]),
        .Q(con256_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[4]),
        .Q(\idx_fu_36_reg[4]_1 ),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_14__0
       (.CI(q0_reg_i_17__0_n_0),
        .CO(NLW_q0_reg_i_14__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_14__0_O_UNCONNECTED[3:1],con256_address0[7]}),
        .S({1'b0,1'b0,1'b0,b_offset[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_17__0
       (.CI(1'b0),
        .CO({q0_reg_i_17__0_n_0,q0_reg_i_17__0_n_1,q0_reg_i_17__0_n_2,q0_reg_i_17__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\idx_fu_36_reg[4]_1 }),
        .O({con256_address0[6:4],grp_ByteXor_113_fu_597_con256_address0}),
        .S({b_offset[2:0],q0_reg_i_39_n_0}));
  LUT5 #(
    .INIT(32'hAA5AAA59)) 
    q0_reg_i_39
       (.I0(\idx_fu_36_reg[4]_1 ),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(Q[25]),
        .I4(\add_ln124_8_reg_200[7]_i_9_n_0 ),
        .O(q0_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'h3CFFAAAA0000AAAA)) 
    q0_reg_i_6__4
       (.I0(grp_ByteXor_113_fu_597_con256_address0),
        .I1(q0_reg_0),
        .I2(q0_reg_1),
        .I3(q0_reg_2),
        .I4(q0_reg),
        .I5(q0_reg_3),
        .O(\idx_fu_36_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_17__1
       (.I0(ram_reg),
        .I1(ram_reg_i_54__0_n_0),
        .I2(ram_reg_10[5]),
        .I3(ram_reg_11),
        .I4(ram_reg_17),
        .I5(ram_reg_6),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_18__1
       (.I0(ram_reg),
        .I1(ram_reg_i_56__0_n_0),
        .I2(ram_reg_10[4]),
        .I3(ram_reg_11),
        .I4(ram_reg_16),
        .I5(ram_reg_6),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_19__1
       (.I0(ram_reg),
        .I1(ram_reg_i_58__0_n_0),
        .I2(ram_reg_10[3]),
        .I3(ram_reg_11),
        .I4(ram_reg_15),
        .I5(ram_reg_6),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_20__1
       (.I0(ram_reg),
        .I1(ram_reg_i_60__0_n_0),
        .I2(ram_reg_10[2]),
        .I3(ram_reg_11),
        .I4(ram_reg_14),
        .I5(ram_reg_6),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_21__1
       (.I0(ram_reg),
        .I1(ram_reg_i_62__0_n_0),
        .I2(ram_reg_10[1]),
        .I3(ram_reg_11),
        .I4(ram_reg_13),
        .I5(ram_reg_6),
        .O(DIADI[1]));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    ram_reg_i_22__1
       (.I0(ram_reg),
        .I1(ram_reg_i_64__0_n_0),
        .I2(ram_reg_10[0]),
        .I3(ram_reg_11),
        .I4(ram_reg_12),
        .I5(ram_reg_6),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'h00F2FFFF00F20000)) 
    ram_reg_i_25__2
       (.I0(ram_reg),
        .I1(ram_reg_i_73_n_0),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(ram_reg_2),
        .I5(b_ce0),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    ram_reg_i_30__1
       (.I0(ram_reg_i_81_n_0),
        .I1(ram_reg_6),
        .I2(ram_reg_7),
        .I3(ram_reg_8),
        .I4(ram_reg_2),
        .I5(grp_ByteXor_112_2_fu_366_b_address0),
        .O(ram_reg_i_30__1_n_0));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    ram_reg_i_4__1
       (.I0(ram_reg_i_30__1_n_0),
        .I1(ram_reg_3),
        .I2(ram_reg_4),
        .I3(grp_ByteXor_11151_fu_384_b_offset),
        .I4(ram_reg_5),
        .I5(grp_ByteXor_1_fu_524_b_address0),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_52__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[7]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[7]),
        .I5(ram_reg_9[3]),
        .O(\xor_ln124_reg_205_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_54__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[6]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[6]),
        .I5(ram_reg_9[2]),
        .O(ram_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_56__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[5]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[5]),
        .I5(ram_reg_9[1]),
        .O(ram_reg_i_56__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_58__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[4]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[4]),
        .I5(ram_reg_9[0]),
        .O(ram_reg_i_58__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_60__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[3]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[3]),
        .I5(ram_reg_9[3]),
        .O(ram_reg_i_60__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_62__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[2]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[2]),
        .I5(ram_reg_9[2]),
        .O(ram_reg_i_62__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_64__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[1]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[1]),
        .I5(ram_reg_9[1]),
        .O(ram_reg_i_64__0_n_0));
  LUT6 #(
    .INIT(64'h1111111DDDD1DDDD)) 
    ram_reg_i_67__0
       (.I0(grp_ByteXor_113_fu_597_dst_d0[0]),
        .I1(q0_reg),
        .I2(Q[27]),
        .I3(Q[26]),
        .I4(grp_ByteXor_112_fu_453_dst_d0[0]),
        .I5(ram_reg_9[0]),
        .O(\xor_ln124_reg_205_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hDD1D111DDD1DDD1D)) 
    ram_reg_i_73
       (.I0(\ap_CS_fsm_reg[3]_0 [1]),
        .I1(q0_reg),
        .I2(ram_reg_i_25__2_0),
        .I3(ram_reg_i_30__1_0),
        .I4(ram_reg_i_25__2_1),
        .I5(ram_reg_i_25__2_2),
        .O(ram_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'h8880008000800080)) 
    ram_reg_i_81
       (.I0(ram_reg_11),
        .I1(ram_reg_i_30__1_1),
        .I2(grp_ByteXor_113_fu_597_dst_address0),
        .I3(q0_reg),
        .I4(ram_reg_i_30__1_0),
        .I5(ram_reg_i_30__1_2),
        .O(ram_reg_i_81_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[0]_i_1 
       (.I0(q0[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_fu_155_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[1]_i_1 
       (.I0(q0[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_fu_155_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[2]_i_1 
       (.I0(q0[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_fu_155_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[3]_i_1 
       (.I0(q0[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_fu_155_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[4]_i_1 
       (.I0(q0[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_fu_155_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[5]_i_1 
       (.I0(q0[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_fu_155_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[6]_i_1 
       (.I0(q0[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_fu_155_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[7]_i_1 
       (.I0(q0[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_fu_155_p2[7]));
  FDRE \xor_ln124_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[0]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[1]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[2]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[3]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[4]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[5]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[6]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[7]),
        .Q(grp_ByteXor_113_fu_597_dst_d0[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_114" *) 
module design_1_clefia_0_0_clefia_ByteXor_114
   (WEA,
    \ap_CS_fsm_reg[3]_0 ,
    D,
    ADDRARDADDR,
    con192_address0,
    \ap_CS_fsm_reg[314] ,
    \ap_CS_fsm_reg[330] ,
    \ap_CS_fsm_reg[310] ,
    grp_ByteXor_114_fu_741_ap_start_reg_reg,
    \ap_CS_fsm_reg[1]_0 ,
    \add_ln124_5_reg_200_reg[7]_0 ,
    \xor_ln124_reg_205_reg[7]_0 ,
    \idx_fu_36_reg[4]_0 ,
    ram_reg,
    q0_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    grp_ByteXor_114_fu_741_ap_start_reg,
    Q,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    ram_reg_3,
    ram_reg_4,
    grp_ByteXor_114_fu_741_ap_start_reg0,
    q0,
    DOADO,
    SR,
    ap_clk,
    b_offset);
  output [0:0]WEA;
  output \ap_CS_fsm_reg[3]_0 ;
  output [21:0]D;
  output [0:0]ADDRARDADDR;
  output [7:0]con192_address0;
  output \ap_CS_fsm_reg[314] ;
  output \ap_CS_fsm_reg[330] ;
  output \ap_CS_fsm_reg[310] ;
  output grp_ByteXor_114_fu_741_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [7:0]\add_ln124_5_reg_200_reg[7]_0 ;
  output [7:0]\xor_ln124_reg_205_reg[7]_0 ;
  output [0:0]\idx_fu_36_reg[4]_0 ;
  input [0:0]ram_reg;
  input q0_reg;
  input ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input grp_ByteXor_114_fu_741_ap_start_reg;
  input [21:0]Q;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input ram_reg_3;
  input [0:0]ram_reg_4;
  input grp_ByteXor_114_fu_741_ap_start_reg0;
  input [7:0]q0;
  input [7:0]DOADO;
  input [0:0]SR;
  input ap_clk;
  input [3:0]b_offset;

  wire [0:0]ADDRARDADDR;
  wire [21:0]D;
  wire [7:0]DOADO;
  wire [21:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [7:3]add_ln124_5_fu_145_p2;
  wire \add_ln124_5_reg_200[7]_i_3_n_0 ;
  wire \add_ln124_5_reg_200[7]_i_4_n_0 ;
  wire \add_ln124_5_reg_200[7]_i_5_n_0 ;
  wire \add_ln124_5_reg_200[7]_i_6_n_0 ;
  wire \add_ln124_5_reg_200[7]_i_8_n_0 ;
  wire \add_ln124_5_reg_200[7]_i_9_n_0 ;
  wire [7:0]\add_ln124_5_reg_200_reg[7]_0 ;
  wire \add_ln124_5_reg_200_reg[7]_i_2_n_1 ;
  wire \add_ln124_5_reg_200_reg[7]_i_2_n_2 ;
  wire \add_ln124_5_reg_200_reg[7]_i_2_n_3 ;
  wire [4:0]add_ln124_fu_111_p2;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[310] ;
  wire \ap_CS_fsm_reg[314] ;
  wire \ap_CS_fsm_reg[330] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [3:0]b_offset;
  wire [7:0]con192_address0;
  wire grp_ByteXor_114_fu_741_ap_ready;
  wire grp_ByteXor_114_fu_741_ap_start_reg;
  wire grp_ByteXor_114_fu_741_ap_start_reg0;
  wire grp_ByteXor_114_fu_741_ap_start_reg_reg;
  wire [4:4]grp_ByteXor_114_fu_741_con192_address0;
  wire grp_ByteXor_114_fu_741_dst_ce0;
  wire idx_fu_360;
  wire [0:0]\idx_fu_36_reg[4]_0 ;
  wire [7:0]q0;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_i_16__1_n_0;
  wire q0_reg_i_16__1_n_1;
  wire q0_reg_i_16__1_n_2;
  wire q0_reg_i_16__1_n_3;
  wire q0_reg_i_37_n_0;
  wire [0:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [0:0]ram_reg_4;
  wire [7:0]xor_ln124_fu_155_p2;
  wire [7:0]\xor_ln124_reg_205_reg[7]_0 ;
  wire [3:3]\NLW_add_ln124_5_reg_200_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_q0_reg_i_13__1_CO_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_13__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_5_reg_200[3]_i_1 
       (.I0(con192_address0[3]),
        .O(add_ln124_5_fu_145_p2[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \add_ln124_5_reg_200[7]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(con192_address0[0]),
        .I2(con192_address0[3]),
        .I3(con192_address0[1]),
        .I4(con192_address0[2]),
        .I5(\idx_fu_36_reg[4]_0 ),
        .O(idx_fu_360));
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln124_5_reg_200[7]_i_3 
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[21]),
        .O(\add_ln124_5_reg_200[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101010100)) 
    \add_ln124_5_reg_200[7]_i_4 
       (.I0(Q[17]),
        .I1(Q[19]),
        .I2(Q[21]),
        .I3(\ap_CS_fsm_reg[314] ),
        .I4(Q[13]),
        .I5(Q[15]),
        .O(\add_ln124_5_reg_200[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00EF)) 
    \add_ln124_5_reg_200[7]_i_5 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(\ap_CS_fsm_reg[314] ),
        .I3(\ap_CS_fsm_reg[330] ),
        .I4(Q[21]),
        .I5(\ap_CS_fsm_reg[310] ),
        .O(\add_ln124_5_reg_200[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA5555AA59)) 
    \add_ln124_5_reg_200[7]_i_6 
       (.I0(\idx_fu_36_reg[4]_0 ),
        .I1(\add_ln124_5_reg_200[7]_i_8_n_0 ),
        .I2(\add_ln124_5_reg_200[7]_i_9_n_0 ),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[21]),
        .O(\add_ln124_5_reg_200[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \add_ln124_5_reg_200[7]_i_7 
       (.I0(Q[9]),
        .I1(Q[11]),
        .O(\ap_CS_fsm_reg[314] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \add_ln124_5_reg_200[7]_i_8 
       (.I0(Q[11]),
        .I1(Q[13]),
        .I2(Q[15]),
        .O(\add_ln124_5_reg_200[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h10111010)) 
    \add_ln124_5_reg_200[7]_i_9 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[3]),
        .O(\add_ln124_5_reg_200[7]_i_9_n_0 ));
  FDRE \add_ln124_5_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con192_address0[0]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con192_address0[1]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(con192_address0[2]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_5_fu_145_p2[3]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_5_fu_145_p2[4]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_5_fu_145_p2[5]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_5_fu_145_p2[6]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \add_ln124_5_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_5_fu_145_p2[7]),
        .Q(\add_ln124_5_reg_200_reg[7]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln124_5_reg_200_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\NLW_add_ln124_5_reg_200_reg[7]_i_2_CO_UNCONNECTED [3],\add_ln124_5_reg_200_reg[7]_i_2_n_1 ,\add_ln124_5_reg_200_reg[7]_i_2_n_2 ,\add_ln124_5_reg_200_reg[7]_i_2_n_3 }),
        .CYINIT(con192_address0[3]),
        .DI({1'b0,1'b0,1'b0,\idx_fu_36_reg[4]_0 }),
        .O(add_ln124_5_fu_145_p2[7:4]),
        .S({\add_ln124_5_reg_200[7]_i_3_n_0 ,\add_ln124_5_reg_200[7]_i_4_n_0 ,\add_ln124_5_reg_200[7]_i_5_n_0 ,\add_ln124_5_reg_200[7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h44444474)) 
    \ap_CS_fsm[0]_i_1__22 
       (.I0(grp_ByteXor_114_fu_741_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_114_fu_741_ap_ready),
        .I3(ap_CS_fsm_state3),
        .I4(grp_ByteXor_114_fu_741_dst_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \ap_CS_fsm[0]_i_2__6 
       (.I0(con192_address0[0]),
        .I1(con192_address0[3]),
        .I2(con192_address0[1]),
        .I3(con192_address0[2]),
        .I4(\idx_fu_36_reg[4]_0 ),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(grp_ByteXor_114_fu_741_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__20 
       (.I0(grp_ByteXor_114_fu_741_dst_ce0),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[298]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[299]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__17 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\idx_fu_36_reg[4]_0 ),
        .I2(con192_address0[2]),
        .I3(con192_address0[1]),
        .I4(con192_address0[3]),
        .I5(con192_address0[0]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[302]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[303]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[306]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[307]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[310]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[311]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[314]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[8]),
        .I4(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[315]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[318]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[10]),
        .I4(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[319]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[322]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[12]),
        .I4(Q[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[323]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[326]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[14]),
        .I4(Q[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[327]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[330]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[16]),
        .I4(Q[17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[331]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[334]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[18]),
        .I4(Q[19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[335]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[338]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[20]),
        .I4(Q[21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[339]_i_1 
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[21]),
        .O(D[21]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(grp_ByteXor_114_fu_741_dst_ce0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_ByteXor_114_fu_741_ap_start_reg_i_1
       (.I0(grp_ByteXor_114_fu_741_ap_ready),
        .I1(grp_ByteXor_114_fu_741_ap_start_reg0),
        .I2(grp_ByteXor_114_fu_741_ap_start_reg),
        .O(grp_ByteXor_114_fu_741_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_fu_36[0]_i_1__0 
       (.I0(con192_address0[0]),
        .O(add_ln124_fu_111_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_36[1]_i_1__0 
       (.I0(con192_address0[0]),
        .I1(con192_address0[1]),
        .O(add_ln124_fu_111_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_fu_36[2]_i_1__0 
       (.I0(con192_address0[0]),
        .I1(con192_address0[1]),
        .I2(con192_address0[2]),
        .O(add_ln124_fu_111_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_fu_36[3]_i_1__0 
       (.I0(con192_address0[1]),
        .I1(con192_address0[0]),
        .I2(con192_address0[2]),
        .I3(con192_address0[3]),
        .O(add_ln124_fu_111_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \idx_fu_36[4]_i_1__0 
       (.I0(grp_ByteXor_114_fu_741_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_fu_36[4]_i_2__0 
       (.I0(con192_address0[2]),
        .I1(con192_address0[0]),
        .I2(con192_address0[1]),
        .I3(con192_address0[3]),
        .I4(\idx_fu_36_reg[4]_0 ),
        .O(add_ln124_fu_111_p2[4]));
  FDRE \idx_fu_36_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[0]),
        .Q(con192_address0[0]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[1]),
        .Q(con192_address0[1]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[2]),
        .Q(con192_address0[2]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[3]),
        .Q(con192_address0[3]),
        .R(ap_NS_fsm1));
  FDRE \idx_fu_36_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_360),
        .D(add_ln124_fu_111_p2[4]),
        .Q(\idx_fu_36_reg[4]_0 ),
        .R(ap_NS_fsm1));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_13__1
       (.CI(q0_reg_i_16__1_n_0),
        .CO(NLW_q0_reg_i_13__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_13__1_O_UNCONNECTED[3:1],con192_address0[7]}),
        .S({1'b0,1'b0,1'b0,b_offset[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 q0_reg_i_16__1
       (.CI(1'b0),
        .CO({q0_reg_i_16__1_n_0,q0_reg_i_16__1_n_1,q0_reg_i_16__1_n_2,q0_reg_i_16__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\idx_fu_36_reg[4]_0 }),
        .O({con192_address0[6:4],grp_ByteXor_114_fu_741_con192_address0}),
        .S({b_offset[2:0],q0_reg_i_37_n_0}));
  LUT6 #(
    .INIT(64'hAAAAAAAA5555AA59)) 
    q0_reg_i_37
       (.I0(\idx_fu_36_reg[4]_0 ),
        .I1(\add_ln124_5_reg_200[7]_i_8_n_0 ),
        .I2(\add_ln124_5_reg_200[7]_i_9_n_0 ),
        .I3(Q[17]),
        .I4(Q[19]),
        .I5(Q[21]),
        .O(q0_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'h3CFFAAAA0000AAAA)) 
    q0_reg_i_6__5
       (.I0(grp_ByteXor_114_fu_741_con192_address0),
        .I1(q0_reg_0),
        .I2(q0_reg_1),
        .I3(q0_reg_2),
        .I4(q0_reg),
        .I5(q0_reg_3),
        .O(ADDRARDADDR));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_31_0_0_i_8__3
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[21]),
        .O(\ap_CS_fsm_reg[310] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_117
       (.I0(Q[17]),
        .I1(Q[19]),
        .O(\ap_CS_fsm_reg[330] ));
  LUT6 #(
    .INIT(64'h00000000FFFFEAAA)) 
    ram_reg_i_24__2
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(ram_reg),
        .I2(q0_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2),
        .O(WEA));
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_i_68
       (.I0(grp_ByteXor_114_fu_741_dst_ce0),
        .I1(q0_reg),
        .I2(ram_reg_3),
        .I3(ram_reg_4),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[0]_i_1 
       (.I0(q0[0]),
        .I1(DOADO[0]),
        .O(xor_ln124_fu_155_p2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[1]_i_1 
       (.I0(q0[1]),
        .I1(DOADO[1]),
        .O(xor_ln124_fu_155_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[2]_i_1 
       (.I0(q0[2]),
        .I1(DOADO[2]),
        .O(xor_ln124_fu_155_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[3]_i_1 
       (.I0(q0[3]),
        .I1(DOADO[3]),
        .O(xor_ln124_fu_155_p2[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[4]_i_1 
       (.I0(q0[4]),
        .I1(DOADO[4]),
        .O(xor_ln124_fu_155_p2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[5]_i_1 
       (.I0(q0[5]),
        .I1(DOADO[5]),
        .O(xor_ln124_fu_155_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[6]_i_1 
       (.I0(q0[6]),
        .I1(DOADO[6]),
        .O(xor_ln124_fu_155_p2[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_ln124_reg_205[7]_i_1 
       (.I0(q0[7]),
        .I1(DOADO[7]),
        .O(xor_ln124_fu_155_p2[7]));
  FDRE \xor_ln124_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[0]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[1]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[2]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[3]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[4]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[5]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[6]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \xor_ln124_reg_205_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_ln124_fu_155_p2[7]),
        .Q(\xor_ln124_reg_205_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_143" *) 
module design_1_clefia_0_0_clefia_ByteXor_143
   (D,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[110] ,
    idx_fu_40,
    \ap_CS_fsm_reg[104] ,
    grp_ByteXor_143_fu_475_dst_d0,
    \idx_fu_40_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    dst_address0,
    Q,
    \tmp_reg_224[7]_i_2 ,
    \tmp_reg_224[7]_i_2_0 ,
    \tmp_reg_224[7]_i_2_1 ,
    \tmp_reg_224[7]_i_2_2 ,
    \tmp_reg_224[7]_i_2_3 ,
    \tmp_reg_224[7]_i_2_4 ,
    \tmp_reg_224[7]_i_3 ,
    \tmp_reg_224[7]_i_3_0 ,
    \tmp_reg_224[7]_i_3_1 ,
    \tmp_reg_224[7]_i_3_2 ,
    \tmp_reg_224[7]_i_3_3 ,
    \tmp_reg_224[7]_i_3_4 ,
    grp_ByteXor_143_fu_475_ap_start_reg,
    q0,
    ram_reg_0_15_7_7_i_1__5,
    ap_clk,
    ap_rst_n_inv,
    \tmp_reg_224_reg[7]_0 ,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 );
  output [7:0]D;
  output \ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[110] ;
  output [0:0]idx_fu_40;
  output \ap_CS_fsm_reg[104] ;
  output [7:0]grp_ByteXor_143_fu_475_dst_d0;
  output [1:0]\idx_fu_40_reg[1]_0 ;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [3:0]dst_address0;
  input [7:0]Q;
  input [7:0]\tmp_reg_224[7]_i_2 ;
  input [7:0]\tmp_reg_224[7]_i_2_0 ;
  input [7:0]\tmp_reg_224[7]_i_2_1 ;
  input [7:0]\tmp_reg_224[7]_i_2_2 ;
  input [7:0]\tmp_reg_224[7]_i_2_3 ;
  input [7:0]\tmp_reg_224[7]_i_2_4 ;
  input [7:0]\tmp_reg_224[7]_i_3 ;
  input [7:0]\tmp_reg_224[7]_i_3_0 ;
  input [7:0]\tmp_reg_224[7]_i_3_1 ;
  input [7:0]\tmp_reg_224[7]_i_3_2 ;
  input [7:0]\tmp_reg_224[7]_i_3_3 ;
  input [7:0]\tmp_reg_224[7]_i_3_4 ;
  input grp_ByteXor_143_fu_475_ap_start_reg;
  input [7:0]q0;
  input [7:0]ram_reg_0_15_7_7_i_1__5;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]\tmp_reg_224_reg[7]_0 ;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[104] ;
  wire \ap_CS_fsm_reg[110] ;
  wire \ap_CS_fsm_reg[27] ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [3:0]dst_address0;
  wire [3:2]grp_ByteXor_143_fu_475_a_address0;
  wire grp_ByteXor_143_fu_475_ap_done;
  wire grp_ByteXor_143_fu_475_ap_ready;
  wire grp_ByteXor_143_fu_475_ap_start_reg;
  wire [7:0]grp_ByteXor_143_fu_475_dst_d0;
  wire [0:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1_n_0 ;
  wire \idx_fu_40[1]_i_1_n_0 ;
  wire \idx_fu_40[2]_i_1_n_0 ;
  wire [1:0]\idx_fu_40_reg[1]_0 ;
  wire [7:0]q0;
  wire [7:0]ram_reg_0_15_7_7_i_1__5;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]tmp_reg_224;
  wire \tmp_reg_224[0]_i_4_n_0 ;
  wire \tmp_reg_224[0]_i_5_n_0 ;
  wire \tmp_reg_224[0]_i_6_n_0 ;
  wire \tmp_reg_224[0]_i_7_n_0 ;
  wire \tmp_reg_224[1]_i_4_n_0 ;
  wire \tmp_reg_224[1]_i_5_n_0 ;
  wire \tmp_reg_224[1]_i_6_n_0 ;
  wire \tmp_reg_224[1]_i_7_n_0 ;
  wire \tmp_reg_224[2]_i_4_n_0 ;
  wire \tmp_reg_224[2]_i_5_n_0 ;
  wire \tmp_reg_224[2]_i_6_n_0 ;
  wire \tmp_reg_224[2]_i_7_n_0 ;
  wire \tmp_reg_224[3]_i_4_n_0 ;
  wire \tmp_reg_224[3]_i_5_n_0 ;
  wire \tmp_reg_224[3]_i_6_n_0 ;
  wire \tmp_reg_224[3]_i_7_n_0 ;
  wire \tmp_reg_224[4]_i_4_n_0 ;
  wire \tmp_reg_224[4]_i_5_n_0 ;
  wire \tmp_reg_224[4]_i_6_n_0 ;
  wire \tmp_reg_224[4]_i_7_n_0 ;
  wire \tmp_reg_224[5]_i_4_n_0 ;
  wire \tmp_reg_224[5]_i_5_n_0 ;
  wire \tmp_reg_224[5]_i_6_n_0 ;
  wire \tmp_reg_224[5]_i_7_n_0 ;
  wire \tmp_reg_224[6]_i_4_n_0 ;
  wire \tmp_reg_224[6]_i_5_n_0 ;
  wire \tmp_reg_224[6]_i_6_n_0 ;
  wire \tmp_reg_224[6]_i_7_n_0 ;
  wire [7:0]\tmp_reg_224[7]_i_2 ;
  wire [7:0]\tmp_reg_224[7]_i_2_0 ;
  wire [7:0]\tmp_reg_224[7]_i_2_1 ;
  wire [7:0]\tmp_reg_224[7]_i_2_2 ;
  wire [7:0]\tmp_reg_224[7]_i_2_3 ;
  wire [7:0]\tmp_reg_224[7]_i_2_4 ;
  wire [7:0]\tmp_reg_224[7]_i_3 ;
  wire [7:0]\tmp_reg_224[7]_i_3_0 ;
  wire [7:0]\tmp_reg_224[7]_i_3_1 ;
  wire [7:0]\tmp_reg_224[7]_i_3_2 ;
  wire [7:0]\tmp_reg_224[7]_i_3_3 ;
  wire [7:0]\tmp_reg_224[7]_i_3_4 ;
  wire \tmp_reg_224[7]_i_4_n_0 ;
  wire \tmp_reg_224[7]_i_5_n_0 ;
  wire \tmp_reg_224[7]_i_6_n_0 ;
  wire \tmp_reg_224[7]_i_7_n_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_2_reg_219[2]_i_1__1 
       (.I0(idx_fu_40),
        .O(grp_ByteXor_143_fu_475_a_address0[2]));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_2_reg_219[3]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\idx_fu_40_reg[1]_0 [1]),
        .I2(idx_fu_40),
        .I3(\idx_fu_40_reg[1]_0 [0]),
        .O(idx_fu_400));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \add_ln124_2_reg_219[3]_i_2 
       (.I0(idx_fu_40),
        .I1(Q[7]),
        .I2(Q[3]),
        .O(grp_ByteXor_143_fu_475_a_address0[3]));
  FDRE \add_ln124_2_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\idx_fu_40_reg[1]_0 [0]),
        .Q(dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\idx_fu_40_reg[1]_0 [1]),
        .Q(dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(grp_ByteXor_143_fu_475_a_address0[2]),
        .Q(dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(grp_ByteXor_143_fu_475_a_address0[3]),
        .Q(dst_address0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__42 
       (.I0(\idx_fu_40_reg[1]_0 [1]),
        .I1(idx_fu_40),
        .I2(\idx_fu_40_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_475_ap_start_reg),
        .I5(\ap_CS_fsm_reg[2]_0 [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[104]_i_1__0 
       (.I0(Q[4]),
        .I1(grp_ByteXor_143_fu_475_ap_done),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[105]_i_1__0 
       (.I0(grp_ByteXor_143_fu_475_ap_done),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[110]_i_1 
       (.I0(Q[6]),
        .I1(grp_ByteXor_143_fu_475_ap_done),
        .I2(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[111]_i_1__0 
       (.I0(grp_ByteXor_143_fu_475_ap_done),
        .I1(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ap_CS_fsm[111]_i_2 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\idx_fu_40_reg[1]_0 [0]),
        .I2(idx_fu_40),
        .I3(\idx_fu_40_reg[1]_0 [1]),
        .I4(grp_ByteXor_143_fu_475_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteXor_143_fu_475_ap_done));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__35 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(grp_ByteXor_143_fu_475_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 [1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[28]_i_1__0 
       (.I0(Q[0]),
        .I1(grp_ByteXor_143_fu_475_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[29]_i_1__0 
       (.I0(grp_ByteXor_143_fu_475_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__31 
       (.I0(\ap_CS_fsm_reg[2]_0 [0]),
        .I1(\idx_fu_40_reg[1]_0 [0]),
        .I2(idx_fu_40),
        .I3(\idx_fu_40_reg[1]_0 [1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[34]_i_1__0 
       (.I0(Q[2]),
        .I1(grp_ByteXor_143_fu_475_ap_done),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_ByteXor_143_fu_475_ap_done),
        .I1(Q[3]),
        .O(D[3]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFC)) 
    grp_ByteXor_143_fu_475_ap_start_reg_i_1
       (.I0(grp_ByteXor_143_fu_475_ap_ready),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(grp_ByteXor_143_fu_475_ap_start_reg),
        .O(\ap_CS_fsm_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    grp_ByteXor_143_fu_475_ap_start_reg_i_2
       (.I0(\idx_fu_40_reg[1]_0 [1]),
        .I1(idx_fu_40),
        .I2(\idx_fu_40_reg[1]_0 [0]),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .O(grp_ByteXor_143_fu_475_ap_ready));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1 
       (.I0(\idx_fu_40_reg[1]_0 [0]),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(\idx_fu_40_reg[1]_0 [1]),
        .I3(idx_fu_40),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_475_ap_start_reg),
        .O(\idx_fu_40[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1 
       (.I0(\idx_fu_40_reg[1]_0 [0]),
        .I1(\idx_fu_40_reg[1]_0 [1]),
        .I2(\ap_CS_fsm_reg[2]_0 [0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_475_ap_start_reg),
        .O(\idx_fu_40[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1 
       (.I0(\idx_fu_40_reg[1]_0 [0]),
        .I1(idx_fu_40),
        .I2(\idx_fu_40_reg[1]_0 [1]),
        .I3(\ap_CS_fsm_reg[2]_0 [0]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_475_ap_start_reg),
        .O(\idx_fu_40[2]_i_1_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1_n_0 ),
        .Q(\idx_fu_40_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1_n_0 ),
        .Q(\idx_fu_40_reg[1]_0 [1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1_n_0 ),
        .Q(idx_fu_40),
        .R(1'b0));
  design_1_clefia_0_0_clefia_mux_42_8_1_1 mux_42_8_1_1_U93
       (.D(tmp_fu_149_p6),
        .Q(Q[7]),
        .\tmp_reg_224_reg[0] (\tmp_reg_224[0]_i_6_n_0 ),
        .\tmp_reg_224_reg[0]_0 (\tmp_reg_224[0]_i_7_n_0 ),
        .\tmp_reg_224_reg[0]_1 (\tmp_reg_224[0]_i_4_n_0 ),
        .\tmp_reg_224_reg[0]_2 (\tmp_reg_224[0]_i_5_n_0 ),
        .\tmp_reg_224_reg[1] (\tmp_reg_224[1]_i_6_n_0 ),
        .\tmp_reg_224_reg[1]_0 (\tmp_reg_224[1]_i_7_n_0 ),
        .\tmp_reg_224_reg[1]_1 (\tmp_reg_224[1]_i_4_n_0 ),
        .\tmp_reg_224_reg[1]_2 (\tmp_reg_224[1]_i_5_n_0 ),
        .\tmp_reg_224_reg[2] (\tmp_reg_224[2]_i_6_n_0 ),
        .\tmp_reg_224_reg[2]_0 (\tmp_reg_224[2]_i_7_n_0 ),
        .\tmp_reg_224_reg[2]_1 (\tmp_reg_224[2]_i_4_n_0 ),
        .\tmp_reg_224_reg[2]_2 (\tmp_reg_224[2]_i_5_n_0 ),
        .\tmp_reg_224_reg[3] (\tmp_reg_224[3]_i_6_n_0 ),
        .\tmp_reg_224_reg[3]_0 (\tmp_reg_224[3]_i_7_n_0 ),
        .\tmp_reg_224_reg[3]_1 (\tmp_reg_224[3]_i_4_n_0 ),
        .\tmp_reg_224_reg[3]_2 (\tmp_reg_224[3]_i_5_n_0 ),
        .\tmp_reg_224_reg[4] (\tmp_reg_224[4]_i_6_n_0 ),
        .\tmp_reg_224_reg[4]_0 (\tmp_reg_224[4]_i_7_n_0 ),
        .\tmp_reg_224_reg[4]_1 (\tmp_reg_224[4]_i_4_n_0 ),
        .\tmp_reg_224_reg[4]_2 (\tmp_reg_224[4]_i_5_n_0 ),
        .\tmp_reg_224_reg[5] (\tmp_reg_224[5]_i_6_n_0 ),
        .\tmp_reg_224_reg[5]_0 (\tmp_reg_224[5]_i_7_n_0 ),
        .\tmp_reg_224_reg[5]_1 (\tmp_reg_224[5]_i_4_n_0 ),
        .\tmp_reg_224_reg[5]_2 (\tmp_reg_224[5]_i_5_n_0 ),
        .\tmp_reg_224_reg[6] (\tmp_reg_224[6]_i_6_n_0 ),
        .\tmp_reg_224_reg[6]_0 (\tmp_reg_224[6]_i_7_n_0 ),
        .\tmp_reg_224_reg[6]_1 (\tmp_reg_224[6]_i_4_n_0 ),
        .\tmp_reg_224_reg[6]_2 (\tmp_reg_224[6]_i_5_n_0 ),
        .\tmp_reg_224_reg[7] (\idx_fu_40_reg[1]_0 ),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7]_0 ),
        .\tmp_reg_224_reg[7]_1 (\tmp_reg_224_reg[7]_1 ),
        .\tmp_reg_224_reg[7]_2 (\tmp_reg_224[7]_i_6_n_0 ),
        .\tmp_reg_224_reg[7]_3 (\tmp_reg_224[7]_i_7_n_0 ),
        .\tmp_reg_224_reg[7]_4 (\tmp_reg_224_reg[7]_2 ),
        .\tmp_reg_224_reg[7]_5 (\tmp_reg_224_reg[7]_3 ),
        .\tmp_reg_224_reg[7]_6 (\tmp_reg_224[7]_i_4_n_0 ),
        .\tmp_reg_224_reg[7]_7 (\tmp_reg_224[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFD07)) 
    ram_reg_0_15_0_0_i_14__4
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(idx_fu_40),
        .O(\ap_CS_fsm_reg[104] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hC9C0)) 
    ram_reg_0_15_0_0_i_16__2
       (.I0(Q[7]),
        .I1(idx_fu_40),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[110] ));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_0_0_i_7
       (.I0(q0[0]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[0]),
        .I4(tmp_reg_224[0]),
        .O(grp_ByteXor_143_fu_475_dst_d0[0]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_1_1_i_2
       (.I0(q0[1]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[1]),
        .I4(tmp_reg_224[1]),
        .O(grp_ByteXor_143_fu_475_dst_d0[1]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_2_2_i_2
       (.I0(q0[2]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[2]),
        .I4(tmp_reg_224[2]),
        .O(grp_ByteXor_143_fu_475_dst_d0[2]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_3_3_i_2
       (.I0(q0[3]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[3]),
        .I4(tmp_reg_224[3]),
        .O(grp_ByteXor_143_fu_475_dst_d0[3]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_4_4_i_2
       (.I0(q0[4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[4]),
        .I4(tmp_reg_224[4]),
        .O(grp_ByteXor_143_fu_475_dst_d0[4]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_5_5_i_2
       (.I0(q0[5]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[5]),
        .I4(tmp_reg_224[5]),
        .O(grp_ByteXor_143_fu_475_dst_d0[5]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_6_6_i_2
       (.I0(q0[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[6]),
        .I4(tmp_reg_224[6]),
        .O(grp_ByteXor_143_fu_475_dst_d0[6]));
  LUT5 #(
    .INIT(32'h5457ABA8)) 
    ram_reg_0_15_7_7_i_2
       (.I0(q0[7]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(ram_reg_0_15_7_7_i_1__5[7]),
        .I4(tmp_reg_224[7]),
        .O(grp_ByteXor_143_fu_475_dst_d0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[0]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [0]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [0]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [0]),
        .O(\tmp_reg_224[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[0]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [0]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [0]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [0]),
        .O(\tmp_reg_224[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[0]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [0]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [0]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [0]),
        .O(\tmp_reg_224[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[0]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [0]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [0]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [0]),
        .O(\tmp_reg_224[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[1]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [1]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [1]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [1]),
        .O(\tmp_reg_224[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[1]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [1]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [1]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [1]),
        .O(\tmp_reg_224[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[1]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [1]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [1]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [1]),
        .O(\tmp_reg_224[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[1]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [1]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [1]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [1]),
        .O(\tmp_reg_224[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[2]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [2]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [2]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [2]),
        .O(\tmp_reg_224[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[2]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [2]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [2]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [2]),
        .O(\tmp_reg_224[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[2]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [2]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [2]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [2]),
        .O(\tmp_reg_224[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[2]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [2]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [2]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [2]),
        .O(\tmp_reg_224[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[3]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [3]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [3]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [3]),
        .O(\tmp_reg_224[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[3]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [3]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [3]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [3]),
        .O(\tmp_reg_224[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[3]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [3]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [3]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [3]),
        .O(\tmp_reg_224[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[3]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [3]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [3]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [3]),
        .O(\tmp_reg_224[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[4]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [4]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [4]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [4]),
        .O(\tmp_reg_224[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[4]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [4]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [4]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [4]),
        .O(\tmp_reg_224[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[4]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [4]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [4]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [4]),
        .O(\tmp_reg_224[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[4]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [4]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [4]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [4]),
        .O(\tmp_reg_224[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[5]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [5]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [5]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [5]),
        .O(\tmp_reg_224[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[5]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [5]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [5]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [5]),
        .O(\tmp_reg_224[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[5]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [5]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [5]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [5]),
        .O(\tmp_reg_224[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[5]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [5]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [5]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [5]),
        .O(\tmp_reg_224[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[6]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [6]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [6]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [6]),
        .O(\tmp_reg_224[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[6]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [6]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [6]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [6]),
        .O(\tmp_reg_224[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[6]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [6]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [6]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [6]),
        .O(\tmp_reg_224[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[6]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [6]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [6]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [6]),
        .O(\tmp_reg_224[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[7]_i_4 
       (.I0(\tmp_reg_224[7]_i_2_2 [7]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_3 [7]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_4 [7]),
        .O(\tmp_reg_224[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[7]_i_5 
       (.I0(\tmp_reg_224[7]_i_2 [7]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_2_0 [7]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_2_1 [7]),
        .O(\tmp_reg_224[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[7]_i_6 
       (.I0(\tmp_reg_224[7]_i_3_2 [7]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_3 [7]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_4 [7]),
        .O(\tmp_reg_224[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_224[7]_i_7 
       (.I0(\tmp_reg_224[7]_i_3 [7]),
        .I1(Q[5]),
        .I2(\tmp_reg_224[7]_i_3_0 [7]),
        .I3(Q[3]),
        .I4(\tmp_reg_224[7]_i_3_1 [7]),
        .O(\tmp_reg_224[7]_i_7_n_0 ));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(tmp_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(tmp_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(tmp_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(tmp_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(tmp_reg_224[4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(tmp_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(tmp_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(tmp_reg_224[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_143" *) 
module design_1_clefia_0_0_clefia_ByteXor_143_16
   (p_0_in__5,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    fin_address0,
    \tmp_reg_224_reg[7]_0 ,
    \add_ln124_2_reg_219_reg[0]_0 ,
    \add_ln124_2_reg_219_reg[1]_0 ,
    \add_ln124_2_reg_219_reg[2]_0 ,
    \add_ln124_2_reg_219_reg[2]_1 ,
    D,
    grp_ByteXor_143_fu_176_ap_start_reg_reg,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \ap_CS_fsm_reg[433] ,
    \q0_reg[7]_1 ,
    Q,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    grp_ClefiaF0Xor_125_fu_777_src_ce0,
    \q0_reg[7]_6 ,
    ram_reg_0_15_0_0_i_5_0,
    grp_ClefiaF0Xor_125_fu_777_src_address0,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    ram_reg_0_15_0_0_i_6,
    grp_ClefiaF0Xor_125_fu_777_dst_address0,
    \q0_reg[7]_10 ,
    grp_ByteXor_143_fu_176_ap_start_reg,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg0,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
    \q0[7]_i_2__5_0 ,
    ram_reg_0_15_0_0_i_6__0_0,
    grp_ByteXor_11152_fu_82_a_address0,
    grp_ClefiaF1Xor_2_fu_802_rk_address0,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    ap_clk,
    SR);
  output p_0_in__5;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output [3:0]fin_address0;
  output [7:0]\tmp_reg_224_reg[7]_0 ;
  output \add_ln124_2_reg_219_reg[0]_0 ;
  output \add_ln124_2_reg_219_reg[1]_0 ;
  output \add_ln124_2_reg_219_reg[2]_0 ;
  output \add_ln124_2_reg_219_reg[2]_1 ;
  output [23:0]D;
  output grp_ByteXor_143_fu_176_ap_start_reg_reg;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output \ap_CS_fsm_reg[4]_0 ;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input [24:0]\ap_CS_fsm_reg[433] ;
  input [0:0]\q0_reg[7]_1 ;
  input [4:0]Q;
  input [1:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input \q0_reg[7]_5 ;
  input grp_ClefiaF0Xor_125_fu_777_src_ce0;
  input [3:0]\q0_reg[7]_6 ;
  input [2:0]ram_reg_0_15_0_0_i_5_0;
  input [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  input [7:0]\q0_reg[7]_7 ;
  input [0:0]\q0_reg[7]_8 ;
  input [7:0]\q0_reg[7]_9 ;
  input [3:0]ram_reg_0_15_0_0_i_6;
  input [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  input \q0_reg[7]_10 ;
  input grp_ByteXor_143_fu_176_ap_start_reg;
  input grp_ClefiaF1Xor_2_fu_802_ap_start_reg0;
  input grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  input [0:0]\q0[7]_i_2__5_0 ;
  input [3:0]ram_reg_0_15_0_0_i_6__0_0;
  input [0:0]grp_ByteXor_11152_fu_82_a_address0;
  input [1:0]grp_ClefiaF1Xor_2_fu_802_rk_address0;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [23:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire \add_ln124_2_reg_219_reg[0]_0 ;
  wire \add_ln124_2_reg_219_reg[1]_0 ;
  wire \add_ln124_2_reg_219_reg[2]_0 ;
  wire \add_ln124_2_reg_219_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [24:0]\ap_CS_fsm_reg[433] ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [3:0]fin_address0;
  wire [0:0]grp_ByteXor_11152_fu_82_a_address0;
  wire [2:2]grp_ByteXor_143_fu_176_a_address0;
  wire grp_ByteXor_143_fu_176_a_ce0;
  wire grp_ByteXor_143_fu_176_ap_ready;
  wire grp_ByteXor_143_fu_176_ap_start_reg;
  wire grp_ByteXor_143_fu_176_ap_start_reg_reg;
  wire [2:0]grp_ByteXor_143_fu_176_dst_address0;
  wire grp_ByteXor_143_fu_176_dst_we0;
  wire [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  wire grp_ClefiaF0Xor_125_fu_777_src_ce0;
  wire grp_ClefiaF1Xor_2_fu_802_ap_done;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg0;
  wire [1:0]grp_ClefiaF1Xor_2_fu_802_rk_address0;
  wire [3:0]grp_ClefiaF1Xor_2_fu_802_src_address0;
  wire grp_ClefiaF1Xor_2_fu_802_src_ce0;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1_n_0 ;
  wire \idx_fu_40[1]_i_1_n_0 ;
  wire \idx_fu_40[2]_i_1_n_0 ;
  wire p_0_in__5;
  wire [0:0]\q0[7]_i_2__5_0 ;
  wire \q0[7]_i_2__5_n_0 ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire [1:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire [3:0]\q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [0:0]\q0_reg[7]_8 ;
  wire [7:0]\q0_reg[7]_9 ;
  wire [2:0]ram_reg_0_15_0_0_i_5_0;
  wire [3:0]ram_reg_0_15_0_0_i_6;
  wire [3:0]ram_reg_0_15_0_0_i_6__0_0;
  wire ram_reg_0_15_0_0_i_7__1_n_0;
  wire ram_reg_0_15_0_0_i_8__2_n_0;
  wire ram_reg_0_15_0_0_i_9__0_n_0;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]tmp_reg_224;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;

  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_2_reg_219[2]_i_1__0 
       (.I0(grp_ByteXor_143_fu_176_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_2_reg_219[2]_i_2 
       (.I0(idx_fu_40[2]),
        .O(grp_ByteXor_143_fu_176_a_address0));
  FDRE \add_ln124_2_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_143_fu_176_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_143_fu_176_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(grp_ByteXor_143_fu_176_a_address0),
        .Q(grp_ByteXor_143_fu_176_dst_address0[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__29 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_176_ap_start_reg),
        .I5(grp_ByteXor_143_fu_176_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF2F2F2F22222F222)) 
    \ap_CS_fsm[0]_i_1__30 
       (.I0(Q[0]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_176_ap_start_reg),
        .I5(grp_ByteXor_143_fu_176_ap_ready),
        .O(\ap_CS_fsm_reg[4] [0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__27 
       (.I0(grp_ByteXor_143_fu_176_a_ce0),
        .I1(grp_ByteXor_143_fu_176_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_143_fu_176_dst_we0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__24 
       (.I0(grp_ByteXor_143_fu_176_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[345]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [1]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[346]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[353]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [3]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[354]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[361]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [5]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[362]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[369]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [7]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[370]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[377]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [9]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [10]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[378]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[385]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [11]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [12]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[386]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [12]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[393]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [13]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [14]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[394]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [14]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[401]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [15]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [16]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[402]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [16]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[409]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [17]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [18]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[410]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [18]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[417]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [19]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [20]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[418]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [20]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[425]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [21]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [22]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[426]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [22]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[433]_i_1 
       (.I0(\ap_CS_fsm_reg[433] [23]),
        .I1(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I2(\ap_CS_fsm_reg[433] [24]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[434]_i_1 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_done),
        .I1(\ap_CS_fsm_reg[433] [24]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[434]_i_2 
       (.I0(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_ByteXor_143_fu_176_ap_ready),
        .I3(grp_ByteXor_143_fu_176_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(grp_ClefiaF1Xor_2_fu_802_ap_done));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_143_fu_176_ap_start_reg),
        .I4(grp_ByteXor_143_fu_176_ap_ready),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2__4 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_143_fu_176_a_ce0),
        .O(grp_ByteXor_143_fu_176_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_143_fu_176_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteXor_143_fu_176_dst_we0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_143_fu_176_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(grp_ByteXor_143_fu_176_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_143_fu_176_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_1
       (.I0(grp_ByteXor_143_fu_176_ap_ready),
        .I1(grp_ByteXor_143_fu_176_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(grp_ClefiaF1Xor_2_fu_802_ap_start_reg0),
        .I5(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .O(grp_ByteXor_143_fu_176_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_143_fu_176_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_176_ap_start_reg),
        .O(\idx_fu_40[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_143_fu_176_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_176_ap_start_reg),
        .O(\idx_fu_40[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_143_fu_176_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_176_ap_start_reg),
        .O(\idx_fu_40[2]_i_1_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1__5 
       (.I0(\q0[7]_i_2__5_n_0 ),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \q0[7]_i_2__4 
       (.I0(grp_ByteXor_143_fu_176_dst_we0),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\q0_reg[7]_2 [1]),
        .I4(\q0_reg[7]_3 ),
        .I5(\q0_reg[7]_4 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \q0[7]_i_2__5 
       (.I0(grp_ClefiaF1Xor_2_fu_802_src_ce0),
        .I1(\q0_reg[7]_3 ),
        .I2(\ap_CS_fsm_reg[433] [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_5 ),
        .I5(grp_ClefiaF0Xor_125_fu_777_src_ce0),
        .O(\q0[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_4__2 
       (.I0(grp_ByteXor_143_fu_176_a_ce0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_2 [0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\q0[7]_i_2__5_0 ),
        .O(grp_ClefiaF1Xor_2_fu_802_src_ce0));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_0_0_i_1
       (.I0(tmp_reg_224[0]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [0]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [0]),
        .O(\tmp_reg_224_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h4777)) 
    ram_reg_0_15_0_0_i_10__0
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_15_0_0_i_6__0_0[3]),
        .O(grp_ClefiaF1Xor_2_fu_802_src_address0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_10__2
       (.I0(grp_ByteXor_143_fu_176_dst_address0[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6[3]),
        .I3(\q0_reg[7]_3 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_dst_address0[3]),
        .O(\add_ln124_2_reg_219_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_12__1
       (.I0(idx_fu_40[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__0_0[0]),
        .I3(Q[2]),
        .I4(grp_ClefiaF1Xor_2_fu_802_rk_address0[0]),
        .O(grp_ClefiaF1Xor_2_fu_802_src_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_14__1
       (.I0(idx_fu_40[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__0_0[1]),
        .I3(Q[2]),
        .I4(grp_ClefiaF1Xor_2_fu_802_rk_address0[1]),
        .O(grp_ClefiaF1Xor_2_fu_802_src_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_0_0_i_16__0
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6__0_0[2]),
        .I3(Q[2]),
        .I4(grp_ByteXor_11152_fu_82_a_address0),
        .O(grp_ClefiaF1Xor_2_fu_802_src_address0[2]));
  LUT5 #(
    .INIT(32'hB8303030)) 
    ram_reg_0_15_0_0_i_2__9
       (.I0(\q0[7]_i_2__5_n_0 ),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 ),
        .I3(\ap_CS_fsm_reg[433] [0]),
        .I4(\q0_reg[7]_1 ),
        .O(p_0_in__5));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(ram_reg_0_15_0_0_i_7__1_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [0]),
        .O(fin_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(ram_reg_0_15_0_0_i_8__2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [1]),
        .O(fin_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_5
       (.I0(ram_reg_0_15_0_0_i_9__0_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [2]),
        .O(fin_address0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_6__0
       (.I0(grp_ClefiaF1Xor_2_fu_802_src_address0[3]),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_10 ),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_6 [3]),
        .O(fin_address0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_7__0
       (.I0(grp_ByteXor_143_fu_176_dst_address0[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6[0]),
        .I3(\q0_reg[7]_3 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_dst_address0[0]),
        .O(\add_ln124_2_reg_219_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_7__1
       (.I0(grp_ClefiaF1Xor_2_fu_802_src_address0[0]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_15_0_0_i_5_0[0]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_src_address0[0]),
        .O(ram_reg_0_15_0_0_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_8__1
       (.I0(grp_ByteXor_143_fu_176_dst_address0[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6[1]),
        .I3(\q0_reg[7]_3 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_dst_address0[1]),
        .O(\add_ln124_2_reg_219_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_8__2
       (.I0(grp_ClefiaF1Xor_2_fu_802_src_address0[1]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_15_0_0_i_5_0[1]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_src_address0[1]),
        .O(ram_reg_0_15_0_0_i_8__2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_9__0
       (.I0(grp_ClefiaF1Xor_2_fu_802_src_address0[2]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_15_0_0_i_5_0[2]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_src_address0[2]),
        .O(ram_reg_0_15_0_0_i_9__0_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_9__1
       (.I0(grp_ByteXor_143_fu_176_dst_address0[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_15_0_0_i_6[2]),
        .I3(\q0_reg[7]_3 ),
        .I4(grp_ClefiaF0Xor_125_fu_777_dst_address0[2]),
        .O(\add_ln124_2_reg_219_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_1_1_i_1
       (.I0(tmp_reg_224[1]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [1]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [1]),
        .O(\tmp_reg_224_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_2_2_i_1
       (.I0(tmp_reg_224[2]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [2]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [2]),
        .O(\tmp_reg_224_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_3_3_i_1
       (.I0(tmp_reg_224[3]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [3]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [3]),
        .O(\tmp_reg_224_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_4_4_i_1
       (.I0(tmp_reg_224[4]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [4]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [4]),
        .O(\tmp_reg_224_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_5_5_i_1
       (.I0(tmp_reg_224[5]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [5]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [5]),
        .O(\tmp_reg_224_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_6_6_i_1
       (.I0(tmp_reg_224[6]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [6]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [6]),
        .O(\tmp_reg_224_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_15_7_7_i_1
       (.I0(tmp_reg_224[7]),
        .I1(Q[4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [7]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [7]),
        .O(\tmp_reg_224_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [0]),
        .I1(\tmp_reg_224_reg[7]_2 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [1]),
        .I1(\tmp_reg_224_reg[7]_2 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [2]),
        .I1(\tmp_reg_224_reg[7]_2 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [3]),
        .I1(\tmp_reg_224_reg[7]_2 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [4]),
        .I1(\tmp_reg_224_reg[7]_2 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [5]),
        .I1(\tmp_reg_224_reg[7]_2 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [6]),
        .I1(\tmp_reg_224_reg[7]_2 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1__4 
       (.I0(\tmp_reg_224_reg[7]_1 [7]),
        .I1(\tmp_reg_224_reg[7]_2 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(tmp_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(tmp_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(tmp_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(tmp_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(tmp_reg_224[4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(tmp_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(tmp_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(tmp_reg_224[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor_143" *) 
module design_1_clefia_0_0_clefia_ByteXor_143_31
   (D,
    \zext_ln117_reg_93_reg[3] ,
    grp_ByteXor_143_fu_146_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[4] ,
    grp_ClefiaF0Xor_125_fu_777_src_ce0,
    grp_ClefiaF0Xor_125_fu_777_src_address0,
    grp_ClefiaF0Xor_125_fu_777_dst_address0,
    \ap_CS_fsm_reg[4]_0 ,
    \tmp_reg_224_reg[7]_0 ,
    Q,
    ram_reg_0_15_0_0_i_6__0,
    ram_reg_0_15_0_0_i_6__0_0,
    \ap_CS_fsm_reg[0]_0 ,
    ram_reg_0_15_0_0_i_6__0_1,
    grp_ByteXor_143_fu_146_ap_start_reg,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg0,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
    \q0[7]_i_2__5 ,
    \q0[7]_i_2__5_0 ,
    grp_ClefiaF0Xor_125_fu_777_rk_address0,
    ram_reg_0_15_0_0_i_10__2,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    ap_clk,
    SR);
  output [23:0]D;
  output \zext_ln117_reg_93_reg[3] ;
  output grp_ByteXor_143_fu_146_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output grp_ClefiaF0Xor_125_fu_777_src_ce0;
  output [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  output [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  output \ap_CS_fsm_reg[4]_0 ;
  output [7:0]\tmp_reg_224_reg[7]_0 ;
  input [23:0]Q;
  input [0:0]ram_reg_0_15_0_0_i_6__0;
  input ram_reg_0_15_0_0_i_6__0_0;
  input [4:0]\ap_CS_fsm_reg[0]_0 ;
  input [3:0]ram_reg_0_15_0_0_i_6__0_1;
  input grp_ByteXor_143_fu_146_ap_start_reg;
  input grp_ClefiaF0Xor_125_fu_777_ap_start_reg0;
  input grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  input [0:0]\q0[7]_i_2__5 ;
  input [0:0]\q0[7]_i_2__5_0 ;
  input [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  input [3:0]ram_reg_0_15_0_0_i_10__2;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire [23:0]D;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [4:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [2:2]grp_ByteXor_143_fu_146_a_address0;
  wire grp_ByteXor_143_fu_146_a_ce0;
  wire grp_ByteXor_143_fu_146_ap_ready;
  wire grp_ByteXor_143_fu_146_ap_start_reg;
  wire grp_ByteXor_143_fu_146_ap_start_reg_reg;
  wire [3:0]grp_ByteXor_143_fu_146_dst_address0;
  wire grp_ClefiaF0Xor_125_fu_777_ap_done;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg0;
  wire [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  wire grp_ClefiaF0Xor_125_fu_777_src_ce0;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1_n_0 ;
  wire \idx_fu_40[1]_i_1_n_0 ;
  wire \idx_fu_40[2]_i_1_n_0 ;
  wire [0:0]\q0[7]_i_2__5 ;
  wire [0:0]\q0[7]_i_2__5_0 ;
  wire [3:0]ram_reg_0_15_0_0_i_10__2;
  wire [0:0]ram_reg_0_15_0_0_i_6__0;
  wire ram_reg_0_15_0_0_i_6__0_0;
  wire [3:0]ram_reg_0_15_0_0_i_6__0_1;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;
  wire \zext_ln117_reg_93_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_2_reg_219[2]_i_1 
       (.I0(idx_fu_40[2]),
        .O(grp_ByteXor_143_fu_146_a_address0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_2_reg_219[3]_i_1 
       (.I0(grp_ByteXor_143_fu_146_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  FDRE \add_ln124_2_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_143_fu_146_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_143_fu_146_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(grp_ByteXor_143_fu_146_a_address0),
        .Q(grp_ByteXor_143_fu_146_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_2_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[2]),
        .Q(grp_ByteXor_143_fu_146_dst_address0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__25 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_146_ap_start_reg),
        .I5(grp_ByteXor_143_fu_146_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF2F2F2F22222F222)) 
    \ap_CS_fsm[0]_i_1__26 
       (.I0(\ap_CS_fsm_reg[0]_0 [0]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0]_0 [4]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_146_ap_start_reg),
        .I5(grp_ByteXor_143_fu_146_ap_ready),
        .O(\ap_CS_fsm_reg[4] [0]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__24 
       (.I0(grp_ByteXor_143_fu_146_a_ce0),
        .I1(grp_ByteXor_143_fu_146_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__21 
       (.I0(grp_ByteXor_143_fu_146_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[343]_i_1 
       (.I0(Q[0]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[344]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[351]_i_1 
       (.I0(Q[2]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[352]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[359]_i_1 
       (.I0(Q[4]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[360]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[367]_i_1 
       (.I0(Q[6]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[368]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[375]_i_1 
       (.I0(Q[8]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[376]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[383]_i_1 
       (.I0(Q[10]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[384]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[391]_i_1 
       (.I0(Q[12]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[392]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[399]_i_1 
       (.I0(Q[14]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[400]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[407]_i_1 
       (.I0(Q[16]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[408]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[415]_i_1 
       (.I0(Q[18]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[416]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[423]_i_1 
       (.I0(Q[20]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[424]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[431]_i_1 
       (.I0(Q[22]),
        .I1(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I2(Q[23]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[432]_i_1 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_done),
        .I1(Q[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[432]_i_2 
       (.I0(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(grp_ByteXor_143_fu_146_ap_ready),
        .I3(grp_ByteXor_143_fu_146_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\ap_CS_fsm_reg[0]_0 [4]),
        .O(grp_ClefiaF0Xor_125_fu_777_ap_done));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(\ap_CS_fsm_reg[0]_0 [3]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_143_fu_146_ap_start_reg),
        .I4(grp_ByteXor_143_fu_146_ap_ready),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2__3 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_143_fu_146_a_ce0),
        .O(grp_ByteXor_143_fu_146_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_143_fu_146_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_143_fu_146_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 [3]),
        .I1(grp_ByteXor_143_fu_146_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_143_fu_146_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_1
       (.I0(grp_ByteXor_143_fu_146_ap_ready),
        .I1(grp_ByteXor_143_fu_146_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(grp_ClefiaF0Xor_125_fu_777_ap_start_reg0),
        .I5(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .O(grp_ByteXor_143_fu_146_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_143_fu_146_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_146_ap_start_reg),
        .O(\idx_fu_40[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_143_fu_146_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_143_fu_146_ap_start_reg),
        .O(\idx_fu_40[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_143_fu_146_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_143_fu_146_ap_start_reg),
        .O(\idx_fu_40[2]_i_1_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_5__0 
       (.I0(grp_ByteXor_143_fu_146_a_ce0),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(\q0[7]_i_2__5 ),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(\ap_CS_fsm_reg[0]_0 [1]),
        .I5(\q0[7]_i_2__5_0 ),
        .O(grp_ClefiaF0Xor_125_fu_777_src_ce0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_15_0_0_i_11__0
       (.I0(ram_reg_0_15_0_0_i_6__0),
        .I1(ram_reg_0_15_0_0_i_6__0_0),
        .I2(idx_fu_40[2]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(\ap_CS_fsm_reg[0]_0 [2]),
        .I5(ram_reg_0_15_0_0_i_6__0_1[3]),
        .O(\zext_ln117_reg_93_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_12__0
       (.I0(grp_ByteXor_143_fu_146_dst_address0[0]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_10__2[0]),
        .O(grp_ClefiaF0Xor_125_fu_777_dst_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_13
       (.I0(grp_ByteXor_143_fu_146_dst_address0[1]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_10__2[1]),
        .O(grp_ClefiaF0Xor_125_fu_777_dst_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_13__0
       (.I0(idx_fu_40[0]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_6__0_1[0]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_125_fu_777_rk_address0[0]),
        .O(grp_ClefiaF0Xor_125_fu_777_src_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_14__0
       (.I0(grp_ByteXor_143_fu_146_dst_address0[2]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_10__2[2]),
        .O(grp_ClefiaF0Xor_125_fu_777_dst_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_15
       (.I0(grp_ByteXor_143_fu_146_dst_address0[3]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_10__2[3]),
        .O(grp_ClefiaF0Xor_125_fu_777_dst_address0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_15__0
       (.I0(idx_fu_40[1]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_6__0_1[1]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_125_fu_777_rk_address0[1]),
        .O(grp_ClefiaF0Xor_125_fu_777_src_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_15_0_0_i_17__0
       (.I0(idx_fu_40[2]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_15_0_0_i_6__0_1[2]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_125_fu_777_rk_address0[2]),
        .O(grp_ClefiaF0Xor_125_fu_777_src_address0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [0]),
        .I1(\tmp_reg_224_reg[7]_2 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [1]),
        .I1(\tmp_reg_224_reg[7]_2 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [2]),
        .I1(\tmp_reg_224_reg[7]_2 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [3]),
        .I1(\tmp_reg_224_reg[7]_2 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [4]),
        .I1(\tmp_reg_224_reg[7]_2 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [5]),
        .I1(\tmp_reg_224_reg[7]_2 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [6]),
        .I1(\tmp_reg_224_reg[7]_2 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1__3 
       (.I0(\tmp_reg_224_reg[7]_1 [7]),
        .I1(\tmp_reg_224_reg[7]_2 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(\tmp_reg_224_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(\tmp_reg_224_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(\tmp_reg_224_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(\tmp_reg_224_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(\tmp_reg_224_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(\tmp_reg_224_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(\tmp_reg_224_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(\tmp_reg_224_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor" *) 
module design_1_clefia_0_0_clefia_ByteXor_18
   (p_0_in,
    p_0_in__1,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    fin_3_address0,
    d0,
    fout_3_address0,
    \add_ln124_30_reg_219_reg[2]_0 ,
    \add_ln124_30_reg_219_reg[4]_0 ,
    D,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[4] ,
    \idx_fu_40_reg[2]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    Q,
    \q0_reg[7]_1 ,
    \ap_CS_fsm_reg[5]_0 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    grp_ClefiaF0Xor_2_fu_504_src_ce0,
    \q0_reg[7]_6 ,
    ram_reg_0_31_0_0_i_5_0,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    \q0_reg[7]_10 ,
    \q0_reg[7]_11 ,
    \q0_reg[7]_12 ,
    \q0_reg[7]_13 ,
    grp_ByteCpy_118_fu_582_src_offset,
    ram_reg_0_31_0_0_i_7__0,
    ram_reg_0_31_0_0_i_6,
    ram_reg_0_31_0_0_i_7__0_0,
    \q0_reg[7]_14 ,
    grp_ByteXor_fu_191_ap_start_reg,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg0,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
    \q0[7]_i_2__2_0 ,
    add_ln185_reg_429,
    ram_reg_0_31_0_0_i_6__0_0,
    grp_ClefiaF1Xor_1_fu_543_rk_address0,
    ram_reg_0_31_0_0_i_12__0_0,
    \tmp_reg_224_reg[7]_0 ,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    ap_clk,
    SR);
  output p_0_in;
  output p_0_in__1;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output [3:0]fin_3_address0;
  output [7:0]d0;
  output [2:0]fout_3_address0;
  output \add_ln124_30_reg_219_reg[2]_0 ;
  output \add_ln124_30_reg_219_reg[4]_0 ;
  output [39:0]D;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output [0:0]\idx_fu_40_reg[2]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  input \q0_reg[7] ;
  input [1:0]\q0_reg[7]_0 ;
  input [40:0]Q;
  input [0:0]\q0_reg[7]_1 ;
  input [4:0]\ap_CS_fsm_reg[5]_0 ;
  input [1:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input \q0_reg[7]_4 ;
  input \q0_reg[7]_5 ;
  input grp_ClefiaF0Xor_2_fu_504_src_ce0;
  input [3:0]\q0_reg[7]_6 ;
  input [2:0]ram_reg_0_31_0_0_i_5_0;
  input [2:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  input [7:0]\q0_reg[7]_7 ;
  input [0:0]\q0_reg[7]_8 ;
  input [7:0]\q0_reg[7]_9 ;
  input \q0_reg[7]_10 ;
  input [2:0]\q0_reg[7]_11 ;
  input \q0_reg[7]_12 ;
  input \q0_reg[7]_13 ;
  input [0:0]grp_ByteCpy_118_fu_582_src_offset;
  input [4:0]ram_reg_0_31_0_0_i_7__0;
  input ram_reg_0_31_0_0_i_6;
  input ram_reg_0_31_0_0_i_7__0_0;
  input \q0_reg[7]_14 ;
  input grp_ByteXor_fu_191_ap_start_reg;
  input grp_ClefiaF1Xor_1_fu_543_ap_start_reg0;
  input grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  input [0:0]\q0[7]_i_2__2_0 ;
  input [0:0]add_ln185_reg_429;
  input [3:0]ram_reg_0_31_0_0_i_6__0_0;
  input [1:0]grp_ClefiaF1Xor_1_fu_543_rk_address0;
  input ram_reg_0_31_0_0_i_12__0_0;
  input [7:0]\tmp_reg_224_reg[7]_0 ;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input ap_clk;
  input [0:0]SR;

  wire [39:0]D;
  wire [0:0]E;
  wire [40:0]Q;
  wire [0:0]SR;
  wire [2:2]add_ln124_30_fu_144_p2;
  wire \add_ln124_30_reg_219_reg[2]_0 ;
  wire \add_ln124_30_reg_219_reg[4]_0 ;
  wire [0:0]add_ln185_reg_429;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5] ;
  wire [4:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]d0;
  wire [3:0]fin_3_address0;
  wire [2:0]fout_3_address0;
  wire [0:0]grp_ByteCpy_118_fu_582_src_offset;
  wire grp_ByteXor_fu_191_a_ce0;
  wire grp_ByteXor_fu_191_ap_ready;
  wire grp_ByteXor_fu_191_ap_start_reg;
  wire [4:0]grp_ByteXor_fu_191_dst_address0;
  wire grp_ByteXor_fu_191_dst_we0;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_src_ce0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_done;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg0;
  wire [2:0]grp_ClefiaF1Xor_1_fu_543_dst_address0;
  wire [1:0]grp_ClefiaF1Xor_1_fu_543_rk_address0;
  wire [3:0]grp_ClefiaF1Xor_1_fu_543_src_address0;
  wire grp_ClefiaF1Xor_1_fu_543_src_ce0;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1_n_0 ;
  wire \idx_fu_40[1]_i_1_n_0 ;
  wire \idx_fu_40[2]_i_1_n_0 ;
  wire [0:0]\idx_fu_40_reg[2]_0 ;
  wire p_0_in;
  wire p_0_in__1;
  wire [0:0]\q0[7]_i_2__2_0 ;
  wire \q0[7]_i_2__2_n_0 ;
  wire \q0_reg[7] ;
  wire [1:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire [2:0]\q0_reg[7]_11 ;
  wire \q0_reg[7]_12 ;
  wire \q0_reg[7]_13 ;
  wire \q0_reg[7]_14 ;
  wire [1:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire [3:0]\q0_reg[7]_6 ;
  wire [7:0]\q0_reg[7]_7 ;
  wire [0:0]\q0_reg[7]_8 ;
  wire [7:0]\q0_reg[7]_9 ;
  wire ram_reg_0_31_0_0_i_10__1_n_0;
  wire ram_reg_0_31_0_0_i_11__2_n_0;
  wire ram_reg_0_31_0_0_i_12__0_0;
  wire ram_reg_0_31_0_0_i_12__0_n_0;
  wire [2:0]ram_reg_0_31_0_0_i_5_0;
  wire ram_reg_0_31_0_0_i_6;
  wire [3:0]ram_reg_0_31_0_0_i_6__0_0;
  wire [4:0]ram_reg_0_31_0_0_i_7__0;
  wire ram_reg_0_31_0_0_i_7__0_0;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]tmp_reg_224;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;

  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_30_reg_219[2]_i_1__0 
       (.I0(idx_fu_40[2]),
        .O(add_ln124_30_fu_144_p2));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_30_reg_219[4]_i_1__0 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln124_30_reg_219[4]_i_2 
       (.I0(idx_fu_40[2]),
        .I1(add_ln185_reg_429),
        .O(\idx_fu_40_reg[2]_0 ));
  FDRE \add_ln124_30_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_fu_191_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_fu_191_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(add_ln124_30_fu_144_p2),
        .Q(grp_ByteXor_fu_191_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\idx_fu_40_reg[2]_0 ),
        .Q(grp_ByteXor_fu_191_dst_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_191_ap_start_reg),
        .I5(grp_ByteXor_fu_191_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFF22F222222222)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_191_ap_start_reg),
        .I4(grp_ByteXor_fu_191_ap_ready),
        .I5(\ap_CS_fsm_reg[5]_0 [4]),
        .O(\ap_CS_fsm_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[101]_i_1 
       (.I0(Q[33]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[34]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[102]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[34]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[105]_i_1 
       (.I0(Q[35]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[36]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[106]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[36]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[113]_i_1 
       (.I0(Q[37]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[38]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[114]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[38]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[117]_i_1 
       (.I0(Q[39]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[40]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[118]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[40]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'h8A88FFFF8A888A88)) 
    \ap_CS_fsm[118]_i_2 
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(grp_ByteXor_fu_191_ap_ready),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .I5(\ap_CS_fsm_reg[5]_0 [0]),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(Q[5]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[6]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[6]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(grp_ByteXor_fu_191_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_191_dst_we0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(Q[7]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[8]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(Q[9]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[10]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[10]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[11]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[12]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[12]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[13]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[14]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[14]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[15]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[16]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[16]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(Q[17]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[18]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[18]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(Q[19]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[20]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[20]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAFBAAAA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(grp_ByteXor_fu_191_ap_ready),
        .I4(\ap_CS_fsm_reg[5]_0 [4]),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(Q[1]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_fu_191_a_ce0),
        .O(grp_ByteXor_fu_191_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[65]_i_1 
       (.I0(Q[21]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[22]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[66]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[22]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[69]_i_1 
       (.I0(Q[23]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[24]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[70]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[24]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[77]_i_1 
       (.I0(Q[25]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[26]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[78]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[26]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[81]_i_1 
       (.I0(Q[27]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[28]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[82]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[28]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[89]_i_1 
       (.I0(Q[29]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[30]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[90]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[30]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[93]_i_1 
       (.I0(Q[31]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[32]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[94]_i_1 
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I1(Q[32]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[3]),
        .I1(grp_ClefiaF1Xor_1_fu_543_ap_done),
        .I2(Q[4]),
        .O(D[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_fu_191_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_ByteXor_fu_191_dst_we0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_fu_191_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 [3]),
        .I1(grp_ByteXor_fu_191_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF7577FFFF0000)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_0 [4]),
        .I1(grp_ByteXor_fu_191_ap_ready),
        .I2(grp_ByteXor_fu_191_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ClefiaF1Xor_1_fu_543_ap_start_reg0),
        .I5(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_fu_191_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_fu_191_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_fu_191_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_191_ap_start_reg),
        .O(\idx_fu_40[2]_i_1_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[7]_i_1__0 
       (.I0(\q0[7]_i_2__2_n_0 ),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [1]),
        .O(E));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    \q0[7]_i_2__2 
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_ce0),
        .I1(\q0_reg[7]_3 ),
        .I2(Q[0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_5 ),
        .I5(grp_ClefiaF0Xor_2_fu_504_src_ce0),
        .O(\q0[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \q0[7]_i_3__2 
       (.I0(grp_ByteXor_fu_191_dst_we0),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(\q0_reg[7]_2 [1]),
        .I4(\q0_reg[7]_3 ),
        .I5(\q0_reg[7]_4 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_4__0 
       (.I0(grp_ByteXor_fu_191_a_ce0),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_2 [0]),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(\ap_CS_fsm_reg[5]_0 [1]),
        .I5(\q0[7]_i_2__2_0 ),
        .O(grp_ClefiaF1Xor_1_fu_543_src_ce0));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_0_0_i_1
       (.I0(tmp_reg_224[0]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [0]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [0]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_10
       (.I0(grp_ByteXor_fu_191_dst_address0[1]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_7__0[1]),
        .O(grp_ClefiaF1Xor_1_fu_543_dst_address0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_10__1
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_address0[0]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_5_0[0]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_2_fu_504_src_address0[0]),
        .O(ram_reg_0_31_0_0_i_10__1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_11__2
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_address0[1]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_5_0[1]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_2_fu_504_src_address0[1]),
        .O(ram_reg_0_31_0_0_i_11__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_12
       (.I0(grp_ByteXor_fu_191_dst_address0[2]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_7__0[2]),
        .O(grp_ClefiaF1Xor_1_fu_543_dst_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_12__0
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_address0[2]),
        .I1(\q0_reg[7]_3 ),
        .I2(ram_reg_0_31_0_0_i_5_0[2]),
        .I3(\q0_reg[7]_5 ),
        .I4(grp_ClefiaF0Xor_2_fu_504_src_address0[2]),
        .O(ram_reg_0_31_0_0_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    ram_reg_0_31_0_0_i_13
       (.I0(idx_fu_40[2]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\ap_CS_fsm_reg[5]_0 [2]),
        .I3(ram_reg_0_31_0_0_i_6__0_0[3]),
        .O(grp_ClefiaF1Xor_1_fu_543_src_address0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_14__1
       (.I0(grp_ByteXor_fu_191_dst_address0[2]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_7__0[3]),
        .I3(\q0_reg[7]_3 ),
        .I4(ram_reg_0_31_0_0_i_6),
        .O(\add_ln124_30_reg_219_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_15__2
       (.I0(grp_ByteXor_fu_191_dst_address0[4]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_7__0[4]),
        .I3(\q0_reg[7]_3 ),
        .I4(ram_reg_0_31_0_0_i_7__0_0),
        .O(\add_ln124_30_reg_219_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_17
       (.I0(idx_fu_40[0]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[0]),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(grp_ClefiaF1Xor_1_fu_543_rk_address0[0]),
        .O(grp_ClefiaF1Xor_1_fu_543_src_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_19
       (.I0(idx_fu_40[1]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[1]),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(grp_ClefiaF1Xor_1_fu_543_rk_address0[1]),
        .O(grp_ClefiaF1Xor_1_fu_543_src_address0[1]));
  LUT3 #(
    .INIT(8'hA8)) 
    ram_reg_0_31_0_0_i_2
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [0]),
        .O(p_0_in__1));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_31_0_0_i_21
       (.I0(idx_fu_40[2]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[2]),
        .I3(\ap_CS_fsm_reg[5]_0 [2]),
        .I4(ram_reg_0_31_0_0_i_12__0_0),
        .O(grp_ClefiaF1Xor_1_fu_543_src_address0[2]));
  LUT5 #(
    .INIT(32'hB8303030)) 
    ram_reg_0_31_0_0_i_2__4
       (.I0(\q0[7]_i_2__2_n_0 ),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [1]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_1 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_3
       (.I0(grp_ClefiaF1Xor_1_fu_543_dst_address0[0]),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_10 ),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_11 [0]),
        .O(fout_3_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_3__0
       (.I0(ram_reg_0_31_0_0_i_10__1_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [0]),
        .O(fin_3_address0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_4
       (.I0(grp_ClefiaF1Xor_1_fu_543_dst_address0[1]),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_12 ),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_11 [1]),
        .O(fout_3_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_4__0
       (.I0(ram_reg_0_31_0_0_i_11__2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [1]),
        .O(fin_3_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_5
       (.I0(ram_reg_0_31_0_0_i_12__0_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_6 [2]),
        .O(fin_3_address0[2]));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    ram_reg_0_31_0_0_i_5__0
       (.I0(grp_ClefiaF1Xor_1_fu_543_dst_address0[2]),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_13 ),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_11 [2]),
        .I5(grp_ByteCpy_118_fu_582_src_offset),
        .O(fout_3_address0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_31_0_0_i_6__0
       (.I0(grp_ClefiaF1Xor_1_fu_543_src_address0[3]),
        .I1(\q0_reg[7]_3 ),
        .I2(\q0_reg[7]_14 ),
        .I3(\q0_reg[7] ),
        .I4(\q0_reg[7]_6 [3]),
        .O(fin_3_address0[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_8
       (.I0(grp_ByteXor_fu_191_dst_address0[0]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_7__0[0]),
        .O(grp_ClefiaF1Xor_1_fu_543_dst_address0[0]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_1_1_i_1
       (.I0(tmp_reg_224[1]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [1]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_2_2_i_1
       (.I0(tmp_reg_224[2]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [2]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_3_3_i_1
       (.I0(tmp_reg_224[3]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [3]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_4_4_i_1
       (.I0(tmp_reg_224[4]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [4]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_5_5_i_1
       (.I0(tmp_reg_224[5]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [5]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_6_6_i_1
       (.I0(tmp_reg_224[6]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [6]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h707F7F7F8F808080)) 
    ram_reg_0_31_7_7_i_1
       (.I0(tmp_reg_224[7]),
        .I1(\ap_CS_fsm_reg[5]_0 [4]),
        .I2(\q0_reg[7]_3 ),
        .I3(\q0_reg[7]_7 [7]),
        .I4(\q0_reg[7]_8 ),
        .I5(\q0_reg[7]_9 [7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [0]),
        .I1(\tmp_reg_224_reg[7]_1 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [1]),
        .I1(\tmp_reg_224_reg[7]_1 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [2]),
        .I1(\tmp_reg_224_reg[7]_1 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [3]),
        .I1(\tmp_reg_224_reg[7]_1 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [4]),
        .I1(\tmp_reg_224_reg[7]_1 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [5]),
        .I1(\tmp_reg_224_reg[7]_1 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [6]),
        .I1(\tmp_reg_224_reg[7]_1 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1__0 
       (.I0(\tmp_reg_224_reg[7]_0 [7]),
        .I1(\tmp_reg_224_reg[7]_1 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_2 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_3 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(tmp_reg_224[0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(tmp_reg_224[1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(tmp_reg_224[2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(tmp_reg_224[3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(tmp_reg_224[4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(tmp_reg_224[5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(tmp_reg_224[6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(tmp_reg_224[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor" *) 
module design_1_clefia_0_0_clefia_ByteXor_22
   (D,
    \idx_fu_26_reg[0] ,
    \idx_fu_26_reg[1] ,
    \idx_fu_26_reg[2] ,
    \idx_fu_26_reg[3] ,
    \idx_fu_26_reg[4] ,
    \zext_ln117_reg_93_reg[3] ,
    grp_ByteXor_fu_165_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[4] ,
    grp_ClefiaF0Xor_2_fu_504_src_ce0,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    \ap_CS_fsm_reg[4]_0 ,
    \tmp_reg_224_reg[7]_0 ,
    Q,
    ram_reg_0_31_0_0_i_15__2,
    ram_reg_0_31_0_0_i_3,
    \ap_CS_fsm_reg[0]_0 ,
    ram_reg_0_31_0_0_i_15__2_0,
    ram_reg_0_31_0_0_i_6__0,
    ram_reg_0_31_0_0_i_6__0_0,
    grp_ByteXor_fu_165_ap_start_reg,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg0,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
    \q0[7]_i_2__2 ,
    \q0[7]_i_2__2_0 ,
    grp_ClefiaF0Xor_2_fu_504_rk_address0,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    ap_clk,
    SR,
    \add_ln124_30_reg_219_reg[4]_0 );
  output [39:0]D;
  output \idx_fu_26_reg[0] ;
  output \idx_fu_26_reg[1] ;
  output \idx_fu_26_reg[2] ;
  output \idx_fu_26_reg[3] ;
  output \idx_fu_26_reg[4] ;
  output \zext_ln117_reg_93_reg[3] ;
  output grp_ByteXor_fu_165_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]\ap_CS_fsm_reg[4] ;
  output grp_ClefiaF0Xor_2_fu_504_src_ce0;
  output [2:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  output \ap_CS_fsm_reg[4]_0 ;
  output [7:0]\tmp_reg_224_reg[7]_0 ;
  input [39:0]Q;
  input [4:0]ram_reg_0_31_0_0_i_15__2;
  input ram_reg_0_31_0_0_i_3;
  input [4:0]\ap_CS_fsm_reg[0]_0 ;
  input [4:0]ram_reg_0_31_0_0_i_15__2_0;
  input [0:0]ram_reg_0_31_0_0_i_6__0;
  input [3:0]ram_reg_0_31_0_0_i_6__0_0;
  input grp_ByteXor_fu_165_ap_start_reg;
  input grp_ClefiaF0Xor_2_fu_504_ap_start_reg0;
  input grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  input [0:0]\q0[7]_i_2__2 ;
  input [0:0]\q0[7]_i_2__2_0 ;
  input [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]\add_ln124_30_reg_219_reg[4]_0 ;

  wire [39:0]D;
  wire [39:0]Q;
  wire [0:0]SR;
  wire [2:2]add_ln124_30_fu_144_p2;
  wire [0:0]\add_ln124_30_reg_219_reg[4]_0 ;
  wire [4:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire grp_ByteXor_fu_165_a_ce0;
  wire grp_ByteXor_fu_165_ap_ready;
  wire grp_ByteXor_fu_165_ap_start_reg;
  wire grp_ByteXor_fu_165_ap_start_reg_reg;
  wire [4:0]grp_ByteXor_fu_165_dst_address0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_done;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg0;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_src_ce0;
  wire \idx_fu_26_reg[0] ;
  wire \idx_fu_26_reg[1] ;
  wire \idx_fu_26_reg[2] ;
  wire \idx_fu_26_reg[3] ;
  wire \idx_fu_26_reg[4] ;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1_n_0 ;
  wire \idx_fu_40[1]_i_1_n_0 ;
  wire \idx_fu_40[2]_i_1_n_0 ;
  wire [0:0]\q0[7]_i_2__2 ;
  wire [0:0]\q0[7]_i_2__2_0 ;
  wire [4:0]ram_reg_0_31_0_0_i_15__2;
  wire [4:0]ram_reg_0_31_0_0_i_15__2_0;
  wire ram_reg_0_31_0_0_i_3;
  wire [0:0]ram_reg_0_31_0_0_i_6__0;
  wire [3:0]ram_reg_0_31_0_0_i_6__0_0;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;
  wire \zext_ln117_reg_93_reg[3] ;

  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_30_reg_219[2]_i_1 
       (.I0(idx_fu_40[2]),
        .O(add_ln124_30_fu_144_p2));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_30_reg_219[4]_i_1 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  FDRE \add_ln124_30_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_fu_165_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_fu_165_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(add_ln124_30_fu_144_p2),
        .Q(grp_ByteXor_fu_165_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[2]),
        .Q(grp_ByteXor_fu_165_dst_address0[3]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\add_ln124_30_reg_219_reg[4]_0 ),
        .Q(grp_ByteXor_fu_165_dst_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .I5(grp_ByteXor_fu_165_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF2F2F2F22222F222)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg[0]_0 [0]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .I2(\ap_CS_fsm_reg[0]_0 [4]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .I5(grp_ByteXor_fu_165_ap_ready),
        .O(\ap_CS_fsm_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[100]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[103]_i_1 
       (.I0(Q[34]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[35]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[104]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[111]_i_1 
       (.I0(Q[36]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[37]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[112]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[115]_i_1 
       (.I0(Q[38]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[39]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[116]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[39]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[116]_i_2 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(grp_ByteXor_fu_165_ap_ready),
        .I3(grp_ByteXor_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\ap_CS_fsm_reg[0]_0 [4]),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(Q[4]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(Q[6]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[7]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(grp_ByteXor_fu_165_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(Q[8]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[9]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(Q[10]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[11]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(Q[12]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[13]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(Q[0]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[14]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[15]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(Q[16]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[17]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q[18]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[19]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 [3]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_165_ap_start_reg),
        .I4(grp_ByteXor_fu_165_ap_ready),
        .O(\ap_CS_fsm_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_fu_165_a_ce0),
        .O(grp_ByteXor_fu_165_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[63]_i_1 
       (.I0(Q[20]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[21]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[64]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[67]_i_1 
       (.I0(Q[22]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[23]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[68]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[75]_i_1 
       (.I0(Q[24]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[25]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[76]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[79]_i_1 
       (.I0(Q[26]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[27]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(Q[2]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[80]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[87]_i_1 
       (.I0(Q[28]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[29]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[88]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[91]_i_1 
       (.I0(Q[30]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[31]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[92]_i_1 
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I1(Q[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[99]_i_1 
       (.I0(Q[32]),
        .I1(grp_ClefiaF0Xor_2_fu_504_ap_done),
        .I2(Q[33]),
        .O(D[32]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_fu_165_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_fu_165_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[0]_0 [3]),
        .I1(grp_ByteXor_fu_165_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_1
       (.I0(grp_ByteXor_fu_165_ap_ready),
        .I1(grp_ByteXor_fu_165_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(grp_ClefiaF0Xor_2_fu_504_ap_start_reg0),
        .I5(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .O(grp_ByteXor_fu_165_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_fu_165_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_fu_165_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_fu_165_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[2]_i_1_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_5 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(\q0[7]_i_2__2 ),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(\ap_CS_fsm_reg[0]_0 [1]),
        .I5(\q0[7]_i_2__2_0 ),
        .O(grp_ClefiaF0Xor_2_fu_504_src_ce0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_11__1
       (.I0(ram_reg_0_31_0_0_i_15__2[1]),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(grp_ByteXor_fu_165_dst_address0[1]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(ram_reg_0_31_0_0_i_15__2_0[1]),
        .O(\idx_fu_26_reg[1] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_13__1
       (.I0(ram_reg_0_31_0_0_i_15__2[2]),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(grp_ByteXor_fu_165_dst_address0[2]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(ram_reg_0_31_0_0_i_15__2_0[2]),
        .O(\idx_fu_26_reg[2] ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_31_0_0_i_14__2
       (.I0(ram_reg_0_31_0_0_i_6__0),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(idx_fu_40[2]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(\ap_CS_fsm_reg[0]_0 [2]),
        .I5(ram_reg_0_31_0_0_i_6__0_0[3]),
        .O(\zext_ln117_reg_93_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_16__2
       (.I0(ram_reg_0_31_0_0_i_15__2[3]),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(grp_ByteXor_fu_165_dst_address0[3]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(ram_reg_0_31_0_0_i_15__2_0[3]),
        .O(\idx_fu_26_reg[3] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_17__2
       (.I0(ram_reg_0_31_0_0_i_15__2[4]),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(grp_ByteXor_fu_165_dst_address0[4]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(ram_reg_0_31_0_0_i_15__2_0[4]),
        .O(\idx_fu_26_reg[4] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_18
       (.I0(idx_fu_40[0]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[0]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_2_fu_504_rk_address0[0]),
        .O(grp_ClefiaF0Xor_2_fu_504_src_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_20
       (.I0(idx_fu_40[1]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[1]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_2_fu_504_rk_address0[1]),
        .O(grp_ClefiaF0Xor_2_fu_504_src_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_31_0_0_i_22
       (.I0(idx_fu_40[2]),
        .I1(\ap_CS_fsm_reg[0]_0 [4]),
        .I2(ram_reg_0_31_0_0_i_6__0_0[2]),
        .I3(\ap_CS_fsm_reg[0]_0 [2]),
        .I4(grp_ClefiaF0Xor_2_fu_504_rk_address0[2]),
        .O(grp_ClefiaF0Xor_2_fu_504_src_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_9__1
       (.I0(ram_reg_0_31_0_0_i_15__2[0]),
        .I1(ram_reg_0_31_0_0_i_3),
        .I2(grp_ByteXor_fu_165_dst_address0[0]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(ram_reg_0_31_0_0_i_15__2_0[0]),
        .O(\idx_fu_26_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [0]),
        .I1(\tmp_reg_224_reg[7]_2 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [1]),
        .I1(\tmp_reg_224_reg[7]_2 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [2]),
        .I1(\tmp_reg_224_reg[7]_2 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [3]),
        .I1(\tmp_reg_224_reg[7]_2 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [4]),
        .I1(\tmp_reg_224_reg[7]_2 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [5]),
        .I1(\tmp_reg_224_reg[7]_2 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [6]),
        .I1(\tmp_reg_224_reg[7]_2 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1 
       (.I0(\tmp_reg_224_reg[7]_1 [7]),
        .I1(\tmp_reg_224_reg[7]_2 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(\tmp_reg_224_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(\tmp_reg_224_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(\tmp_reg_224_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(\tmp_reg_224_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(\tmp_reg_224_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(\tmp_reg_224_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(\tmp_reg_224_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(\tmp_reg_224_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ByteXor" *) 
module design_1_clefia_0_0_clefia_ByteXor_26
   (\ap_CS_fsm_reg[4] ,
    \add_ln124_30_reg_219_reg[3]_0 ,
    \add_ln124_30_reg_219_reg[4]_0 ,
    \ap_CS_fsm_reg[292] ,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg,
    p_0_in__0,
    E,
    grp_ByteXor_fu_165_ap_start_reg_reg,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    grp_ClefiaF0Xor_1_fu_663_src_address0,
    grp_ClefiaF0Xor_1_fu_663_dst_address0,
    \tmp_reg_224_reg[7]_0 ,
    Q,
    grp_ByteXor_fu_165_ap_start_reg,
    ram_reg_0_31_0_0_i_6__1,
    \q0_reg[7] ,
    ram_reg_0_31_0_0_i_7__1,
    ram_reg_0_31_0_0_i_7__1_0,
    \ap_CS_fsm_reg[292]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    grp_ClefiaF1Xor_fu_702_src_ce0,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg0,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
    \q0[7]_i_2__3_0 ,
    \q0[7]_i_2__3_1 ,
    ram_reg_0_31_0_0_i_14__3,
    grp_ClefiaF0Xor_1_fu_663_rk_address0,
    \tmp_reg_224_reg[7]_1 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    ap_clk,
    SR,
    \add_ln124_30_reg_219_reg[4]_1 );
  output \ap_CS_fsm_reg[4] ;
  output \add_ln124_30_reg_219_reg[3]_0 ;
  output \add_ln124_30_reg_219_reg[4]_0 ;
  output [37:0]\ap_CS_fsm_reg[292] ;
  output grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg;
  output p_0_in__0;
  output [0:0]E;
  output grp_ByteXor_fu_165_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [1:0]D;
  output [3:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  output [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  output [7:0]\tmp_reg_224_reg[7]_0 ;
  input [4:0]Q;
  input grp_ByteXor_fu_165_ap_start_reg;
  input ram_reg_0_31_0_0_i_6__1;
  input \q0_reg[7] ;
  input [4:0]ram_reg_0_31_0_0_i_7__1;
  input ram_reg_0_31_0_0_i_7__1_0;
  input [38:0]\ap_CS_fsm_reg[292]_0 ;
  input [0:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input grp_ClefiaF1Xor_fu_702_src_ce0;
  input grp_ClefiaF0Xor_1_fu_663_ap_start_reg0;
  input grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  input [0:0]\q0[7]_i_2__3_0 ;
  input [0:0]\q0[7]_i_2__3_1 ;
  input [3:0]ram_reg_0_31_0_0_i_14__3;
  input [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_2 ;
  input [7:0]\tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]\add_ln124_30_reg_219_reg[4]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:2]add_ln124_30_fu_144_p2;
  wire \add_ln124_30_reg_219_reg[3]_0 ;
  wire \add_ln124_30_reg_219_reg[4]_0 ;
  wire [0:0]\add_ln124_30_reg_219_reg[4]_1 ;
  wire [37:0]\ap_CS_fsm_reg[292] ;
  wire [38:0]\ap_CS_fsm_reg[292]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire grp_ByteXor_fu_165_a_ce0;
  wire grp_ByteXor_fu_165_ap_ready;
  wire grp_ByteXor_fu_165_ap_start_reg;
  wire grp_ByteXor_fu_165_ap_start_reg_reg;
  wire [4:0]grp_ByteXor_fu_165_dst_address0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  wire [3:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  wire grp_ClefiaF0Xor_1_fu_663_src_ce0;
  wire grp_ClefiaF1Xor_fu_702_src_ce0;
  wire [2:0]idx_fu_40;
  wire idx_fu_400;
  wire \idx_fu_40[0]_i_1__0_n_0 ;
  wire \idx_fu_40[1]_i_1__0_n_0 ;
  wire \idx_fu_40[2]_i_1__0_n_0 ;
  wire p_0_in__0;
  wire [0:0]\q0[7]_i_2__3_0 ;
  wire [0:0]\q0[7]_i_2__3_1 ;
  wire \q0[7]_i_2__3_n_0 ;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [3:0]ram_reg_0_31_0_0_i_14__3;
  wire ram_reg_0_31_0_0_i_6__1;
  wire [4:0]ram_reg_0_31_0_0_i_7__1;
  wire ram_reg_0_31_0_0_i_7__1_0;
  wire [7:0]tmp_fu_149_p6;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire [7:0]\tmp_reg_224_reg[7]_2 ;
  wire [7:0]\tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln124_30_reg_219[2]_i_1__1 
       (.I0(idx_fu_40[2]),
        .O(add_ln124_30_fu_144_p2));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \add_ln124_30_reg_219[4]_i_1__1 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(idx_fu_40[1]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[0]),
        .O(idx_fu_400));
  FDRE \add_ln124_30_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[0]),
        .Q(grp_ByteXor_fu_165_dst_address0[0]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[1]),
        .Q(grp_ByteXor_fu_165_dst_address0[1]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(add_ln124_30_fu_144_p2),
        .Q(grp_ByteXor_fu_165_dst_address0[2]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(idx_fu_40[2]),
        .Q(grp_ByteXor_fu_165_dst_address0[3]),
        .R(1'b0));
  FDRE \add_ln124_30_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(\add_ln124_30_reg_219_reg[4]_1 ),
        .Q(grp_ByteXor_fu_165_dst_address0[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF04FF040000FF00)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .I5(grp_ByteXor_fu_165_a_ce0),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hF2F2F2F22222F222)) 
    \ap_CS_fsm[0]_i_1__17 
       (.I0(Q[0]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .I2(Q[4]),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .I5(grp_ByteXor_fu_165_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[184]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [1]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [2]),
        .O(\ap_CS_fsm_reg[292] [0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[185]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [2]),
        .O(\ap_CS_fsm_reg[292] [1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[192]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [3]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [4]),
        .O(\ap_CS_fsm_reg[292] [2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[193]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [4]),
        .O(\ap_CS_fsm_reg[292] [3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[196]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [5]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [6]),
        .O(\ap_CS_fsm_reg[292] [4]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[197]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [6]),
        .O(\ap_CS_fsm_reg[292] [5]));
  LUT4 #(
    .INIT(16'h5540)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(grp_ByteXor_fu_165_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[204]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [7]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [8]),
        .O(\ap_CS_fsm_reg[292] [6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[205]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [8]),
        .O(\ap_CS_fsm_reg[292] [7]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[208]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [9]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [10]),
        .O(\ap_CS_fsm_reg[292] [8]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[209]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [10]),
        .O(\ap_CS_fsm_reg[292] [9]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[216]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [11]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [12]),
        .O(\ap_CS_fsm_reg[292] [10]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[217]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [12]),
        .O(\ap_CS_fsm_reg[292] [11]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[220]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [13]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [14]),
        .O(\ap_CS_fsm_reg[292] [12]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[221]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [14]),
        .O(\ap_CS_fsm_reg[292] [13]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[228]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [15]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [16]),
        .O(\ap_CS_fsm_reg[292] [14]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[229]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [16]),
        .O(\ap_CS_fsm_reg[292] [15]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[232]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [17]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [18]),
        .O(\ap_CS_fsm_reg[292] [16]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[233]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [18]),
        .O(\ap_CS_fsm_reg[292] [17]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[240]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [19]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [20]),
        .O(\ap_CS_fsm_reg[292] [18]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[241]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [20]),
        .O(\ap_CS_fsm_reg[292] [19]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[244]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [21]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [22]),
        .O(\ap_CS_fsm_reg[292] [20]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[245]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [22]),
        .O(\ap_CS_fsm_reg[292] [21]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[252]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [23]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [24]),
        .O(\ap_CS_fsm_reg[292] [22]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[253]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [24]),
        .O(\ap_CS_fsm_reg[292] [23]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[256]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [25]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [26]),
        .O(\ap_CS_fsm_reg[292] [24]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[257]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [26]),
        .O(\ap_CS_fsm_reg[292] [25]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[264]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [27]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [28]),
        .O(\ap_CS_fsm_reg[292] [26]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[265]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [28]),
        .O(\ap_CS_fsm_reg[292] [27]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[268]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [29]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [30]),
        .O(\ap_CS_fsm_reg[292] [28]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[269]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [30]),
        .O(\ap_CS_fsm_reg[292] [29]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[276]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [31]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [32]),
        .O(\ap_CS_fsm_reg[292] [30]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[277]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [32]),
        .O(\ap_CS_fsm_reg[292] [31]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[280]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [33]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [34]),
        .O(\ap_CS_fsm_reg[292] [32]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[281]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [34]),
        .O(\ap_CS_fsm_reg[292] [33]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[288]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [35]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [36]),
        .O(\ap_CS_fsm_reg[292] [34]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[289]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [36]),
        .O(\ap_CS_fsm_reg[292] [35]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[292]_i_1 
       (.I0(\ap_CS_fsm_reg[292]_0 [37]),
        .I1(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I2(\ap_CS_fsm_reg[292]_0 [38]),
        .O(\ap_CS_fsm_reg[292] [36]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[293]_i_1 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg),
        .I1(\ap_CS_fsm_reg[292]_0 [38]),
        .O(\ap_CS_fsm_reg[292] [37]));
  LUT6 #(
    .INIT(64'hF4FFF4F444444444)) 
    \ap_CS_fsm[293]_i_2 
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .I1(Q[0]),
        .I2(grp_ByteXor_fu_165_ap_ready),
        .I3(grp_ByteXor_fu_165_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(Q[4]),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[2]_i_1__13 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(idx_fu_40[0]),
        .I2(idx_fu_40[2]),
        .I3(idx_fu_40[1]),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(grp_ByteXor_fu_165_ap_start_reg),
        .I4(grp_ByteXor_fu_165_ap_ready),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(idx_fu_40[1]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[0]),
        .I3(grp_ByteXor_fu_165_a_ce0),
        .O(grp_ByteXor_fu_165_ap_ready));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(grp_ByteXor_fu_165_a_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    grp_ByteXor_fu_165_ap_start_reg_i_1__0
       (.I0(Q[3]),
        .I1(grp_ByteXor_fu_165_a_ce0),
        .I2(idx_fu_40[0]),
        .I3(idx_fu_40[2]),
        .I4(idx_fu_40[1]),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFF45FFFFFF0000)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_1
       (.I0(grp_ByteXor_fu_165_ap_ready),
        .I1(grp_ByteXor_fu_165_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(Q[4]),
        .I4(grp_ClefiaF0Xor_1_fu_663_ap_start_reg0),
        .I5(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .O(grp_ByteXor_fu_165_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h0000626662666266)) 
    \idx_fu_40[0]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(grp_ByteXor_fu_165_a_ce0),
        .I2(idx_fu_40[1]),
        .I3(idx_fu_40[2]),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h006C6C6C)) 
    \idx_fu_40[1]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[1]),
        .I2(grp_ByteXor_fu_165_a_ce0),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .I4(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00006CCC6CCC6CCC)) 
    \idx_fu_40[2]_i_1__0 
       (.I0(idx_fu_40[0]),
        .I1(idx_fu_40[2]),
        .I2(idx_fu_40[1]),
        .I3(grp_ByteXor_fu_165_a_ce0),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(grp_ByteXor_fu_165_ap_start_reg),
        .O(\idx_fu_40[2]_i_1__0_n_0 ));
  FDRE \idx_fu_40_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[0]_i_1__0_n_0 ),
        .Q(idx_fu_40[0]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[1]_i_1__0_n_0 ),
        .Q(idx_fu_40[1]),
        .R(1'b0));
  FDRE \idx_fu_40_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\idx_fu_40[2]_i_1__0_n_0 ),
        .Q(idx_fu_40[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2EEE222E222E222)) 
    \q0[7]_i_2__3 
       (.I0(grp_ClefiaF0Xor_1_fu_663_src_ce0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_2 ),
        .I3(\q0_reg[7]_1 ),
        .I4(\ap_CS_fsm_reg[292]_0 [0]),
        .I5(\q0_reg[7]_0 ),
        .O(\q0[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \q0[7]_i_4__1 
       (.I0(grp_ByteXor_fu_165_a_ce0),
        .I1(Q[4]),
        .I2(\q0[7]_i_2__3_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\q0[7]_i_2__3_1 ),
        .O(grp_ClefiaF0Xor_1_fu_663_src_ce0));
  MUXF7 \q0_reg[7]_i_1 
       (.I0(\q0[7]_i_2__3_n_0 ),
        .I1(grp_ClefiaF1Xor_fu_702_src_ce0),
        .O(E),
        .S(\q0_reg[7]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_12__1
       (.I0(ram_reg_0_31_0_0_i_6__1),
        .I1(\q0_reg[7] ),
        .I2(grp_ByteXor_fu_165_dst_address0[3]),
        .I3(Q[4]),
        .I4(ram_reg_0_31_0_0_i_7__1[3]),
        .O(\add_ln124_30_reg_219_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_13__2
       (.I0(ram_reg_0_31_0_0_i_7__1_0),
        .I1(\q0_reg[7] ),
        .I2(grp_ByteXor_fu_165_dst_address0[4]),
        .I3(Q[4]),
        .I4(ram_reg_0_31_0_0_i_7__1[4]),
        .O(\add_ln124_30_reg_219_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_14__0
       (.I0(grp_ByteXor_fu_165_dst_address0[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_7__1[0]),
        .O(grp_ClefiaF0Xor_1_fu_663_dst_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_15__0
       (.I0(grp_ByteXor_fu_165_dst_address0[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_7__1[1]),
        .O(grp_ClefiaF0Xor_1_fu_663_dst_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_16__0
       (.I0(grp_ByteXor_fu_165_dst_address0[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_7__1[2]),
        .O(grp_ClefiaF0Xor_1_fu_663_dst_address0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_17__1
       (.I0(idx_fu_40[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_14__3[0]),
        .I3(Q[2]),
        .I4(grp_ClefiaF0Xor_1_fu_663_rk_address0[0]),
        .O(grp_ClefiaF0Xor_1_fu_663_src_address0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_18__1
       (.I0(idx_fu_40[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_14__3[1]),
        .I3(Q[2]),
        .I4(grp_ClefiaF0Xor_1_fu_663_rk_address0[1]),
        .O(grp_ClefiaF0Xor_1_fu_663_src_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    ram_reg_0_31_0_0_i_19__0
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_0_0_i_14__3[2]),
        .I3(Q[2]),
        .I4(grp_ClefiaF0Xor_1_fu_663_rk_address0[2]),
        .O(grp_ClefiaF0Xor_1_fu_663_src_address0[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_31_0_0_i_20__0
       (.I0(idx_fu_40[2]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_31_0_0_i_14__3[3]),
        .O(grp_ClefiaF0Xor_1_fu_663_src_address0[3]));
  LUT5 #(
    .INIT(32'hAA800080)) 
    ram_reg_0_31_0_0_i_2__3
       (.I0(E),
        .I1(\q0_reg[7]_0 ),
        .I2(\ap_CS_fsm_reg[292]_0 [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 ),
        .O(p_0_in__0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [0]),
        .I1(\tmp_reg_224_reg[7]_2 [0]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [0]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [0]),
        .O(tmp_fu_149_p6[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [1]),
        .I1(\tmp_reg_224_reg[7]_2 [1]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [1]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [1]),
        .O(tmp_fu_149_p6[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [2]),
        .I1(\tmp_reg_224_reg[7]_2 [2]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [2]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [2]),
        .O(tmp_fu_149_p6[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [3]),
        .I1(\tmp_reg_224_reg[7]_2 [3]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [3]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [3]),
        .O(tmp_fu_149_p6[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [4]),
        .I1(\tmp_reg_224_reg[7]_2 [4]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [4]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [4]),
        .O(tmp_fu_149_p6[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [5]),
        .I1(\tmp_reg_224_reg[7]_2 [5]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [5]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [5]),
        .O(tmp_fu_149_p6[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [6]),
        .I1(\tmp_reg_224_reg[7]_2 [6]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [6]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [6]),
        .O(tmp_fu_149_p6[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_1__1 
       (.I0(\tmp_reg_224_reg[7]_1 [7]),
        .I1(\tmp_reg_224_reg[7]_2 [7]),
        .I2(idx_fu_40[1]),
        .I3(\tmp_reg_224_reg[7]_3 [7]),
        .I4(idx_fu_40[0]),
        .I5(\tmp_reg_224_reg[7]_4 [7]),
        .O(tmp_fu_149_p6[7]));
  FDRE \tmp_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[0]),
        .Q(\tmp_reg_224_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[1]),
        .Q(\tmp_reg_224_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[2]),
        .Q(\tmp_reg_224_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[3]),
        .Q(\tmp_reg_224_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[4] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[4]),
        .Q(\tmp_reg_224_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[5] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[5]),
        .Q(\tmp_reg_224_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[6] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[6]),
        .Q(\tmp_reg_224_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_224_reg[7] 
       (.C(ap_clk),
        .CE(idx_fu_400),
        .D(tmp_fu_149_p6[7]),
        .Q(\tmp_reg_224_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap" *) 
module design_1_clefia_0_0_clefia_ClefiaDoubleSwap
   (D,
    grp_ClefiaDoubleSwap_fu_877_ap_done,
    E,
    grp_ByteCpy_fu_344_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[11]_0 ,
    lk_d0,
    \ap_CS_fsm_reg[2]_0 ,
    grp_ClefiaDoubleSwap_fu_877_lk_ce0,
    grp_ClefiaDoubleSwap_fu_877_lk_address1,
    grp_ClefiaDoubleSwap_fu_877_lk_address0,
    q0,
    q1,
    Q,
    \q1_reg[7] ,
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg0,
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg,
    ap_clk,
    SR);
  output [7:0]D;
  output grp_ClefiaDoubleSwap_fu_877_ap_done;
  output [0:0]E;
  output grp_ByteCpy_fu_344_ap_start_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [7:0]lk_d0;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  output [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address1;
  output [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  input [7:0]q0;
  input [7:0]q1;
  input [7:0]Q;
  input \q1_reg[7] ;
  input grp_ClefiaDoubleSwap_fu_877_ap_start_reg0;
  input grp_ClefiaDoubleSwap_fu_877_ap_start_reg;
  input ap_clk;
  input [0:0]SR;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [11:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire [0:0]data0;
  wire [7:1]data0__0;
  wire [7:1]data1;
  wire [7:1]data2;
  wire [7:1]data3;
  wire [7:7]data4;
  wire [7:7]data5;
  wire [7:7]data6;
  wire [7:7]data7;
  wire grp_ByteCpy_fu_344_ap_start_reg;
  wire grp_ByteCpy_fu_344_ap_start_reg_reg_0;
  wire grp_ByteCpy_fu_344_n_19;
  wire grp_ByteCpy_fu_344_n_20;
  wire grp_ByteCpy_fu_344_n_21;
  wire grp_ByteCpy_fu_344_n_22;
  wire grp_ByteCpy_fu_344_n_23;
  wire grp_ClefiaDoubleSwap_fu_877_ap_done;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address1;
  wire grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  wire [7:0]lk_d0;
  wire p_2_in;
  wire [7:0]q0;
  wire [7:0]q1;
  wire \q1_reg[7] ;
  wire ram_reg_0_15_0_0_i_15__1_n_0;
  wire ram_reg_0_15_0_0_i_16__1_n_0;
  wire ram_reg_0_15_0_0_i_19__0_n_0;
  wire t_U_n_10;
  wire t_U_n_11;
  wire t_U_n_12;
  wire t_U_n_13;
  wire t_U_n_14;
  wire t_U_n_9;
  wire t_ce0;
  wire t_ce1;
  wire \tmp_16_reg_668[0]_i_1_n_0 ;
  wire \trunc_ln248_reg_613[0]_i_1_n_0 ;
  wire \trunc_ln250_reg_628[0]_i_1_n_0 ;
  wire \trunc_ln252_reg_643[0]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__31 
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg[11]_0 ),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteCpy_32 grp_ByteCpy_fu_344
       (.ADDRARDADDR({grp_ByteCpy_fu_344_n_19,grp_ByteCpy_fu_344_n_20,grp_ByteCpy_fu_344_n_21,grp_ByteCpy_fu_344_n_22}),
        .D(D),
        .Q({\ap_CS_fsm_reg[11]_0 ,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .WEA(t_ce1),
        .\ap_CS_fsm_reg[10] ({ap_NS_fsm[11],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[10]_0 (grp_ByteCpy_fu_344_n_23),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[463] (Q),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .grp_ByteCpy_fu_344_ap_start_reg(grp_ByteCpy_fu_344_ap_start_reg),
        .grp_ByteCpy_fu_344_ap_start_reg_reg(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .grp_ByteCpy_fu_344_ap_start_reg_reg_0(grp_ByteCpy_fu_344_ap_start_reg_reg_0),
        .grp_ClefiaDoubleSwap_fu_877_ap_start_reg(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .grp_ClefiaDoubleSwap_fu_877_ap_start_reg0(grp_ClefiaDoubleSwap_fu_877_ap_start_reg0),
        .grp_ClefiaDoubleSwap_fu_877_lk_address0(grp_ClefiaDoubleSwap_fu_877_lk_address0),
        .grp_ClefiaDoubleSwap_fu_877_lk_ce0(grp_ClefiaDoubleSwap_fu_877_lk_ce0),
        .p_2_in(p_2_in),
        .ram_reg(t_U_n_11),
        .ram_reg_0(t_U_n_14),
        .ram_reg_0_15_0_0_i_4__1(ram_reg_0_15_0_0_i_19__0_n_0),
        .ram_reg_0_15_0_0_i_5__1(t_U_n_9),
        .ram_reg_1(t_U_n_10),
        .ram_reg_2(t_U_n_13),
        .ram_reg_3(t_U_n_12),
        .t_ce0(t_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_fu_344_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_fu_344_n_23),
        .Q(grp_ByteCpy_fu_344_ap_start_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[7]_i_3__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \q1[7]_i_1__1 
       (.I0(p_2_in),
        .I1(ap_CS_fsm_state7),
        .I2(ap_CS_fsm_state9),
        .I3(ap_CS_fsm_state8),
        .I4(\q1_reg[7] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q1[7]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state3),
        .I2(ap_CS_fsm_state4),
        .I3(ap_CS_fsm_state5),
        .I4(ap_CS_fsm_state6),
        .O(p_2_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_15_0_0_i_10__1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state7),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_15__1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .O(ram_reg_0_15_0_0_i_15__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_15_0_0_i_16__1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state9),
        .O(ram_reg_0_15_0_0_i_16__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_19__0
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state8),
        .O(ram_reg_0_15_0_0_i_19__0_n_0));
  LUT6 #(
    .INIT(64'h5555555555555455)) 
    ram_reg_0_15_0_0_i_7
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state7),
        .I3(ram_reg_0_15_0_0_i_15__1_n_0),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state8),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]));
  LUT6 #(
    .INIT(64'hFF50FF50FF55FF54)) 
    ram_reg_0_15_0_0_i_8__0
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state7),
        .I3(ap_CS_fsm_state9),
        .I4(ap_CS_fsm_state5),
        .I5(ap_CS_fsm_state6),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]));
  LUT6 #(
    .INIT(64'hFF11FF11FF11FF10)) 
    ram_reg_0_15_0_0_i_9
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state6),
        .I2(ap_CS_fsm_state4),
        .I3(ram_reg_0_15_0_0_i_16__1_n_0),
        .I4(ap_CS_fsm_state3),
        .I5(ap_CS_fsm_state5),
        .O(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]));
  design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W t_U
       (.ADDRARDADDR({grp_ByteCpy_fu_344_n_19,grp_ByteCpy_fu_344_n_20,grp_ByteCpy_fu_344_n_21,grp_ByteCpy_fu_344_n_22}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .WEA(t_ce1),
        .\ap_CS_fsm_reg[4] (t_U_n_14),
        .\ap_CS_fsm_reg[5] (t_U_n_10),
        .\ap_CS_fsm_reg[5]_0 (t_U_n_11),
        .\ap_CS_fsm_reg[6] (t_U_n_9),
        .\ap_CS_fsm_reg[8] (t_U_n_13),
        .\ap_CS_fsm_reg[9] (t_U_n_12),
        .ap_clk(ap_clk),
        .data0(data0),
        .data4(data4),
        .data5(data5),
        .data6(data6),
        .data7(data7),
        .lk_d0(lk_d0),
        .q0(q0),
        .q1(q1),
        .ram_reg_0(data1),
        .ram_reg_1(data0__0),
        .ram_reg_2(data2),
        .ram_reg_3(data3),
        .t_ce0(t_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_16_reg_668[0]_i_1 
       (.I0(q1[7]),
        .I1(ap_CS_fsm_state6),
        .I2(data0),
        .O(\tmp_16_reg_668[0]_i_1_n_0 ));
  FDRE \tmp_16_reg_668_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_16_reg_668[0]_i_1_n_0 ),
        .Q(data0),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[1]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[2]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[3]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[4]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[5]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[6]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_608_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[7]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE \trunc_ln246_reg_593_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(q0[0]),
        .Q(data7),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln248_reg_613[0]_i_1 
       (.I0(q0[0]),
        .I1(ap_CS_fsm_state3),
        .I2(data6),
        .O(\trunc_ln248_reg_613[0]_i_1_n_0 ));
  FDRE \trunc_ln248_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln248_reg_613[0]_i_1_n_0 ),
        .Q(data6),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln250_reg_628[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state4),
        .I2(data5),
        .O(\trunc_ln250_reg_628[0]_i_1_n_0 ));
  FDRE \trunc_ln250_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln250_reg_628[0]_i_1_n_0 ),
        .Q(data5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln252_reg_643[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_CS_fsm_state5),
        .I2(data4),
        .O(\trunc_ln252_reg_643[0]_i_1_n_0 ));
  FDRE \trunc_ln252_reg_643_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln252_reg_643[0]_i_1_n_0 ),
        .Q(data4),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[0]),
        .Q(data2[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[1]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[2]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[3]),
        .Q(data2[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[4]),
        .Q(data2[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[5]),
        .Q(data2[6]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(q1[6]),
        .Q(data2[7]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[0]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[1]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[2]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[3]),
        .Q(data1[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[4]),
        .Q(data1[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[5]),
        .Q(data1[6]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_693_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(q1[6]),
        .Q(data1[7]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[0]),
        .Q(data0__0[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[1]),
        .Q(data0__0[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[2]),
        .Q(data0__0[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[3]),
        .Q(data0__0[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[4]),
        .Q(data0__0[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[5]),
        .Q(data0__0[6]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(q1[6]),
        .Q(data0__0[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1" *) 
module design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1
   (lk_d0,
    \ap_return_preg_reg[4] ,
    \ap_return_preg_reg[3] ,
    \ap_return_preg_reg[2] ,
    D,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[91] ,
    grp_ClefiaDoubleSwap_1_fu_637_ap_done,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[332] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[11]_1 ,
    \ap_CS_fsm_reg[5]_0 ,
    grp_ByteCpy_117_fu_366_ap_start_reg_reg_0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_ce0,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1,
    \retval_0_reg_425_reg[2] ,
    \retval_0_reg_425_reg[3] ,
    \retval_0_reg_425_reg[4] ,
    lk_address0,
    \ap_CS_fsm_reg[332]_0 ,
    p_0_in__3,
    E,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[7]_2 ,
    d0,
    \ap_CS_fsm_reg[324] ,
    ap_clk,
    DIBDI,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0,
    SR,
    ap_return_preg,
    \reg_569_reg[4] ,
    \reg_569_reg[2] ,
    \reg_569_reg[4]_0 ,
    shl_ln1_fu_916_p3,
    \reg_569_reg[3] ,
    \reg_569_reg[2]_0 ,
    Q,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    ram_reg_0_31_0_0_i_12__3,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[93] ,
    \reg_569_reg[2]_1 ,
    icmp_ln401_reg_908,
    \reg_569_reg[2]_2 ,
    \reg_569_reg[2]_3 ,
    q0,
    ram_reg,
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0,
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1,
    ram_reg_0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
    q1,
    \tmp_9_reg_864_reg[0]_0 ,
    \ap_CS_fsm_reg[17]_0 ,
    grp_ByteXor_112_fu_453_ap_ready,
    \q0_reg[7] ,
    \q1_reg[7] ,
    \q0_reg[7]_0 ,
    \q1_reg[7]_0 ,
    grp_ByteXor_113_fu_597_a_offset1,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    con256_address0,
    \q1_reg[0] ,
    \q1_reg[1] ,
    \q1_reg[2] ,
    \q1_reg[3] ,
    \q1_reg[4] ,
    \q1_reg[5] ,
    \q1_reg[6] ,
    \q1_reg[7]_1 );
  output [7:0]lk_d0;
  output \ap_return_preg_reg[4] ;
  output \ap_return_preg_reg[3] ;
  output \ap_return_preg_reg[2] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[11]_0 ;
  output \ap_CS_fsm_reg[91] ;
  output grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[332] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [3:0]\ap_CS_fsm_reg[11]_1 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output grp_ByteCpy_117_fu_366_ap_start_reg_reg_0;
  output grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  output \ap_CS_fsm_reg[3]_0 ;
  output [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  output [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  output \retval_0_reg_425_reg[2] ;
  output \retval_0_reg_425_reg[3] ;
  output \retval_0_reg_425_reg[4] ;
  output [4:0]lk_address0;
  output [21:0]\ap_CS_fsm_reg[332]_0 ;
  output p_0_in__3;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output [0:0]\ap_CS_fsm_reg[7]_2 ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[324] ;
  input ap_clk;
  input [0:0]DIBDI;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  input [0:0]SR;
  input [2:0]ap_return_preg;
  input \reg_569_reg[4] ;
  input \reg_569_reg[2] ;
  input \reg_569_reg[4]_0 ;
  input [2:0]shl_ln1_fu_916_p3;
  input \reg_569_reg[3] ;
  input \reg_569_reg[2]_0 ;
  input [3:0]Q;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input [30:0]ram_reg_0_31_0_0_i_12__3;
  input \ap_CS_fsm_reg[17] ;
  input \ap_CS_fsm_reg[93] ;
  input \reg_569_reg[2]_1 ;
  input icmp_ln401_reg_908;
  input \reg_569_reg[2]_2 ;
  input \reg_569_reg[2]_3 ;
  input [7:0]q0;
  input [7:0]ram_reg;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0;
  input grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  input ram_reg_0;
  input grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  input [1:0]q1;
  input [1:0]\tmp_9_reg_864_reg[0]_0 ;
  input \ap_CS_fsm_reg[17]_0 ;
  input grp_ByteXor_112_fu_453_ap_ready;
  input \q0_reg[7] ;
  input [4:0]\q1_reg[7] ;
  input \q0_reg[7]_0 ;
  input [0:0]\q1_reg[7]_0 ;
  input grp_ByteXor_113_fu_597_a_offset1;
  input [0:0]\q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input [3:0]con256_address0;
  input \q1_reg[0] ;
  input \q1_reg[1] ;
  input \q1_reg[2] ;
  input \q1_reg[3] ;
  input \q1_reg[4] ;
  input \q1_reg[5] ;
  input \q1_reg[6] ;
  input \q1_reg[7]_1 ;

  wire [3:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[171]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[11]_0 ;
  wire [3:0]\ap_CS_fsm_reg[11]_1 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[324] ;
  wire \ap_CS_fsm_reg[332] ;
  wire [21:0]\ap_CS_fsm_reg[332]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[91] ;
  wire \ap_CS_fsm_reg[93] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire [11:1]ap_NS_fsm;
  wire ap_clk;
  wire [2:0]ap_return_preg;
  wire \ap_return_preg_reg[2] ;
  wire \ap_return_preg_reg[3] ;
  wire \ap_return_preg_reg[4] ;
  wire [3:0]con256_address0;
  wire [7:0]d0;
  wire [7:7]data7;
  wire grp_ByteCpy_117_fu_366_ap_start_reg;
  wire grp_ByteCpy_117_fu_366_ap_start_reg_reg_0;
  wire grp_ByteCpy_117_fu_366_n_12;
  wire grp_ByteCpy_117_fu_366_n_13;
  wire grp_ByteCpy_117_fu_366_n_14;
  wire grp_ByteCpy_117_fu_366_n_15;
  wire grp_ByteCpy_117_fu_366_n_24;
  wire grp_ByteXor_112_fu_453_ap_ready;
  wire grp_ByteXor_113_fu_597_a_offset1;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0;
  wire [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  wire [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire icmp_ln401_reg_908;
  wire [4:0]lk_address0;
  wire [7:0]lk_d0;
  wire p_0_in__3;
  wire [7:0]q0;
  wire \q0[7]_i_3_n_0 ;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [1:0]q1;
  wire \q1_reg[0] ;
  wire \q1_reg[1] ;
  wire \q1_reg[2] ;
  wire \q1_reg[3] ;
  wire \q1_reg[4] ;
  wire \q1_reg[5] ;
  wire \q1_reg[6] ;
  wire [4:0]\q1_reg[7] ;
  wire [0:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [30:0]ram_reg_0_31_0_0_i_12__3;
  wire ram_reg_0_31_0_0_i_23__0_n_0;
  wire ram_reg_i_28_n_0;
  wire ram_reg_i_29_n_0;
  wire \reg_569_reg[2] ;
  wire \reg_569_reg[2]_0 ;
  wire \reg_569_reg[2]_1 ;
  wire \reg_569_reg[2]_2 ;
  wire \reg_569_reg[2]_3 ;
  wire \reg_569_reg[3] ;
  wire \reg_569_reg[4] ;
  wire \reg_569_reg[4]_0 ;
  wire \retval_0_reg_425_reg[2] ;
  wire \retval_0_reg_425_reg[3] ;
  wire \retval_0_reg_425_reg[4] ;
  wire [2:0]shl_ln1_fu_916_p3;
  wire t_U_n_10;
  wire t_U_n_13;
  wire t_ce0;
  wire t_ce1;
  wire [6:0]tmp_8_reg_804;
  wire tmp_9_reg_864;
  wire \tmp_9_reg_864[0]_i_1_n_0 ;
  wire [1:0]\tmp_9_reg_864_reg[0]_0 ;
  wire trunc_ln248_reg_809;
  wire \trunc_ln248_reg_809[0]_i_1_n_0 ;
  wire trunc_ln250_reg_824;
  wire \trunc_ln250_reg_824[0]_i_1_n_0 ;
  wire trunc_ln252_reg_839;
  wire \trunc_ln252_reg_839[0]_i_1_n_0 ;
  wire [6:0]trunc_ln257_reg_874;
  wire [6:0]trunc_ln259_reg_889;
  wire [6:0]trunc_ln261_reg_904;

  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[171]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .O(\ap_CS_fsm[171]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[11]_1 [2]),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(\ap_CS_fsm_reg[11]_1 [3]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(\ap_CS_fsm_reg[11]_1 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[11]_1 [0]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(\ap_CS_fsm_reg[11]_1 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[11]_1 [1]),
        .Q(\ap_CS_fsm_reg[11]_1 [2]),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteCpy_117 grp_ByteCpy_117_fu_366
       (.ADDRARDADDR({grp_ByteCpy_117_fu_366_n_12,grp_ByteCpy_117_fu_366_n_13,grp_ByteCpy_117_fu_366_n_14,grp_ByteCpy_117_fu_366_n_15}),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WEA(t_ce1),
        .\ap_CS_fsm_reg[10] ({ap_NS_fsm[11],grp_ClefiaDoubleSwap_1_fu_637_ap_done}),
        .\ap_CS_fsm_reg[10]_0 (grp_ByteCpy_117_fu_366_n_24),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[17]_0 (\ap_CS_fsm[171]_i_8_n_0 ),
        .\ap_CS_fsm_reg[17]_1 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[332] (\ap_CS_fsm_reg[332]_0 ),
        .\ap_CS_fsm_reg[332]_0 ({ram_reg_0_31_0_0_i_12__3[28:27],ram_reg_0_31_0_0_i_12__3[25:24],ram_reg_0_31_0_0_i_12__3[22:21],ram_reg_0_31_0_0_i_12__3[19:18],ram_reg_0_31_0_0_i_12__3[16:0]}),
        .\ap_CS_fsm_reg[91] (\ap_CS_fsm_reg[91] ),
        .\ap_CS_fsm_reg[93] (\ap_CS_fsm_reg[93] ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[2] (\ap_return_preg_reg[2] ),
        .\ap_return_preg_reg[3] (\ap_return_preg_reg[3] ),
        .\ap_return_preg_reg[4] (\ap_return_preg_reg[4] ),
        .con256_address0(con256_address0),
        .grp_ByteCpy_117_fu_366_ap_start_reg(grp_ByteCpy_117_fu_366_ap_start_reg),
        .grp_ByteCpy_117_fu_366_ap_start_reg_reg(grp_ByteCpy_117_fu_366_ap_start_reg_reg_0),
        .grp_ByteXor_112_fu_453_ap_ready(grp_ByteXor_112_fu_453_ap_ready),
        .grp_ByteXor_113_fu_597_a_offset1(grp_ByteXor_113_fu_597_a_offset1),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg({\ap_CS_fsm_reg[11]_1 [3],ap_CS_fsm_state11,\ap_CS_fsm_reg[11]_1 [2:1],ap_CS_fsm_state8,ap_CS_fsm_state7,\ap_CS_fsm_reg[11]_1 [0],ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_ce0(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_offset1(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .icmp_ln401_reg_908(icmp_ln401_reg_908),
        .lk_address0(lk_address0),
        .p_0_in__3(p_0_in__3),
        .\q0_reg[7] (\q0[7]_i_3_n_0 ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (\q0_reg[7]_0 ),
        .\q0_reg[7]_2 (\q0_reg[7]_1 ),
        .\q0_reg[7]_3 (\q0_reg[7]_2 ),
        .\q1_reg[7] (\q1_reg[7] ),
        .\q1_reg[7]_0 (\q1_reg[7]_0 ),
        .ram_reg(ram_reg_i_29_n_0),
        .ram_reg_0(\ap_CS_fsm_reg[7]_0 ),
        .ram_reg_0_31_0_0_i_3__2(\ap_CS_fsm_reg[5]_0 ),
        .ram_reg_0_31_0_0_i_5__3(ram_reg_0_31_0_0_i_23__0_n_0),
        .ram_reg_0_31_0_0_i_5__3_0(\ap_CS_fsm_reg[3]_0 ),
        .ram_reg_1(t_U_n_10),
        .ram_reg_2(ram_reg_i_28_n_0),
        .ram_reg_3(t_U_n_13),
        .\reg_569_reg[2] (\reg_569_reg[2] ),
        .\reg_569_reg[2]_0 (\reg_569_reg[2]_0 ),
        .\reg_569_reg[2]_1 (\reg_569_reg[2]_1 ),
        .\reg_569_reg[2]_2 (\reg_569_reg[2]_2 ),
        .\reg_569_reg[2]_3 (\reg_569_reg[2]_3 ),
        .\reg_569_reg[3] (\reg_569_reg[3] ),
        .\reg_569_reg[4] (\reg_569_reg[4] ),
        .\reg_569_reg[4]_0 (\reg_569_reg[4]_0 ),
        .\retval_0_reg_425_reg[2] (\retval_0_reg_425_reg[2] ),
        .\retval_0_reg_425_reg[3] (\retval_0_reg_425_reg[3] ),
        .\retval_0_reg_425_reg[4] (\retval_0_reg_425_reg[4] ),
        .shl_ln1_fu_916_p3(shl_ln1_fu_916_p3),
        .t_ce0(t_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_117_fu_366_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_117_fu_366_n_24),
        .Q(grp_ByteCpy_117_fu_366_ap_start_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q0[7]_i_3 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[11]_1 [0]),
        .I2(ap_CS_fsm_state5),
        .I3(ap_CS_fsm_state4),
        .I4(ap_CS_fsm_state3),
        .O(\q0[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \q1[7]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(\ap_CS_fsm_reg[11]_1 [1]),
        .I3(ap_CS_fsm_state2),
        .I4(ram_reg_i_28_n_0),
        .I5(\q0_reg[7] ),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \q1[7]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .I2(\ap_CS_fsm_reg[11]_1 [1]),
        .I3(ap_CS_fsm_state2),
        .I4(ram_reg_i_28_n_0),
        .I5(\ap_CS_fsm_reg[332] ),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_0_31_0_0_i_10__0
       (.I0(\ap_CS_fsm_reg[11]_1 [1]),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[11]_1 [0]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state3),
        .I5(\ap_CS_fsm_reg[3]_0 ),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_11
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[11]_1 [0]),
        .I2(\ap_CS_fsm_reg[11]_1 [1]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_state8),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_23__0
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm_reg[7]_0 ),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state4),
        .I5(ram_reg_i_29_n_0),
        .O(ram_reg_0_31_0_0_i_23__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFEEEF)) 
    ram_reg_0_31_0_0_i_8__0
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[11]_1 [0]),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state4),
        .I4(\ap_CS_fsm_reg[7]_0 ),
        .I5(\ap_CS_fsm_reg[11]_1 [1]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFAAFE)) 
    ram_reg_0_31_0_0_i_9
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state4),
        .I3(\ap_CS_fsm_reg[11]_1 [0]),
        .I4(\ap_CS_fsm_reg[11]_1 [1]),
        .I5(ap_CS_fsm_state8),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_27
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state7),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_28
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state5),
        .I3(\ap_CS_fsm_reg[11]_1 [0]),
        .O(ram_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_29
       (.I0(\ap_CS_fsm_reg[11]_1 [0]),
        .I1(ap_CS_fsm_state5),
        .O(ram_reg_i_29_n_0));
  design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33 t_U
       (.ADDRARDADDR({grp_ByteCpy_117_fu_366_n_12,grp_ByteCpy_117_fu_366_n_13,grp_ByteCpy_117_fu_366_n_14,grp_ByteCpy_117_fu_366_n_15}),
        .DIBDI(DIBDI),
        .Q({\ap_CS_fsm_reg[11]_1 [2:1],ap_CS_fsm_state8,ap_CS_fsm_state7,\ap_CS_fsm_reg[11]_1 [0],ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .WEA(t_ce1),
        .\ap_CS_fsm_reg[324] (\ap_CS_fsm_reg[324] ),
        .\ap_CS_fsm_reg[332] (\ap_CS_fsm_reg[332] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[6] (t_U_n_13),
        .\ap_CS_fsm_reg[8] (t_U_n_10),
        .ap_clk(ap_clk),
        .d0(d0),
        .data7(data7),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q0(grp_ClefiaDoubleSwap_1_fu_637_lk_q0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1),
        .lk_d0(lk_d0),
        .q0(q0),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[1] (\q1_reg[1] ),
        .\q1_reg[2] (\q1_reg[2] ),
        .\q1_reg[3] (\q1_reg[3] ),
        .\q1_reg[4] (\q1_reg[4] ),
        .\q1_reg[5] (\q1_reg[5] ),
        .\q1_reg[6] (\q1_reg[6] ),
        .\q1_reg[7] (\q0_reg[7] ),
        .\q1_reg[7]_0 (\q1_reg[7]_1 ),
        .ram_reg_0(ram_reg),
        .ram_reg_0_31_0_0_i_12__3({ram_reg_0_31_0_0_i_12__3[30:28],ram_reg_0_31_0_0_i_12__3[26:25],ram_reg_0_31_0_0_i_12__3[23:22],ram_reg_0_31_0_0_i_12__3[20:19],ram_reg_0_31_0_0_i_12__3[17:16]}),
        .ram_reg_1(trunc_ln261_reg_904),
        .ram_reg_2(trunc_ln259_reg_889),
        .ram_reg_3(trunc_ln257_reg_874),
        .ram_reg_4(tmp_8_reg_804),
        .ram_reg_5(ram_reg_0),
        .ram_reg_6(\ap_CS_fsm_reg[7]_0 ),
        .t_ce0(t_ce0),
        .tmp_9_reg_864(tmp_9_reg_864),
        .trunc_ln248_reg_809(trunc_ln248_reg_809),
        .trunc_ln250_reg_824(trunc_ln250_reg_824),
        .trunc_ln252_reg_839(trunc_ln252_reg_839));
  FDRE \tmp_8_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[1]),
        .Q(tmp_8_reg_804[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[2]),
        .Q(tmp_8_reg_804[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[3]),
        .Q(tmp_8_reg_804[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[4]),
        .Q(tmp_8_reg_804[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[5]),
        .Q(tmp_8_reg_804[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[6]),
        .Q(tmp_8_reg_804[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]),
        .Q(tmp_8_reg_804[6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_9_reg_864[0]_i_1 
       (.I0(q1[1]),
        .I1(\ap_CS_fsm_reg[332] ),
        .I2(\tmp_9_reg_864_reg[0]_0 [1]),
        .I3(\ap_CS_fsm_reg[11]_1 [0]),
        .I4(tmp_9_reg_864),
        .O(\tmp_9_reg_864[0]_i_1_n_0 ));
  FDRE \tmp_9_reg_864_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_864[0]_i_1_n_0 ),
        .Q(tmp_9_reg_864),
        .R(1'b0));
  FDRE \trunc_ln246_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[0]),
        .Q(data7),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln248_reg_809[0]_i_1 
       (.I0(q0[0]),
        .I1(\ap_CS_fsm_reg[332] ),
        .I2(ram_reg[0]),
        .I3(ap_CS_fsm_state3),
        .I4(trunc_ln248_reg_809),
        .O(\trunc_ln248_reg_809[0]_i_1_n_0 ));
  FDRE \trunc_ln248_reg_809_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln248_reg_809[0]_i_1_n_0 ),
        .Q(trunc_ln248_reg_809),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln250_reg_824[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[332] ),
        .I2(\tmp_9_reg_864_reg[0]_0 [0]),
        .I3(ap_CS_fsm_state4),
        .I4(trunc_ln250_reg_824),
        .O(\trunc_ln250_reg_824[0]_i_1_n_0 ));
  FDRE \trunc_ln250_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln250_reg_824[0]_i_1_n_0 ),
        .Q(trunc_ln250_reg_824),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \trunc_ln252_reg_839[0]_i_1 
       (.I0(q1[0]),
        .I1(\ap_CS_fsm_reg[332] ),
        .I2(\tmp_9_reg_864_reg[0]_0 [0]),
        .I3(ap_CS_fsm_state5),
        .I4(trunc_ln252_reg_839),
        .O(\trunc_ln252_reg_839[0]_i_1_n_0 ));
  FDRE \trunc_ln252_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln252_reg_839[0]_i_1_n_0 ),
        .Q(trunc_ln252_reg_839),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .Q(trunc_ln257_reg_874[0]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .Q(trunc_ln257_reg_874[1]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .Q(trunc_ln257_reg_874[2]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .Q(trunc_ln257_reg_874[3]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .Q(trunc_ln257_reg_874[4]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .Q(trunc_ln257_reg_874[5]),
        .R(1'b0));
  FDRE \trunc_ln257_reg_874_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .Q(trunc_ln257_reg_874[6]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .Q(trunc_ln259_reg_889[0]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .Q(trunc_ln259_reg_889[1]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .Q(trunc_ln259_reg_889[2]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .Q(trunc_ln259_reg_889[3]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .Q(trunc_ln259_reg_889[4]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .Q(trunc_ln259_reg_889[5]),
        .R(1'b0));
  FDRE \trunc_ln259_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .Q(trunc_ln259_reg_889[6]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .Q(trunc_ln261_reg_904[0]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .Q(trunc_ln261_reg_904[1]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .Q(trunc_ln261_reg_904[2]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .Q(trunc_ln261_reg_904[3]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .Q(trunc_ln261_reg_904[4]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .Q(trunc_ln261_reg_904[5]),
        .R(1'b0));
  FDRE \trunc_ln261_reg_904_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[11]_1 [1]),
        .D(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .Q(trunc_ln261_reg_904[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
   (lk_d0,
    WEA,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[4] ,
    ap_clk,
    t_ce0,
    ADDRARDADDR,
    data5,
    Q,
    data7,
    data6,
    q0,
    q1,
    ram_reg_0,
    ram_reg_1,
    data0,
    ram_reg_2,
    ram_reg_3,
    data4);
  output [7:0]lk_d0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[4] ;
  input ap_clk;
  input t_ce0;
  input [3:0]ADDRARDADDR;
  input [0:0]data5;
  input [7:0]Q;
  input [0:0]data7;
  input [0:0]data6;
  input [7:0]q0;
  input [7:0]q1;
  input [6:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [0:0]data0;
  input [6:0]ram_reg_2;
  input [6:0]ram_reg_3;
  input [0:0]data4;

  wire [3:0]ADDRARDADDR;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [0:0]data0;
  wire [0:0]data4;
  wire [0:0]data5;
  wire [0:0]data6;
  wire [0:0]data7;
  wire [7:0]lk_d0;
  wire p_3_in;
  wire [7:0]q0;
  wire [7:0]q1;
  wire [6:0]ram_reg_0;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire ram_reg_i_10__0_n_0;
  wire ram_reg_i_11__0_n_0;
  wire ram_reg_i_12__0_n_0;
  wire ram_reg_i_13__0_n_0;
  wire ram_reg_i_14__0_n_0;
  wire ram_reg_i_15__0_n_0;
  wire ram_reg_i_16__0_n_0;
  wire ram_reg_i_17__0_n_0;
  wire ram_reg_i_18__0_n_0;
  wire ram_reg_i_19__0_n_0;
  wire ram_reg_i_20__0_n_0;
  wire ram_reg_i_21__0_n_0;
  wire ram_reg_i_22__0_n_0;
  wire ram_reg_i_23__0_n_0;
  wire ram_reg_i_24__0_n_0;
  wire ram_reg_i_25__0_n_0;
  wire ram_reg_i_36__2_n_0;
  wire ram_reg_i_37__0_n_0;
  wire ram_reg_i_38__2_n_0;
  wire ram_reg_i_39__0_n_0;
  wire ram_reg_i_40__1_n_0;
  wire ram_reg_i_41__0_n_0;
  wire ram_reg_i_42__1_n_0;
  wire ram_reg_i_43__0_n_0;
  wire ram_reg_i_44__1_n_0;
  wire ram_reg_i_45__0_n_0;
  wire ram_reg_i_46__1_n_0;
  wire ram_reg_i_47__0_n_0;
  wire ram_reg_i_48__1_n_0;
  wire ram_reg_i_49__0_n_0;
  wire ram_reg_i_50__1_n_0;
  wire ram_reg_i_51__0_n_0;
  wire ram_reg_i_52__1_n_0;
  wire ram_reg_i_53__0_n_0;
  wire ram_reg_i_54__1_n_0;
  wire ram_reg_i_55__0_n_0;
  wire ram_reg_i_56__1_n_0;
  wire ram_reg_i_57__0_n_0;
  wire ram_reg_i_58__1_n_0;
  wire ram_reg_i_59__0_n_0;
  wire ram_reg_i_60__1_n_0;
  wire ram_reg_i_61__0_n_0;
  wire ram_reg_i_62__1_n_0;
  wire ram_reg_i_63__0_n_0;
  wire ram_reg_i_64__1_n_0;
  wire ram_reg_i_65_n_0;
  wire ram_reg_i_66__0_n_0;
  wire ram_reg_i_67_n_0;
  wire ram_reg_i_68__0_n_0;
  wire ram_reg_i_7_n_0;
  wire ram_reg_i_8_n_0;
  wire ram_reg_i_9__0_n_0;
  wire t_ce0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_fu_877/t_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_7_n_0,ram_reg_i_8_n_0,ram_reg_i_9__0_n_0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_10__0_n_0,ram_reg_i_11__0_n_0,ram_reg_i_12__0_n_0,ram_reg_i_13__0_n_0,ram_reg_i_14__0_n_0,ram_reg_i_15__0_n_0,ram_reg_i_16__0_n_0,ram_reg_i_17__0_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_18__0_n_0,ram_reg_i_19__0_n_0,ram_reg_i_20__0_n_0,ram_reg_i_21__0_n_0,ram_reg_i_22__0_n_0,ram_reg_i_23__0_n_0,ram_reg_i_24__0_n_0,ram_reg_i_25__0_n_0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],lk_d0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(t_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b1,1'b1}));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_10__0
       (.I0(ram_reg_i_37__0_n_0),
        .I1(ram_reg_i_38__2_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[6]),
        .I5(q1[6]),
        .O(ram_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_11__0
       (.I0(ram_reg_i_39__0_n_0),
        .I1(ram_reg_i_40__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[5]),
        .I5(q1[5]),
        .O(ram_reg_i_11__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_12__0
       (.I0(ram_reg_i_41__0_n_0),
        .I1(ram_reg_i_42__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[4]),
        .I5(q1[4]),
        .O(ram_reg_i_12__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_13__0
       (.I0(ram_reg_i_43__0_n_0),
        .I1(ram_reg_i_44__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[3]),
        .I5(q1[3]),
        .O(ram_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_14__0
       (.I0(ram_reg_i_45__0_n_0),
        .I1(ram_reg_i_46__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[2]),
        .I5(q1[2]),
        .O(ram_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_15__0
       (.I0(ram_reg_i_47__0_n_0),
        .I1(ram_reg_i_48__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[1]),
        .I5(q1[1]),
        .O(ram_reg_i_15__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_16__0
       (.I0(ram_reg_i_49__0_n_0),
        .I1(ram_reg_i_50__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[0]),
        .I5(q1[0]),
        .O(ram_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_17__0
       (.I0(ram_reg_i_51__0_n_0),
        .I1(ram_reg_i_52__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q1[7]),
        .I5(data0),
        .O(ram_reg_i_17__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_18__0
       (.I0(ram_reg_i_53__0_n_0),
        .I1(ram_reg_i_54__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[6]),
        .I5(ram_reg_1[6]),
        .O(ram_reg_i_18__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_19__0
       (.I0(ram_reg_i_55__0_n_0),
        .I1(ram_reg_i_56__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[5]),
        .I5(ram_reg_1[5]),
        .O(ram_reg_i_19__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_20__0
       (.I0(ram_reg_i_57__0_n_0),
        .I1(ram_reg_i_58__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[4]),
        .I5(ram_reg_1[4]),
        .O(ram_reg_i_20__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_21__0
       (.I0(ram_reg_i_59__0_n_0),
        .I1(ram_reg_i_60__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_1[3]),
        .O(ram_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_22__0
       (.I0(ram_reg_i_61__0_n_0),
        .I1(ram_reg_i_62__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[2]),
        .I5(ram_reg_1[2]),
        .O(ram_reg_i_22__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_23__0
       (.I0(ram_reg_i_63__0_n_0),
        .I1(ram_reg_i_64__1_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_1[1]),
        .O(ram_reg_i_23__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_24__0
       (.I0(ram_reg_i_65_n_0),
        .I1(ram_reg_i_66__0_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_1[0]),
        .O(ram_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFF0E00FE000E)) 
    ram_reg_i_25__0
       (.I0(ram_reg_i_67_n_0),
        .I1(ram_reg_i_68__0_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(q0[7]),
        .I5(q1[7]),
        .O(ram_reg_i_25__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_26__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_27__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    ram_reg_i_29__1
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_2__0
       (.I0(p_3_in),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_31__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_33__0
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_35
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_36__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(ram_reg_i_36__2_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_37__0
       (.I0(q0[6]),
        .I1(q0[0]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_37__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_38__2
       (.I0(q0[0]),
        .I1(Q[2]),
        .I2(q1[0]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_38__2_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_39__0
       (.I0(q0[5]),
        .I1(q1[6]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_39__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_40__1
       (.I0(q1[7]),
        .I1(Q[2]),
        .I2(q0[7]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_40__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_41__0
       (.I0(q0[4]),
        .I1(q1[5]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_41__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_42__1
       (.I0(q1[6]),
        .I1(Q[2]),
        .I2(q0[6]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_42__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_43__0
       (.I0(q0[3]),
        .I1(q1[4]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_43__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_44__1
       (.I0(q1[5]),
        .I1(Q[2]),
        .I2(q0[5]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_44__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_45__0
       (.I0(q0[2]),
        .I1(q1[3]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_45__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_46__1
       (.I0(q1[4]),
        .I1(Q[2]),
        .I2(q0[4]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_46__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_47__0
       (.I0(q0[1]),
        .I1(q1[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_47__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_48__1
       (.I0(q1[3]),
        .I1(Q[2]),
        .I2(q0[3]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_48__1_n_0));
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_49__0
       (.I0(q0[0]),
        .I1(q1[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_49__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_50__1
       (.I0(q1[2]),
        .I1(Q[2]),
        .I2(q0[2]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_50__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_51__0
       (.I0(q1[7]),
        .I1(q1[0]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_51__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_52__1
       (.I0(q1[1]),
        .I1(Q[2]),
        .I2(q0[1]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_52__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_53__0
       (.I0(ram_reg_2[6]),
        .I1(data4),
        .I2(ram_reg_3[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_53__0_n_0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_i_54__1
       (.I0(data5),
        .I1(Q[2]),
        .I2(data7),
        .I3(data6),
        .I4(Q[1]),
        .I5(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_54__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_55__0
       (.I0(ram_reg_2[5]),
        .I1(q0[7]),
        .I2(ram_reg_3[5]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_55__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_56__1
       (.I0(q0[7]),
        .I1(Q[2]),
        .I2(q1[7]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_56__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_57__0
       (.I0(ram_reg_2[4]),
        .I1(q0[6]),
        .I2(ram_reg_3[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_57__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_58__1
       (.I0(q0[6]),
        .I1(Q[2]),
        .I2(q1[6]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_58__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_59__0
       (.I0(ram_reg_2[3]),
        .I1(q0[5]),
        .I2(ram_reg_3[3]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_59__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_60__1
       (.I0(q0[5]),
        .I1(Q[2]),
        .I2(q1[5]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_60__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_61__0
       (.I0(ram_reg_2[2]),
        .I1(q0[4]),
        .I2(ram_reg_3[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_61__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_62__1
       (.I0(q0[4]),
        .I1(Q[2]),
        .I2(q1[4]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_62__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_63__0
       (.I0(ram_reg_2[1]),
        .I1(q0[3]),
        .I2(ram_reg_3[1]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_63__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_64__1
       (.I0(q0[3]),
        .I1(Q[2]),
        .I2(q1[3]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_64__1_n_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_i_65
       (.I0(ram_reg_2[0]),
        .I1(q0[2]),
        .I2(ram_reg_3[0]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(ram_reg_i_65_n_0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_66__0
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(q1[2]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_66__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAAACA0)) 
    ram_reg_i_67
       (.I0(q0[7]),
        .I1(q0[1]),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(ram_reg_i_67_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h0000AAB8)) 
    ram_reg_i_68__0
       (.I0(q0[1]),
        .I1(Q[2]),
        .I2(q1[1]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[6] ),
        .O(ram_reg_i_68__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_69
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[6] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_7
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(ram_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF11FFFFFF10)) 
    ram_reg_i_8
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[2]),
        .O(ram_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCEFCCEFCCEFCCEE)) 
    ram_reg_i_9__0
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[3]),
        .I5(ram_reg_i_36__2_n_0),
        .O(ram_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_33
   (lk_d0,
    WEA,
    \ap_CS_fsm_reg[332] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[6] ,
    d0,
    \ap_CS_fsm_reg[324] ,
    ap_clk,
    t_ce0,
    ADDRARDADDR,
    DIBDI,
    Q,
    q0,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0,
    tmp_9_reg_864,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1,
    ram_reg_5,
    ram_reg_6,
    data7,
    trunc_ln250_reg_824,
    trunc_ln248_reg_809,
    trunc_ln252_reg_839,
    \q1_reg[7] ,
    \q1_reg[0] ,
    \q1_reg[1] ,
    \q1_reg[2] ,
    \q1_reg[3] ,
    \q1_reg[4] ,
    \q1_reg[5] ,
    \q1_reg[6] ,
    \q1_reg[7]_0 ,
    ram_reg_0_31_0_0_i_12__3);
  output [7:0]lk_d0;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[332] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[6] ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[324] ;
  input ap_clk;
  input t_ce0;
  input [3:0]ADDRARDADDR;
  input [0:0]DIBDI;
  input [7:0]Q;
  input [7:0]q0;
  input [7:0]ram_reg_0;
  input [6:0]ram_reg_1;
  input [6:0]ram_reg_2;
  input [6:0]ram_reg_3;
  input [6:0]ram_reg_4;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  input tmp_9_reg_864;
  input [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  input ram_reg_5;
  input ram_reg_6;
  input [0:0]data7;
  input trunc_ln250_reg_824;
  input trunc_ln248_reg_809;
  input trunc_ln252_reg_839;
  input \q1_reg[7] ;
  input \q1_reg[0] ;
  input \q1_reg[1] ;
  input \q1_reg[2] ;
  input \q1_reg[3] ;
  input \q1_reg[4] ;
  input \q1_reg[5] ;
  input \q1_reg[6] ;
  input \q1_reg[7]_0 ;
  input [10:0]ram_reg_0_31_0_0_i_12__3;

  wire [3:0]ADDRARDADDR;
  wire [0:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[324] ;
  wire \ap_CS_fsm_reg[332] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [0:0]data7;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  wire [7:0]lk_d0;
  wire [7:0]q0;
  wire \q1_reg[0] ;
  wire \q1_reg[1] ;
  wire \q1_reg[2] ;
  wire \q1_reg[3] ;
  wire \q1_reg[4] ;
  wire \q1_reg[5] ;
  wire \q1_reg[6] ;
  wire \q1_reg[7] ;
  wire \q1_reg[7]_0 ;
  wire [7:0]ram_reg_0;
  wire [10:0]ram_reg_0_31_0_0_i_12__3;
  wire [6:0]ram_reg_1;
  wire [6:0]ram_reg_2;
  wire [6:0]ram_reg_3;
  wire [6:0]ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_i_10_n_0;
  wire ram_reg_i_11_n_0;
  wire ram_reg_i_12_n_0;
  wire ram_reg_i_13_n_0;
  wire ram_reg_i_14_n_0;
  wire ram_reg_i_15_n_0;
  wire ram_reg_i_16_n_0;
  wire ram_reg_i_17_n_0;
  wire ram_reg_i_18_n_0;
  wire ram_reg_i_19_n_0;
  wire ram_reg_i_20_n_0;
  wire ram_reg_i_21_n_0;
  wire ram_reg_i_22_n_0;
  wire ram_reg_i_23_n_0;
  wire ram_reg_i_24_n_0;
  wire ram_reg_i_31_n_0;
  wire ram_reg_i_32_n_0;
  wire ram_reg_i_33_n_0;
  wire ram_reg_i_37_n_0;
  wire ram_reg_i_38_n_0;
  wire ram_reg_i_39_n_0;
  wire ram_reg_i_40_n_0;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42_n_0;
  wire ram_reg_i_43_n_0;
  wire ram_reg_i_44_n_0;
  wire ram_reg_i_45_n_0;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_47_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_0;
  wire ram_reg_i_55_n_0;
  wire ram_reg_i_56_n_0;
  wire ram_reg_i_57_n_0;
  wire ram_reg_i_58_n_0;
  wire ram_reg_i_59_n_0;
  wire ram_reg_i_60_n_0;
  wire ram_reg_i_61_n_0;
  wire ram_reg_i_62_n_0;
  wire ram_reg_i_63_n_0;
  wire ram_reg_i_65__1_n_0;
  wire ram_reg_i_7__2_n_0;
  wire ram_reg_i_8__2_n_0;
  wire ram_reg_i_9_n_0;
  wire t_ce0;
  wire tmp_9_reg_864;
  wire trunc_ln248_reg_809;
  wire trunc_ln250_reg_824;
  wire trunc_ln252_reg_839;
  wire \trunc_ln261_reg_904[6]_i_3_n_0 ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaDoubleSwap_1_fu_637/t_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ram_reg_i_7__2_n_0,ram_reg_i_8__2_n_0,ram_reg_i_9_n_0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_10_n_0,ram_reg_i_11_n_0,ram_reg_i_12_n_0,ram_reg_i_13_n_0,ram_reg_i_14_n_0,ram_reg_i_15_n_0,ram_reg_i_16_n_0,ram_reg_i_17_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_i_18_n_0,ram_reg_i_19_n_0,ram_reg_i_20_n_0,ram_reg_i_21_n_0,ram_reg_i_22_n_0,ram_reg_i_23_n_0,ram_reg_i_24_n_0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],lk_d0}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(t_ce0),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b1,1'b1}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_1__1
       (.I0(lk_d0[0]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[0] ),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_20__1
       (.I0(ram_reg_0_31_0_0_i_12__3[6]),
        .I1(ram_reg_0_31_0_0_i_12__3[2]),
        .I2(ram_reg_0_31_0_0_i_12__3[10]),
        .I3(ram_reg_0_31_0_0_i_12__3[3]),
        .O(\ap_CS_fsm_reg[324] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_1__1
       (.I0(lk_d0[1]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[1] ),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_1__1
       (.I0(lk_d0[2]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[2] ),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_3_3_i_1__1
       (.I0(lk_d0[3]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[3] ),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_1__1
       (.I0(lk_d0[4]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[4] ),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_5_5_i_1__1
       (.I0(lk_d0[5]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[5] ),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_1__1
       (.I0(lk_d0[6]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[6] ),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_7_7_i_1__1
       (.I0(lk_d0[7]),
        .I1(\q1_reg[7] ),
        .I2(\q1_reg[7]_0 ),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'h8A808A8A)) 
    ram_reg_i_10
       (.I0(ram_reg_i_32_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .I2(Q[7]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[6]),
        .I4(Q[6]),
        .O(ram_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_11
       (.I0(ram_reg_i_33_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_37_n_0),
        .O(ram_reg_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_12
       (.I0(ram_reg_i_38_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[6]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_39_n_0),
        .O(ram_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_13
       (.I0(ram_reg_i_40_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[5]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_41_n_0),
        .O(ram_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_14
       (.I0(ram_reg_i_42_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[4]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_43_n_0),
        .O(ram_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_15
       (.I0(ram_reg_i_44_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[3]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_45_n_0),
        .O(ram_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h00000000FEAEAAAA)) 
    ram_reg_i_16
       (.I0(ram_reg_i_46_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[2]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ram_reg_i_47_n_0),
        .O(ram_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'hB8BB0000B8BBB8BB)) 
    ram_reg_i_17
       (.I0(tmp_9_reg_864),
        .I1(Q[7]),
        .I2(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]),
        .I3(Q[6]),
        .I4(ram_reg_i_48_n_0),
        .I5(ram_reg_5),
        .O(ram_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_18
       (.I0(ram_reg_i_50_n_0),
        .I1(ram_reg_i_51_n_0),
        .I2(ram_reg_2[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[6]),
        .O(ram_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0770000F077)) 
    ram_reg_i_19
       (.I0(ram_reg_i_52_n_0),
        .I1(ram_reg_i_53_n_0),
        .I2(ram_reg_2[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[5]),
        .O(ram_reg_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[8] ),
        .I5(ram_reg_6),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_20
       (.I0(ram_reg_i_54_n_0),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_2[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[4]),
        .O(ram_reg_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_21
       (.I0(ram_reg_i_56_n_0),
        .I1(ram_reg_i_57_n_0),
        .I2(ram_reg_2[3]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[3]),
        .O(ram_reg_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_22
       (.I0(ram_reg_i_58_n_0),
        .I1(ram_reg_i_59_n_0),
        .I2(ram_reg_2[2]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[2]),
        .O(ram_reg_i_22_n_0));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_i_23
       (.I0(ram_reg_i_60_n_0),
        .I1(ram_reg_i_61_n_0),
        .I2(ram_reg_2[1]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_1[1]),
        .O(ram_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'hACA0ACAFACAFACAF)) 
    ram_reg_i_24
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2[0]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(ram_reg_i_62_n_0),
        .I5(ram_reg_i_63_n_0),
        .O(ram_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_26
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hF0FDF0FC)) 
    ram_reg_i_30
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_31
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(ram_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFF0FEF4)) 
    ram_reg_i_32
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .I2(ram_reg_i_65__1_n_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[0]),
        .I4(Q[3]),
        .I5(ram_reg_6),
        .O(ram_reg_i_32_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_33
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[5]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_34
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_i_36__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_37
       (.I0(Q[6]),
        .I1(ram_reg_0[5]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[5]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .O(ram_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_38
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[4]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_38_n_0));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_39
       (.I0(Q[6]),
        .I1(ram_reg_0[4]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[4]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .O(ram_reg_i_39_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_40
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_41
       (.I0(Q[6]),
        .I1(ram_reg_0[3]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[3]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .O(ram_reg_i_41_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_42
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_43
       (.I0(Q[6]),
        .I1(ram_reg_0[2]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[2]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .O(ram_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_44
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[1]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_44_n_0));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_45
       (.I0(Q[6]),
        .I1(ram_reg_0[1]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[1]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .O(ram_reg_i_45_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_46
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h000002A2FFFF02A2)) 
    ram_reg_i_47
       (.I0(Q[6]),
        .I1(ram_reg_0[0]),
        .I2(\ap_CS_fsm_reg[332] ),
        .I3(q0[0]),
        .I4(Q[7]),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .O(ram_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0F8F8F)) 
    ram_reg_i_48
       (.I0(Q[3]),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(ram_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h33330F5500000000)) 
    ram_reg_i_50
       (.I0(data7),
        .I1(trunc_ln250_reg_824),
        .I2(trunc_ln248_reg_809),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(ram_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hCCCCAAF0CCCCAAFF)) 
    ram_reg_i_51
       (.I0(ram_reg_4[6]),
        .I1(ram_reg_3[6]),
        .I2(trunc_ln252_reg_839),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(ram_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    ram_reg_i_52
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[7]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[7]),
        .O(ram_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h505353535C5F5F5F)) 
    ram_reg_i_53
       (.I0(ram_reg_3[5]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]),
        .I4(Q[3]),
        .I5(ram_reg_4[5]),
        .O(ram_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    ram_reg_i_54
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[6]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[6]),
        .O(ram_reg_i_54_n_0));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCAFCCAF)) 
    ram_reg_i_55
       (.I0(ram_reg_4[4]),
        .I1(ram_reg_3[4]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[6]),
        .I5(Q[3]),
        .O(ram_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    ram_reg_i_56
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[5]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[5]),
        .O(ram_reg_i_56_n_0));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCAFCCAF)) 
    ram_reg_i_57
       (.I0(ram_reg_4[3]),
        .I1(ram_reg_3[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[5]),
        .I5(Q[3]),
        .O(ram_reg_i_57_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    ram_reg_i_58
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[4]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[4]),
        .O(ram_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCAFCCAF)) 
    ram_reg_i_59
       (.I0(ram_reg_4[2]),
        .I1(ram_reg_3[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[4]),
        .I5(Q[3]),
        .O(ram_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    ram_reg_i_60
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[3]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[3]),
        .O(ram_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'hCCAFCCA0CCAFCCAF)) 
    ram_reg_i_61
       (.I0(ram_reg_4[1]),
        .I1(ram_reg_3[1]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[3]),
        .I5(Q[3]),
        .O(ram_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h575757F7F7F757F7)) 
    ram_reg_i_62
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ram_reg_0[2]),
        .I4(\ap_CS_fsm_reg[332] ),
        .I5(q0[2]),
        .O(ram_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'h5530553F553F553F)) 
    ram_reg_i_63
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_4[0]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[2]),
        .I5(Q[3]),
        .O(ram_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'hE0EEE000FFFFFFFF)) 
    ram_reg_i_65__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(q0[6]),
        .I3(\ap_CS_fsm_reg[332] ),
        .I4(ram_reg_0[6]),
        .I5(\ap_CS_fsm_reg[8] ),
        .O(ram_reg_i_65__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_7__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(ram_reg_i_7__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1110)) 
    ram_reg_i_8__2
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(ram_reg_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hCCCCEEEECCCCFFEF)) 
    ram_reg_i_9
       (.I0(Q[5]),
        .I1(Q[7]),
        .I2(ram_reg_i_31_n_0),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(ram_reg_i_9_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \trunc_ln261_reg_904[6]_i_2 
       (.I0(\trunc_ln261_reg_904[6]_i_3_n_0 ),
        .I1(ram_reg_0_31_0_0_i_12__3[8]),
        .I2(ram_reg_0_31_0_0_i_12__3[4]),
        .I3(ram_reg_0_31_0_0_i_12__3[0]),
        .I4(\ap_CS_fsm_reg[324] ),
        .O(\ap_CS_fsm_reg[332] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \trunc_ln261_reg_904[6]_i_3 
       (.I0(ram_reg_0_31_0_0_i_12__3[9]),
        .I1(ram_reg_0_31_0_0_i_12__3[1]),
        .I2(ram_reg_0_31_0_0_i_12__3[7]),
        .I3(ram_reg_0_31_0_0_i_12__3[5]),
        .O(\trunc_ln261_reg_904[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_1" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_1
   (DOADO,
    D,
    clefia_s0_ce0,
    \add_ln124_30_reg_219_reg[3] ,
    Q,
    \add_ln124_30_reg_219_reg[4] ,
    \ap_CS_fsm_reg[292] ,
    grp_ClefiaF0Xor_1_fu_663_ap_done,
    \ap_CS_fsm_reg[2]_0 ,
    p_0_in__0,
    E,
    grp_ByteXor_fu_165_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_ClefiaF0Xor_1_fu_663_rk_address0,
    \tmp_reg_224_reg[7] ,
    grp_ClefiaF0Xor_1_fu_663_src_address0,
    grp_ClefiaF0Xor_1_fu_663_dst_address0,
    \x_3_reg_334_reg[7]_0 ,
    ap_clk,
    clefia_s0_ce0_0,
    ADDRBWRADDR,
    SR,
    DOBDO,
    \y_0_reg_377_reg[5]_0 ,
    \y_0_reg_377_reg[4]_0 ,
    \y_1_reg_382_reg[2]_0 ,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg,
    ram_reg_0_31_0_0_i_6__1,
    \q0_reg[7] ,
    ram_reg_0_31_0_0_i_7__1,
    \ap_CS_fsm_reg[292]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    grp_ClefiaF1Xor_fu_702_src_ce0,
    \add_ln162_reg_397_reg[4]_0 ,
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg0,
    \dst3_01_fu_42_reg[7] );
  output [2:0]DOADO;
  output [7:0]D;
  output clefia_s0_ce0;
  output \add_ln124_30_reg_219_reg[3] ;
  output [0:0]Q;
  output \add_ln124_30_reg_219_reg[4] ;
  output [37:0]\ap_CS_fsm_reg[292] ;
  output grp_ClefiaF0Xor_1_fu_663_ap_done;
  output \ap_CS_fsm_reg[2]_0 ;
  output p_0_in__0;
  output [0:0]E;
  output grp_ByteXor_fu_165_ap_start_reg_reg_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  output [7:0]\tmp_reg_224_reg[7] ;
  output [4:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  output [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  output [7:0]\x_3_reg_334_reg[7]_0 ;
  input ap_clk;
  input clefia_s0_ce0_0;
  input [7:0]ADDRBWRADDR;
  input [0:0]SR;
  input [7:0]DOBDO;
  input \y_0_reg_377_reg[5]_0 ;
  input \y_0_reg_377_reg[4]_0 ;
  input \y_1_reg_382_reg[2]_0 ;
  input grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  input ram_reg_0_31_0_0_i_6__1;
  input \q0_reg[7] ;
  input ram_reg_0_31_0_0_i_7__1;
  input [38:0]\ap_CS_fsm_reg[292]_0 ;
  input [0:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [0:0]\q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input grp_ClefiaF1Xor_fu_702_src_ce0;
  input \add_ln162_reg_397_reg[4]_0 ;
  input grp_ClefiaF0Xor_1_fu_663_ap_start_reg0;
  input [7:0]\dst3_01_fu_42_reg[7] ;

  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [2:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \add_ln124_30_reg_219_reg[3] ;
  wire \add_ln124_30_reg_219_reg[4] ;
  wire [4:4]add_ln162_reg_397;
  wire \add_ln162_reg_397_reg[4]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [37:0]\ap_CS_fsm_reg[292] ;
  wire [38:0]\ap_CS_fsm_reg[292]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [5:0]clefia_s0_q0;
  wire [7:0]dst2_02_fu_46;
  wire [7:0]dst3_01_fu_42;
  wire [7:0]\dst3_01_fu_42_reg[7] ;
  wire grp_ByteCpy_118_fu_106_ap_start_reg;
  wire [4:0]grp_ByteCpy_118_fu_106_dst_address0;
  wire grp_ByteCpy_118_fu_106_n_0;
  wire grp_ByteCpy_118_fu_106_src_ce0;
  wire grp_ByteXor_11150_fu_94_ap_start_reg;
  wire grp_ByteXor_11150_fu_94_n_0;
  wire grp_ByteXor_fu_165_ap_start_reg;
  wire grp_ByteXor_fu_165_ap_start_reg_reg_0;
  wire grp_ByteXor_fu_165_dst_we0;
  wire grp_ByteXor_fu_165_n_0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_done;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg0;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  wire grp_ClefiaF0Xor_1_fu_663_dst_offset1;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  wire [4:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  wire grp_ClefiaF1Xor_fu_702_src_ce0;
  wire [3:0]idx_fu_32_reg;
  wire p_0_in__0;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire ram_reg_0_31_0_0_i_6__1;
  wire ram_reg_0_31_0_0_i_7__1;
  wire [7:0]sel;
  wire [7:0]\tmp_reg_224_reg[7] ;
  wire [7:0]x_2_reg_329;
  wire [7:0]x_3_reg_334;
  wire [7:0]\x_3_reg_334_reg[7]_0 ;
  wire [7:0]y_0_fu_230_p2;
  wire [7:0]y_0_reg_377;
  wire \y_0_reg_377_reg[4]_0 ;
  wire \y_0_reg_377_reg[5]_0 ;
  wire [7:0]y_1_fu_254_p2;
  wire [7:0]y_1_reg_382;
  wire \y_1_reg_382_reg[2]_0 ;
  wire [7:0]y_2_fu_279_p2;
  wire [7:0]y_2_reg_387;
  wire \y_2_reg_387[2]_i_2__0_n_0 ;
  wire [7:0]y_3_fu_298_p2;
  wire [7:0]y_3_reg_392;
  wire \y_3_reg_392[2]_i_2__0_n_0 ;
  wire \y_3_reg_392[2]_i_3__0_n_0 ;
  wire \y_3_reg_392[2]_i_4__0_n_0 ;
  wire \y_3_reg_392[3]_i_2__0_n_0 ;
  wire \y_3_reg_392[5]_i_2__0_n_0 ;
  wire [7:0]z_31_reg_361;
  wire [7:0]z_reg_355;

  FDRE \add_ln162_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_ClefiaF0Xor_1_fu_663_dst_offset1),
        .Q(add_ln162_reg_397),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(Q),
        .R(SR));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23 clefia_s0_U
       (.ADDRARDADDR(sel),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({DOADO[2:1],clefia_s0_q0[5:4],DOADO[0],clefia_s0_q0[2:0]}),
        .DOBDO(DOBDO),
        .Q(z_reg_355),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .dst2_02_fu_46_reg(y_0_fu_230_p2),
        .dst2_02_fu_46_reg_0(y_1_fu_254_p2),
        .dst2_02_fu_46_reg_1(y_3_fu_298_p2),
        .q0_reg_0(D),
        .q0_reg_1({y_2_fu_279_p2[7:4],y_2_fu_279_p2[2:0]}),
        .\y_0_reg_377_reg[2] (\y_2_reg_387[2]_i_2__0_n_0 ),
        .\y_0_reg_377_reg[4] (\y_0_reg_377_reg[4]_0 ),
        .\y_0_reg_377_reg[5] (\y_0_reg_377_reg[5]_0 ),
        .\y_1_reg_382_reg[2] (\y_3_reg_392[2]_i_2__0_n_0 ),
        .\y_1_reg_382_reg[2]_0 (\y_1_reg_382_reg[2]_0 ),
        .\y_2_reg_387_reg[5] (z_31_reg_361),
        .\y_2_reg_387_reg[5]_0 (\y_3_reg_392[5]_i_2__0_n_0 ),
        .\y_3_reg_392_reg[2] (\y_3_reg_392[2]_i_3__0_n_0 ),
        .\y_3_reg_392_reg[2]_0 (\y_3_reg_392[2]_i_4__0_n_0 ),
        .\y_3_reg_392_reg[3] (\y_3_reg_392[3]_i_2__0_n_0 ));
  design_1_clefia_0_0_clefia_ByteCpy_118_24 grp_ByteCpy_118_fu_106
       (.D(ap_NS_fsm[4:3]),
        .Q({Q,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(SR),
        .\add_ln117_6_reg_158_reg[4]_0 (grp_ByteCpy_118_fu_106_dst_address0),
        .\add_ln162_reg_397_reg[4] ({\ap_CS_fsm_reg[292]_0 [34],\ap_CS_fsm_reg[292]_0 [30],\ap_CS_fsm_reg[292]_0 [26],\ap_CS_fsm_reg[292]_0 [6]}),
        .\add_ln162_reg_397_reg[4]_0 (\add_ln162_reg_397_reg[4]_0 ),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_118_fu_106_src_ce0),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_118_fu_106_n_0),
        .\ap_CS_fsm_reg[2]_1 (\ap_CS_fsm_reg[2]_0 ),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .grp_ByteCpy_118_fu_106_ap_start_reg(grp_ByteCpy_118_fu_106_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_dst_offset1(grp_ClefiaF0Xor_1_fu_663_dst_offset1),
        .grp_ClefiaF0Xor_1_fu_663_src_address0(grp_ClefiaF0Xor_1_fu_663_src_address0[4]),
        .\idx_fu_32_reg[3]_0 (idx_fu_32_reg),
        .ram_reg_0_31_0_0_i_15__3(add_ln162_reg_397),
        .ram_reg_0_31_0_0_i_2__2(grp_ByteXor_fu_165_dst_we0),
        .ram_reg_0_31_0_0_i_2__2_0(\q0_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_118_fu_106_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_118_fu_106_n_0),
        .Q(grp_ByteCpy_118_fu_106_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_11150_25 grp_ByteXor_11150_fu_94
       (.ADDRARDADDR(sel),
        .D(ap_NS_fsm[2:1]),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .dst2_02_fu_46_reg(x_3_reg_334),
        .\dst2_02_fu_46_reg[7]_0 (dst2_02_fu_46),
        .\dst3_01_fu_42_reg[7]_0 (dst3_01_fu_42),
        .\dst3_01_fu_42_reg[7]_1 (\dst3_01_fu_42_reg[7] ),
        .grp_ByteXor_11150_fu_94_ap_start_reg(grp_ByteXor_11150_fu_94_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg(grp_ByteXor_11150_fu_94_n_0),
        .\idx_fu_38_reg[0]_0 (grp_ClefiaF0Xor_1_fu_663_rk_address0[0]),
        .\idx_fu_38_reg[1]_0 (grp_ClefiaF0Xor_1_fu_663_rk_address0[1]),
        .\idx_fu_38_reg[2]_0 (grp_ClefiaF0Xor_1_fu_663_rk_address0[2]),
        .q0_reg(x_2_reg_329),
        .\x_3_reg_334_reg[7] (\x_3_reg_334_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_11150_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_11150_fu_94_n_0),
        .Q(grp_ByteXor_11150_fu_94_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_26 grp_ByteXor_fu_165
       (.D({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .E(E),
        .Q({Q,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .\add_ln124_30_reg_219_reg[3]_0 (\add_ln124_30_reg_219_reg[3] ),
        .\add_ln124_30_reg_219_reg[4]_0 (\add_ln124_30_reg_219_reg[4] ),
        .\add_ln124_30_reg_219_reg[4]_1 (add_ln162_reg_397),
        .\ap_CS_fsm_reg[292] (\ap_CS_fsm_reg[292] ),
        .\ap_CS_fsm_reg[292]_0 (\ap_CS_fsm_reg[292]_0 ),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteXor_fu_165_dst_we0),
        .\ap_CS_fsm_reg[4] (grp_ByteXor_fu_165_n_0),
        .ap_clk(ap_clk),
        .grp_ByteXor_fu_165_ap_start_reg(grp_ByteXor_fu_165_ap_start_reg),
        .grp_ByteXor_fu_165_ap_start_reg_reg(grp_ByteXor_fu_165_ap_start_reg_reg_0),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg0),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg(grp_ClefiaF0Xor_1_fu_663_ap_done),
        .grp_ClefiaF0Xor_1_fu_663_dst_address0(grp_ClefiaF0Xor_1_fu_663_dst_address0),
        .grp_ClefiaF0Xor_1_fu_663_rk_address0(grp_ClefiaF0Xor_1_fu_663_rk_address0),
        .grp_ClefiaF0Xor_1_fu_663_src_address0(grp_ClefiaF0Xor_1_fu_663_src_address0[3:0]),
        .grp_ClefiaF1Xor_fu_702_src_ce0(grp_ClefiaF1Xor_fu_702_src_ce0),
        .p_0_in__0(p_0_in__0),
        .\q0[7]_i_2__3_0 (grp_ByteCpy_118_fu_106_src_ce0),
        .\q0[7]_i_2__3_1 (\ap_CS_fsm_reg[1]_0 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q0_reg[7]_3 (\q0_reg[7]_3 ),
        .ram_reg_0_31_0_0_i_14__3(idx_fu_32_reg),
        .ram_reg_0_31_0_0_i_6__1(ram_reg_0_31_0_0_i_6__1),
        .ram_reg_0_31_0_0_i_7__1(grp_ByteCpy_118_fu_106_dst_address0),
        .ram_reg_0_31_0_0_i_7__1_0(ram_reg_0_31_0_0_i_7__1),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7] ),
        .\tmp_reg_224_reg[7]_1 (y_3_reg_392),
        .\tmp_reg_224_reg[7]_2 (y_2_reg_387),
        .\tmp_reg_224_reg[7]_3 (y_1_reg_382),
        .\tmp_reg_224_reg[7]_4 (y_0_reg_377));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_fu_165_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_fu_165_n_0),
        .Q(grp_ByteXor_fu_165_ap_start_reg),
        .R(SR));
  FDRE \x_2_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[0]),
        .Q(x_2_reg_329[0]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[1]),
        .Q(x_2_reg_329[1]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[2]),
        .Q(x_2_reg_329[2]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[3]),
        .Q(x_2_reg_329[3]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[4]),
        .Q(x_2_reg_329[4]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[5]),
        .Q(x_2_reg_329[5]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[6]),
        .Q(x_2_reg_329[6]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[7]),
        .Q(x_2_reg_329[7]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[0]),
        .Q(x_3_reg_334[0]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[1]),
        .Q(x_3_reg_334[1]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[2]),
        .Q(x_3_reg_334[2]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[3]),
        .Q(x_3_reg_334[3]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[4]),
        .Q(x_3_reg_334[4]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[5]),
        .Q(x_3_reg_334[5]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[6]),
        .Q(x_3_reg_334[6]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[7]),
        .Q(x_3_reg_334[7]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[0]),
        .Q(y_0_reg_377[0]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[1]),
        .Q(y_0_reg_377[1]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[2]),
        .Q(y_0_reg_377[2]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[3]),
        .Q(y_0_reg_377[3]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[4]),
        .Q(y_0_reg_377[4]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[5]),
        .Q(y_0_reg_377[5]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[6]),
        .Q(y_0_reg_377[6]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[7]),
        .Q(y_0_reg_377[7]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[0]),
        .Q(y_1_reg_382[0]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[1]),
        .Q(y_1_reg_382[1]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[2]),
        .Q(y_1_reg_382[2]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[3]),
        .Q(y_1_reg_382[3]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[4]),
        .Q(y_1_reg_382[4]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[5]),
        .Q(y_1_reg_382[5]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[6]),
        .Q(y_1_reg_382[6]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[7]),
        .Q(y_1_reg_382[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_387[2]_i_2__0 
       (.I0(z_31_reg_361[1]),
        .I1(z_31_reg_361[7]),
        .I2(DOBDO[1]),
        .I3(DOBDO[7]),
        .O(\y_2_reg_387[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[3]_i_1__0 
       (.I0(\y_0_reg_377_reg[5]_0 ),
        .I1(\y_3_reg_392[2]_i_2__0_n_0 ),
        .I2(z_31_reg_361[1]),
        .I3(DOBDO[2]),
        .I4(\y_3_reg_392[2]_i_4__0_n_0 ),
        .I5(z_31_reg_361[2]),
        .O(y_2_fu_279_p2[3]));
  FDRE \y_2_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[0]),
        .Q(y_2_reg_387[0]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[1]),
        .Q(y_2_reg_387[1]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[2]),
        .Q(y_2_reg_387[2]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[3]),
        .Q(y_2_reg_387[3]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[4]),
        .Q(y_2_reg_387[4]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[5]),
        .Q(y_2_reg_387[5]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[6]),
        .Q(y_2_reg_387[6]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[7]),
        .Q(y_2_reg_387[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_2__0 
       (.I0(z_reg_355[7]),
        .I1(z_reg_355[1]),
        .O(\y_3_reg_392[2]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_3__0 
       (.I0(z_reg_355[0]),
        .I1(z_31_reg_361[0]),
        .O(\y_3_reg_392[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_4__0 
       (.I0(z_reg_355[6]),
        .I1(z_31_reg_361[6]),
        .O(\y_3_reg_392[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_reg_392[3]_i_2__0 
       (.I0(z_31_reg_361[6]),
        .I1(z_reg_355[6]),
        .I2(z_reg_355[2]),
        .O(\y_3_reg_392[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[5]_i_2__0 
       (.I0(z_31_reg_361[3]),
        .I1(z_reg_355[7]),
        .O(\y_3_reg_392[5]_i_2__0_n_0 ));
  FDRE \y_3_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[0]),
        .Q(y_3_reg_392[0]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[1]),
        .Q(y_3_reg_392[1]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[2]),
        .Q(y_3_reg_392[2]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[3]),
        .Q(y_3_reg_392[3]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[4]),
        .Q(y_3_reg_392[4]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[5]),
        .Q(y_3_reg_392[5]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[6]),
        .Q(y_3_reg_392[6]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[7]),
        .Q(y_3_reg_392[7]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[0]),
        .Q(z_31_reg_361[0]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[1]),
        .Q(z_31_reg_361[1]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[2]),
        .Q(z_31_reg_361[2]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[3]),
        .Q(z_31_reg_361[3]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[4]),
        .Q(z_31_reg_361[4]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[5]),
        .Q(z_31_reg_361[5]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[6]),
        .Q(z_31_reg_361[6]),
        .R(1'b0));
  FDRE \z_31_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOBDO[7]),
        .Q(z_31_reg_361[7]),
        .R(1'b0));
  FDRE \z_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[0]),
        .Q(z_reg_355[0]),
        .R(1'b0));
  FDRE \z_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[1]),
        .Q(z_reg_355[1]),
        .R(1'b0));
  FDRE \z_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[2]),
        .Q(z_reg_355[2]),
        .R(1'b0));
  FDRE \z_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[0]),
        .Q(z_reg_355[3]),
        .R(1'b0));
  FDRE \z_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[4]),
        .Q(z_reg_355[4]),
        .R(1'b0));
  FDRE \z_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[5]),
        .Q(z_reg_355[5]),
        .R(1'b0));
  FDRE \z_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[1]),
        .Q(z_reg_355[6]),
        .R(1'b0));
  FDRE \z_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(DOADO[2]),
        .Q(z_reg_355[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_125" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_125
   (SR,
    D,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \zext_ln117_reg_93_reg[3] ,
    grp_ByteXor_143_fu_146_ap_start_reg_reg_0,
    q0_reg,
    q0_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_ClefiaF0Xor_125_fu_777_rk_address0,
    \tmp_reg_224_reg[7] ,
    grp_ClefiaF0Xor_125_fu_777_src_ce0,
    grp_ClefiaF0Xor_125_fu_777_src_address0,
    grp_ClefiaF0Xor_125_fu_777_dst_address0,
    ap_rst_n,
    Q,
    \q0[7]_i_2__4 ,
    ram_reg_0_15_0_0_i_6__0,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg0,
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg,
    ap_clk,
    \dst3_01_fu_42_reg[7] ,
    clefia_s0_ce0,
    ADDRBWRADDR,
    q0_reg_1,
    clefia_s1_ce0);
  output [0:0]SR;
  output [23:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \zext_ln117_reg_93_reg[3] ;
  output grp_ByteXor_143_fu_146_ap_start_reg_reg_0;
  output [7:0]q0_reg;
  output [7:0]q0_reg_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  output [7:0]\tmp_reg_224_reg[7] ;
  output grp_ClefiaF0Xor_125_fu_777_src_ce0;
  output [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  output [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  input ap_rst_n;
  input [23:0]Q;
  input \q0[7]_i_2__4 ;
  input [0:0]ram_reg_0_15_0_0_i_6__0;
  input grp_ClefiaF0Xor_125_fu_777_ap_start_reg0;
  input grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  input ap_clk;
  input [7:0]\dst3_01_fu_42_reg[7] ;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input q0_reg_1;
  input clefia_s1_ce0;

  wire [7:0]ADDRBWRADDR;
  wire [23:0]D;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_rst_n;
  wire clefia_s0_U_n_28;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_29;
  wire clefia_s1_U_n_30;
  wire clefia_s1_ce0;
  wire [7:0]clefia_s1_q0;
  wire [7:0]dst2_02_fu_46;
  wire [7:0]dst3_01_fu_42;
  wire [7:0]\dst3_01_fu_42_reg[7] ;
  wire grp_ByteCpy_fu_90_ap_start_reg;
  wire [3:0]grp_ByteCpy_fu_90_dst_address0;
  wire grp_ByteCpy_fu_90_n_10;
  wire [3:0]grp_ByteCpy_fu_90_src_address0;
  wire grp_ByteCpy_fu_90_src_ce0;
  wire grp_ByteXor_11152_fu_78_ap_start_reg;
  wire grp_ByteXor_11152_fu_78_n_15;
  wire grp_ByteXor_11152_fu_78_n_16;
  wire grp_ByteXor_11152_fu_78_n_17;
  wire grp_ByteXor_11152_fu_78_n_18;
  wire grp_ByteXor_11152_fu_78_n_19;
  wire grp_ByteXor_11152_fu_78_n_20;
  wire grp_ByteXor_11152_fu_78_n_21;
  wire grp_ByteXor_11152_fu_78_n_22;
  wire grp_ByteXor_11152_fu_78_n_23;
  wire grp_ByteXor_143_fu_146_ap_start_reg;
  wire grp_ByteXor_143_fu_146_ap_start_reg_reg_0;
  wire grp_ByteXor_143_fu_146_dst_we0;
  wire grp_ByteXor_143_fu_146_n_37;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg0;
  wire [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  wire grp_ClefiaF0Xor_125_fu_777_src_ce0;
  wire \q0[7]_i_2__4 ;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire q0_reg_1;
  wire [0:0]ram_reg_0_15_0_0_i_6__0;
  wire [7:0]sel;
  wire [7:0]\tmp_reg_224_reg[7] ;
  wire [7:0]x_2_reg_293;
  wire [7:0]x_3_reg_298;
  wire [7:0]y_0_fu_213_p2;
  wire [7:0]y_0_reg_335;
  wire [7:0]y_1_fu_237_p2;
  wire [7:0]y_1_reg_340;
  wire [7:0]y_2_fu_262_p2;
  wire [7:0]y_2_reg_345;
  wire [7:0]y_3_fu_281_p2;
  wire [7:0]y_3_reg_350;
  wire \y_3_reg_350[2]_i_2_n_0 ;
  wire \y_3_reg_350[2]_i_3_n_0 ;
  wire \y_3_reg_350[2]_i_4_n_0 ;
  wire \y_3_reg_350[3]_i_2_n_0 ;
  wire \y_3_reg_350[5]_i_2_n_0 ;
  wire [7:0]z_28_reg_319;
  wire [7:0]z_reg_313;
  wire \zext_ln117_reg_93_reg[3] ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(SR));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27 clefia_s0_U
       (.ADDRARDADDR(sel),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({y_1_fu_237_p2[7:5],y_1_fu_237_p2[3:0]}),
        .DOADO(clefia_s0_q0),
        .Q(z_reg_313),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .q0_reg_0(q0_reg),
        .q0_reg_1(y_0_fu_213_p2[3]),
        .q0_reg_2(clefia_s0_U_n_28),
        .q0_reg_3({y_2_fu_262_p2[7:6],y_2_fu_262_p2[1:0]}),
        .\y_1_reg_340_reg[2] (\y_3_reg_350[2]_i_2_n_0 ),
        .\y_1_reg_340_reg[2]_0 (clefia_s1_U_n_30),
        .\y_1_reg_340_reg[3] (clefia_s1_q0),
        .\y_1_reg_340_reg[3]_0 (\y_3_reg_350[5]_i_2_n_0 ),
        .\y_1_reg_340_reg[5] (clefia_s1_U_n_27),
        .\y_3_reg_350_reg[2] (\y_3_reg_350[2]_i_3_n_0 ),
        .\y_3_reg_350_reg[2]_0 (\y_3_reg_350[2]_i_4_n_0 ),
        .\y_3_reg_350_reg[3] ({z_28_reg_319[7:4],z_28_reg_319[2:0]}),
        .\y_3_reg_350_reg[3]_0 (\y_3_reg_350[3]_i_2_n_0 ),
        .\y_3_reg_350_reg[3]_1 (clefia_s1_U_n_29),
        .\z_reg_313_reg[4] (y_3_fu_281_p2[5:2]));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28 clefia_s1_U
       (.ADDRARDADDR({grp_ByteXor_11152_fu_78_n_15,grp_ByteXor_11152_fu_78_n_16,grp_ByteXor_11152_fu_78_n_17,grp_ByteXor_11152_fu_78_n_18,grp_ByteXor_11152_fu_78_n_19,grp_ByteXor_11152_fu_78_n_20,grp_ByteXor_11152_fu_78_n_21,grp_ByteXor_11152_fu_78_n_22}),
        .D({y_0_fu_213_p2[7:4],y_0_fu_213_p2[2:0]}),
        .DOADO({clefia_s0_q0[7:2],clefia_s0_q0[0]}),
        .Q(z_reg_313),
        .ap_clk(ap_clk),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1(q0_reg_0),
        .q0_reg_2(clefia_s1_U_n_27),
        .q0_reg_3(clefia_s1_U_n_29),
        .q0_reg_4(clefia_s1_U_n_30),
        .q0_reg_5({y_3_fu_281_p2[7:6],y_3_fu_281_p2[1:0]}),
        .q0_reg_6(q0_reg_1),
        .q0_reg_7(\dst3_01_fu_42_reg[7] ),
        .\y_1_reg_340_reg[4] (clefia_s0_U_n_28),
        .\y_2_reg_345_reg[3] (\y_3_reg_350[2]_i_2_n_0 ),
        .\y_2_reg_345_reg[3]_0 (\y_3_reg_350[2]_i_4_n_0 ),
        .\y_2_reg_345_reg[4] (\y_3_reg_350[3]_i_2_n_0 ),
        .\y_2_reg_345_reg[5] (z_28_reg_319),
        .\y_2_reg_345_reg[5]_0 (\y_3_reg_350[5]_i_2_n_0 ),
        .\z_28_reg_319_reg[4] (y_2_fu_262_p2[5:2]),
        .\z_reg_313_reg[7] (y_1_fu_237_p2[4]));
  design_1_clefia_0_0_clefia_ByteCpy_29 grp_ByteCpy_fu_90
       (.D(ap_NS_fsm[4:3]),
        .Q({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_fu_90_src_ce0),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (grp_ByteCpy_fu_90_n_10),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .grp_ByteCpy_fu_90_ap_start_reg(grp_ByteCpy_fu_90_ap_start_reg),
        .\idx_fu_26_reg[3]_0 (grp_ByteCpy_fu_90_src_address0),
        .\q0[7]_i_2__4 (grp_ByteXor_143_fu_146_dst_we0),
        .\q0[7]_i_2__4_0 (\q0[7]_i_2__4 ),
        .\zext_ln117_reg_107_reg[3]_0 (grp_ByteCpy_fu_90_dst_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_fu_90_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_fu_90_n_10),
        .Q(grp_ByteCpy_fu_90_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_11152_30 grp_ByteXor_11152_fu_78
       (.ADDRARDADDR(sel),
        .D(ap_NS_fsm[2:1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .SR(SR),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .\dst2_02_fu_46_reg[7]_0 (dst2_02_fu_46),
        .\dst3_01_fu_42_reg[7]_0 (dst3_01_fu_42),
        .\dst3_01_fu_42_reg[7]_1 (\dst3_01_fu_42_reg[7] ),
        .grp_ByteXor_11152_fu_78_ap_start_reg(grp_ByteXor_11152_fu_78_ap_start_reg),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg(grp_ByteXor_11152_fu_78_n_23),
        .\idx_fu_38_reg[0]_0 (grp_ClefiaF0Xor_125_fu_777_rk_address0[0]),
        .\idx_fu_38_reg[1]_0 (grp_ClefiaF0Xor_125_fu_777_rk_address0[1]),
        .\idx_fu_38_reg[2]_0 (grp_ClefiaF0Xor_125_fu_777_rk_address0[2]),
        .q0_reg({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .q0_reg_0(x_2_reg_293),
        .q0_reg_1(x_3_reg_298),
        .\x_3_reg_298_reg[7] ({grp_ByteXor_11152_fu_78_n_15,grp_ByteXor_11152_fu_78_n_16,grp_ByteXor_11152_fu_78_n_17,grp_ByteXor_11152_fu_78_n_18,grp_ByteXor_11152_fu_78_n_19,grp_ByteXor_11152_fu_78_n_20,grp_ByteXor_11152_fu_78_n_21,grp_ByteXor_11152_fu_78_n_22}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_11152_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_11152_fu_78_n_23),
        .Q(grp_ByteXor_11152_fu_78_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_143_31 grp_ByteXor_143_fu_146
       (.D(D),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[0]_0 ({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteXor_143_fu_146_dst_we0),
        .\ap_CS_fsm_reg[4] ({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[4]_0 (grp_ByteXor_143_fu_146_n_37),
        .ap_clk(ap_clk),
        .grp_ByteXor_143_fu_146_ap_start_reg(grp_ByteXor_143_fu_146_ap_start_reg),
        .grp_ByteXor_143_fu_146_ap_start_reg_reg(grp_ByteXor_143_fu_146_ap_start_reg_reg_0),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg0(grp_ClefiaF0Xor_125_fu_777_ap_start_reg0),
        .grp_ClefiaF0Xor_125_fu_777_dst_address0(grp_ClefiaF0Xor_125_fu_777_dst_address0),
        .grp_ClefiaF0Xor_125_fu_777_rk_address0(grp_ClefiaF0Xor_125_fu_777_rk_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_address0(grp_ClefiaF0Xor_125_fu_777_src_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_ce0(grp_ClefiaF0Xor_125_fu_777_src_ce0),
        .\q0[7]_i_2__5 (grp_ByteCpy_fu_90_src_ce0),
        .\q0[7]_i_2__5_0 (\ap_CS_fsm_reg[1]_0 ),
        .ram_reg_0_15_0_0_i_10__2(grp_ByteCpy_fu_90_dst_address0),
        .ram_reg_0_15_0_0_i_6__0(ram_reg_0_15_0_0_i_6__0),
        .ram_reg_0_15_0_0_i_6__0_0(\q0[7]_i_2__4 ),
        .ram_reg_0_15_0_0_i_6__0_1(grp_ByteCpy_fu_90_src_address0),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7] ),
        .\tmp_reg_224_reg[7]_1 (y_3_reg_350),
        .\tmp_reg_224_reg[7]_2 (y_2_reg_345),
        .\tmp_reg_224_reg[7]_3 (y_1_reg_340),
        .\tmp_reg_224_reg[7]_4 (y_0_reg_335),
        .\zext_ln117_reg_93_reg[3] (\zext_ln117_reg_93_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_143_fu_146_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_143_fu_146_n_37),
        .Q(grp_ByteXor_143_fu_146_ap_start_reg),
        .R(SR));
  FDRE \x_2_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[0]),
        .Q(x_2_reg_293[0]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[1]),
        .Q(x_2_reg_293[1]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[2]),
        .Q(x_2_reg_293[2]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[3]),
        .Q(x_2_reg_293[3]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[4]),
        .Q(x_2_reg_293[4]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[5]),
        .Q(x_2_reg_293[5]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[6]),
        .Q(x_2_reg_293[6]),
        .R(1'b0));
  FDRE \x_2_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[7]),
        .Q(x_2_reg_293[7]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[0]),
        .Q(x_3_reg_298[0]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[1]),
        .Q(x_3_reg_298[1]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[2]),
        .Q(x_3_reg_298[2]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[3]),
        .Q(x_3_reg_298[3]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[4]),
        .Q(x_3_reg_298[4]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[5]),
        .Q(x_3_reg_298[5]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[6]),
        .Q(x_3_reg_298[6]),
        .R(1'b0));
  FDRE \x_3_reg_298_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[7]),
        .Q(x_3_reg_298[7]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[0]),
        .Q(y_0_reg_335[0]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[1]),
        .Q(y_0_reg_335[1]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[2]),
        .Q(y_0_reg_335[2]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[3]),
        .Q(y_0_reg_335[3]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[4]),
        .Q(y_0_reg_335[4]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[5]),
        .Q(y_0_reg_335[5]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[6]),
        .Q(y_0_reg_335[6]),
        .R(1'b0));
  FDRE \y_0_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_213_p2[7]),
        .Q(y_0_reg_335[7]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[0]),
        .Q(y_1_reg_340[0]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[1]),
        .Q(y_1_reg_340[1]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[2]),
        .Q(y_1_reg_340[2]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[3]),
        .Q(y_1_reg_340[3]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[4]),
        .Q(y_1_reg_340[4]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[5]),
        .Q(y_1_reg_340[5]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[6]),
        .Q(y_1_reg_340[6]),
        .R(1'b0));
  FDRE \y_1_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_237_p2[7]),
        .Q(y_1_reg_340[7]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[0]),
        .Q(y_2_reg_345[0]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[1]),
        .Q(y_2_reg_345[1]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[2]),
        .Q(y_2_reg_345[2]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[3]),
        .Q(y_2_reg_345[3]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[4]),
        .Q(y_2_reg_345[4]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[5]),
        .Q(y_2_reg_345[5]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[6]),
        .Q(y_2_reg_345[6]),
        .R(1'b0));
  FDRE \y_2_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_262_p2[7]),
        .Q(y_2_reg_345[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_350[2]_i_2 
       (.I0(z_reg_313[7]),
        .I1(z_reg_313[1]),
        .O(\y_3_reg_350[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_350[2]_i_3 
       (.I0(z_reg_313[0]),
        .I1(z_28_reg_319[0]),
        .O(\y_3_reg_350[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_350[2]_i_4 
       (.I0(z_reg_313[6]),
        .I1(z_28_reg_319[6]),
        .O(\y_3_reg_350[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_reg_350[3]_i_2 
       (.I0(z_28_reg_319[6]),
        .I1(z_reg_313[6]),
        .I2(z_reg_313[2]),
        .O(\y_3_reg_350[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_350[5]_i_2 
       (.I0(z_28_reg_319[3]),
        .I1(z_reg_313[7]),
        .O(\y_3_reg_350[5]_i_2_n_0 ));
  FDRE \y_3_reg_350_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[0]),
        .Q(y_3_reg_350[0]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[1]),
        .Q(y_3_reg_350[1]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[2]),
        .Q(y_3_reg_350[2]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[3]),
        .Q(y_3_reg_350[3]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[4]),
        .Q(y_3_reg_350[4]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[5]),
        .Q(y_3_reg_350[5]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[6]),
        .Q(y_3_reg_350[6]),
        .R(1'b0));
  FDRE \y_3_reg_350_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_281_p2[7]),
        .Q(y_3_reg_350[7]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[0]),
        .Q(z_28_reg_319[0]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[1]),
        .Q(z_28_reg_319[1]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[2]),
        .Q(z_28_reg_319[2]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[3]),
        .Q(z_28_reg_319[3]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[4]),
        .Q(z_28_reg_319[4]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[5]),
        .Q(z_28_reg_319[5]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[6]),
        .Q(z_28_reg_319[6]),
        .R(1'b0));
  FDRE \z_28_reg_319_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[7]),
        .Q(z_28_reg_319[7]),
        .R(1'b0));
  FDRE \z_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[0]),
        .Q(z_reg_313[0]),
        .R(1'b0));
  FDRE \z_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[1]),
        .Q(z_reg_313[1]),
        .R(1'b0));
  FDRE \z_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[2]),
        .Q(z_reg_313[2]),
        .R(1'b0));
  FDRE \z_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[3]),
        .Q(z_reg_313[3]),
        .R(1'b0));
  FDRE \z_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[4]),
        .Q(z_reg_313[4]),
        .R(1'b0));
  FDRE \z_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[5]),
        .Q(z_reg_313[5]),
        .R(1'b0));
  FDRE \z_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[6]),
        .Q(z_reg_313[6]),
        .R(1'b0));
  FDRE \z_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[7]),
        .Q(z_reg_313[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2
   (D,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    \idx_fu_26_reg[0] ,
    \idx_fu_26_reg[1] ,
    \idx_fu_26_reg[2] ,
    \idx_fu_26_reg[3] ,
    \idx_fu_26_reg[4] ,
    \zext_ln117_reg_93_reg[3] ,
    grp_ClefiaF0Xor_2_fu_504_dst_offset1,
    grp_ByteXor_fu_165_ap_start_reg_reg_0,
    q0_reg,
    q0_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_ClefiaF0Xor_2_fu_504_rk_address0,
    \tmp_reg_224_reg[7] ,
    grp_ClefiaF0Xor_2_fu_504_src_ce0,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    Q,
    \q0[7]_i_3__2 ,
    ram_reg_0_31_0_0_i_15__2,
    ram_reg_0_31_0_0_i_6__0,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg0,
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg,
    SR,
    ap_clk,
    \dst3_01_fu_42_reg[7] ,
    clefia_s0_ce0,
    ADDRBWRADDR,
    q0_reg_1,
    clefia_s1_ce0);
  output [39:0]D;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \idx_fu_26_reg[0] ;
  output \idx_fu_26_reg[1] ;
  output \idx_fu_26_reg[2] ;
  output \idx_fu_26_reg[3] ;
  output \idx_fu_26_reg[4] ;
  output \zext_ln117_reg_93_reg[3] ;
  output grp_ClefiaF0Xor_2_fu_504_dst_offset1;
  output grp_ByteXor_fu_165_ap_start_reg_reg_0;
  output [7:0]q0_reg;
  output [7:0]q0_reg_0;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  output [7:0]\tmp_reg_224_reg[7] ;
  output grp_ClefiaF0Xor_2_fu_504_src_ce0;
  output [3:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  input [39:0]Q;
  input \q0[7]_i_3__2 ;
  input [4:0]ram_reg_0_31_0_0_i_15__2;
  input [0:0]ram_reg_0_31_0_0_i_6__0;
  input grp_ClefiaF0Xor_2_fu_504_ap_start_reg0;
  input grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [7:0]\dst3_01_fu_42_reg[7] ;
  input clefia_s0_ce0;
  input [7:0]ADDRBWRADDR;
  input q0_reg_1;
  input clefia_s1_ce0;

  wire [7:0]ADDRBWRADDR;
  wire [39:0]D;
  wire [39:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln162_reg_397;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire clefia_s0_U_n_28;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]clefia_s0_q0;
  wire clefia_s1_U_n_27;
  wire clefia_s1_U_n_29;
  wire clefia_s1_U_n_30;
  wire clefia_s1_ce0;
  wire [7:0]clefia_s1_q0;
  wire [7:0]dst2_02_fu_46;
  wire [7:0]dst3_01_fu_42;
  wire [7:0]\dst3_01_fu_42_reg[7] ;
  wire grp_ByteCpy_118_fu_106_ap_start_reg;
  wire [4:0]grp_ByteCpy_118_fu_106_dst_address0;
  wire grp_ByteCpy_118_fu_106_n_11;
  wire grp_ByteCpy_118_fu_106_src_ce0;
  wire grp_ByteXor_110_fu_94_ap_start_reg;
  wire grp_ByteXor_110_fu_94_n_15;
  wire grp_ByteXor_110_fu_94_n_16;
  wire grp_ByteXor_110_fu_94_n_17;
  wire grp_ByteXor_110_fu_94_n_18;
  wire grp_ByteXor_110_fu_94_n_19;
  wire grp_ByteXor_110_fu_94_n_20;
  wire grp_ByteXor_110_fu_94_n_21;
  wire grp_ByteXor_110_fu_94_n_22;
  wire grp_ByteXor_110_fu_94_n_23;
  wire grp_ByteXor_fu_165_ap_start_reg;
  wire grp_ByteXor_fu_165_ap_start_reg_reg_0;
  wire grp_ByteXor_fu_165_dst_we0;
  wire grp_ByteXor_fu_165_n_54;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg0;
  wire grp_ClefiaF0Xor_2_fu_504_dst_offset1;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  wire [3:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_src_ce0;
  wire \idx_fu_26_reg[0] ;
  wire \idx_fu_26_reg[1] ;
  wire \idx_fu_26_reg[2] ;
  wire \idx_fu_26_reg[3] ;
  wire \idx_fu_26_reg[4] ;
  wire [3:0]idx_fu_32_reg;
  wire \q0[7]_i_3__2 ;
  wire [7:0]q0_reg;
  wire [7:0]q0_reg_0;
  wire q0_reg_1;
  wire [4:0]ram_reg_0_31_0_0_i_15__2;
  wire [0:0]ram_reg_0_31_0_0_i_6__0;
  wire [7:0]sel;
  wire [7:0]\tmp_reg_224_reg[7] ;
  wire [7:0]x_2_reg_329;
  wire [7:0]x_3_reg_334;
  wire [7:0]y_0_fu_230_p2;
  wire [7:0]y_0_reg_377;
  wire [7:0]y_1_fu_254_p2;
  wire [7:0]y_1_reg_382;
  wire [7:0]y_2_fu_279_p2;
  wire [7:0]y_2_reg_387;
  wire [7:0]y_3_fu_298_p2;
  wire [7:0]y_3_reg_392;
  wire \y_3_reg_392[2]_i_2_n_0 ;
  wire \y_3_reg_392[2]_i_3_n_0 ;
  wire \y_3_reg_392[2]_i_4_n_0 ;
  wire \y_3_reg_392[3]_i_2_n_0 ;
  wire \y_3_reg_392[5]_i_2_n_0 ;
  wire [7:0]z_25_reg_361;
  wire [7:0]z_reg_355;
  wire \zext_ln117_reg_93_reg[3] ;

  FDRE \add_ln162_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_ClefiaF0Xor_2_fu_504_dst_offset1),
        .Q(add_ln162_reg_397),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 ),
        .R(SR));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19 clefia_s0_U
       (.ADDRARDADDR(sel),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({y_1_fu_254_p2[7:5],y_1_fu_254_p2[3:0]}),
        .DOADO(clefia_s0_q0),
        .Q(z_reg_355),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .q0_reg_0(q0_reg),
        .q0_reg_1(y_0_fu_230_p2[3]),
        .q0_reg_2(clefia_s0_U_n_28),
        .q0_reg_3({y_2_fu_279_p2[7:6],y_2_fu_279_p2[1:0]}),
        .\y_1_reg_382_reg[2] (\y_3_reg_392[2]_i_2_n_0 ),
        .\y_1_reg_382_reg[2]_0 (clefia_s1_U_n_30),
        .\y_1_reg_382_reg[3] (clefia_s1_q0),
        .\y_1_reg_382_reg[3]_0 (\y_3_reg_392[5]_i_2_n_0 ),
        .\y_1_reg_382_reg[5] (clefia_s1_U_n_27),
        .\y_3_reg_392_reg[2] (\y_3_reg_392[2]_i_3_n_0 ),
        .\y_3_reg_392_reg[2]_0 (\y_3_reg_392[2]_i_4_n_0 ),
        .\y_3_reg_392_reg[3] ({z_25_reg_361[7:4],z_25_reg_361[2:0]}),
        .\y_3_reg_392_reg[3]_0 (\y_3_reg_392[3]_i_2_n_0 ),
        .\y_3_reg_392_reg[3]_1 (clefia_s1_U_n_29),
        .\z_reg_355_reg[4] (y_3_fu_298_p2[5:2]));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R clefia_s1_U
       (.ADDRARDADDR({grp_ByteXor_110_fu_94_n_15,grp_ByteXor_110_fu_94_n_16,grp_ByteXor_110_fu_94_n_17,grp_ByteXor_110_fu_94_n_18,grp_ByteXor_110_fu_94_n_19,grp_ByteXor_110_fu_94_n_20,grp_ByteXor_110_fu_94_n_21,grp_ByteXor_110_fu_94_n_22}),
        .D({y_0_fu_230_p2[7:4],y_0_fu_230_p2[2:0]}),
        .DOADO({clefia_s0_q0[7:2],clefia_s0_q0[0]}),
        .Q(z_reg_355),
        .ap_clk(ap_clk),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .q0_reg_0(clefia_s1_q0),
        .q0_reg_1(q0_reg_0),
        .q0_reg_2(clefia_s1_U_n_27),
        .q0_reg_3(clefia_s1_U_n_29),
        .q0_reg_4(clefia_s1_U_n_30),
        .q0_reg_5({y_3_fu_298_p2[7:6],y_3_fu_298_p2[1:0]}),
        .q0_reg_6(q0_reg_1),
        .q0_reg_7(\dst3_01_fu_42_reg[7] ),
        .\y_1_reg_382_reg[4] (clefia_s0_U_n_28),
        .\y_2_reg_387_reg[3] (\y_3_reg_392[2]_i_2_n_0 ),
        .\y_2_reg_387_reg[3]_0 (\y_3_reg_392[2]_i_4_n_0 ),
        .\y_2_reg_387_reg[4] (\y_3_reg_392[3]_i_2_n_0 ),
        .\y_2_reg_387_reg[5] (z_25_reg_361),
        .\y_2_reg_387_reg[5]_0 (\y_3_reg_392[5]_i_2_n_0 ),
        .\z_25_reg_361_reg[4] (y_2_fu_279_p2[5:2]),
        .\z_reg_355_reg[7] (y_1_fu_254_p2[4]));
  design_1_clefia_0_0_clefia_ByteCpy_118_20 grp_ByteCpy_118_fu_106
       (.D(ap_NS_fsm[4:3]),
        .Q({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SR(SR),
        .\add_ln117_6_reg_158_reg[4]_0 (grp_ByteCpy_118_fu_106_dst_address0),
        .\add_ln162_reg_397_reg[4] ({Q[39],Q[35],Q[31],Q[27],Q[23],Q[19],Q[15],Q[11],Q[7],Q[3]}),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_118_fu_106_src_ce0),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_1 (grp_ByteCpy_118_fu_106_n_11),
        .\ap_CS_fsm_reg[7] (grp_ClefiaF0Xor_2_fu_504_dst_offset1),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .grp_ByteCpy_118_fu_106_ap_start_reg(grp_ByteCpy_118_fu_106_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_src_address0(grp_ClefiaF0Xor_2_fu_504_src_address0[3]),
        .\idx_fu_32_reg[3]_0 (idx_fu_32_reg),
        .\q0[7]_i_3__2 (grp_ByteXor_fu_165_dst_we0),
        .\q0[7]_i_3__2_0 (\q0[7]_i_3__2 ),
        .ram_reg_0_31_0_0_i_15__1(add_ln162_reg_397));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_118_fu_106_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_118_fu_106_n_11),
        .Q(grp_ByteCpy_118_fu_106_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_110_21 grp_ByteXor_110_fu_94
       (.ADDRARDADDR(sel),
        .D(ap_NS_fsm[2:1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .SR(SR),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .\dst2_02_fu_46_reg[7]_0 (dst2_02_fu_46),
        .\dst3_01_fu_42_reg[7]_0 (dst3_01_fu_42),
        .\dst3_01_fu_42_reg[7]_1 (\dst3_01_fu_42_reg[7] ),
        .grp_ByteXor_110_fu_94_ap_start_reg(grp_ByteXor_110_fu_94_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg(grp_ByteXor_110_fu_94_n_23),
        .\idx_fu_38_reg[0]_0 (grp_ClefiaF0Xor_2_fu_504_rk_address0[0]),
        .\idx_fu_38_reg[1]_0 (grp_ClefiaF0Xor_2_fu_504_rk_address0[1]),
        .\idx_fu_38_reg[2]_0 (grp_ClefiaF0Xor_2_fu_504_rk_address0[2]),
        .q0_reg({ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .q0_reg_0(x_2_reg_329),
        .q0_reg_1(x_3_reg_334),
        .\x_3_reg_334_reg[7] ({grp_ByteXor_110_fu_94_n_15,grp_ByteXor_110_fu_94_n_16,grp_ByteXor_110_fu_94_n_17,grp_ByteXor_110_fu_94_n_18,grp_ByteXor_110_fu_94_n_19,grp_ByteXor_110_fu_94_n_20,grp_ByteXor_110_fu_94_n_21,grp_ByteXor_110_fu_94_n_22}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_110_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_110_fu_94_n_23),
        .Q(grp_ByteXor_110_fu_94_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_22 grp_ByteXor_fu_165
       (.D(D),
        .Q(Q),
        .SR(SR),
        .\add_ln124_30_reg_219_reg[4]_0 (add_ln162_reg_397),
        .\ap_CS_fsm_reg[0]_0 ({\ap_CS_fsm_reg[5]_0 ,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteXor_fu_165_dst_we0),
        .\ap_CS_fsm_reg[4] ({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[4]_0 (grp_ByteXor_fu_165_n_54),
        .ap_clk(ap_clk),
        .grp_ByteXor_fu_165_ap_start_reg(grp_ByteXor_fu_165_ap_start_reg),
        .grp_ByteXor_fu_165_ap_start_reg_reg(grp_ByteXor_fu_165_ap_start_reg_reg_0),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg0(grp_ClefiaF0Xor_2_fu_504_ap_start_reg0),
        .grp_ClefiaF0Xor_2_fu_504_rk_address0(grp_ClefiaF0Xor_2_fu_504_rk_address0),
        .grp_ClefiaF0Xor_2_fu_504_src_address0(grp_ClefiaF0Xor_2_fu_504_src_address0[2:0]),
        .grp_ClefiaF0Xor_2_fu_504_src_ce0(grp_ClefiaF0Xor_2_fu_504_src_ce0),
        .\idx_fu_26_reg[0] (\idx_fu_26_reg[0] ),
        .\idx_fu_26_reg[1] (\idx_fu_26_reg[1] ),
        .\idx_fu_26_reg[2] (\idx_fu_26_reg[2] ),
        .\idx_fu_26_reg[3] (\idx_fu_26_reg[3] ),
        .\idx_fu_26_reg[4] (\idx_fu_26_reg[4] ),
        .\q0[7]_i_2__2 (grp_ByteCpy_118_fu_106_src_ce0),
        .\q0[7]_i_2__2_0 (\ap_CS_fsm_reg[1]_0 ),
        .ram_reg_0_31_0_0_i_15__2(ram_reg_0_31_0_0_i_15__2),
        .ram_reg_0_31_0_0_i_15__2_0(grp_ByteCpy_118_fu_106_dst_address0),
        .ram_reg_0_31_0_0_i_3(\q0[7]_i_3__2 ),
        .ram_reg_0_31_0_0_i_6__0(ram_reg_0_31_0_0_i_6__0),
        .ram_reg_0_31_0_0_i_6__0_0(idx_fu_32_reg),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7] ),
        .\tmp_reg_224_reg[7]_1 (y_3_reg_392),
        .\tmp_reg_224_reg[7]_2 (y_2_reg_387),
        .\tmp_reg_224_reg[7]_3 (y_1_reg_382),
        .\tmp_reg_224_reg[7]_4 (y_0_reg_377),
        .\zext_ln117_reg_93_reg[3] (\zext_ln117_reg_93_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_fu_165_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_fu_165_n_54),
        .Q(grp_ByteXor_fu_165_ap_start_reg),
        .R(SR));
  FDRE \x_2_reg_329_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[0]),
        .Q(x_2_reg_329[0]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[1]),
        .Q(x_2_reg_329[1]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[2]),
        .Q(x_2_reg_329[2]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[3]),
        .Q(x_2_reg_329[3]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[4]),
        .Q(x_2_reg_329[4]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[5]),
        .Q(x_2_reg_329[5]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[6]),
        .Q(x_2_reg_329[6]),
        .R(1'b0));
  FDRE \x_2_reg_329_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst2_02_fu_46[7]),
        .Q(x_2_reg_329[7]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[0]),
        .Q(x_3_reg_334[0]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[1]),
        .Q(x_3_reg_334[1]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[2]),
        .Q(x_3_reg_334[2]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[3]),
        .Q(x_3_reg_334[3]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[4]),
        .Q(x_3_reg_334[4]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[5]),
        .Q(x_3_reg_334[5]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[6]),
        .Q(x_3_reg_334[6]),
        .R(1'b0));
  FDRE \x_3_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst3_01_fu_42[7]),
        .Q(x_3_reg_334[7]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[0]),
        .Q(y_0_reg_377[0]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[1]),
        .Q(y_0_reg_377[1]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[2]),
        .Q(y_0_reg_377[2]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[3]),
        .Q(y_0_reg_377[3]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[4]),
        .Q(y_0_reg_377[4]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[5]),
        .Q(y_0_reg_377[5]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[6]),
        .Q(y_0_reg_377[6]),
        .R(1'b0));
  FDRE \y_0_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_230_p2[7]),
        .Q(y_0_reg_377[7]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[0]),
        .Q(y_1_reg_382[0]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[1]),
        .Q(y_1_reg_382[1]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[2]),
        .Q(y_1_reg_382[2]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[3]),
        .Q(y_1_reg_382[3]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[4]),
        .Q(y_1_reg_382[4]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[5]),
        .Q(y_1_reg_382[5]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[6]),
        .Q(y_1_reg_382[6]),
        .R(1'b0));
  FDRE \y_1_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_254_p2[7]),
        .Q(y_1_reg_382[7]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[0]),
        .Q(y_2_reg_387[0]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[1]),
        .Q(y_2_reg_387[1]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[2]),
        .Q(y_2_reg_387[2]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[3]),
        .Q(y_2_reg_387[3]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[4]),
        .Q(y_2_reg_387[4]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[5]),
        .Q(y_2_reg_387[5]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[6]),
        .Q(y_2_reg_387[6]),
        .R(1'b0));
  FDRE \y_2_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_279_p2[7]),
        .Q(y_2_reg_387[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_2 
       (.I0(z_reg_355[7]),
        .I1(z_reg_355[1]),
        .O(\y_3_reg_392[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_3 
       (.I0(z_reg_355[0]),
        .I1(z_25_reg_361[0]),
        .O(\y_3_reg_392[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[2]_i_4 
       (.I0(z_reg_355[6]),
        .I1(z_25_reg_361[6]),
        .O(\y_3_reg_392[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_3_reg_392[3]_i_2 
       (.I0(z_25_reg_361[6]),
        .I1(z_reg_355[6]),
        .I2(z_reg_355[2]),
        .O(\y_3_reg_392[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[5]_i_2 
       (.I0(z_25_reg_361[3]),
        .I1(z_reg_355[7]),
        .O(\y_3_reg_392[5]_i_2_n_0 ));
  FDRE \y_3_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[0]),
        .Q(y_3_reg_392[0]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[1]),
        .Q(y_3_reg_392[1]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[2]),
        .Q(y_3_reg_392[2]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[3]),
        .Q(y_3_reg_392[3]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[4]),
        .Q(y_3_reg_392[4]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[5]),
        .Q(y_3_reg_392[5]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[6]),
        .Q(y_3_reg_392[6]),
        .R(1'b0));
  FDRE \y_3_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_298_p2[7]),
        .Q(y_3_reg_392[7]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[0]),
        .Q(z_25_reg_361[0]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[1]),
        .Q(z_25_reg_361[1]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[2]),
        .Q(z_25_reg_361[2]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[3]),
        .Q(z_25_reg_361[3]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[4]),
        .Q(z_25_reg_361[4]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[5]),
        .Q(z_25_reg_361[5]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[6]),
        .Q(z_25_reg_361[6]),
        .R(1'b0));
  FDRE \z_25_reg_361_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s1_q0[7]),
        .Q(z_25_reg_361[7]),
        .R(1'b0));
  FDRE \z_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[0]),
        .Q(z_reg_355[0]),
        .R(1'b0));
  FDRE \z_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[1]),
        .Q(z_reg_355[1]),
        .R(1'b0));
  FDRE \z_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[2]),
        .Q(z_reg_355[2]),
        .R(1'b0));
  FDRE \z_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[3]),
        .Q(z_reg_355[3]),
        .R(1'b0));
  FDRE \z_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[4]),
        .Q(z_reg_355[4]),
        .R(1'b0));
  FDRE \z_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[5]),
        .Q(z_reg_355[5]),
        .R(1'b0));
  FDRE \z_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[6]),
        .Q(z_reg_355[6]),
        .R(1'b0));
  FDRE \z_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(clefia_s0_q0[7]),
        .Q(z_reg_355[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
   (D,
    \ap_CS_fsm_reg[109] ,
    q0_reg_0,
    q0_reg_1,
    dst2_02_fu_46_reg,
    \reg_581_reg[5] ,
    \reg_588_reg[7] ,
    q0_reg_2,
    q0_reg_3,
    \ap_CS_fsm_reg[109]_0 ,
    q0_reg_4,
    \reg_600_reg[4] ,
    \reg_595_reg[5] ,
    \ap_CS_fsm_reg[109]_1 ,
    \ap_CS_fsm_reg[107] ,
    \ap_CS_fsm_reg[109]_2 ,
    q0_reg_5,
    ap_clk,
    q0_reg_6,
    ADDRARDADDR,
    \y_2_3_reg_1485_reg[2] ,
    Q,
    \y_2_3_reg_1485_reg[2]_0 ,
    \y_2_2_reg_1435_reg[2] ,
    \y_2_3_reg_1485_reg[7] ,
    \y_2_3_reg_1485_reg[7]_0 ,
    \y_2_3_reg_1485_reg[7]_1 ,
    \y_3_2_reg_1440_reg[7] ,
    \y_3_2_reg_1440_reg[7]_0 ,
    \y_3_2_reg_1440_reg[7]_1 ,
    DOBDO,
    \y_2_2_reg_1435_reg[0] ,
    \y_2_2_reg_1435_reg[0]_0 ,
    \y_2_2_reg_1435_reg[0]_1 ,
    \y_2_3_reg_1485_reg[0] ,
    \y_3_2_reg_1440_reg[1] ,
    \y_1_2_reg_1430_reg[2] ,
    \y_1_2_reg_1430_reg[2]_0 ,
    \y_3_2_reg_1440_reg[1]_0 ,
    \y_2_3_reg_1485_reg[1] ,
    \y_2_3_reg_1485_reg[1]_0 ,
    \y_1_2_reg_1430_reg[0] ,
    \y_1_2_reg_1430_reg[3] ,
    \y_1_2_reg_1430_reg[3]_0 ,
    \y_1_2_reg_1430_reg[7] ,
    \y_0_2_reg_1425_reg[3] ,
    \y_0_2_reg_1425_reg[3]_0 ,
    \y_2_3_reg_1485_reg[2]_1 ,
    \y_2_3_reg_1485_reg[2]_2 ,
    \y_1_2_reg_1430_reg[6] ,
    \y_0_2_reg_1425_reg[6] ,
    \y_1_2_reg_1430_reg[6]_0 ,
    \y_1_2_reg_1430_reg[1] );
  output [7:0]D;
  output [3:0]\ap_CS_fsm_reg[109] ;
  output q0_reg_0;
  output [2:0]q0_reg_1;
  output [1:0]dst2_02_fu_46_reg;
  output \reg_581_reg[5] ;
  output [5:0]\reg_588_reg[7] ;
  output q0_reg_2;
  output q0_reg_3;
  output \ap_CS_fsm_reg[109]_0 ;
  output q0_reg_4;
  output \reg_600_reg[4] ;
  output [1:0]\reg_595_reg[5] ;
  output \ap_CS_fsm_reg[109]_1 ;
  output \ap_CS_fsm_reg[107] ;
  output \ap_CS_fsm_reg[109]_2 ;
  output q0_reg_5;
  input ap_clk;
  input q0_reg_6;
  input [7:0]ADDRARDADDR;
  input \y_2_3_reg_1485_reg[2] ;
  input [4:0]Q;
  input \y_2_3_reg_1485_reg[2]_0 ;
  input \y_2_2_reg_1435_reg[2] ;
  input \y_2_3_reg_1485_reg[7] ;
  input \y_2_3_reg_1485_reg[7]_0 ;
  input [3:0]\y_2_3_reg_1485_reg[7]_1 ;
  input \y_3_2_reg_1440_reg[7] ;
  input \y_3_2_reg_1440_reg[7]_0 ;
  input \y_3_2_reg_1440_reg[7]_1 ;
  input [4:0]DOBDO;
  input \y_2_2_reg_1435_reg[0] ;
  input \y_2_2_reg_1435_reg[0]_0 ;
  input \y_2_2_reg_1435_reg[0]_1 ;
  input \y_2_3_reg_1485_reg[0] ;
  input [5:0]\y_3_2_reg_1440_reg[1] ;
  input \y_1_2_reg_1430_reg[2] ;
  input \y_1_2_reg_1430_reg[2]_0 ;
  input \y_3_2_reg_1440_reg[1]_0 ;
  input \y_2_3_reg_1485_reg[1] ;
  input \y_2_3_reg_1485_reg[1]_0 ;
  input \y_1_2_reg_1430_reg[0] ;
  input \y_1_2_reg_1430_reg[3] ;
  input \y_1_2_reg_1430_reg[3]_0 ;
  input \y_1_2_reg_1430_reg[7] ;
  input \y_0_2_reg_1425_reg[3] ;
  input \y_0_2_reg_1425_reg[3]_0 ;
  input [5:0]\y_2_3_reg_1485_reg[2]_1 ;
  input [3:0]\y_2_3_reg_1485_reg[2]_2 ;
  input \y_1_2_reg_1430_reg[6] ;
  input \y_0_2_reg_1425_reg[6] ;
  input \y_1_2_reg_1430_reg[6]_0 ;
  input \y_1_2_reg_1430_reg[1] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [4:0]DOBDO;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[107] ;
  wire [3:0]\ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[109]_0 ;
  wire \ap_CS_fsm_reg[109]_1 ;
  wire \ap_CS_fsm_reg[109]_2 ;
  wire ap_clk;
  wire [1:0]dst2_02_fu_46_reg;
  wire q0_reg_0;
  wire [2:0]q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire \reg_581_reg[5] ;
  wire [5:0]\reg_588_reg[7] ;
  wire [1:0]\reg_595_reg[5] ;
  wire \reg_600_reg[4] ;
  wire \y_0_2_reg_1425_reg[3] ;
  wire \y_0_2_reg_1425_reg[3]_0 ;
  wire \y_0_2_reg_1425_reg[6] ;
  wire \y_0_reg_1274[6]_i_2_n_0 ;
  wire \y_1_2_reg_1430_reg[0] ;
  wire \y_1_2_reg_1430_reg[1] ;
  wire \y_1_2_reg_1430_reg[2] ;
  wire \y_1_2_reg_1430_reg[2]_0 ;
  wire \y_1_2_reg_1430_reg[3] ;
  wire \y_1_2_reg_1430_reg[3]_0 ;
  wire \y_1_2_reg_1430_reg[6] ;
  wire \y_1_2_reg_1430_reg[6]_0 ;
  wire \y_1_2_reg_1430_reg[7] ;
  wire \y_1_reg_1279[1]_i_2_n_0 ;
  wire \y_2_2_reg_1435_reg[0] ;
  wire \y_2_2_reg_1435_reg[0]_0 ;
  wire \y_2_2_reg_1435_reg[0]_1 ;
  wire \y_2_2_reg_1435_reg[2] ;
  wire \y_2_3_reg_1485_reg[0] ;
  wire \y_2_3_reg_1485_reg[1] ;
  wire \y_2_3_reg_1485_reg[1]_0 ;
  wire \y_2_3_reg_1485_reg[2] ;
  wire \y_2_3_reg_1485_reg[2]_0 ;
  wire [5:0]\y_2_3_reg_1485_reg[2]_1 ;
  wire [3:0]\y_2_3_reg_1485_reg[2]_2 ;
  wire \y_2_3_reg_1485_reg[7] ;
  wire \y_2_3_reg_1485_reg[7]_0 ;
  wire [3:0]\y_2_3_reg_1485_reg[7]_1 ;
  wire [5:0]\y_3_2_reg_1440_reg[1] ;
  wire \y_3_2_reg_1440_reg[1]_0 ;
  wire \y_3_2_reg_1440_reg[7] ;
  wire \y_3_2_reg_1440_reg[7]_0 ;
  wire \y_3_2_reg_1440_reg[7]_1 ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(q0_reg_6),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_10__6
       (.I0(\y_2_3_reg_1485_reg[7]_1 [2]),
        .I1(\y_2_3_reg_1485_reg[7]_1 [0]),
        .O(\ap_CS_fsm_reg[107] ));
  LUT5 #(
    .INIT(32'hCACFCAC0)) 
    \y_0_reg_1274[0]_i_4 
       (.I0(\y_2_3_reg_1485_reg[2]_1 [3]),
        .I1(\y_2_3_reg_1485_reg[2]_2 [1]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(D[6]),
        .O(\reg_581_reg[5] ));
  LUT5 #(
    .INIT(32'h303F3535)) 
    \y_0_reg_1274[1]_i_4 
       (.I0(D[7]),
        .I1(\y_2_3_reg_1485_reg[2]_2 [2]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[2]_1 [4]),
        .I4(\y_2_3_reg_1485_reg[7]_1 [1]),
        .O(q0_reg_3));
  LUT6 #(
    .INIT(64'hAAA9AA5955A95559)) 
    \y_0_reg_1274[2]_i_5 
       (.I0(\reg_581_reg[5] ),
        .I1(D[0]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I4(\y_2_3_reg_1485_reg[2]_1 [5]),
        .I5(\y_2_3_reg_1485_reg[2]_2 [3]),
        .O(q0_reg_0));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_0_reg_1274[3]_i_1 
       (.I0(\ap_CS_fsm_reg[109]_0 ),
        .I1(\y_0_2_reg_1425_reg[3] ),
        .I2(\y_0_2_reg_1425_reg[3]_0 ),
        .I3(\y_2_3_reg_1485_reg[2]_1 [1]),
        .O(\reg_595_reg[5] [0]));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_0_reg_1274[3]_i_2 
       (.I0(\reg_581_reg[5] ),
        .I1(\y_2_3_reg_1485_reg[1]_0 ),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(D[1]),
        .I5(q0_reg_3),
        .O(\ap_CS_fsm_reg[109]_0 ));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    \y_0_reg_1274[6]_i_1 
       (.I0(\y_0_reg_1274[6]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\y_2_2_reg_1435_reg[0]_1 ),
        .I3(DOBDO[3]),
        .I4(\y_0_2_reg_1425_reg[6] ),
        .I5(\y_2_3_reg_1485_reg[2]_1 [4]),
        .O(\reg_595_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9A9A9A95959A9595)) 
    \y_0_reg_1274[6]_i_2 
       (.I0(\ap_CS_fsm_reg[109]_1 ),
        .I1(\y_2_3_reg_1485_reg[2]_1 [3]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(DOBDO[2]),
        .I5(\y_2_3_reg_1485_reg[2]_2 [1]),
        .O(\y_0_reg_1274[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \y_0_reg_1274[7]_i_4 
       (.I0(\y_2_3_reg_1485_reg[2]_2 [0]),
        .I1(\y_2_3_reg_1485_reg[2]_1 [2]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(D[5]),
        .O(\reg_600_reg[4] ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \y_1_reg_1279[0]_i_1 
       (.I0(\reg_581_reg[5] ),
        .I1(q0_reg_3),
        .I2(\y_3_2_reg_1440_reg[1] [0]),
        .I3(\y_1_2_reg_1430_reg[0] ),
        .I4(\y_3_2_reg_1440_reg[1]_0 ),
        .O(\reg_588_reg[7] [0]));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_1_reg_1279[1]_i_1 
       (.I0(\y_1_reg_1279[1]_i_2_n_0 ),
        .I1(\y_3_2_reg_1440_reg[1] [1]),
        .I2(\y_1_2_reg_1430_reg[1] ),
        .I3(q0_reg_3),
        .O(\reg_588_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCCCA333ACCC53335)) 
    \y_1_reg_1279[1]_i_2 
       (.I0(D[0]),
        .I1(\y_2_3_reg_1485_reg[2]_1 [5]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(\y_2_3_reg_1485_reg[2]_2 [3]),
        .I5(\y_2_3_reg_1485_reg[2]_1 [0]),
        .O(\y_1_reg_1279[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_1279[2]_i_1 
       (.I0(q0_reg_2),
        .I1(\y_3_2_reg_1440_reg[1] [2]),
        .I2(q0_reg_0),
        .I3(\y_1_2_reg_1430_reg[2] ),
        .I4(\y_1_2_reg_1430_reg[2]_0 ),
        .O(\reg_588_reg[7] [2]));
  LUT5 #(
    .INIT(32'hAAA95559)) 
    \y_1_reg_1279[2]_i_2 
       (.I0(q0_reg_3),
        .I1(D[1]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I4(\y_2_3_reg_1485_reg[1]_0 ),
        .O(q0_reg_2));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_1279[3]_i_1 
       (.I0(\ap_CS_fsm_reg[109]_0 ),
        .I1(q0_reg_4),
        .I2(\y_3_2_reg_1440_reg[1] [3]),
        .I3(\y_1_2_reg_1430_reg[3] ),
        .I4(\y_1_2_reg_1430_reg[3]_0 ),
        .O(\reg_588_reg[7] [3]));
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    \y_1_reg_1279[3]_i_2 
       (.I0(q0_reg_3),
        .I1(D[2]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I4(\y_2_3_reg_1485_reg[2]_0 ),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h6665666A999A9995)) 
    \y_1_reg_1279[4]_i_3 
       (.I0(\reg_581_reg[5] ),
        .I1(\y_2_3_reg_1485_reg[2]_0 ),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(D[2]),
        .I5(q0_reg_3),
        .O(\ap_CS_fsm_reg[109]_2 ));
  LUT5 #(
    .INIT(32'hAAA95559)) 
    \y_1_reg_1279[4]_i_4 
       (.I0(q0_reg_3),
        .I1(D[3]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I4(\y_0_2_reg_1425_reg[3]_0 ),
        .O(q0_reg_5));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_1279[6]_i_1 
       (.I0(\y_1_2_reg_1430_reg[6] ),
        .I1(\ap_CS_fsm_reg[109]_1 ),
        .I2(\y_3_2_reg_1440_reg[1] [4]),
        .I3(\reg_600_reg[4] ),
        .I4(\y_3_2_reg_1440_reg[7]_0 ),
        .O(\reg_588_reg[7] [4]));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_1_reg_1279[6]_i_3 
       (.I0(\y_1_2_reg_1430_reg[6]_0 ),
        .I1(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I2(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I3(D[4]),
        .O(\ap_CS_fsm_reg[109]_1 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_1279[7]_i_1 
       (.I0(\y_3_2_reg_1440_reg[7] ),
        .I1(\reg_581_reg[5] ),
        .I2(\y_3_2_reg_1440_reg[1] [5]),
        .I3(\y_1_2_reg_1430_reg[7] ),
        .I4(\reg_600_reg[4] ),
        .O(\reg_588_reg[7] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_1_reg_1329[0]_i_1 
       (.I0(\y_2_3_reg_1485_reg[0] ),
        .I1(\y_3_2_reg_1440_reg[7] ),
        .I2(Q[0]),
        .I3(\y_2_2_reg_1435_reg[0]_0 ),
        .I4(\reg_581_reg[5] ),
        .O(\ap_CS_fsm_reg[109] [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_1_reg_1329[1]_i_1 
       (.I0(\y_2_3_reg_1485_reg[1] ),
        .I1(Q[1]),
        .I2(\y_2_3_reg_1485_reg[1]_0 ),
        .I3(q0_reg_3),
        .O(\ap_CS_fsm_reg[109] [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_1_reg_1329[2]_i_1 
       (.I0(\y_2_3_reg_1485_reg[2] ),
        .I1(Q[2]),
        .I2(\y_2_3_reg_1485_reg[2]_0 ),
        .I3(q0_reg_0),
        .O(\ap_CS_fsm_reg[109] [2]));
  LUT6 #(
    .INIT(64'h999A99956665666A)) 
    \y_2_1_reg_1329[7]_i_1 
       (.I0(\y_2_3_reg_1485_reg[7] ),
        .I1(\y_2_3_reg_1485_reg[7]_0 ),
        .I2(\y_2_3_reg_1485_reg[7]_1 [3]),
        .I3(\y_2_3_reg_1485_reg[7]_1 [1]),
        .I4(D[5]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[109] [3]));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \y_2_reg_1284[0]_i_1 
       (.I0(\y_2_2_reg_1435_reg[0] ),
        .I1(D[0]),
        .I2(\y_2_2_reg_1435_reg[0]_0 ),
        .I3(Q[4]),
        .I4(\y_2_2_reg_1435_reg[0]_1 ),
        .I5(DOBDO[4]),
        .O(q0_reg_1[0]));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    \y_2_reg_1284[1]_i_1 
       (.I0(\y_2_3_reg_1485_reg[1] ),
        .I1(D[1]),
        .I2(\y_2_3_reg_1485_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\y_2_2_reg_1435_reg[0]_1 ),
        .I5(DOBDO[0]),
        .O(q0_reg_1[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_1284[2]_i_1 
       (.I0(\y_2_3_reg_1485_reg[2] ),
        .I1(D[2]),
        .I2(\y_2_3_reg_1485_reg[2]_0 ),
        .I3(\y_2_2_reg_1435_reg[2] ),
        .O(q0_reg_1[2]));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    \y_3_reg_1289[1]_i_1 
       (.I0(\y_1_reg_1279[1]_i_2_n_0 ),
        .I1(\y_3_2_reg_1440_reg[1]_0 ),
        .I2(\y_3_2_reg_1440_reg[1] [5]),
        .I3(\y_2_2_reg_1435_reg[0]_1 ),
        .I4(\y_3_2_reg_1440_reg[1] [0]),
        .I5(DOBDO[1]),
        .O(dst2_02_fu_46_reg[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_1289[7]_i_1 
       (.I0(\y_3_2_reg_1440_reg[7] ),
        .I1(\reg_581_reg[5] ),
        .I2(\y_3_2_reg_1440_reg[7]_0 ),
        .I3(\y_3_2_reg_1440_reg[7]_1 ),
        .I4(DOBDO[4]),
        .O(dst2_02_fu_46_reg[1]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_19
   (DOADO,
    q0_reg_0,
    D,
    \z_reg_355_reg[4] ,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    ap_clk,
    clefia_s0_ce0_0,
    clefia_s0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \y_1_reg_382_reg[3] ,
    \y_3_reg_392_reg[3] ,
    \y_1_reg_382_reg[5] ,
    \y_3_reg_392_reg[3]_0 ,
    \y_3_reg_392_reg[3]_1 ,
    \y_1_reg_382_reg[2] ,
    \y_1_reg_382_reg[2]_0 ,
    \y_1_reg_382_reg[3]_0 ,
    \y_3_reg_392_reg[2] ,
    \y_3_reg_392_reg[2]_0 );
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  output [6:0]D;
  output [3:0]\z_reg_355_reg[4] ;
  output [0:0]q0_reg_1;
  output q0_reg_2;
  output [3:0]q0_reg_3;
  input ap_clk;
  input clefia_s0_ce0_0;
  input clefia_s0_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\y_1_reg_382_reg[3] ;
  input [6:0]\y_3_reg_392_reg[3] ;
  input \y_1_reg_382_reg[5] ;
  input \y_3_reg_392_reg[3]_0 ;
  input \y_3_reg_392_reg[3]_1 ;
  input \y_1_reg_382_reg[2] ;
  input \y_1_reg_382_reg[2]_0 ;
  input \y_1_reg_382_reg[3]_0 ;
  input \y_3_reg_392_reg[2] ;
  input \y_3_reg_392_reg[2]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]q0_reg_0;
  wire [0:0]q0_reg_1;
  wire q0_reg_2;
  wire [3:0]q0_reg_3;
  wire \y_1_reg_382_reg[2] ;
  wire \y_1_reg_382_reg[2]_0 ;
  wire [7:0]\y_1_reg_382_reg[3] ;
  wire \y_1_reg_382_reg[3]_0 ;
  wire \y_1_reg_382_reg[5] ;
  wire \y_3_reg_392[4]_i_2_n_0 ;
  wire \y_3_reg_392_reg[2] ;
  wire \y_3_reg_392_reg[2]_0 ;
  wire [6:0]\y_3_reg_392_reg[3] ;
  wire \y_3_reg_392_reg[3]_0 ;
  wire \y_3_reg_392_reg[3]_1 ;
  wire [3:0]\z_reg_355_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_2_fu_504/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[3]_i_1 
       (.I0(\y_3_reg_392[4]_i_2_n_0 ),
        .I1(\y_1_reg_382_reg[3] [2]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .I4(\y_1_reg_382_reg[3] [6]),
        .I5(\y_1_reg_382_reg[3] [1]),
        .O(q0_reg_1));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[0]_i_1 
       (.I0(\y_1_reg_382_reg[3] [6]),
        .I1(Q[7]),
        .I2(\y_3_reg_392_reg[3] [0]),
        .I3(DOADO[6]),
        .I4(DOADO[7]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[1]_i_1 
       (.I0(\y_1_reg_382_reg[3] [7]),
        .I1(Q[0]),
        .I2(\y_3_reg_392_reg[3] [1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[2]_i_1 
       (.I0(\y_1_reg_382_reg[2] ),
        .I1(\y_3_reg_392_reg[3] [2]),
        .I2(DOADO[7]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(\y_1_reg_382_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[3]_i_1 
       (.I0(Q[2]),
        .I1(DOADO[1]),
        .I2(q0_reg_2),
        .I3(\y_1_reg_382_reg[3]_0 ),
        .I4(\y_1_reg_382_reg[3] [7]),
        .I5(\y_1_reg_382_reg[3] [1]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_382[4]_i_2 
       (.I0(DOADO[6]),
        .I1(\y_1_reg_382_reg[3] [6]),
        .I2(DOADO[2]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[5]_i_1 
       (.I0(Q[4]),
        .I1(DOADO[4]),
        .I2(\y_1_reg_382_reg[3] [3]),
        .I3(DOADO[7]),
        .I4(\y_3_reg_392_reg[3] [4]),
        .I5(\y_1_reg_382_reg[5] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[6]_i_1 
       (.I0(\y_1_reg_382_reg[3] [4]),
        .I1(Q[5]),
        .I2(\y_3_reg_392_reg[3] [5]),
        .I3(DOADO[4]),
        .I4(DOADO[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[7]_i_1 
       (.I0(\y_1_reg_382_reg[3] [5]),
        .I1(Q[6]),
        .I2(\y_3_reg_392_reg[3] [6]),
        .I3(DOADO[5]),
        .I4(DOADO[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\y_1_reg_382_reg[3] [7]),
        .I2(\y_3_reg_392_reg[3] [6]),
        .I3(Q[6]),
        .I4(\y_3_reg_392_reg[3] [5]),
        .O(q0_reg_3[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\y_1_reg_382_reg[3] [0]),
        .I2(\y_3_reg_392_reg[3] [0]),
        .I3(Q[7]),
        .I4(\y_3_reg_392_reg[3] [6]),
        .O(q0_reg_3[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\y_1_reg_382_reg[3] [5]),
        .I2(\y_3_reg_392_reg[3] [4]),
        .I3(Q[4]),
        .I4(\y_3_reg_392_reg[3] [3]),
        .O(q0_reg_3[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\y_1_reg_382_reg[3] [6]),
        .I2(\y_3_reg_392_reg[3] [5]),
        .I3(Q[5]),
        .I4(\y_3_reg_392_reg[3] [4]),
        .O(q0_reg_3[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[2]_i_1 
       (.I0(\y_1_reg_382_reg[2] ),
        .I1(\y_3_reg_392_reg[2] ),
        .I2(DOADO[1]),
        .I3(DOADO[7]),
        .I4(\y_3_reg_392_reg[2]_0 ),
        .I5(\y_1_reg_382_reg[3] [2]),
        .O(\z_reg_355_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[3]_i_1 
       (.I0(DOADO[2]),
        .I1(Q[1]),
        .I2(\y_3_reg_392_reg[3]_0 ),
        .I3(\y_3_reg_392_reg[3]_1 ),
        .I4(\y_3_reg_392_reg[3] [6]),
        .I5(\y_3_reg_392_reg[3] [1]),
        .O(\z_reg_355_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[4]_i_1 
       (.I0(\y_1_reg_382_reg[3] [4]),
        .I1(DOADO[3]),
        .I2(\y_3_reg_392_reg[3] [5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\y_3_reg_392[4]_i_2_n_0 ),
        .O(\z_reg_355_reg[4] [2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_392[4]_i_2 
       (.I0(DOADO[7]),
        .I1(\y_3_reg_392_reg[3] [2]),
        .I2(\y_3_reg_392_reg[3] [6]),
        .I3(Q[3]),
        .O(\y_3_reg_392[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[5]_i_1 
       (.I0(Q[4]),
        .I1(DOADO[4]),
        .I2(\y_1_reg_382_reg[3]_0 ),
        .I3(\y_1_reg_382_reg[3] [5]),
        .I4(Q[3]),
        .I5(\y_3_reg_392_reg[3] [6]),
        .O(\z_reg_355_reg[4] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_23
   (D,
    q0_reg_0,
    dst2_02_fu_46_reg,
    dst2_02_fu_46_reg_0,
    q0_reg_1,
    dst2_02_fu_46_reg_1,
    ap_clk,
    clefia_s0_ce0,
    clefia_s0_ce0_0,
    ADDRARDADDR,
    ADDRBWRADDR,
    DOBDO,
    Q,
    \y_2_reg_387_reg[5] ,
    \y_0_reg_377_reg[5] ,
    \y_2_reg_387_reg[5]_0 ,
    \y_3_reg_392_reg[3] ,
    \y_0_reg_377_reg[4] ,
    \y_1_reg_382_reg[2] ,
    \y_1_reg_382_reg[2]_0 ,
    \y_0_reg_377_reg[2] ,
    \y_3_reg_392_reg[2] ,
    \y_3_reg_392_reg[2]_0 );
  output [7:0]D;
  output [7:0]q0_reg_0;
  output [7:0]dst2_02_fu_46_reg;
  output [7:0]dst2_02_fu_46_reg_0;
  output [6:0]q0_reg_1;
  output [7:0]dst2_02_fu_46_reg_1;
  input ap_clk;
  input clefia_s0_ce0;
  input clefia_s0_ce0_0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]DOBDO;
  input [7:0]Q;
  input [7:0]\y_2_reg_387_reg[5] ;
  input \y_0_reg_377_reg[5] ;
  input \y_2_reg_387_reg[5]_0 ;
  input \y_3_reg_392_reg[3] ;
  input \y_0_reg_377_reg[4] ;
  input \y_1_reg_382_reg[2] ;
  input \y_1_reg_382_reg[2]_0 ;
  input \y_0_reg_377_reg[2] ;
  input \y_3_reg_392_reg[2] ;
  input \y_3_reg_392_reg[2]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]dst2_02_fu_46_reg;
  wire [7:0]dst2_02_fu_46_reg_0;
  wire [7:0]dst2_02_fu_46_reg_1;
  wire [7:0]q0_reg_0;
  wire [6:0]q0_reg_1;
  wire \y_0_reg_377_reg[2] ;
  wire \y_0_reg_377_reg[4] ;
  wire \y_0_reg_377_reg[5] ;
  wire \y_1_reg_382[4]_i_2__0_n_0 ;
  wire \y_1_reg_382_reg[2] ;
  wire \y_1_reg_382_reg[2]_0 ;
  wire [7:0]\y_2_reg_387_reg[5] ;
  wire \y_2_reg_387_reg[5]_0 ;
  wire \y_3_reg_392[4]_i_2__0_n_0 ;
  wire \y_3_reg_392_reg[2] ;
  wire \y_3_reg_392_reg[2]_0 ;
  wire \y_3_reg_392_reg[3] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_1_fu_663/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0),
        .ENBWREN(clefia_s0_ce0_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[0]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(DOBDO[6]),
        .I2(Q[0]),
        .I3(D[6]),
        .I4(\y_2_reg_387_reg[5] [7]),
        .O(dst2_02_fu_46_reg[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[1]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(DOBDO[7]),
        .I2(Q[1]),
        .I3(D[7]),
        .I4(\y_2_reg_387_reg[5] [0]),
        .O(dst2_02_fu_46_reg[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[2]_i_1__0 
       (.I0(\y_0_reg_377_reg[2] ),
        .I1(D[0]),
        .I2(Q[2]),
        .I3(D[6]),
        .I4(DOBDO[6]),
        .I5(DOBDO[0]),
        .O(dst2_02_fu_46_reg[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[3]_i_1__0 
       (.I0(\y_3_reg_392[4]_i_2__0_n_0 ),
        .I1(DOBDO[2]),
        .I2(D[1]),
        .I3(D[6]),
        .I4(DOBDO[6]),
        .I5(DOBDO[1]),
        .O(dst2_02_fu_46_reg[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[4]_i_1__0 
       (.I0(\y_0_reg_377_reg[4] ),
        .I1(\y_1_reg_382[4]_i_2__0_n_0 ),
        .I2(\y_2_reg_387_reg[5] [7]),
        .I3(DOBDO[2]),
        .I4(Q[4]),
        .I5(\y_2_reg_387_reg[5] [3]),
        .O(dst2_02_fu_46_reg[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[5]_i_1__0 
       (.I0(\y_2_reg_387_reg[5] [4]),
        .I1(DOBDO[4]),
        .I2(DOBDO[3]),
        .I3(D[7]),
        .I4(Q[5]),
        .I5(\y_0_reg_377_reg[5] ),
        .O(dst2_02_fu_46_reg[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[6]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(DOBDO[4]),
        .I2(Q[6]),
        .I3(D[4]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .O(dst2_02_fu_46_reg[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[7]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(DOBDO[5]),
        .I2(Q[7]),
        .I3(D[5]),
        .I4(\y_2_reg_387_reg[5] [6]),
        .O(dst2_02_fu_46_reg[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[0]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(Q[7]),
        .I2(\y_2_reg_387_reg[5] [0]),
        .I3(D[6]),
        .I4(D[7]),
        .O(dst2_02_fu_46_reg_0[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[1]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(Q[0]),
        .I2(\y_2_reg_387_reg[5] [1]),
        .I3(D[7]),
        .I4(D[0]),
        .O(dst2_02_fu_46_reg_0[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[2]_i_1__0 
       (.I0(\y_1_reg_382_reg[2] ),
        .I1(\y_2_reg_387_reg[5] [2]),
        .I2(D[7]),
        .I3(D[0]),
        .I4(D[1]),
        .I5(\y_1_reg_382_reg[2]_0 ),
        .O(dst2_02_fu_46_reg_0[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[3]_i_1__0 
       (.I0(Q[2]),
        .I1(D[1]),
        .I2(\y_1_reg_382[4]_i_2__0_n_0 ),
        .I3(\y_2_reg_387_reg[5]_0 ),
        .I4(DOBDO[7]),
        .I5(DOBDO[1]),
        .O(dst2_02_fu_46_reg_0[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[4]_i_1__0 
       (.I0(\y_0_reg_377_reg[5] ),
        .I1(\y_1_reg_382[4]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(DOBDO[2]),
        .I4(\y_2_reg_387_reg[5] [4]),
        .I5(Q[3]),
        .O(dst2_02_fu_46_reg_0[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_382[4]_i_2__0 
       (.I0(D[6]),
        .I1(DOBDO[6]),
        .I2(D[2]),
        .O(\y_1_reg_382[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[5]_i_1__0 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(DOBDO[3]),
        .I3(D[7]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .I5(\y_0_reg_377_reg[5] ),
        .O(dst2_02_fu_46_reg_0[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[6]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(Q[5]),
        .I2(\y_2_reg_387_reg[5] [6]),
        .I3(D[4]),
        .I4(D[5]),
        .O(dst2_02_fu_46_reg_0[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_382[7]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(Q[6]),
        .I2(\y_2_reg_387_reg[5] [7]),
        .I3(D[5]),
        .I4(D[6]),
        .O(dst2_02_fu_46_reg_0[7]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[0]_i_1__0 
       (.I0(D[0]),
        .I1(DOBDO[7]),
        .I2(\y_2_reg_387_reg[5] [7]),
        .I3(Q[6]),
        .I4(\y_2_reg_387_reg[5] [6]),
        .O(q0_reg_1[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[1]_i_1__0 
       (.I0(D[1]),
        .I1(DOBDO[0]),
        .I2(\y_2_reg_387_reg[5] [0]),
        .I3(Q[7]),
        .I4(\y_2_reg_387_reg[5] [7]),
        .O(q0_reg_1[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[2]_i_1__0 
       (.I0(\y_0_reg_377_reg[2] ),
        .I1(Q[0]),
        .I2(\y_2_reg_387_reg[5] [0]),
        .I3(\y_2_reg_387_reg[5] [6]),
        .I4(Q[6]),
        .I5(D[2]),
        .O(q0_reg_1[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[4]_i_1__0 
       (.I0(\y_2_reg_387_reg[5]_0 ),
        .I1(\y_3_reg_392_reg[3] ),
        .I2(\y_2_reg_387_reg[5] [2]),
        .I3(DOBDO[3]),
        .I4(D[4]),
        .I5(DOBDO[7]),
        .O(q0_reg_1[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[5]_i_1__0 
       (.I0(\y_2_reg_387_reg[5] [4]),
        .I1(DOBDO[4]),
        .I2(\y_2_reg_387_reg[5]_0 ),
        .I3(D[5]),
        .I4(Q[3]),
        .I5(\y_2_reg_387_reg[5] [7]),
        .O(q0_reg_1[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[6]_i_1__0 
       (.I0(D[6]),
        .I1(DOBDO[5]),
        .I2(\y_2_reg_387_reg[5] [5]),
        .I3(Q[4]),
        .I4(\y_2_reg_387_reg[5] [4]),
        .O(q0_reg_1[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_387[7]_i_1__0 
       (.I0(D[7]),
        .I1(DOBDO[6]),
        .I2(\y_2_reg_387_reg[5] [6]),
        .I3(Q[5]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .O(q0_reg_1[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(Q[7]),
        .I2(D[7]),
        .I3(Q[6]),
        .I4(\y_2_reg_387_reg[5] [6]),
        .O(dst2_02_fu_46_reg_1[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(Q[0]),
        .I2(D[0]),
        .I3(Q[7]),
        .I4(\y_2_reg_387_reg[5] [7]),
        .O(dst2_02_fu_46_reg_1[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[2]_i_1__0 
       (.I0(\y_1_reg_382_reg[2] ),
        .I1(\y_3_reg_392_reg[2] ),
        .I2(D[1]),
        .I3(D[7]),
        .I4(\y_3_reg_392_reg[2]_0 ),
        .I5(DOBDO[2]),
        .O(dst2_02_fu_46_reg_1[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[3]_i_1__0 
       (.I0(D[2]),
        .I1(Q[1]),
        .I2(\y_3_reg_392_reg[3] ),
        .I3(\y_0_reg_377_reg[4] ),
        .I4(\y_2_reg_387_reg[5] [7]),
        .I5(\y_2_reg_387_reg[5] [1]),
        .O(dst2_02_fu_46_reg_1[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(D[3]),
        .I2(\y_2_reg_387_reg[5] [6]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\y_3_reg_392[4]_i_2__0_n_0 ),
        .O(dst2_02_fu_46_reg_1[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_392[4]_i_2__0 
       (.I0(D[7]),
        .I1(\y_2_reg_387_reg[5] [2]),
        .I2(\y_2_reg_387_reg[5] [7]),
        .I3(Q[3]),
        .O(\y_3_reg_392[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_392[5]_i_1__0 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(\y_2_reg_387_reg[5]_0 ),
        .I3(DOBDO[5]),
        .I4(Q[3]),
        .I5(\y_2_reg_387_reg[5] [7]),
        .O(dst2_02_fu_46_reg_1[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(Q[5]),
        .I2(D[5]),
        .I3(Q[4]),
        .I4(\y_2_reg_387_reg[5] [4]),
        .O(dst2_02_fu_46_reg_1[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[7]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(Q[6]),
        .I2(D[6]),
        .I3(Q[5]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .O(dst2_02_fu_46_reg_1[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_27
   (DOADO,
    q0_reg_0,
    D,
    \z_reg_313_reg[4] ,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    ap_clk,
    clefia_s0_ce0_0,
    clefia_s0_ce0,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \y_1_reg_340_reg[3] ,
    \y_3_reg_350_reg[3] ,
    \y_1_reg_340_reg[5] ,
    \y_3_reg_350_reg[3]_0 ,
    \y_3_reg_350_reg[3]_1 ,
    \y_1_reg_340_reg[2] ,
    \y_1_reg_340_reg[2]_0 ,
    \y_1_reg_340_reg[3]_0 ,
    \y_3_reg_350_reg[2] ,
    \y_3_reg_350_reg[2]_0 );
  output [7:0]DOADO;
  output [7:0]q0_reg_0;
  output [6:0]D;
  output [3:0]\z_reg_313_reg[4] ;
  output [0:0]q0_reg_1;
  output q0_reg_2;
  output [3:0]q0_reg_3;
  input ap_clk;
  input clefia_s0_ce0_0;
  input clefia_s0_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\y_1_reg_340_reg[3] ;
  input [6:0]\y_3_reg_350_reg[3] ;
  input \y_1_reg_340_reg[5] ;
  input \y_3_reg_350_reg[3]_0 ;
  input \y_3_reg_350_reg[3]_1 ;
  input \y_1_reg_340_reg[2] ;
  input \y_1_reg_340_reg[2]_0 ;
  input \y_1_reg_340_reg[3]_0 ;
  input \y_3_reg_350_reg[2] ;
  input \y_3_reg_350_reg[2]_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [7:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire [7:0]q0_reg_0;
  wire [0:0]q0_reg_1;
  wire q0_reg_2;
  wire [3:0]q0_reg_3;
  wire \y_1_reg_340_reg[2] ;
  wire \y_1_reg_340_reg[2]_0 ;
  wire [7:0]\y_1_reg_340_reg[3] ;
  wire \y_1_reg_340_reg[3]_0 ;
  wire \y_1_reg_340_reg[5] ;
  wire \y_3_reg_350[4]_i_2_n_0 ;
  wire \y_3_reg_350_reg[2] ;
  wire \y_3_reg_350_reg[2]_0 ;
  wire [6:0]\y_3_reg_350_reg[3] ;
  wire \y_3_reg_350_reg[3]_0 ;
  wire \y_3_reg_350_reg[3]_1 ;
  wire [3:0]\z_reg_313_reg[4] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/clefia_s0_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057),
    .INIT_01(256'h00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028),
    .INIT_02(256'h00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF),
    .INIT_03(256'h00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042),
    .INIT_04(256'h0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4),
    .INIT_05(256'h00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030),
    .INIT_06(256'h00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6),
    .INIT_07(256'h000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9),
    .INIT_08(256'h0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD),
    .INIT_09(256'h00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003),
    .INIT_0A(256'h004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC),
    .INIT_0B(256'h0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015),
    .INIT_0C(256'h00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B),
    .INIT_0D(256'h003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E),
    .INIT_0E(256'h009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081),
    .INIT_0F(256'h008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_0}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(clefia_s0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_335[3]_i_1 
       (.I0(\y_3_reg_350[4]_i_2_n_0 ),
        .I1(\y_1_reg_340_reg[3] [2]),
        .I2(DOADO[1]),
        .I3(DOADO[6]),
        .I4(\y_1_reg_340_reg[3] [6]),
        .I5(\y_1_reg_340_reg[3] [1]),
        .O(q0_reg_1));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_340[0]_i_1 
       (.I0(\y_1_reg_340_reg[3] [6]),
        .I1(Q[7]),
        .I2(\y_3_reg_350_reg[3] [0]),
        .I3(DOADO[6]),
        .I4(DOADO[7]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_340[1]_i_1 
       (.I0(\y_1_reg_340_reg[3] [7]),
        .I1(Q[0]),
        .I2(\y_3_reg_350_reg[3] [1]),
        .I3(DOADO[7]),
        .I4(DOADO[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_340[2]_i_1 
       (.I0(\y_1_reg_340_reg[2] ),
        .I1(\y_3_reg_350_reg[3] [2]),
        .I2(DOADO[7]),
        .I3(DOADO[0]),
        .I4(DOADO[1]),
        .I5(\y_1_reg_340_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_340[3]_i_1 
       (.I0(Q[2]),
        .I1(DOADO[1]),
        .I2(q0_reg_2),
        .I3(\y_1_reg_340_reg[3]_0 ),
        .I4(\y_1_reg_340_reg[3] [7]),
        .I5(\y_1_reg_340_reg[3] [1]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_340[4]_i_2 
       (.I0(DOADO[6]),
        .I1(\y_1_reg_340_reg[3] [6]),
        .I2(DOADO[2]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_340[5]_i_1 
       (.I0(Q[4]),
        .I1(DOADO[4]),
        .I2(\y_1_reg_340_reg[3] [3]),
        .I3(DOADO[7]),
        .I4(\y_3_reg_350_reg[3] [4]),
        .I5(\y_1_reg_340_reg[5] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_340[6]_i_1 
       (.I0(\y_1_reg_340_reg[3] [4]),
        .I1(Q[5]),
        .I2(\y_3_reg_350_reg[3] [5]),
        .I3(DOADO[4]),
        .I4(DOADO[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_340[7]_i_1 
       (.I0(\y_1_reg_340_reg[3] [5]),
        .I1(Q[6]),
        .I2(\y_3_reg_350_reg[3] [6]),
        .I3(DOADO[5]),
        .I4(DOADO[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_345[0]_i_1 
       (.I0(DOADO[0]),
        .I1(\y_1_reg_340_reg[3] [7]),
        .I2(\y_3_reg_350_reg[3] [6]),
        .I3(Q[6]),
        .I4(\y_3_reg_350_reg[3] [5]),
        .O(q0_reg_3[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_345[1]_i_1 
       (.I0(DOADO[1]),
        .I1(\y_1_reg_340_reg[3] [0]),
        .I2(\y_3_reg_350_reg[3] [0]),
        .I3(Q[7]),
        .I4(\y_3_reg_350_reg[3] [6]),
        .O(q0_reg_3[1]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_345[6]_i_1 
       (.I0(DOADO[6]),
        .I1(\y_1_reg_340_reg[3] [5]),
        .I2(\y_3_reg_350_reg[3] [4]),
        .I3(Q[4]),
        .I4(\y_3_reg_350_reg[3] [3]),
        .O(q0_reg_3[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_345[7]_i_1 
       (.I0(DOADO[7]),
        .I1(\y_1_reg_340_reg[3] [6]),
        .I2(\y_3_reg_350_reg[3] [5]),
        .I3(Q[5]),
        .I4(\y_3_reg_350_reg[3] [4]),
        .O(q0_reg_3[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_350[2]_i_1 
       (.I0(\y_1_reg_340_reg[2] ),
        .I1(\y_3_reg_350_reg[2] ),
        .I2(DOADO[1]),
        .I3(DOADO[7]),
        .I4(\y_3_reg_350_reg[2]_0 ),
        .I5(\y_1_reg_340_reg[3] [2]),
        .O(\z_reg_313_reg[4] [0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_350[3]_i_1 
       (.I0(DOADO[2]),
        .I1(Q[1]),
        .I2(\y_3_reg_350_reg[3]_0 ),
        .I3(\y_3_reg_350_reg[3]_1 ),
        .I4(\y_3_reg_350_reg[3] [6]),
        .I5(\y_3_reg_350_reg[3] [1]),
        .O(\z_reg_313_reg[4] [1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_350[4]_i_1 
       (.I0(\y_1_reg_340_reg[3] [4]),
        .I1(DOADO[3]),
        .I2(\y_3_reg_350_reg[3] [5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(\y_3_reg_350[4]_i_2_n_0 ),
        .O(\z_reg_313_reg[4] [2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_350[4]_i_2 
       (.I0(DOADO[7]),
        .I1(\y_3_reg_350_reg[3] [2]),
        .I2(\y_3_reg_350_reg[3] [6]),
        .I3(Q[3]),
        .O(\y_3_reg_350[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_350[5]_i_1 
       (.I0(Q[4]),
        .I1(DOADO[4]),
        .I2(\y_1_reg_340_reg[3]_0 ),
        .I3(\y_1_reg_340_reg[3] [5]),
        .I4(Q[3]),
        .I5(\y_3_reg_350_reg[3] [6]),
        .O(\z_reg_313_reg[4] [3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
   (q0_reg_0,
    q0_reg_1,
    D,
    \z_25_reg_361_reg[4] ,
    q0_reg_2,
    \z_reg_355_reg[7] ,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    ap_clk,
    clefia_s0_ce0_0,
    q0_reg_6,
    clefia_s1_ce0,
    ADDRARDADDR,
    q0_reg_7,
    Q,
    DOADO,
    \y_2_reg_387_reg[5] ,
    \y_2_reg_387_reg[3] ,
    \y_2_reg_387_reg[3]_0 ,
    \y_1_reg_382_reg[4] ,
    \y_2_reg_387_reg[5]_0 ,
    \y_2_reg_387_reg[4] );
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [6:0]D;
  output [3:0]\z_25_reg_361_reg[4] ;
  output q0_reg_2;
  output [0:0]\z_reg_355_reg[7] ;
  output q0_reg_3;
  output q0_reg_4;
  output [3:0]q0_reg_5;
  input ap_clk;
  input clefia_s0_ce0_0;
  input q0_reg_6;
  input clefia_s1_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]q0_reg_7;
  input [7:0]Q;
  input [6:0]DOADO;
  input [7:0]\y_2_reg_387_reg[5] ;
  input \y_2_reg_387_reg[3] ;
  input \y_2_reg_387_reg[3]_0 ;
  input \y_1_reg_382_reg[4] ;
  input \y_2_reg_387_reg[5]_0 ;
  input \y_2_reg_387_reg[4] ;

  wire [7:0]ADDRARDADDR;
  wire [6:0]D;
  wire [6:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0_0;
  wire clefia_s1_ce0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire [3:0]q0_reg_5;
  wire q0_reg_6;
  wire [7:0]q0_reg_7;
  wire \y_1_reg_382_reg[4] ;
  wire \y_2_reg_387[2]_i_2_n_0 ;
  wire \y_2_reg_387_reg[3] ;
  wire \y_2_reg_387_reg[3]_0 ;
  wire \y_2_reg_387_reg[4] ;
  wire [7:0]\y_2_reg_387_reg[5] ;
  wire \y_2_reg_387_reg[5]_0 ;
  wire [3:0]\z_25_reg_361_reg[4] ;
  wire [0:0]\z_reg_355_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_2_fu_504/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_7,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(q0_reg_6),
        .REGCEAREGCE(1'b0),
        .REGCEB(clefia_s1_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[0]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[6]),
        .I2(Q[0]),
        .I3(DOADO[5]),
        .I4(\y_2_reg_387_reg[5] [7]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[1]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[7]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(\y_2_reg_387_reg[5] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[2]_i_1 
       (.I0(\y_2_reg_387[2]_i_2_n_0 ),
        .I1(DOADO[0]),
        .I2(Q[2]),
        .I3(DOADO[5]),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_0[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[4]_i_1 
       (.I0(q0_reg_3),
        .I1(\y_1_reg_382_reg[4] ),
        .I2(\y_2_reg_387_reg[5] [7]),
        .I3(q0_reg_0[2]),
        .I4(Q[4]),
        .I5(\y_2_reg_387_reg[5] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_377[5]_i_1 
       (.I0(\y_2_reg_387_reg[5] [4]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[3]),
        .I3(DOADO[6]),
        .I4(Q[5]),
        .I5(q0_reg_2),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[6]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[4]),
        .I2(Q[6]),
        .I3(DOADO[3]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_377[7]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[5]),
        .I2(Q[7]),
        .I3(DOADO[4]),
        .I4(\y_2_reg_387_reg[5] [6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_382[2]_i_2 
       (.I0(DOADO[5]),
        .I1(q0_reg_0[6]),
        .I2(q0_reg_0[0]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_382[4]_i_1 
       (.I0(q0_reg_2),
        .I1(\y_1_reg_382_reg[4] ),
        .I2(Q[7]),
        .I3(q0_reg_0[2]),
        .I4(\y_2_reg_387_reg[5] [4]),
        .I5(Q[3]),
        .O(\z_reg_355_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[2]_i_1 
       (.I0(\y_2_reg_387[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\y_2_reg_387_reg[5] [0]),
        .I3(\y_2_reg_387_reg[5] [6]),
        .I4(Q[6]),
        .I5(DOADO[1]),
        .O(\z_25_reg_361_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_387[2]_i_2 
       (.I0(\y_2_reg_387_reg[5] [1]),
        .I1(\y_2_reg_387_reg[5] [7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[7]),
        .O(\y_2_reg_387[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[3]_i_1 
       (.I0(q0_reg_2),
        .I1(\y_2_reg_387_reg[3] ),
        .I2(\y_2_reg_387_reg[5] [1]),
        .I3(q0_reg_0[2]),
        .I4(\y_2_reg_387_reg[3]_0 ),
        .I5(\y_2_reg_387_reg[5] [2]),
        .O(\z_25_reg_361_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_387[3]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(DOADO[2]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[4]_i_1 
       (.I0(\y_2_reg_387_reg[5]_0 ),
        .I1(\y_2_reg_387_reg[4] ),
        .I2(\y_2_reg_387_reg[5] [2]),
        .I3(q0_reg_0[3]),
        .I4(DOADO[3]),
        .I5(q0_reg_0[7]),
        .O(\z_25_reg_361_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_387[5]_i_1 
       (.I0(\y_2_reg_387_reg[5] [4]),
        .I1(q0_reg_0[4]),
        .I2(\y_2_reg_387_reg[5]_0 ),
        .I3(DOADO[4]),
        .I4(Q[3]),
        .I5(\y_2_reg_387_reg[5] [7]),
        .O(\z_25_reg_361_reg[4] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(Q[7]),
        .I2(DOADO[6]),
        .I3(Q[6]),
        .I4(\y_2_reg_387_reg[5] [6]),
        .O(q0_reg_5[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(Q[0]),
        .I2(DOADO[0]),
        .I3(Q[7]),
        .I4(\y_2_reg_387_reg[5] [7]),
        .O(q0_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_392[3]_i_3 
       (.I0(q0_reg_0[3]),
        .I1(DOADO[6]),
        .O(q0_reg_3));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(Q[5]),
        .I2(DOADO[4]),
        .I3(Q[4]),
        .I4(\y_2_reg_387_reg[5] [4]),
        .O(q0_reg_5[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_392[7]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(Q[6]),
        .I2(DOADO[5]),
        .I3(Q[5]),
        .I4(\y_2_reg_387_reg[5] [5]),
        .O(q0_reg_5[3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_28
   (q0_reg_0,
    q0_reg_1,
    D,
    \z_28_reg_319_reg[4] ,
    q0_reg_2,
    \z_reg_313_reg[7] ,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    ap_clk,
    clefia_s0_ce0_0,
    q0_reg_6,
    clefia_s1_ce0,
    ADDRARDADDR,
    q0_reg_7,
    Q,
    DOADO,
    \y_2_reg_345_reg[5] ,
    \y_2_reg_345_reg[3] ,
    \y_2_reg_345_reg[3]_0 ,
    \y_1_reg_340_reg[4] ,
    \y_2_reg_345_reg[5]_0 ,
    \y_2_reg_345_reg[4] );
  output [7:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [6:0]D;
  output [3:0]\z_28_reg_319_reg[4] ;
  output q0_reg_2;
  output [0:0]\z_reg_313_reg[7] ;
  output q0_reg_3;
  output q0_reg_4;
  output [3:0]q0_reg_5;
  input ap_clk;
  input clefia_s0_ce0_0;
  input q0_reg_6;
  input clefia_s1_ce0;
  input [7:0]ADDRARDADDR;
  input [7:0]q0_reg_7;
  input [7:0]Q;
  input [6:0]DOADO;
  input [7:0]\y_2_reg_345_reg[5] ;
  input \y_2_reg_345_reg[3] ;
  input \y_2_reg_345_reg[3]_0 ;
  input \y_1_reg_340_reg[4] ;
  input \y_2_reg_345_reg[5]_0 ;
  input \y_2_reg_345_reg[4] ;

  wire [7:0]ADDRARDADDR;
  wire [6:0]D;
  wire [6:0]DOADO;
  wire [7:0]Q;
  wire ap_clk;
  wire clefia_s0_ce0_0;
  wire clefia_s1_ce0;
  wire [7:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire [3:0]q0_reg_5;
  wire q0_reg_6;
  wire [7:0]q0_reg_7;
  wire \y_1_reg_340_reg[4] ;
  wire \y_2_reg_345[2]_i_2_n_0 ;
  wire \y_2_reg_345_reg[3] ;
  wire \y_2_reg_345_reg[3]_0 ;
  wire \y_2_reg_345_reg[4] ;
  wire [7:0]\y_2_reg_345_reg[5] ;
  wire \y_2_reg_345_reg[5]_0 ;
  wire [3:0]\z_28_reg_319_reg[4] ;
  wire [0:0]\z_reg_313_reg[7] ;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/grp_ClefiaF0Xor_125_fu_777/clefia_s1_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,q0_reg_7,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],q0_reg_0}),
        .DOBDO({NLW_q0_reg_DOBDO_UNCONNECTED[15:8],q0_reg_1}),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s0_ce0_0),
        .ENBWREN(q0_reg_6),
        .REGCEAREGCE(1'b0),
        .REGCEB(clefia_s1_ce0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_335[0]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(q0_reg_0[6]),
        .I2(Q[0]),
        .I3(DOADO[5]),
        .I4(\y_2_reg_345_reg[5] [7]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_335[1]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(q0_reg_0[7]),
        .I2(Q[1]),
        .I3(DOADO[6]),
        .I4(\y_2_reg_345_reg[5] [0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_335[2]_i_1 
       (.I0(\y_2_reg_345[2]_i_2_n_0 ),
        .I1(DOADO[0]),
        .I2(Q[2]),
        .I3(DOADO[5]),
        .I4(q0_reg_0[6]),
        .I5(q0_reg_0[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_335[4]_i_1 
       (.I0(q0_reg_3),
        .I1(\y_1_reg_340_reg[4] ),
        .I2(\y_2_reg_345_reg[5] [7]),
        .I3(q0_reg_0[2]),
        .I4(Q[4]),
        .I5(\y_2_reg_345_reg[5] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_335[5]_i_1 
       (.I0(\y_2_reg_345_reg[5] [4]),
        .I1(q0_reg_0[4]),
        .I2(q0_reg_0[3]),
        .I3(DOADO[6]),
        .I4(Q[5]),
        .I5(q0_reg_2),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_335[6]_i_1 
       (.I0(q0_reg_0[5]),
        .I1(q0_reg_0[4]),
        .I2(Q[6]),
        .I3(DOADO[3]),
        .I4(\y_2_reg_345_reg[5] [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_335[7]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(q0_reg_0[5]),
        .I2(Q[7]),
        .I3(DOADO[4]),
        .I4(\y_2_reg_345_reg[5] [6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \y_1_reg_340[2]_i_2 
       (.I0(DOADO[5]),
        .I1(q0_reg_0[6]),
        .I2(q0_reg_0[0]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_340[4]_i_1 
       (.I0(q0_reg_2),
        .I1(\y_1_reg_340_reg[4] ),
        .I2(Q[7]),
        .I3(q0_reg_0[2]),
        .I4(\y_2_reg_345_reg[5] [4]),
        .I5(Q[3]),
        .O(\z_reg_313_reg[7] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_345[2]_i_1 
       (.I0(\y_2_reg_345[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\y_2_reg_345_reg[5] [0]),
        .I3(\y_2_reg_345_reg[5] [6]),
        .I4(Q[6]),
        .I5(DOADO[1]),
        .O(\z_28_reg_319_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_345[2]_i_2 
       (.I0(\y_2_reg_345_reg[5] [1]),
        .I1(\y_2_reg_345_reg[5] [7]),
        .I2(q0_reg_0[1]),
        .I3(q0_reg_0[7]),
        .O(\y_2_reg_345[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_345[3]_i_1 
       (.I0(q0_reg_2),
        .I1(\y_2_reg_345_reg[3] ),
        .I2(\y_2_reg_345_reg[5] [1]),
        .I3(q0_reg_0[2]),
        .I4(\y_2_reg_345_reg[3]_0 ),
        .I5(\y_2_reg_345_reg[5] [2]),
        .O(\z_28_reg_319_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_2_reg_345[3]_i_2 
       (.I0(q0_reg_0[7]),
        .I1(DOADO[2]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_345[4]_i_1 
       (.I0(\y_2_reg_345_reg[5]_0 ),
        .I1(\y_2_reg_345_reg[4] ),
        .I2(\y_2_reg_345_reg[5] [2]),
        .I3(q0_reg_0[3]),
        .I4(DOADO[3]),
        .I5(q0_reg_0[7]),
        .O(\z_28_reg_319_reg[4] [2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_345[5]_i_1 
       (.I0(\y_2_reg_345_reg[5] [4]),
        .I1(q0_reg_0[4]),
        .I2(\y_2_reg_345_reg[5]_0 ),
        .I3(DOADO[4]),
        .I4(Q[3]),
        .I5(\y_2_reg_345_reg[5] [7]),
        .O(\z_28_reg_319_reg[4] [3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_350[0]_i_1 
       (.I0(q0_reg_0[0]),
        .I1(Q[7]),
        .I2(DOADO[6]),
        .I3(Q[6]),
        .I4(\y_2_reg_345_reg[5] [6]),
        .O(q0_reg_5[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_350[1]_i_1 
       (.I0(q0_reg_0[1]),
        .I1(Q[0]),
        .I2(DOADO[0]),
        .I3(Q[7]),
        .I4(\y_2_reg_345_reg[5] [7]),
        .O(q0_reg_5[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \y_3_reg_350[3]_i_3 
       (.I0(q0_reg_0[3]),
        .I1(DOADO[6]),
        .O(q0_reg_3));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_350[6]_i_1 
       (.I0(q0_reg_0[6]),
        .I1(Q[5]),
        .I2(DOADO[4]),
        .I3(Q[4]),
        .I4(\y_2_reg_345_reg[5] [4]),
        .O(q0_reg_5[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_350[7]_i_1 
       (.I0(q0_reg_0[7]),
        .I1(Q[6]),
        .I2(DOADO[5]),
        .I3(Q[5]),
        .I4(\y_2_reg_345_reg[5] [5]),
        .O(q0_reg_5[3]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor" *) 
module design_1_clefia_0_0_clefia_ClefiaF1Xor
   (\idx_fu_38_reg[2] ,
    clefia_s0_ce0,
    fout_2_address0,
    E,
    p_0_in__2,
    \tmp_reg_224_reg[7] ,
    fin_2_address0,
    D,
    ADDRARDADDR,
    con192_ce0,
    grp_ClefiaF1Xor_fu_702_dst_offset1,
    \ap_CS_fsm_reg[5]_0 ,
    grp_ClefiaF1Xor_fu_702_src_ce0,
    grp_ClefiaF1Xor_fu_702_src_address0,
    ADDRBWRADDR,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    grp_ClefiaF1Xor_fu_702_ap_start_reg,
    q0_reg_3,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    Q,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \ap_CS_fsm_reg[294] ,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    con192_address0,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    grp_ClefiaF0Xor_1_fu_663_rk_address0,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    grp_ClefiaF1Xor_fu_702_ap_start_reg0,
    SR,
    ap_clk,
    dst_03_fu_50_reg,
    \z_22_reg_403_reg[7]_0 );
  output \idx_fu_38_reg[2] ;
  output clefia_s0_ce0;
  output [4:0]fout_2_address0;
  output [0:0]E;
  output p_0_in__2;
  output [7:0]\tmp_reg_224_reg[7] ;
  output [0:0]fin_2_address0;
  output [39:0]D;
  output [6:0]ADDRARDADDR;
  output con192_ce0;
  output grp_ClefiaF1Xor_fu_702_dst_offset1;
  output \ap_CS_fsm_reg[5]_0 ;
  output grp_ClefiaF1Xor_fu_702_src_ce0;
  output [3:0]grp_ClefiaF1Xor_fu_702_src_address0;
  output [7:0]ADDRBWRADDR;
  input q0_reg;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input grp_ClefiaF1Xor_fu_702_ap_start_reg;
  input q0_reg_3;
  input \q0_reg[7] ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [7:0]\q0_reg[7]_4 ;
  input [0:0]Q;
  input [7:0]\q0_reg[7]_5 ;
  input \q0_reg[7]_6 ;
  input \q0_reg[7]_7 ;
  input \q0_reg[7]_8 ;
  input [39:0]\ap_CS_fsm_reg[294] ;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input [6:0]con192_address0;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  input [0:0]q0_reg_11;
  input q0_reg_12;
  input [0:0]q0_reg_13;
  input grp_ClefiaF1Xor_fu_702_ap_start_reg0;
  input [0:0]SR;
  input ap_clk;
  input [7:0]dst_03_fu_50_reg;
  input [7:0]\z_22_reg_403_reg[7]_0 ;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [39:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln124_30_fu_144_p2;
  wire [4:4]add_ln185_reg_429;
  wire [39:0]\ap_CS_fsm_reg[294] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire [6:0]con192_address0;
  wire con192_ce0;
  wire [7:0]dst16_04_fu_54;
  wire [7:0]dst_03_fu_50_reg;
  wire [0:0]fin_2_address0;
  wire [4:0]fout_2_address0;
  wire grp_ByteCpy_118_fu_110_ap_start_reg;
  wire [4:0]grp_ByteCpy_118_fu_110_dst_address0;
  wire grp_ByteCpy_118_fu_110_dst_we0;
  wire grp_ByteCpy_118_fu_110_n_10;
  wire grp_ByteCpy_118_fu_110_src_ce0;
  wire grp_ByteXor_11150_fu_98_ap_start_reg;
  wire grp_ByteXor_11150_fu_98_n_27;
  wire grp_ByteXor_11150_fu_98_n_40;
  wire grp_ByteXor_fu_191_ap_start_reg;
  wire grp_ByteXor_fu_191_n_64;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg0;
  wire grp_ClefiaF1Xor_fu_702_dst_offset1;
  wire [1:0]grp_ClefiaF1Xor_fu_702_rk_address0;
  wire grp_ClefiaF1Xor_fu_702_rk_ce0;
  wire [3:0]grp_ClefiaF1Xor_fu_702_src_address0;
  wire grp_ClefiaF1Xor_fu_702_src_ce0;
  wire [2:0]idx_fu_32_reg;
  wire [3:3]idx_fu_32_reg__0;
  wire \idx_fu_38_reg[2] ;
  wire p_0_in__2;
  wire [6:3]p_1_in;
  wire [7:0]q0;
  wire q0_reg;
  wire \q0_reg[7] ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [7:0]\q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire [0:0]q0_reg_11;
  wire q0_reg_12;
  wire [0:0]q0_reg_13;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire [7:0]q1;
  wire [4:4]tmp_2_ClefiaMul2_fu_134_ap_return;
  wire [4:4]tmp_9_ClefiaMul2_fu_173_ap_return;
  wire [7:0]\tmp_reg_224_reg[7] ;
  wire [7:0]x_1_reg_354;
  wire [7:0]y_0_fu_257_p2;
  wire [7:0]y_0_reg_409;
  wire \y_0_reg_409[2]_i_2__0_n_0 ;
  wire [7:0]y_1_fu_281_p2;
  wire [7:0]y_1_reg_414;
  wire \y_1_reg_414[2]_i_2__0_n_0 ;
  wire [7:0]y_2_fu_305_p2;
  wire [7:0]y_2_reg_419;
  wire \y_2_reg_419[3]_i_2__0_n_0 ;
  wire \y_2_reg_419[4]_i_2__0_n_0 ;
  wire \y_2_reg_419[5]_i_2__0_n_0 ;
  wire \y_2_reg_419[6]_i_2__0_n_0 ;
  wire [7:0]y_3_fu_323_p2;
  wire [7:0]y_3_reg_424;
  wire \y_3_reg_424[2]_i_2__0_n_0 ;
  wire [7:0]z_22_reg_403;
  wire [7:0]\z_22_reg_403_reg[7]_0 ;
  wire [7:0]z_23_reg_391;
  wire [7:0]z_24_reg_397;
  wire [7:0]z_reg_380;

  FDRE \add_ln185_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_ClefiaF1Xor_fu_702_dst_offset1),
        .Q(add_ln185_reg_429),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteCpy_118_14 grp_ByteCpy_118_fu_110
       (.D(ap_NS_fsm[4:3]),
        .Q({grp_ByteCpy_118_fu_110_dst_we0,grp_ByteCpy_118_fu_110_src_ce0}),
        .SR(SR),
        .\add_ln117_6_reg_158_reg[4]_0 (grp_ByteCpy_118_fu_110_dst_address0),
        .\add_ln185_reg_429_reg[4] ({\ap_CS_fsm_reg[294] [39],\ap_CS_fsm_reg[294] [35],\ap_CS_fsm_reg[294] [31],\ap_CS_fsm_reg[294] [27],\ap_CS_fsm_reg[294] [23],\ap_CS_fsm_reg[294] [19],\ap_CS_fsm_reg[294] [15],\ap_CS_fsm_reg[294] [11],\ap_CS_fsm_reg[294] [7],\ap_CS_fsm_reg[294] [3]}),
        .\ap_CS_fsm_reg[210] (grp_ClefiaF1Xor_fu_702_dst_offset1),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_118_fu_110_n_10),
        .ap_clk(ap_clk),
        .grp_ByteCpy_118_fu_110_ap_start_reg(grp_ByteCpy_118_fu_110_ap_start_reg),
        .grp_ClefiaF1Xor_fu_702_src_address0(grp_ClefiaF1Xor_fu_702_src_address0[3]),
        .\idx_fu_32_reg[3]_0 ({idx_fu_32_reg__0,idx_fu_32_reg}),
        .ram_reg_0_31_0_0_i_7__4({ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ram_reg_0_31_0_0_i_7__4_0(add_ln124_30_fu_144_p2));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_118_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_118_fu_110_n_10),
        .Q(grp_ByteCpy_118_fu_110_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_11150 grp_ByteXor_11150_fu_98
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(q1),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF1Xor_fu_702_rk_ce0),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .con192_address0(con192_address0),
        .con192_ce0(con192_ce0),
        .\dst16_04_fu_54_reg[7]_0 (dst16_04_fu_54),
        .dst_03_fu_50_reg_0(q0),
        .dst_03_fu_50_reg_1(dst_03_fu_50_reg),
        .grp_ByteXor_11150_fu_98_ap_start_reg(grp_ByteXor_11150_fu_98_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_rk_address0(grp_ClefiaF0Xor_1_fu_663_rk_address0),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg_reg(grp_ByteXor_11150_fu_98_n_40),
        .grp_ClefiaF1Xor_fu_702_rk_address0(grp_ClefiaF1Xor_fu_702_rk_address0),
        .\idx_fu_38_reg[2]_0 (\idx_fu_38_reg[2] ),
        .\idx_fu_38_reg[2]_1 (grp_ByteXor_11150_fu_98_n_27),
        .q0_reg(q0_reg),
        .q0_reg_0(q0_reg_0),
        .q0_reg_1(q0_reg_1),
        .q0_reg_10(q0_reg_10),
        .q0_reg_11(q0_reg_11),
        .q0_reg_12(q0_reg_12),
        .q0_reg_13(q0_reg_13),
        .q0_reg_14(x_1_reg_354),
        .q0_reg_2(q0_reg_2),
        .q0_reg_3(q0_reg_4),
        .q0_reg_4(q0_reg_3),
        .q0_reg_5(q0_reg_5),
        .q0_reg_6(q0_reg_6),
        .q0_reg_7(q0_reg_7),
        .q0_reg_8(q0_reg_8),
        .q0_reg_9(q0_reg_9));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_11150_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_11150_fu_98_n_40),
        .Q(grp_ByteXor_11150_fu_98_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor grp_ByteXor_fu_191
       (.D(D),
        .E(E),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .add_ln185_reg_429(add_ln185_reg_429),
        .\ap_CS_fsm_reg[294] (\ap_CS_fsm_reg[294] ),
        .\ap_CS_fsm_reg[4] ({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[4]_0 (grp_ByteXor_fu_191_n_64),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .ap_clk(ap_clk),
        .fin_2_address0(fin_2_address0),
        .fout_2_address0(fout_2_address0),
        .grp_ByteXor_fu_191_ap_start_reg(grp_ByteXor_fu_191_ap_start_reg),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg0(grp_ClefiaF1Xor_fu_702_ap_start_reg0),
        .grp_ClefiaF1Xor_fu_702_rk_address0(grp_ClefiaF1Xor_fu_702_rk_address0),
        .grp_ClefiaF1Xor_fu_702_src_address0(grp_ClefiaF1Xor_fu_702_src_address0[2:0]),
        .grp_ClefiaF1Xor_fu_702_src_ce0(grp_ClefiaF1Xor_fu_702_src_ce0),
        .\idx_fu_40_reg[2]_0 (add_ln124_30_fu_144_p2),
        .p_0_in__2(p_0_in__2),
        .\q0_reg[7] (grp_ByteCpy_118_fu_110_dst_address0),
        .\q0_reg[7]_0 (q0_reg_3),
        .\q0_reg[7]_1 (\q0_reg[7] ),
        .\q0_reg[7]_10 (\q0_reg[7]_6 ),
        .\q0_reg[7]_11 (\q0_reg[7]_7 ),
        .\q0_reg[7]_12 ({idx_fu_32_reg__0,idx_fu_32_reg}),
        .\q0_reg[7]_13 (\q0_reg[7]_8 ),
        .\q0_reg[7]_14 (grp_ClefiaF1Xor_fu_702_rk_ce0),
        .\q0_reg[7]_2 (\q0_reg[7]_0 ),
        .\q0_reg[7]_3 (\q0_reg[7]_1 ),
        .\q0_reg[7]_4 (\q0_reg[7]_2 ),
        .\q0_reg[7]_5 ({grp_ByteCpy_118_fu_110_dst_we0,grp_ByteCpy_118_fu_110_src_ce0}),
        .\q0_reg[7]_6 (\q0_reg[7]_3 ),
        .\q0_reg[7]_7 (\q0_reg[7]_4 ),
        .\q0_reg[7]_8 (Q),
        .\q0_reg[7]_9 (\q0_reg[7]_5 ),
        .ram_reg_0_31_0_0_i_5__4(grp_ByteXor_11150_fu_98_n_27),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7] ),
        .\tmp_reg_224_reg[7]_1 (y_3_reg_424),
        .\tmp_reg_224_reg[7]_2 (y_2_reg_419),
        .\tmp_reg_224_reg[7]_3 (y_1_reg_414),
        .\tmp_reg_224_reg[7]_4 (y_0_reg_409));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_fu_191_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_fu_191_n_64),
        .Q(grp_ByteXor_fu_191_ap_start_reg),
        .R(SR));
  FDRE \x_1_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[0]),
        .Q(x_1_reg_354[0]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[1]),
        .Q(x_1_reg_354[1]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[2]),
        .Q(x_1_reg_354[2]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[3]),
        .Q(x_1_reg_354[3]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[4]),
        .Q(x_1_reg_354[4]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[5]),
        .Q(x_1_reg_354[5]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[6]),
        .Q(x_1_reg_354[6]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[7]),
        .Q(x_1_reg_354[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[0]_i_1__0 
       (.I0(z_reg_380[0]),
        .I1(z_24_reg_397[5]),
        .I2(z_22_reg_403[5]),
        .I3(z_24_reg_397[7]),
        .I4(z_23_reg_391[7]),
        .O(y_0_fu_257_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[1]_i_1__0 
       (.I0(z_reg_380[1]),
        .I1(z_24_reg_397[6]),
        .I2(z_22_reg_403[6]),
        .I3(z_24_reg_397[0]),
        .I4(z_23_reg_391[0]),
        .O(y_0_fu_257_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[2]_i_1__0 
       (.I0(z_reg_380[2]),
        .I1(\y_0_reg_409[2]_i_2__0_n_0 ),
        .I2(z_24_reg_397[1]),
        .I3(z_24_reg_397[7]),
        .I4(z_23_reg_391[1]),
        .I5(z_23_reg_391[7]),
        .O(y_0_fu_257_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[2]_i_2__0 
       (.I0(z_24_reg_397[7]),
        .I1(z_24_reg_397[5]),
        .I2(z_22_reg_403[7]),
        .I3(z_22_reg_403[5]),
        .O(\y_0_reg_409[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[3]_i_1__0 
       (.I0(z_reg_380[3]),
        .I1(\y_2_reg_419[3]_i_2__0_n_0 ),
        .I2(z_24_reg_397[2]),
        .I3(z_24_reg_397[7]),
        .I4(z_23_reg_391[2]),
        .I5(z_23_reg_391[7]),
        .O(y_0_fu_257_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[4]_i_1__0 
       (.I0(z_reg_380[4]),
        .I1(\y_2_reg_419[4]_i_2__0_n_0 ),
        .I2(z_24_reg_397[3]),
        .I3(z_24_reg_397[7]),
        .I4(z_23_reg_391[3]),
        .I5(z_23_reg_391[7]),
        .O(y_0_fu_257_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[5]_i_1__0 
       (.I0(z_reg_380[5]),
        .I1(\y_2_reg_419[5]_i_2__0_n_0 ),
        .I2(z_24_reg_397[4]),
        .I3(z_23_reg_391[4]),
        .O(y_0_fu_257_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[6]_i_1__0 
       (.I0(z_reg_380[6]),
        .I1(\y_2_reg_419[6]_i_2__0_n_0 ),
        .I2(z_24_reg_397[5]),
        .I3(z_23_reg_391[5]),
        .O(y_0_fu_257_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[7]_i_1__0 
       (.I0(z_reg_380[7]),
        .I1(z_24_reg_397[4]),
        .I2(z_22_reg_403[4]),
        .I3(z_24_reg_397[6]),
        .I4(z_23_reg_391[6]),
        .O(y_0_fu_257_p2[7]));
  FDRE \y_0_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[0]),
        .Q(y_0_reg_409[0]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[1]),
        .Q(y_0_reg_409[1]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[2]),
        .Q(y_0_reg_409[2]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[3]),
        .Q(y_0_reg_409[3]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[4]),
        .Q(y_0_reg_409[4]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[5]),
        .Q(y_0_reg_409[5]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[6]),
        .Q(y_0_reg_409[6]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[7]),
        .Q(y_0_reg_409[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[0]_i_1__0 
       (.I0(z_reg_380[5]),
        .I1(z_23_reg_391[5]),
        .I2(z_24_reg_397[7]),
        .I3(z_23_reg_391[7]),
        .I4(z_22_reg_403[0]),
        .O(y_1_fu_281_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[1]_i_1__0 
       (.I0(z_reg_380[6]),
        .I1(z_23_reg_391[6]),
        .I2(z_24_reg_397[0]),
        .I3(z_23_reg_391[0]),
        .I4(z_22_reg_403[1]),
        .O(y_1_fu_281_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[2]_i_1__0 
       (.I0(z_reg_380[5]),
        .I1(z_reg_380[7]),
        .I2(z_23_reg_391[5]),
        .I3(z_23_reg_391[7]),
        .I4(\y_1_reg_414[2]_i_2__0_n_0 ),
        .I5(z_22_reg_403[2]),
        .O(y_1_fu_281_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[2]_i_2__0 
       (.I0(z_24_reg_397[1]),
        .I1(z_24_reg_397[7]),
        .I2(z_23_reg_391[1]),
        .I3(z_23_reg_391[7]),
        .O(\y_1_reg_414[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[3]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(z_24_reg_397[2]),
        .I2(z_24_reg_397[7]),
        .I3(z_23_reg_391[2]),
        .I4(z_23_reg_391[7]),
        .I5(z_22_reg_403[3]),
        .O(y_1_fu_281_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[4]_i_1__0 
       (.I0(p_1_in[4]),
        .I1(z_24_reg_397[3]),
        .I2(z_24_reg_397[7]),
        .I3(z_23_reg_391[3]),
        .I4(z_23_reg_391[7]),
        .I5(z_22_reg_403[4]),
        .O(y_1_fu_281_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[5]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(z_24_reg_397[4]),
        .I2(z_23_reg_391[4]),
        .I3(z_22_reg_403[5]),
        .O(y_1_fu_281_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[6]_i_1__0 
       (.I0(p_1_in[6]),
        .I1(z_24_reg_397[5]),
        .I2(z_23_reg_391[5]),
        .I3(z_22_reg_403[6]),
        .O(y_1_fu_281_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[7]_i_1__0 
       (.I0(z_reg_380[4]),
        .I1(z_23_reg_391[4]),
        .I2(z_24_reg_397[6]),
        .I3(z_23_reg_391[6]),
        .I4(z_22_reg_403[7]),
        .O(y_1_fu_281_p2[7]));
  FDRE \y_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[0]),
        .Q(y_1_reg_414[0]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[1]),
        .Q(y_1_reg_414[1]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[2]),
        .Q(y_1_reg_414[2]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[3]),
        .Q(y_1_reg_414[3]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[4]),
        .Q(y_1_reg_414[4]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[5]),
        .Q(y_1_reg_414[5]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[6]),
        .Q(y_1_reg_414[6]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[7]),
        .Q(y_1_reg_414[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[0]_i_1__0 
       (.I0(z_23_reg_391[0]),
        .I1(z_22_reg_403[7]),
        .I2(z_reg_380[7]),
        .I3(z_24_reg_397[5]),
        .I4(z_22_reg_403[5]),
        .O(y_2_fu_305_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[1]_i_1__0 
       (.I0(z_23_reg_391[1]),
        .I1(z_22_reg_403[0]),
        .I2(z_reg_380[0]),
        .I3(z_24_reg_397[6]),
        .I4(z_22_reg_403[6]),
        .O(y_2_fu_305_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[2]_i_1__0 
       (.I0(z_23_reg_391[2]),
        .I1(\y_3_reg_424[2]_i_2__0_n_0 ),
        .I2(z_24_reg_397[7]),
        .I3(z_24_reg_397[5]),
        .I4(z_22_reg_403[7]),
        .I5(z_22_reg_403[5]),
        .O(y_2_fu_305_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[3]_i_1__0 
       (.I0(z_23_reg_391[3]),
        .I1(z_22_reg_403[2]),
        .I2(z_22_reg_403[7]),
        .I3(z_reg_380[2]),
        .I4(z_reg_380[7]),
        .I5(\y_2_reg_419[3]_i_2__0_n_0 ),
        .O(y_2_fu_305_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[3]_i_2__0 
       (.I0(z_24_reg_397[6]),
        .I1(z_24_reg_397[0]),
        .I2(z_24_reg_397[5]),
        .I3(z_22_reg_403[6]),
        .I4(z_22_reg_403[0]),
        .I5(z_22_reg_403[5]),
        .O(\y_2_reg_419[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[4]_i_1__0 
       (.I0(z_23_reg_391[4]),
        .I1(z_22_reg_403[3]),
        .I2(z_22_reg_403[7]),
        .I3(z_reg_380[3]),
        .I4(z_reg_380[7]),
        .I5(\y_2_reg_419[4]_i_2__0_n_0 ),
        .O(y_2_fu_305_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[4]_i_2__0 
       (.I0(z_24_reg_397[6]),
        .I1(z_24_reg_397[1]),
        .I2(z_24_reg_397[7]),
        .I3(z_24_reg_397[5]),
        .I4(tmp_2_ClefiaMul2_fu_134_ap_return),
        .O(\y_2_reg_419[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[4]_i_3__0 
       (.I0(z_22_reg_403[5]),
        .I1(z_22_reg_403[7]),
        .I2(z_22_reg_403[1]),
        .I3(z_22_reg_403[6]),
        .O(tmp_2_ClefiaMul2_fu_134_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[5]_i_1__0 
       (.I0(z_23_reg_391[5]),
        .I1(z_22_reg_403[4]),
        .I2(z_reg_380[4]),
        .I3(\y_2_reg_419[5]_i_2__0_n_0 ),
        .O(y_2_fu_305_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[5]_i_2__0 
       (.I0(z_24_reg_397[7]),
        .I1(z_24_reg_397[2]),
        .I2(z_24_reg_397[6]),
        .I3(z_22_reg_403[7]),
        .I4(z_22_reg_403[2]),
        .I5(z_22_reg_403[6]),
        .O(\y_2_reg_419[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[6]_i_1__0 
       (.I0(z_23_reg_391[6]),
        .I1(z_22_reg_403[5]),
        .I2(z_reg_380[5]),
        .I3(\y_2_reg_419[6]_i_2__0_n_0 ),
        .O(y_2_fu_305_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[6]_i_2__0 
       (.I0(z_24_reg_397[3]),
        .I1(z_24_reg_397[7]),
        .I2(z_22_reg_403[3]),
        .I3(z_22_reg_403[7]),
        .O(\y_2_reg_419[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[7]_i_1__0 
       (.I0(z_23_reg_391[7]),
        .I1(z_22_reg_403[6]),
        .I2(z_reg_380[6]),
        .I3(z_24_reg_397[4]),
        .I4(z_22_reg_403[4]),
        .O(y_2_fu_305_p2[7]));
  FDRE \y_2_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[0]),
        .Q(y_2_reg_419[0]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[1]),
        .Q(y_2_reg_419[1]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[2]),
        .Q(y_2_reg_419[2]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[3]),
        .Q(y_2_reg_419[3]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[4]),
        .Q(y_2_reg_419[4]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[5]),
        .Q(y_2_reg_419[5]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[6]),
        .Q(y_2_reg_419[6]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[7]),
        .Q(y_2_reg_419[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[0]_i_1__0 
       (.I0(z_24_reg_397[0]),
        .I1(z_22_reg_403[7]),
        .I2(z_reg_380[7]),
        .I3(z_23_reg_391[5]),
        .I4(z_reg_380[5]),
        .O(y_3_fu_323_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[1]_i_1__0 
       (.I0(z_24_reg_397[1]),
        .I1(z_22_reg_403[0]),
        .I2(z_reg_380[0]),
        .I3(z_23_reg_391[6]),
        .I4(z_reg_380[6]),
        .O(y_3_fu_323_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[2]_i_1__0 
       (.I0(z_24_reg_397[2]),
        .I1(\y_3_reg_424[2]_i_2__0_n_0 ),
        .I2(z_23_reg_391[7]),
        .I3(z_23_reg_391[5]),
        .I4(z_reg_380[7]),
        .I5(z_reg_380[5]),
        .O(y_3_fu_323_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[2]_i_2__0 
       (.I0(z_22_reg_403[1]),
        .I1(z_22_reg_403[7]),
        .I2(z_reg_380[1]),
        .I3(z_reg_380[7]),
        .O(\y_3_reg_424[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[3]_i_1__0 
       (.I0(z_24_reg_397[3]),
        .I1(z_22_reg_403[2]),
        .I2(z_22_reg_403[7]),
        .I3(z_reg_380[2]),
        .I4(z_reg_380[7]),
        .I5(p_1_in[3]),
        .O(y_3_fu_323_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[3]_i_2__0 
       (.I0(z_23_reg_391[6]),
        .I1(z_23_reg_391[0]),
        .I2(z_23_reg_391[5]),
        .I3(z_reg_380[6]),
        .I4(z_reg_380[0]),
        .I5(z_reg_380[5]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[4]_i_1__0 
       (.I0(z_24_reg_397[4]),
        .I1(z_22_reg_403[3]),
        .I2(z_22_reg_403[7]),
        .I3(z_reg_380[3]),
        .I4(z_reg_380[7]),
        .I5(p_1_in[4]),
        .O(y_3_fu_323_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[4]_i_2__0 
       (.I0(z_23_reg_391[6]),
        .I1(z_23_reg_391[1]),
        .I2(z_23_reg_391[7]),
        .I3(z_23_reg_391[5]),
        .I4(tmp_9_ClefiaMul2_fu_173_ap_return),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[4]_i_3__0 
       (.I0(z_reg_380[5]),
        .I1(z_reg_380[7]),
        .I2(z_reg_380[1]),
        .I3(z_reg_380[6]),
        .O(tmp_9_ClefiaMul2_fu_173_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[5]_i_1__0 
       (.I0(z_24_reg_397[5]),
        .I1(z_22_reg_403[4]),
        .I2(z_reg_380[4]),
        .I3(p_1_in[5]),
        .O(y_3_fu_323_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[5]_i_2__0 
       (.I0(z_23_reg_391[7]),
        .I1(z_23_reg_391[2]),
        .I2(z_23_reg_391[6]),
        .I3(z_reg_380[7]),
        .I4(z_reg_380[2]),
        .I5(z_reg_380[6]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[6]_i_1__0 
       (.I0(z_24_reg_397[6]),
        .I1(z_22_reg_403[5]),
        .I2(z_reg_380[5]),
        .I3(p_1_in[6]),
        .O(y_3_fu_323_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[6]_i_2__0 
       (.I0(z_23_reg_391[3]),
        .I1(z_23_reg_391[7]),
        .I2(z_reg_380[3]),
        .I3(z_reg_380[7]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[7]_i_1__0 
       (.I0(z_24_reg_397[7]),
        .I1(z_22_reg_403[6]),
        .I2(z_reg_380[6]),
        .I3(z_23_reg_391[4]),
        .I4(z_reg_380[4]),
        .O(y_3_fu_323_p2[7]));
  FDRE \y_3_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[0]),
        .Q(y_3_reg_424[0]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[1]),
        .Q(y_3_reg_424[1]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[2]),
        .Q(y_3_reg_424[2]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[3]),
        .Q(y_3_reg_424[3]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[4]),
        .Q(y_3_reg_424[4]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[5]),
        .Q(y_3_reg_424[5]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[6]),
        .Q(y_3_reg_424[6]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[7]),
        .Q(y_3_reg_424[7]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [0]),
        .Q(z_22_reg_403[0]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [1]),
        .Q(z_22_reg_403[1]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [2]),
        .Q(z_22_reg_403[2]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [3]),
        .Q(z_22_reg_403[3]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [4]),
        .Q(z_22_reg_403[4]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [5]),
        .Q(z_22_reg_403[5]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [6]),
        .Q(z_22_reg_403[6]),
        .R(1'b0));
  FDRE \z_22_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_22_reg_403_reg[7]_0 [7]),
        .Q(z_22_reg_403[7]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(z_23_reg_391[0]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(z_23_reg_391[1]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(z_23_reg_391[2]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(z_23_reg_391[3]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(z_23_reg_391[4]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(z_23_reg_391[5]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(z_23_reg_391[6]),
        .R(1'b0));
  FDRE \z_23_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(z_23_reg_391[7]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [0]),
        .Q(z_24_reg_397[0]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [1]),
        .Q(z_24_reg_397[1]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [2]),
        .Q(z_24_reg_397[2]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [3]),
        .Q(z_24_reg_397[3]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [4]),
        .Q(z_24_reg_397[4]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [5]),
        .Q(z_24_reg_397[5]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [6]),
        .Q(z_24_reg_397[6]),
        .R(1'b0));
  FDRE \z_24_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_22_reg_403_reg[7]_0 [7]),
        .Q(z_24_reg_397[7]),
        .R(1'b0));
  FDRE \z_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[0]),
        .Q(z_reg_380[0]),
        .R(1'b0));
  FDRE \z_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[1]),
        .Q(z_reg_380[1]),
        .R(1'b0));
  FDRE \z_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[2]),
        .Q(z_reg_380[2]),
        .R(1'b0));
  FDRE \z_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[3]),
        .Q(z_reg_380[3]),
        .R(1'b0));
  FDRE \z_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[4]),
        .Q(z_reg_380[4]),
        .R(1'b0));
  FDRE \z_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[5]),
        .Q(z_reg_380[5]),
        .R(1'b0));
  FDRE \z_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[6]),
        .Q(z_reg_380[6]),
        .R(1'b0));
  FDRE \z_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q1[7]),
        .Q(z_reg_380[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor_1" *) 
module design_1_clefia_0_0_clefia_ClefiaF1Xor_1
   (\trunc_ln124_reg_273_reg[1] ,
    clefia_s0_ce0,
    p_0_in,
    dst2_02_fu_46_reg,
    DOBDO,
    dst2_02_fu_46_reg_0,
    q0_reg,
    p_0_in__1,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    fin_3_address0,
    d0,
    fout_3_address0,
    \add_ln124_30_reg_219_reg[2] ,
    \add_ln124_30_reg_219_reg[4] ,
    D,
    ADDRARDADDR,
    con256_ce0,
    grp_ClefiaF1Xor_1_fu_543_dst_offset1,
    \ap_CS_fsm_reg[5]_0 ,
    clefia_s1_ce0,
    \idx_fu_38_reg[2] ,
    ADDRBWRADDR,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    Q,
    \q0_reg[7]_1 ,
    DOADO,
    q0_reg_5,
    \q0_reg[7]_2 ,
    q0_reg_6,
    grp_ClefiaF0Xor_2_fu_504_src_ce0,
    \q0_reg[7]_3 ,
    ram_reg_0_31_0_0_i_7,
    grp_ClefiaF0Xor_2_fu_504_src_address0,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 ,
    \q0_reg[7]_10 ,
    grp_ByteCpy_118_fu_582_src_offset,
    ram_reg_0_31_0_0_i_6,
    ram_reg_0_31_0_0_i_7__0,
    \q0_reg[7]_11 ,
    q0_reg_7,
    con256_address0,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    grp_ClefiaF0Xor_2_fu_504_rk_address0,
    q0_reg_12,
    q0_reg_13,
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg0,
    SR,
    ap_clk,
    \z_reg_380_reg[7]_0 ,
    \dst3_01_fu_42_reg[7] ,
    \z_19_reg_403_reg[7]_0 ,
    clefia_s0_ce0_0,
    dst2_02_fu_46_reg_1);
  output \trunc_ln124_reg_273_reg[1] ;
  output clefia_s0_ce0;
  output p_0_in;
  output dst2_02_fu_46_reg;
  output [7:0]DOBDO;
  output dst2_02_fu_46_reg_0;
  output q0_reg;
  output p_0_in__1;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output [4:0]fin_3_address0;
  output [7:0]d0;
  output [2:0]fout_3_address0;
  output \add_ln124_30_reg_219_reg[2] ;
  output \add_ln124_30_reg_219_reg[4] ;
  output [39:0]D;
  output [6:0]ADDRARDADDR;
  output con256_ce0;
  output grp_ClefiaF1Xor_1_fu_543_dst_offset1;
  output \ap_CS_fsm_reg[5]_0 ;
  output clefia_s1_ce0;
  output \idx_fu_38_reg[2] ;
  output [7:0]ADDRBWRADDR;
  input q0_reg_0;
  input q0_reg_1;
  input q0_reg_2;
  input q0_reg_3;
  input q0_reg_4;
  input grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  input \q0_reg[7] ;
  input [1:0]\q0_reg[7]_0 ;
  input [41:0]Q;
  input [0:0]\q0_reg[7]_1 ;
  input [2:0]DOADO;
  input q0_reg_5;
  input \q0_reg[7]_2 ;
  input q0_reg_6;
  input grp_ClefiaF0Xor_2_fu_504_src_ce0;
  input [4:0]\q0_reg[7]_3 ;
  input [3:0]ram_reg_0_31_0_0_i_7;
  input [3:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  input [7:0]\q0_reg[7]_4 ;
  input [0:0]\q0_reg[7]_5 ;
  input [7:0]\q0_reg[7]_6 ;
  input \q0_reg[7]_7 ;
  input [2:0]\q0_reg[7]_8 ;
  input \q0_reg[7]_9 ;
  input \q0_reg[7]_10 ;
  input [0:0]grp_ByteCpy_118_fu_582_src_offset;
  input ram_reg_0_31_0_0_i_6;
  input ram_reg_0_31_0_0_i_7__0;
  input \q0_reg[7]_11 ;
  input q0_reg_7;
  input [6:0]con256_address0;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input q0_reg_11;
  input [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  input [0:0]q0_reg_12;
  input [0:0]q0_reg_13;
  input grp_ClefiaF1Xor_1_fu_543_ap_start_reg0;
  input [0:0]SR;
  input ap_clk;
  input [7:0]\z_reg_380_reg[7]_0 ;
  input [7:0]\dst3_01_fu_42_reg[7] ;
  input [7:0]\z_19_reg_403_reg[7]_0 ;
  input clefia_s0_ce0_0;
  input [7:0]dst2_02_fu_46_reg_1;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [39:0]D;
  wire [2:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [41:0]Q;
  wire [0:0]SR;
  wire [4:4]add_ln124_30_fu_144_p2;
  wire \add_ln124_30_reg_219_reg[2] ;
  wire \add_ln124_30_reg_219_reg[4] ;
  wire [4:4]add_ln185_reg_429;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_0;
  wire clefia_s1_ce0;
  wire [6:0]con256_address0;
  wire con256_ce0;
  wire [7:0]d0;
  wire [7:0]dst16_04_fu_54;
  wire dst2_02_fu_46_reg;
  wire dst2_02_fu_46_reg_0;
  wire [7:0]dst2_02_fu_46_reg_1;
  wire [7:0]\dst3_01_fu_42_reg[7] ;
  wire [4:0]fin_3_address0;
  wire [2:0]fout_3_address0;
  wire grp_ByteCpy_118_fu_110_ap_start_reg;
  wire [4:0]grp_ByteCpy_118_fu_110_dst_address0;
  wire grp_ByteCpy_118_fu_110_dst_we0;
  wire grp_ByteCpy_118_fu_110_n_10;
  wire grp_ByteCpy_118_fu_110_src_ce0;
  wire [0:0]grp_ByteCpy_118_fu_582_src_offset;
  wire grp_ByteXor_110_fu_98_ap_start_reg;
  wire grp_ByteXor_110_fu_98_n_17;
  wire grp_ByteXor_110_fu_98_n_45;
  wire grp_ByteXor_fu_191_ap_start_reg;
  wire grp_ByteXor_fu_191_n_65;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  wire [3:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_src_ce0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg0;
  wire grp_ClefiaF1Xor_1_fu_543_dst_offset1;
  wire [1:0]grp_ClefiaF1Xor_1_fu_543_rk_address0;
  wire grp_ClefiaF1Xor_1_fu_543_rk_ce0;
  wire [2:0]idx_fu_32_reg;
  wire [3:3]idx_fu_32_reg__0;
  wire \idx_fu_38_reg[2] ;
  wire p_0_in;
  wire p_0_in__1;
  wire [6:3]p_1_in;
  wire [7:0]q0;
  wire q0_reg;
  wire \q0_reg[7] ;
  wire [1:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_10 ;
  wire \q0_reg[7]_11 ;
  wire \q0_reg[7]_2 ;
  wire [4:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [0:0]\q0_reg[7]_5 ;
  wire [7:0]\q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire [2:0]\q0_reg[7]_8 ;
  wire \q0_reg[7]_9 ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire [0:0]q0_reg_12;
  wire [0:0]q0_reg_13;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire ram_reg_0_31_0_0_i_6;
  wire [3:0]ram_reg_0_31_0_0_i_7;
  wire ram_reg_0_31_0_0_i_7__0;
  wire [4:4]tmp_2_ClefiaMul2_fu_134_ap_return;
  wire [4:4]tmp_9_ClefiaMul2_fu_173_ap_return;
  wire \trunc_ln124_reg_273_reg[1] ;
  wire [7:0]x_1_reg_354;
  wire [7:0]y_0_fu_257_p2;
  wire [7:0]y_0_reg_409;
  wire \y_0_reg_409[2]_i_2_n_0 ;
  wire [7:0]y_1_fu_281_p2;
  wire [7:0]y_1_reg_414;
  wire \y_1_reg_414[2]_i_2_n_0 ;
  wire [7:0]y_2_fu_305_p2;
  wire [7:0]y_2_reg_419;
  wire \y_2_reg_419[3]_i_2_n_0 ;
  wire \y_2_reg_419[4]_i_2_n_0 ;
  wire \y_2_reg_419[5]_i_2_n_0 ;
  wire \y_2_reg_419[6]_i_2_n_0 ;
  wire [7:0]y_3_fu_323_p2;
  wire [7:0]y_3_reg_424;
  wire \y_3_reg_424[2]_i_2_n_0 ;
  wire [7:0]z_19_reg_403;
  wire [7:0]\z_19_reg_403_reg[7]_0 ;
  wire [7:0]z_20_reg_391;
  wire [7:0]z_21_reg_397;
  wire [7:0]z_reg_380;
  wire [7:0]\z_reg_380_reg[7]_0 ;

  FDRE \add_ln185_reg_429_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(grp_ClefiaF1Xor_1_fu_543_dst_offset1),
        .Q(add_ln185_reg_429),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteCpy_118_17 grp_ByteCpy_118_fu_110
       (.D(ap_NS_fsm[4:3]),
        .Q({Q[41],Q[36],Q[32],Q[28],Q[24],Q[20],Q[16],Q[12],Q[8],Q[4]}),
        .SR(SR),
        .\add_ln117_6_reg_158_reg[4]_0 (grp_ByteCpy_118_fu_110_dst_address0),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteCpy_118_fu_110_dst_we0,grp_ByteCpy_118_fu_110_src_ce0}),
        .\ap_CS_fsm_reg[2]_1 (grp_ByteCpy_118_fu_110_n_10),
        .\ap_CS_fsm_reg[45] (grp_ClefiaF1Xor_1_fu_543_dst_offset1),
        .ap_clk(ap_clk),
        .fin_3_address0(fin_3_address0[4]),
        .grp_ByteCpy_118_fu_110_ap_start_reg(grp_ByteCpy_118_fu_110_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_src_address0(grp_ClefiaF0Xor_2_fu_504_src_address0[3]),
        .\idx_fu_32_reg[3]_0 ({idx_fu_32_reg__0,idx_fu_32_reg}),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_3 [4]),
        .ram_reg_0_31_0_0_i_15__1_0({ap_CS_fsm_state6,ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ram_reg_0_31_0_0_i_15__1_1(add_ln124_30_fu_144_p2),
        .ram_reg_0_31_0_0_i_7_0(q0_reg_5),
        .ram_reg_0_31_0_0_i_7_1(ram_reg_0_31_0_0_i_7[3]),
        .ram_reg_0_31_0_0_i_7_2(q0_reg_6));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_118_fu_110_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_118_fu_110_n_10),
        .Q(grp_ByteCpy_118_fu_110_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_110 grp_ByteXor_110_fu_98
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(q0),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF1Xor_1_fu_543_rk_ce0),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .con256_address0(con256_address0),
        .con256_ce0(con256_ce0),
        .\dst16_04_fu_54_reg[7]_0 (dst16_04_fu_54),
        .dst2_02_fu_46_reg_0(dst2_02_fu_46_reg),
        .dst2_02_fu_46_reg_1(dst2_02_fu_46_reg_0),
        .dst2_02_fu_46_reg_2(dst2_02_fu_46_reg_1),
        .\dst3_01_fu_42_reg[7]_0 (\dst3_01_fu_42_reg[7] ),
        .grp_ByteXor_110_fu_98_ap_start_reg(grp_ByteXor_110_fu_98_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_rk_address0(grp_ClefiaF0Xor_2_fu_504_rk_address0),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg(grp_ByteXor_110_fu_98_n_45),
        .grp_ClefiaF1Xor_1_fu_543_rk_address0(grp_ClefiaF1Xor_1_fu_543_rk_address0),
        .\idx_fu_38_reg[2]_0 (grp_ByteXor_110_fu_98_n_17),
        .\idx_fu_38_reg[2]_1 (\idx_fu_38_reg[2] ),
        .q0_reg(q0_reg),
        .q0_reg_0(q0_reg_0),
        .q0_reg_1(q0_reg_1),
        .q0_reg_10(q0_reg_10),
        .q0_reg_11(q0_reg_11),
        .q0_reg_12(q0_reg_12),
        .q0_reg_13(q0_reg_6),
        .q0_reg_14(q0_reg_13),
        .q0_reg_15(x_1_reg_354),
        .q0_reg_2(q0_reg_2),
        .q0_reg_3(q0_reg_3),
        .q0_reg_4(q0_reg_4),
        .q0_reg_5(q0_reg_7),
        .q0_reg_6(Q[39]),
        .q0_reg_7(q0_reg_5),
        .q0_reg_8(q0_reg_8),
        .q0_reg_9(q0_reg_9),
        .\trunc_ln124_reg_273_reg[1]_0 (\trunc_ln124_reg_273_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_110_fu_98_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_110_fu_98_n_45),
        .Q(grp_ByteXor_110_fu_98_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_18 grp_ByteXor_fu_191
       (.D(D),
        .E(E),
        .Q({Q[41:40],Q[38:0]}),
        .SR(SR),
        .\add_ln124_30_reg_219_reg[2]_0 (\add_ln124_30_reg_219_reg[2] ),
        .\add_ln124_30_reg_219_reg[4]_0 (\add_ln124_30_reg_219_reg[4] ),
        .add_ln185_reg_429(add_ln185_reg_429),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[4] ({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[4]_0 (grp_ByteXor_fu_191_n_65),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_0 ({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .d0(d0),
        .fin_3_address0(fin_3_address0[3:0]),
        .fout_3_address0(fout_3_address0),
        .grp_ByteCpy_118_fu_582_src_offset(grp_ByteCpy_118_fu_582_src_offset),
        .grp_ByteXor_fu_191_ap_start_reg(grp_ByteXor_fu_191_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_src_address0(grp_ClefiaF0Xor_2_fu_504_src_address0[2:0]),
        .grp_ClefiaF0Xor_2_fu_504_src_ce0(grp_ClefiaF0Xor_2_fu_504_src_ce0),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg0(grp_ClefiaF1Xor_1_fu_543_ap_start_reg0),
        .grp_ClefiaF1Xor_1_fu_543_rk_address0(grp_ClefiaF1Xor_1_fu_543_rk_address0),
        .\idx_fu_40_reg[2]_0 (add_ln124_30_fu_144_p2),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .\q0[7]_i_2__2_0 (grp_ClefiaF1Xor_1_fu_543_rk_ce0),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_10 (\q0_reg[7]_7 ),
        .\q0_reg[7]_11 (\q0_reg[7]_8 ),
        .\q0_reg[7]_12 (\q0_reg[7]_9 ),
        .\q0_reg[7]_13 (\q0_reg[7]_10 ),
        .\q0_reg[7]_14 (\q0_reg[7]_11 ),
        .\q0_reg[7]_2 ({grp_ByteCpy_118_fu_110_dst_we0,grp_ByteCpy_118_fu_110_src_ce0}),
        .\q0_reg[7]_3 (q0_reg_5),
        .\q0_reg[7]_4 (\q0_reg[7]_2 ),
        .\q0_reg[7]_5 (q0_reg_6),
        .\q0_reg[7]_6 (\q0_reg[7]_3 [3:0]),
        .\q0_reg[7]_7 (\q0_reg[7]_4 ),
        .\q0_reg[7]_8 (\q0_reg[7]_5 ),
        .\q0_reg[7]_9 (\q0_reg[7]_6 ),
        .ram_reg_0_31_0_0_i_12__0_0(grp_ByteXor_110_fu_98_n_17),
        .ram_reg_0_31_0_0_i_5_0(ram_reg_0_31_0_0_i_7[2:0]),
        .ram_reg_0_31_0_0_i_6(ram_reg_0_31_0_0_i_6),
        .ram_reg_0_31_0_0_i_6__0_0({idx_fu_32_reg__0,idx_fu_32_reg}),
        .ram_reg_0_31_0_0_i_7__0(grp_ByteCpy_118_fu_110_dst_address0),
        .ram_reg_0_31_0_0_i_7__0_0(ram_reg_0_31_0_0_i_7__0),
        .\tmp_reg_224_reg[7]_0 (y_3_reg_424),
        .\tmp_reg_224_reg[7]_1 (y_2_reg_419),
        .\tmp_reg_224_reg[7]_2 (y_1_reg_414),
        .\tmp_reg_224_reg[7]_3 (y_0_reg_409));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_fu_191_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_fu_191_n_65),
        .Q(grp_ByteXor_fu_191_ap_start_reg),
        .R(SR));
  FDRE \x_1_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[0]),
        .Q(x_1_reg_354[0]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[1]),
        .Q(x_1_reg_354[1]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[2]),
        .Q(x_1_reg_354[2]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[3]),
        .Q(x_1_reg_354[3]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[4]),
        .Q(x_1_reg_354[4]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[5]),
        .Q(x_1_reg_354[5]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[6]),
        .Q(x_1_reg_354[6]),
        .R(1'b0));
  FDRE \x_1_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[7]),
        .Q(x_1_reg_354[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[0]_i_1 
       (.I0(z_reg_380[0]),
        .I1(z_21_reg_397[5]),
        .I2(z_19_reg_403[5]),
        .I3(z_21_reg_397[7]),
        .I4(z_20_reg_391[7]),
        .O(y_0_fu_257_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[1]_i_1 
       (.I0(z_reg_380[1]),
        .I1(z_21_reg_397[6]),
        .I2(z_19_reg_403[6]),
        .I3(z_21_reg_397[0]),
        .I4(z_20_reg_391[0]),
        .O(y_0_fu_257_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[2]_i_1 
       (.I0(z_reg_380[2]),
        .I1(\y_0_reg_409[2]_i_2_n_0 ),
        .I2(z_21_reg_397[1]),
        .I3(z_21_reg_397[7]),
        .I4(z_20_reg_391[1]),
        .I5(z_20_reg_391[7]),
        .O(y_0_fu_257_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[2]_i_2 
       (.I0(z_21_reg_397[7]),
        .I1(z_21_reg_397[5]),
        .I2(z_19_reg_403[7]),
        .I3(z_19_reg_403[5]),
        .O(\y_0_reg_409[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[3]_i_1 
       (.I0(z_reg_380[3]),
        .I1(\y_2_reg_419[3]_i_2_n_0 ),
        .I2(z_21_reg_397[2]),
        .I3(z_21_reg_397[7]),
        .I4(z_20_reg_391[2]),
        .I5(z_20_reg_391[7]),
        .O(y_0_fu_257_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_409[4]_i_1 
       (.I0(z_reg_380[4]),
        .I1(\y_2_reg_419[4]_i_2_n_0 ),
        .I2(z_21_reg_397[3]),
        .I3(z_21_reg_397[7]),
        .I4(z_20_reg_391[3]),
        .I5(z_20_reg_391[7]),
        .O(y_0_fu_257_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[5]_i_1 
       (.I0(z_reg_380[5]),
        .I1(\y_2_reg_419[5]_i_2_n_0 ),
        .I2(z_21_reg_397[4]),
        .I3(z_20_reg_391[4]),
        .O(y_0_fu_257_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_409[6]_i_1 
       (.I0(z_reg_380[6]),
        .I1(\y_2_reg_419[6]_i_2_n_0 ),
        .I2(z_21_reg_397[5]),
        .I3(z_20_reg_391[5]),
        .O(y_0_fu_257_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_409[7]_i_1 
       (.I0(z_reg_380[7]),
        .I1(z_21_reg_397[4]),
        .I2(z_19_reg_403[4]),
        .I3(z_21_reg_397[6]),
        .I4(z_20_reg_391[6]),
        .O(y_0_fu_257_p2[7]));
  FDRE \y_0_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[0]),
        .Q(y_0_reg_409[0]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[1]),
        .Q(y_0_reg_409[1]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[2]),
        .Q(y_0_reg_409[2]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[3]),
        .Q(y_0_reg_409[3]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[4]),
        .Q(y_0_reg_409[4]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[5]),
        .Q(y_0_reg_409[5]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[6]),
        .Q(y_0_reg_409[6]),
        .R(1'b0));
  FDRE \y_0_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_257_p2[7]),
        .Q(y_0_reg_409[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[0]_i_1 
       (.I0(z_reg_380[5]),
        .I1(z_20_reg_391[5]),
        .I2(z_21_reg_397[7]),
        .I3(z_20_reg_391[7]),
        .I4(z_19_reg_403[0]),
        .O(y_1_fu_281_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[1]_i_1 
       (.I0(z_reg_380[6]),
        .I1(z_20_reg_391[6]),
        .I2(z_21_reg_397[0]),
        .I3(z_20_reg_391[0]),
        .I4(z_19_reg_403[1]),
        .O(y_1_fu_281_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[2]_i_1 
       (.I0(z_reg_380[5]),
        .I1(z_reg_380[7]),
        .I2(z_20_reg_391[5]),
        .I3(z_20_reg_391[7]),
        .I4(\y_1_reg_414[2]_i_2_n_0 ),
        .I5(z_19_reg_403[2]),
        .O(y_1_fu_281_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[2]_i_2 
       (.I0(z_21_reg_397[1]),
        .I1(z_21_reg_397[7]),
        .I2(z_20_reg_391[1]),
        .I3(z_20_reg_391[7]),
        .O(\y_1_reg_414[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(z_21_reg_397[2]),
        .I2(z_21_reg_397[7]),
        .I3(z_20_reg_391[2]),
        .I4(z_20_reg_391[7]),
        .I5(z_19_reg_403[3]),
        .O(y_1_fu_281_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_414[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(z_21_reg_397[3]),
        .I2(z_21_reg_397[7]),
        .I3(z_20_reg_391[3]),
        .I4(z_20_reg_391[7]),
        .I5(z_19_reg_403[4]),
        .O(y_1_fu_281_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(z_21_reg_397[4]),
        .I2(z_20_reg_391[4]),
        .I3(z_19_reg_403[5]),
        .O(y_1_fu_281_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_414[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(z_21_reg_397[5]),
        .I2(z_20_reg_391[5]),
        .I3(z_19_reg_403[6]),
        .O(y_1_fu_281_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_414[7]_i_1 
       (.I0(z_reg_380[4]),
        .I1(z_20_reg_391[4]),
        .I2(z_21_reg_397[6]),
        .I3(z_20_reg_391[6]),
        .I4(z_19_reg_403[7]),
        .O(y_1_fu_281_p2[7]));
  FDRE \y_1_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[0]),
        .Q(y_1_reg_414[0]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[1]),
        .Q(y_1_reg_414[1]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[2]),
        .Q(y_1_reg_414[2]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[3]),
        .Q(y_1_reg_414[3]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[4]),
        .Q(y_1_reg_414[4]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[5]),
        .Q(y_1_reg_414[5]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[6]),
        .Q(y_1_reg_414[6]),
        .R(1'b0));
  FDRE \y_1_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_281_p2[7]),
        .Q(y_1_reg_414[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[0]_i_1 
       (.I0(z_20_reg_391[0]),
        .I1(z_19_reg_403[7]),
        .I2(z_reg_380[7]),
        .I3(z_21_reg_397[5]),
        .I4(z_19_reg_403[5]),
        .O(y_2_fu_305_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[1]_i_1 
       (.I0(z_20_reg_391[1]),
        .I1(z_19_reg_403[0]),
        .I2(z_reg_380[0]),
        .I3(z_21_reg_397[6]),
        .I4(z_19_reg_403[6]),
        .O(y_2_fu_305_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[2]_i_1 
       (.I0(z_20_reg_391[2]),
        .I1(\y_3_reg_424[2]_i_2_n_0 ),
        .I2(z_21_reg_397[7]),
        .I3(z_21_reg_397[5]),
        .I4(z_19_reg_403[7]),
        .I5(z_19_reg_403[5]),
        .O(y_2_fu_305_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[3]_i_1 
       (.I0(z_20_reg_391[3]),
        .I1(z_19_reg_403[2]),
        .I2(z_19_reg_403[7]),
        .I3(z_reg_380[2]),
        .I4(z_reg_380[7]),
        .I5(\y_2_reg_419[3]_i_2_n_0 ),
        .O(y_2_fu_305_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[3]_i_2 
       (.I0(z_21_reg_397[6]),
        .I1(z_21_reg_397[0]),
        .I2(z_21_reg_397[5]),
        .I3(z_19_reg_403[6]),
        .I4(z_19_reg_403[0]),
        .I5(z_19_reg_403[5]),
        .O(\y_2_reg_419[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[4]_i_1 
       (.I0(z_20_reg_391[4]),
        .I1(z_19_reg_403[3]),
        .I2(z_19_reg_403[7]),
        .I3(z_reg_380[3]),
        .I4(z_reg_380[7]),
        .I5(\y_2_reg_419[4]_i_2_n_0 ),
        .O(y_2_fu_305_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[4]_i_2 
       (.I0(z_21_reg_397[6]),
        .I1(z_21_reg_397[1]),
        .I2(z_21_reg_397[7]),
        .I3(z_21_reg_397[5]),
        .I4(tmp_2_ClefiaMul2_fu_134_ap_return),
        .O(\y_2_reg_419[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[4]_i_3 
       (.I0(z_19_reg_403[5]),
        .I1(z_19_reg_403[7]),
        .I2(z_19_reg_403[1]),
        .I3(z_19_reg_403[6]),
        .O(tmp_2_ClefiaMul2_fu_134_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[5]_i_1 
       (.I0(z_20_reg_391[5]),
        .I1(z_19_reg_403[4]),
        .I2(z_reg_380[4]),
        .I3(\y_2_reg_419[5]_i_2_n_0 ),
        .O(y_2_fu_305_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_419[5]_i_2 
       (.I0(z_21_reg_397[7]),
        .I1(z_21_reg_397[2]),
        .I2(z_21_reg_397[6]),
        .I3(z_19_reg_403[7]),
        .I4(z_19_reg_403[2]),
        .I5(z_19_reg_403[6]),
        .O(\y_2_reg_419[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[6]_i_1 
       (.I0(z_20_reg_391[6]),
        .I1(z_19_reg_403[5]),
        .I2(z_reg_380[5]),
        .I3(\y_2_reg_419[6]_i_2_n_0 ),
        .O(y_2_fu_305_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_419[6]_i_2 
       (.I0(z_21_reg_397[3]),
        .I1(z_21_reg_397[7]),
        .I2(z_19_reg_403[3]),
        .I3(z_19_reg_403[7]),
        .O(\y_2_reg_419[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_419[7]_i_1 
       (.I0(z_20_reg_391[7]),
        .I1(z_19_reg_403[6]),
        .I2(z_reg_380[6]),
        .I3(z_21_reg_397[4]),
        .I4(z_19_reg_403[4]),
        .O(y_2_fu_305_p2[7]));
  FDRE \y_2_reg_419_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[0]),
        .Q(y_2_reg_419[0]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[1]),
        .Q(y_2_reg_419[1]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[2]),
        .Q(y_2_reg_419[2]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[3]),
        .Q(y_2_reg_419[3]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[4]),
        .Q(y_2_reg_419[4]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[5]),
        .Q(y_2_reg_419[5]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[6]),
        .Q(y_2_reg_419[6]),
        .R(1'b0));
  FDRE \y_2_reg_419_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_305_p2[7]),
        .Q(y_2_reg_419[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[0]_i_1 
       (.I0(z_21_reg_397[0]),
        .I1(z_19_reg_403[7]),
        .I2(z_reg_380[7]),
        .I3(z_20_reg_391[5]),
        .I4(z_reg_380[5]),
        .O(y_3_fu_323_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[1]_i_1 
       (.I0(z_21_reg_397[1]),
        .I1(z_19_reg_403[0]),
        .I2(z_reg_380[0]),
        .I3(z_20_reg_391[6]),
        .I4(z_reg_380[6]),
        .O(y_3_fu_323_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[2]_i_1 
       (.I0(z_21_reg_397[2]),
        .I1(\y_3_reg_424[2]_i_2_n_0 ),
        .I2(z_20_reg_391[7]),
        .I3(z_20_reg_391[5]),
        .I4(z_reg_380[7]),
        .I5(z_reg_380[5]),
        .O(y_3_fu_323_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[2]_i_2 
       (.I0(z_19_reg_403[1]),
        .I1(z_19_reg_403[7]),
        .I2(z_reg_380[1]),
        .I3(z_reg_380[7]),
        .O(\y_3_reg_424[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[3]_i_1 
       (.I0(z_21_reg_397[3]),
        .I1(z_19_reg_403[2]),
        .I2(z_19_reg_403[7]),
        .I3(z_reg_380[2]),
        .I4(z_reg_380[7]),
        .I5(p_1_in[3]),
        .O(y_3_fu_323_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[3]_i_2 
       (.I0(z_20_reg_391[6]),
        .I1(z_20_reg_391[0]),
        .I2(z_20_reg_391[5]),
        .I3(z_reg_380[6]),
        .I4(z_reg_380[0]),
        .I5(z_reg_380[5]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[4]_i_1 
       (.I0(z_21_reg_397[4]),
        .I1(z_19_reg_403[3]),
        .I2(z_19_reg_403[7]),
        .I3(z_reg_380[3]),
        .I4(z_reg_380[7]),
        .I5(p_1_in[4]),
        .O(y_3_fu_323_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[4]_i_2 
       (.I0(z_20_reg_391[6]),
        .I1(z_20_reg_391[1]),
        .I2(z_20_reg_391[7]),
        .I3(z_20_reg_391[5]),
        .I4(tmp_9_ClefiaMul2_fu_173_ap_return),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[4]_i_3 
       (.I0(z_reg_380[5]),
        .I1(z_reg_380[7]),
        .I2(z_reg_380[1]),
        .I3(z_reg_380[6]),
        .O(tmp_9_ClefiaMul2_fu_173_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[5]_i_1 
       (.I0(z_21_reg_397[5]),
        .I1(z_19_reg_403[4]),
        .I2(z_reg_380[4]),
        .I3(p_1_in[5]),
        .O(y_3_fu_323_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_424[5]_i_2 
       (.I0(z_20_reg_391[7]),
        .I1(z_20_reg_391[2]),
        .I2(z_20_reg_391[6]),
        .I3(z_reg_380[7]),
        .I4(z_reg_380[2]),
        .I5(z_reg_380[6]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[6]_i_1 
       (.I0(z_21_reg_397[6]),
        .I1(z_19_reg_403[5]),
        .I2(z_reg_380[5]),
        .I3(p_1_in[6]),
        .O(y_3_fu_323_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_424[6]_i_2 
       (.I0(z_20_reg_391[3]),
        .I1(z_20_reg_391[7]),
        .I2(z_reg_380[3]),
        .I3(z_reg_380[7]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_424[7]_i_1 
       (.I0(z_21_reg_397[7]),
        .I1(z_19_reg_403[6]),
        .I2(z_reg_380[6]),
        .I3(z_20_reg_391[4]),
        .I4(z_reg_380[4]),
        .O(y_3_fu_323_p2[7]));
  FDRE \y_3_reg_424_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[0]),
        .Q(y_3_reg_424[0]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[1]),
        .Q(y_3_reg_424[1]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[2]),
        .Q(y_3_reg_424[2]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[3]),
        .Q(y_3_reg_424[3]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[4]),
        .Q(y_3_reg_424[4]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[5]),
        .Q(y_3_reg_424[5]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[6]),
        .Q(y_3_reg_424[6]),
        .R(1'b0));
  FDRE \y_3_reg_424_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_323_p2[7]),
        .Q(y_3_reg_424[7]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [0]),
        .Q(z_19_reg_403[0]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [1]),
        .Q(z_19_reg_403[1]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [2]),
        .Q(z_19_reg_403[2]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [3]),
        .Q(z_19_reg_403[3]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [4]),
        .Q(z_19_reg_403[4]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [5]),
        .Q(z_19_reg_403[5]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [6]),
        .Q(z_19_reg_403[6]),
        .R(1'b0));
  FDRE \z_19_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_19_reg_403_reg[7]_0 [7]),
        .Q(z_19_reg_403[7]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(z_20_reg_391[0]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(z_20_reg_391[1]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(z_20_reg_391[2]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(z_20_reg_391[3]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(z_20_reg_391[4]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(z_20_reg_391[5]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(z_20_reg_391[6]),
        .R(1'b0));
  FDRE \z_20_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(z_20_reg_391[7]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [0]),
        .Q(z_21_reg_397[0]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [1]),
        .Q(z_21_reg_397[1]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [2]),
        .Q(z_21_reg_397[2]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [3]),
        .Q(z_21_reg_397[3]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [4]),
        .Q(z_21_reg_397[4]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [5]),
        .Q(z_21_reg_397[5]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [6]),
        .Q(z_21_reg_397[6]),
        .R(1'b0));
  FDRE \z_21_reg_397_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_19_reg_403_reg[7]_0 [7]),
        .Q(z_21_reg_397[7]),
        .R(1'b0));
  FDRE \z_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [0]),
        .Q(z_reg_380[0]),
        .R(1'b0));
  FDRE \z_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [1]),
        .Q(z_reg_380[1]),
        .R(1'b0));
  FDRE \z_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [2]),
        .Q(z_reg_380[2]),
        .R(1'b0));
  FDRE \z_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [3]),
        .Q(z_reg_380[3]),
        .R(1'b0));
  FDRE \z_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [4]),
        .Q(z_reg_380[4]),
        .R(1'b0));
  FDRE \z_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [5]),
        .Q(z_reg_380[5]),
        .R(1'b0));
  FDRE \z_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [6]),
        .Q(z_reg_380[6]),
        .R(1'b0));
  FDRE \z_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_380_reg[7]_0 [7]),
        .Q(z_reg_380[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R
   (DOADO,
    ap_clk,
    clefia_s1_ce1,
    ADDRARDADDR);
  output [7:0]DOADO;
  input ap_clk;
  input clefia_s1_ce1;
  input [7:0]ADDRARDADDR;

  wire [7:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire ap_clk;
  wire clefia_s1_ce1;
  wire [15:8]NLW_q1_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/clefia_s1_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C),
    .INIT_01(256'h009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF),
    .INIT_02(256'h000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012),
    .INIT_03(256'h008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091),
    .INIT_04(256'h0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB),
    .INIT_05(256'h005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025),
    .INIT_06(256'h005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E),
    .INIT_07(256'h009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF),
    .INIT_08(256'h001F008300DD0059009700900018004000EC008200770039008600C400040055),
    .INIT_09(256'h006F00CA0026006100D0008500080048005600A5007C0064002400060037009A),
    .INIT_0A(256'h00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E),
    .INIT_0B(256'h00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A),
    .INIT_0C(256'h00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5),
    .INIT_0D(256'h00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8),
    .INIT_0E(256'h00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4),
    .INIT_0F(256'h001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q1_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q1_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q1_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q1_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(clefia_s1_ce1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaF1Xor_2" *) 
module design_1_clefia_0_0_clefia_ClefiaF1Xor_2
   (\reg_588_reg[6] ,
    dst2_02_fu_46_reg,
    DOBDO,
    \reg_581_reg[7] ,
    \reg_595_reg[6] ,
    \reg_581_reg[7]_0 ,
    \reg_595_reg[6]_0 ,
    dst2_02_fu_46_reg_0,
    \reg_595_reg[2] ,
    \ap_CS_fsm_reg[109] ,
    dst2_02_fu_46_reg_1,
    \reg_581_reg[1] ,
    \reg_600_reg[0] ,
    \reg_581_reg[2] ,
    \reg_588_reg[5] ,
    \reg_588_reg[7] ,
    dst2_02_fu_46_reg_2,
    \reg_581_reg[2]_0 ,
    \reg_600_reg[7] ,
    \reg_581_reg[7]_1 ,
    \reg_600_reg[5] ,
    dst2_02_fu_46_reg_3,
    \trunc_ln124_reg_273_reg[1] ,
    clefia_s0_ce0,
    p_0_in__5,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    fin_address0,
    \tmp_reg_224_reg[7] ,
    \add_ln124_2_reg_219_reg[0] ,
    \add_ln124_2_reg_219_reg[1] ,
    \add_ln124_2_reg_219_reg[2] ,
    \add_ln124_2_reg_219_reg[2]_0 ,
    D,
    ADDRARDADDR,
    con128_ce0,
    grp_ByteXor_143_fu_176_ap_start_reg_reg_0,
    clefia_s1_ce0_0,
    \x_1_reg_322_reg[7]_0 ,
    \y_3_3_reg_1490_reg[2] ,
    \y_3_1_reg_1334_reg[7] ,
    \y_3_1_reg_1334_reg[1] ,
    \y_3_1_reg_1334_reg[3] ,
    \y_3_2_reg_1440_reg[2] ,
    \y_3_2_reg_1440_reg[2]_0 ,
    \y_3_3_reg_1490_reg[7] ,
    \y_3_3_reg_1490_reg[4] ,
    \y_3_3_reg_1490_reg[4]_0 ,
    \y_1_3_reg_1480_reg[4] ,
    \y_3_2_reg_1440_reg[6] ,
    \y_1_3_reg_1480_reg[4]_0 ,
    \y_3_1_reg_1334_reg[3]_0 ,
    \y_3_1_reg_1334_reg[3]_1 ,
    \y_1_3_reg_1480[3]_i_2 ,
    \y_3_3_reg_1490_reg[6] ,
    \y_3_2_reg_1440_reg[6]_0 ,
    \y_3_2_reg_1440_reg[6]_1 ,
    Q,
    \y_2_2_reg_1435_reg[7] ,
    \y_1_1_reg_1324_reg[0] ,
    \y_3_3_reg_1490_reg[0] ,
    \y_3_1_reg_1334_reg[1]_0 ,
    \y_3_3_reg_1490_reg[5] ,
    \y_3_1_reg_1334[5]_i_2 ,
    \y_2_2_reg_1435_reg[7]_0 ,
    \y_3_3_reg_1490_reg[7]_0 ,
    \y_3_2_reg_1440_reg[0] ,
    \y_3_2_reg_1440_reg[0]_0 ,
    \y_3_2_reg_1440_reg[0]_1 ,
    \y_2_3_reg_1485_reg[3] ,
    \y_3_2_reg_1440_reg[3] ,
    \y_3_2_reg_1440_reg[4] ,
    \y_2_3_reg_1485_reg[4] ,
    \y_1_2_reg_1430_reg[5] ,
    \y_2_2_reg_1435_reg[5] ,
    \y_0_3_reg_1475_reg[0] ,
    \y_0_3_reg_1475_reg[2] ,
    \y_0_3_reg_1475_reg[2]_0 ,
    \y_0_3_reg_1475_reg[5] ,
    DOADO,
    q0_reg,
    \ap_CS_fsm_reg[433] ,
    q0_reg_0,
    q0_reg_1,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    q0_reg_2,
    \q0_reg[7]_2 ,
    q0_reg_3,
    grp_ClefiaF0Xor_125_fu_777_src_ce0,
    \q0_reg[7]_3 ,
    ram_reg_0_15_0_0_i_5,
    grp_ClefiaF0Xor_125_fu_777_src_address0,
    \q0_reg[7]_4 ,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    grp_ClefiaF0Xor_125_fu_777_dst_address0,
    \q0_reg[7]_7 ,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    con128_address0,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    grp_ClefiaF0Xor_125_fu_777_rk_address0,
    q0_reg_11,
    q0_reg_12,
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg0,
    SR,
    ap_clk,
    \z_reg_342_reg[7]_0 ,
    \dst3_01_fu_42_reg[7] ,
    \z_16_reg_365_reg[7]_0 ,
    clefia_s1_ce0,
    ADDRBWRADDR);
  output [7:0]\reg_588_reg[6] ;
  output [5:0]dst2_02_fu_46_reg;
  output [7:0]DOBDO;
  output \reg_581_reg[7] ;
  output [7:0]\reg_595_reg[6] ;
  output [7:0]\reg_581_reg[7]_0 ;
  output [7:0]\reg_595_reg[6]_0 ;
  output dst2_02_fu_46_reg_0;
  output \reg_595_reg[2] ;
  output [3:0]\ap_CS_fsm_reg[109] ;
  output [4:0]dst2_02_fu_46_reg_1;
  output \reg_581_reg[1] ;
  output \reg_600_reg[0] ;
  output \reg_581_reg[2] ;
  output [1:0]\reg_588_reg[5] ;
  output [7:0]\reg_588_reg[7] ;
  output dst2_02_fu_46_reg_2;
  output \reg_581_reg[2]_0 ;
  output \reg_600_reg[7] ;
  output [5:0]\reg_581_reg[7]_1 ;
  output \reg_600_reg[5] ;
  output [7:0]dst2_02_fu_46_reg_3;
  output \trunc_ln124_reg_273_reg[1] ;
  output clefia_s0_ce0;
  output p_0_in__5;
  output \ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output [3:0]fin_address0;
  output [7:0]\tmp_reg_224_reg[7] ;
  output \add_ln124_2_reg_219_reg[0] ;
  output \add_ln124_2_reg_219_reg[1] ;
  output \add_ln124_2_reg_219_reg[2] ;
  output \add_ln124_2_reg_219_reg[2]_0 ;
  output [23:0]D;
  output [6:0]ADDRARDADDR;
  output con128_ce0;
  output grp_ByteXor_143_fu_176_ap_start_reg_reg_0;
  output clefia_s1_ce0_0;
  output [7:0]\x_1_reg_322_reg[7]_0 ;
  input \y_3_3_reg_1490_reg[2] ;
  input [7:0]\y_3_1_reg_1334_reg[7] ;
  input [7:0]\y_3_1_reg_1334_reg[1] ;
  input \y_3_1_reg_1334_reg[3] ;
  input \y_3_2_reg_1440_reg[2] ;
  input \y_3_2_reg_1440_reg[2]_0 ;
  input [7:0]\y_3_3_reg_1490_reg[7] ;
  input \y_3_3_reg_1490_reg[4] ;
  input \y_3_3_reg_1490_reg[4]_0 ;
  input \y_1_3_reg_1480_reg[4] ;
  input \y_3_2_reg_1440_reg[6] ;
  input \y_1_3_reg_1480_reg[4]_0 ;
  input \y_3_1_reg_1334_reg[3]_0 ;
  input \y_3_1_reg_1334_reg[3]_1 ;
  input \y_1_3_reg_1480[3]_i_2 ;
  input \y_3_3_reg_1490_reg[6] ;
  input \y_3_2_reg_1440_reg[6]_0 ;
  input \y_3_2_reg_1440_reg[6]_1 ;
  input [3:0]Q;
  input [4:0]\y_2_2_reg_1435_reg[7] ;
  input [7:0]\y_1_1_reg_1324_reg[0] ;
  input \y_3_3_reg_1490_reg[0] ;
  input \y_3_1_reg_1334_reg[1]_0 ;
  input \y_3_3_reg_1490_reg[5] ;
  input \y_3_1_reg_1334[5]_i_2 ;
  input \y_2_2_reg_1435_reg[7]_0 ;
  input \y_3_3_reg_1490_reg[7]_0 ;
  input \y_3_2_reg_1440_reg[0] ;
  input \y_3_2_reg_1440_reg[0]_0 ;
  input \y_3_2_reg_1440_reg[0]_1 ;
  input \y_2_3_reg_1485_reg[3] ;
  input \y_3_2_reg_1440_reg[3] ;
  input \y_3_2_reg_1440_reg[4] ;
  input \y_2_3_reg_1485_reg[4] ;
  input \y_1_2_reg_1430_reg[5] ;
  input \y_2_2_reg_1435_reg[5] ;
  input \y_0_3_reg_1475_reg[0] ;
  input \y_0_3_reg_1475_reg[2] ;
  input \y_0_3_reg_1475_reg[2]_0 ;
  input \y_0_3_reg_1475_reg[5] ;
  input [7:0]DOADO;
  input q0_reg;
  input [24:0]\ap_CS_fsm_reg[433] ;
  input q0_reg_0;
  input q0_reg_1;
  input grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  input \q0_reg[7] ;
  input [0:0]\q0_reg[7]_0 ;
  input [0:0]\q0_reg[7]_1 ;
  input q0_reg_2;
  input \q0_reg[7]_2 ;
  input q0_reg_3;
  input grp_ClefiaF0Xor_125_fu_777_src_ce0;
  input [3:0]\q0_reg[7]_3 ;
  input [2:0]ram_reg_0_15_0_0_i_5;
  input [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  input [7:0]\q0_reg[7]_4 ;
  input [0:0]\q0_reg[7]_5 ;
  input [7:0]\q0_reg[7]_6 ;
  input [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  input \q0_reg[7]_7 ;
  input q0_reg_4;
  input q0_reg_5;
  input q0_reg_6;
  input [6:0]con128_address0;
  input q0_reg_7;
  input q0_reg_8;
  input q0_reg_9;
  input q0_reg_10;
  input [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  input [0:0]q0_reg_11;
  input [0:0]q0_reg_12;
  input grp_ClefiaF1Xor_2_fu_802_ap_start_reg0;
  input [0:0]SR;
  input ap_clk;
  input [7:0]\z_reg_342_reg[7]_0 ;
  input [7:0]\dst3_01_fu_42_reg[7] ;
  input [7:0]\z_16_reg_365_reg[7]_0 ;
  input clefia_s1_ce0;
  input [7:0]ADDRBWRADDR;

  wire [6:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [23:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \add_ln124_2_reg_219_reg[0] ;
  wire \add_ln124_2_reg_219_reg[1] ;
  wire \add_ln124_2_reg_219_reg[2] ;
  wire \add_ln124_2_reg_219_reg[2]_0 ;
  wire [3:0]\ap_CS_fsm_reg[109] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [24:0]\ap_CS_fsm_reg[433] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire clefia_s0_ce0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_0;
  wire [6:0]con128_address0;
  wire con128_ce0;
  wire [7:0]dst16_04_fu_54;
  wire [5:0]dst2_02_fu_46_reg;
  wire dst2_02_fu_46_reg_0;
  wire [4:0]dst2_02_fu_46_reg_1;
  wire dst2_02_fu_46_reg_2;
  wire [7:0]dst2_02_fu_46_reg_3;
  wire [7:0]\dst3_01_fu_42_reg[7] ;
  wire [3:0]fin_address0;
  wire grp_ByteCpy_119_fu_94_ap_start_reg;
  wire [3:0]grp_ByteCpy_119_fu_94_dst_address0;
  wire grp_ByteCpy_119_fu_94_dst_we0;
  wire grp_ByteCpy_119_fu_94_n_8;
  wire grp_ByteCpy_119_fu_94_src_ce0;
  wire [2:2]grp_ByteXor_11152_fu_82_a_address0;
  wire grp_ByteXor_11152_fu_82_ap_start_reg;
  wire grp_ByteXor_11152_fu_82_n_122;
  wire grp_ByteXor_143_fu_176_ap_start_reg;
  wire grp_ByteXor_143_fu_176_ap_start_reg_reg_0;
  wire grp_ByteXor_143_fu_176_n_46;
  wire [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  wire grp_ClefiaF0Xor_125_fu_777_src_ce0;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg0;
  wire [1:0]grp_ClefiaF1Xor_2_fu_802_rk_address0;
  wire grp_ClefiaF1Xor_2_fu_802_rk_ce0;
  wire [2:0]idx_fu_30_reg;
  wire [3:3]idx_fu_30_reg__0;
  wire p_0_in__5;
  wire [6:3]p_1_in;
  wire [7:0]q0;
  wire q0_reg;
  wire \q0_reg[7] ;
  wire [0:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [3:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [0:0]\q0_reg[7]_5 ;
  wire [7:0]\q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire [0:0]q0_reg_11;
  wire [0:0]q0_reg_12;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire [2:0]ram_reg_0_15_0_0_i_5;
  wire \reg_581_reg[1] ;
  wire \reg_581_reg[2] ;
  wire \reg_581_reg[2]_0 ;
  wire \reg_581_reg[7] ;
  wire [7:0]\reg_581_reg[7]_0 ;
  wire [5:0]\reg_581_reg[7]_1 ;
  wire [1:0]\reg_588_reg[5] ;
  wire [7:0]\reg_588_reg[6] ;
  wire [7:0]\reg_588_reg[7] ;
  wire \reg_595_reg[2] ;
  wire [7:0]\reg_595_reg[6] ;
  wire [7:0]\reg_595_reg[6]_0 ;
  wire \reg_600_reg[0] ;
  wire \reg_600_reg[5] ;
  wire \reg_600_reg[7] ;
  wire [4:4]tmp_2_ClefiaMul2_fu_119_ap_return;
  wire [4:4]tmp_9_ClefiaMul2_fu_158_ap_return;
  wire [7:0]\tmp_reg_224_reg[7] ;
  wire \trunc_ln124_reg_273_reg[1] ;
  wire [7:0]x_1_reg_322;
  wire [7:0]\x_1_reg_322_reg[7]_0 ;
  wire \y_0_3_reg_1475_reg[0] ;
  wire \y_0_3_reg_1475_reg[2] ;
  wire \y_0_3_reg_1475_reg[2]_0 ;
  wire \y_0_3_reg_1475_reg[5] ;
  wire [7:0]y_0_fu_244_p2;
  wire [7:0]y_0_reg_371;
  wire \y_0_reg_371[2]_i_2_n_0 ;
  wire [7:0]\y_1_1_reg_1324_reg[0] ;
  wire \y_1_2_reg_1430_reg[5] ;
  wire \y_1_3_reg_1480[3]_i_2 ;
  wire \y_1_3_reg_1480_reg[4] ;
  wire \y_1_3_reg_1480_reg[4]_0 ;
  wire [7:0]y_1_fu_268_p2;
  wire [7:0]y_1_reg_376;
  wire \y_1_reg_376[2]_i_2_n_0 ;
  wire \y_2_2_reg_1435_reg[5] ;
  wire [4:0]\y_2_2_reg_1435_reg[7] ;
  wire \y_2_2_reg_1435_reg[7]_0 ;
  wire \y_2_3_reg_1485_reg[3] ;
  wire \y_2_3_reg_1485_reg[4] ;
  wire [7:0]y_2_fu_292_p2;
  wire [7:0]y_2_reg_381;
  wire \y_2_reg_381[3]_i_2_n_0 ;
  wire \y_2_reg_381[4]_i_2_n_0 ;
  wire \y_2_reg_381[5]_i_2_n_0 ;
  wire \y_2_reg_381[6]_i_2_n_0 ;
  wire \y_3_1_reg_1334[5]_i_2 ;
  wire [7:0]\y_3_1_reg_1334_reg[1] ;
  wire \y_3_1_reg_1334_reg[1]_0 ;
  wire \y_3_1_reg_1334_reg[3] ;
  wire \y_3_1_reg_1334_reg[3]_0 ;
  wire \y_3_1_reg_1334_reg[3]_1 ;
  wire [7:0]\y_3_1_reg_1334_reg[7] ;
  wire \y_3_2_reg_1440_reg[0] ;
  wire \y_3_2_reg_1440_reg[0]_0 ;
  wire \y_3_2_reg_1440_reg[0]_1 ;
  wire \y_3_2_reg_1440_reg[2] ;
  wire \y_3_2_reg_1440_reg[2]_0 ;
  wire \y_3_2_reg_1440_reg[3] ;
  wire \y_3_2_reg_1440_reg[4] ;
  wire \y_3_2_reg_1440_reg[6] ;
  wire \y_3_2_reg_1440_reg[6]_0 ;
  wire \y_3_2_reg_1440_reg[6]_1 ;
  wire \y_3_3_reg_1490_reg[0] ;
  wire \y_3_3_reg_1490_reg[2] ;
  wire \y_3_3_reg_1490_reg[4] ;
  wire \y_3_3_reg_1490_reg[4]_0 ;
  wire \y_3_3_reg_1490_reg[5] ;
  wire \y_3_3_reg_1490_reg[6] ;
  wire [7:0]\y_3_3_reg_1490_reg[7] ;
  wire \y_3_3_reg_1490_reg[7]_0 ;
  wire [7:0]y_3_fu_310_p2;
  wire [7:0]y_3_reg_386;
  wire \y_3_reg_386[2]_i_2_n_0 ;
  wire [7:0]z_16_reg_365;
  wire [7:0]\z_16_reg_365_reg[7]_0 ;
  wire [7:0]z_17_reg_353;
  wire [7:0]z_18_reg_359;
  wire [7:0]z_reg_342;
  wire [7:0]\z_reg_342_reg[7]_0 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteCpy_119_15 grp_ByteCpy_119_fu_94
       (.D(ap_NS_fsm[4:3]),
        .Q({grp_ByteCpy_119_fu_94_dst_we0,grp_ByteCpy_119_fu_94_src_ce0}),
        .SR(SR),
        .\add_ln117_4_reg_152_reg[3]_0 (grp_ByteCpy_119_fu_94_dst_address0),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_119_fu_94_n_8),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .grp_ByteCpy_119_fu_94_ap_start_reg(grp_ByteCpy_119_fu_94_ap_start_reg),
        .\idx_fu_30_reg[3]_0 ({idx_fu_30_reg__0,idx_fu_30_reg}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_119_fu_94_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_119_fu_94_n_8),
        .Q(grp_ByteCpy_119_fu_94_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_11152 grp_ByteXor_11152_fu_82
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(q0),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm_reg[109] ),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm[2:1]),
        .\ap_CS_fsm_reg[1]_1 (grp_ClefiaF1Xor_2_fu_802_rk_ce0),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0),
        .clefia_s1_ce0_0(clefia_s1_ce0_0),
        .con128_address0(con128_address0),
        .con128_ce0(con128_ce0),
        .\dst16_04_fu_54_reg[7]_0 (dst16_04_fu_54),
        .dst2_02_fu_46_reg_0(dst2_02_fu_46_reg),
        .dst2_02_fu_46_reg_1(dst2_02_fu_46_reg_0),
        .dst2_02_fu_46_reg_2(dst2_02_fu_46_reg_1),
        .dst2_02_fu_46_reg_3(dst2_02_fu_46_reg_2),
        .dst2_02_fu_46_reg_4(dst2_02_fu_46_reg_3),
        .\dst3_01_fu_42_reg[7]_0 (\dst3_01_fu_42_reg[7] ),
        .grp_ByteXor_11152_fu_82_a_address0(grp_ByteXor_11152_fu_82_a_address0),
        .grp_ByteXor_11152_fu_82_ap_start_reg(grp_ByteXor_11152_fu_82_ap_start_reg),
        .grp_ClefiaF0Xor_125_fu_777_rk_address0(grp_ClefiaF0Xor_125_fu_777_rk_address0),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg(grp_ByteXor_11152_fu_82_n_122),
        .grp_ClefiaF1Xor_2_fu_802_rk_address0(grp_ClefiaF1Xor_2_fu_802_rk_address0),
        .q0_reg(q0_reg),
        .q0_reg_0({\ap_CS_fsm_reg[433] [12],\ap_CS_fsm_reg[433] [10]}),
        .q0_reg_1(q0_reg_0),
        .q0_reg_10(q0_reg_9),
        .q0_reg_11(q0_reg_10),
        .q0_reg_12(q0_reg_11),
        .q0_reg_13(q0_reg_3),
        .q0_reg_14(q0_reg_12),
        .q0_reg_15(x_1_reg_322),
        .q0_reg_2(q0_reg_1),
        .q0_reg_3({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .q0_reg_4(q0_reg_4),
        .q0_reg_5(q0_reg_2),
        .q0_reg_6(q0_reg_5),
        .q0_reg_7(q0_reg_6),
        .q0_reg_8(q0_reg_7),
        .q0_reg_9(q0_reg_8),
        .\reg_581_reg[1] (\reg_581_reg[1] ),
        .\reg_581_reg[2] (\reg_581_reg[2] ),
        .\reg_581_reg[2]_0 (\reg_581_reg[2]_0 ),
        .\reg_581_reg[7] (\reg_581_reg[7] ),
        .\reg_581_reg[7]_0 (\reg_581_reg[7]_0 ),
        .\reg_581_reg[7]_1 (\reg_581_reg[7]_1 ),
        .\reg_588_reg[5] (\reg_588_reg[5] ),
        .\reg_588_reg[6] (\reg_588_reg[6] ),
        .\reg_588_reg[7] (\reg_588_reg[7] ),
        .\reg_595_reg[2] (\reg_595_reg[2] ),
        .\reg_595_reg[6] (\reg_595_reg[6] ),
        .\reg_595_reg[6]_0 (\reg_595_reg[6]_0 ),
        .\reg_600_reg[0] (\reg_600_reg[0] ),
        .\reg_600_reg[5] (\reg_600_reg[5] ),
        .\reg_600_reg[7] (\reg_600_reg[7] ),
        .\trunc_ln124_reg_273_reg[1]_0 (\trunc_ln124_reg_273_reg[1] ),
        .\x_1_reg_322_reg[7] (\x_1_reg_322_reg[7]_0 ),
        .\y_0_3_reg_1475_reg[0] (\y_0_3_reg_1475_reg[0] ),
        .\y_0_3_reg_1475_reg[2] (\y_0_3_reg_1475_reg[2] ),
        .\y_0_3_reg_1475_reg[2]_0 (\y_0_3_reg_1475_reg[2]_0 ),
        .\y_0_3_reg_1475_reg[5] (\y_0_3_reg_1475_reg[5] ),
        .\y_1_1_reg_1324_reg[0] (\y_1_1_reg_1324_reg[0] ),
        .\y_1_2_reg_1430_reg[5] (\y_1_2_reg_1430_reg[5] ),
        .\y_1_3_reg_1480[3]_i_2_0 (\y_1_3_reg_1480[3]_i_2 ),
        .\y_1_3_reg_1480_reg[4] (\y_1_3_reg_1480_reg[4] ),
        .\y_1_3_reg_1480_reg[4]_0 (\y_1_3_reg_1480_reg[4]_0 ),
        .\y_2_2_reg_1435_reg[5] (\y_2_2_reg_1435_reg[5] ),
        .\y_2_2_reg_1435_reg[7] (\y_2_2_reg_1435_reg[7] ),
        .\y_2_2_reg_1435_reg[7]_0 (\y_2_2_reg_1435_reg[7]_0 ),
        .\y_2_3_reg_1485_reg[3] (\y_2_3_reg_1485_reg[3] ),
        .\y_2_3_reg_1485_reg[4] (\y_2_3_reg_1485_reg[4] ),
        .\y_3_1_reg_1334[5]_i_2_0 (\y_3_1_reg_1334[5]_i_2 ),
        .\y_3_1_reg_1334_reg[1] (\y_3_1_reg_1334_reg[1] ),
        .\y_3_1_reg_1334_reg[1]_0 (\y_3_1_reg_1334_reg[1]_0 ),
        .\y_3_1_reg_1334_reg[3] (\y_3_1_reg_1334_reg[3] ),
        .\y_3_1_reg_1334_reg[3]_0 (\y_3_1_reg_1334_reg[3]_0 ),
        .\y_3_1_reg_1334_reg[3]_1 (\y_3_1_reg_1334_reg[3]_1 ),
        .\y_3_1_reg_1334_reg[7] (\y_3_1_reg_1334_reg[7] ),
        .\y_3_2_reg_1440_reg[0] (\y_3_2_reg_1440_reg[0] ),
        .\y_3_2_reg_1440_reg[0]_0 (\y_3_2_reg_1440_reg[0]_0 ),
        .\y_3_2_reg_1440_reg[0]_1 (\y_3_2_reg_1440_reg[0]_1 ),
        .\y_3_2_reg_1440_reg[2] (\y_3_2_reg_1440_reg[2] ),
        .\y_3_2_reg_1440_reg[2]_0 (\y_3_2_reg_1440_reg[2]_0 ),
        .\y_3_2_reg_1440_reg[3] (\y_3_2_reg_1440_reg[3] ),
        .\y_3_2_reg_1440_reg[4] (\y_3_2_reg_1440_reg[4] ),
        .\y_3_2_reg_1440_reg[6] (\y_3_2_reg_1440_reg[6] ),
        .\y_3_2_reg_1440_reg[6]_0 (\y_3_2_reg_1440_reg[6]_0 ),
        .\y_3_2_reg_1440_reg[6]_1 (\y_3_2_reg_1440_reg[6]_1 ),
        .\y_3_3_reg_1490_reg[0] (\y_3_3_reg_1490_reg[0] ),
        .\y_3_3_reg_1490_reg[2] (\y_3_3_reg_1490_reg[2] ),
        .\y_3_3_reg_1490_reg[4] (\y_3_3_reg_1490_reg[4] ),
        .\y_3_3_reg_1490_reg[4]_0 (\y_3_3_reg_1490_reg[4]_0 ),
        .\y_3_3_reg_1490_reg[5] (\y_3_3_reg_1490_reg[5] ),
        .\y_3_3_reg_1490_reg[6] (\y_3_3_reg_1490_reg[6] ),
        .\y_3_3_reg_1490_reg[7] (\y_3_3_reg_1490_reg[7] ),
        .\y_3_3_reg_1490_reg[7]_0 (\y_3_3_reg_1490_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_11152_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_11152_fu_82_n_122),
        .Q(grp_ByteXor_11152_fu_82_ap_start_reg),
        .R(SR));
  design_1_clefia_0_0_clefia_ByteXor_143_16 grp_ByteXor_143_fu_176
       (.D(D),
        .E(E),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(SR),
        .\add_ln124_2_reg_219_reg[0]_0 (\add_ln124_2_reg_219_reg[0] ),
        .\add_ln124_2_reg_219_reg[1]_0 (\add_ln124_2_reg_219_reg[1] ),
        .\add_ln124_2_reg_219_reg[2]_0 (\add_ln124_2_reg_219_reg[2] ),
        .\add_ln124_2_reg_219_reg[2]_1 (\add_ln124_2_reg_219_reg[2]_0 ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[433] (\ap_CS_fsm_reg[433] ),
        .\ap_CS_fsm_reg[4] ({ap_NS_fsm[5],ap_NS_fsm[0]}),
        .\ap_CS_fsm_reg[4]_0 (grp_ByteXor_143_fu_176_n_46),
        .ap_clk(ap_clk),
        .fin_address0(fin_address0),
        .grp_ByteXor_11152_fu_82_a_address0(grp_ByteXor_11152_fu_82_a_address0),
        .grp_ByteXor_143_fu_176_ap_start_reg(grp_ByteXor_143_fu_176_ap_start_reg),
        .grp_ByteXor_143_fu_176_ap_start_reg_reg(grp_ByteXor_143_fu_176_ap_start_reg_reg_0),
        .grp_ClefiaF0Xor_125_fu_777_dst_address0(grp_ClefiaF0Xor_125_fu_777_dst_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_address0(grp_ClefiaF0Xor_125_fu_777_src_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_ce0(grp_ClefiaF0Xor_125_fu_777_src_ce0),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg0(grp_ClefiaF1Xor_2_fu_802_ap_start_reg0),
        .grp_ClefiaF1Xor_2_fu_802_rk_address0(grp_ClefiaF1Xor_2_fu_802_rk_address0),
        .p_0_in__5(p_0_in__5),
        .\q0[7]_i_2__5_0 (grp_ClefiaF1Xor_2_fu_802_rk_ce0),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_10 (\q0_reg[7]_7 ),
        .\q0_reg[7]_2 ({grp_ByteCpy_119_fu_94_dst_we0,grp_ByteCpy_119_fu_94_src_ce0}),
        .\q0_reg[7]_3 (q0_reg_2),
        .\q0_reg[7]_4 (\q0_reg[7]_2 ),
        .\q0_reg[7]_5 (q0_reg_3),
        .\q0_reg[7]_6 (\q0_reg[7]_3 ),
        .\q0_reg[7]_7 (\q0_reg[7]_4 ),
        .\q0_reg[7]_8 (\q0_reg[7]_5 ),
        .\q0_reg[7]_9 (\q0_reg[7]_6 ),
        .ram_reg_0_15_0_0_i_5_0(ram_reg_0_15_0_0_i_5),
        .ram_reg_0_15_0_0_i_6(grp_ByteCpy_119_fu_94_dst_address0),
        .ram_reg_0_15_0_0_i_6__0_0({idx_fu_30_reg__0,idx_fu_30_reg}),
        .\tmp_reg_224_reg[7]_0 (\tmp_reg_224_reg[7] ),
        .\tmp_reg_224_reg[7]_1 (y_3_reg_386),
        .\tmp_reg_224_reg[7]_2 (y_2_reg_381),
        .\tmp_reg_224_reg[7]_3 (y_1_reg_376),
        .\tmp_reg_224_reg[7]_4 (y_0_reg_371));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_143_fu_176_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_143_fu_176_n_46),
        .Q(grp_ByteXor_143_fu_176_ap_start_reg),
        .R(SR));
  FDRE \x_1_reg_322_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[0]),
        .Q(x_1_reg_322[0]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[1]),
        .Q(x_1_reg_322[1]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[2]),
        .Q(x_1_reg_322[2]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[3]),
        .Q(x_1_reg_322[3]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[4]),
        .Q(x_1_reg_322[4]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[5]),
        .Q(x_1_reg_322[5]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[6]),
        .Q(x_1_reg_322[6]),
        .R(1'b0));
  FDRE \x_1_reg_322_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(dst16_04_fu_54[7]),
        .Q(x_1_reg_322[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_371[0]_i_1 
       (.I0(z_reg_342[0]),
        .I1(z_18_reg_359[5]),
        .I2(z_16_reg_365[5]),
        .I3(z_18_reg_359[7]),
        .I4(z_17_reg_353[7]),
        .O(y_0_fu_244_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_371[1]_i_1 
       (.I0(z_reg_342[1]),
        .I1(z_18_reg_359[6]),
        .I2(z_16_reg_365[6]),
        .I3(z_18_reg_359[0]),
        .I4(z_17_reg_353[0]),
        .O(y_0_fu_244_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_371[2]_i_1 
       (.I0(z_reg_342[2]),
        .I1(\y_0_reg_371[2]_i_2_n_0 ),
        .I2(z_18_reg_359[1]),
        .I3(z_18_reg_359[7]),
        .I4(z_17_reg_353[1]),
        .I5(z_17_reg_353[7]),
        .O(y_0_fu_244_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_371[2]_i_2 
       (.I0(z_18_reg_359[7]),
        .I1(z_18_reg_359[5]),
        .I2(z_16_reg_365[7]),
        .I3(z_16_reg_365[5]),
        .O(\y_0_reg_371[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_371[3]_i_1 
       (.I0(z_reg_342[3]),
        .I1(\y_2_reg_381[3]_i_2_n_0 ),
        .I2(z_18_reg_359[2]),
        .I3(z_18_reg_359[7]),
        .I4(z_17_reg_353[2]),
        .I5(z_17_reg_353[7]),
        .O(y_0_fu_244_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_0_reg_371[4]_i_1 
       (.I0(z_reg_342[4]),
        .I1(\y_2_reg_381[4]_i_2_n_0 ),
        .I2(z_18_reg_359[3]),
        .I3(z_18_reg_359[7]),
        .I4(z_17_reg_353[3]),
        .I5(z_17_reg_353[7]),
        .O(y_0_fu_244_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_371[5]_i_1 
       (.I0(z_reg_342[5]),
        .I1(\y_2_reg_381[5]_i_2_n_0 ),
        .I2(z_18_reg_359[4]),
        .I3(z_17_reg_353[4]),
        .O(y_0_fu_244_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_0_reg_371[6]_i_1 
       (.I0(z_reg_342[6]),
        .I1(\y_2_reg_381[6]_i_2_n_0 ),
        .I2(z_18_reg_359[5]),
        .I3(z_17_reg_353[5]),
        .O(y_0_fu_244_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_0_reg_371[7]_i_1 
       (.I0(z_reg_342[7]),
        .I1(z_18_reg_359[4]),
        .I2(z_16_reg_365[4]),
        .I3(z_18_reg_359[6]),
        .I4(z_17_reg_353[6]),
        .O(y_0_fu_244_p2[7]));
  FDRE \y_0_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[0]),
        .Q(y_0_reg_371[0]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[1]),
        .Q(y_0_reg_371[1]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[2]),
        .Q(y_0_reg_371[2]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[3]),
        .Q(y_0_reg_371[3]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[4]),
        .Q(y_0_reg_371[4]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[5]),
        .Q(y_0_reg_371[5]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[6]),
        .Q(y_0_reg_371[6]),
        .R(1'b0));
  FDRE \y_0_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_0_fu_244_p2[7]),
        .Q(y_0_reg_371[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_376[0]_i_1 
       (.I0(z_reg_342[5]),
        .I1(z_17_reg_353[5]),
        .I2(z_18_reg_359[7]),
        .I3(z_17_reg_353[7]),
        .I4(z_16_reg_365[0]),
        .O(y_1_fu_268_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_376[1]_i_1 
       (.I0(z_reg_342[6]),
        .I1(z_17_reg_353[6]),
        .I2(z_18_reg_359[0]),
        .I3(z_17_reg_353[0]),
        .I4(z_16_reg_365[1]),
        .O(y_1_fu_268_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_376[2]_i_1 
       (.I0(z_reg_342[5]),
        .I1(z_reg_342[7]),
        .I2(z_17_reg_353[5]),
        .I3(z_17_reg_353[7]),
        .I4(\y_1_reg_376[2]_i_2_n_0 ),
        .I5(z_16_reg_365[2]),
        .O(y_1_fu_268_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_376[2]_i_2 
       (.I0(z_18_reg_359[1]),
        .I1(z_18_reg_359[7]),
        .I2(z_17_reg_353[1]),
        .I3(z_17_reg_353[7]),
        .O(\y_1_reg_376[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_376[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(z_18_reg_359[2]),
        .I2(z_18_reg_359[7]),
        .I3(z_17_reg_353[2]),
        .I4(z_17_reg_353[7]),
        .I5(z_16_reg_365[3]),
        .O(y_1_fu_268_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_1_reg_376[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(z_18_reg_359[3]),
        .I2(z_18_reg_359[7]),
        .I3(z_17_reg_353[3]),
        .I4(z_17_reg_353[7]),
        .I5(z_16_reg_365[4]),
        .O(y_1_fu_268_p2[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_376[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(z_18_reg_359[4]),
        .I2(z_17_reg_353[4]),
        .I3(z_16_reg_365[5]),
        .O(y_1_fu_268_p2[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_1_reg_376[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(z_18_reg_359[5]),
        .I2(z_17_reg_353[5]),
        .I3(z_16_reg_365[6]),
        .O(y_1_fu_268_p2[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_1_reg_376[7]_i_1 
       (.I0(z_reg_342[4]),
        .I1(z_17_reg_353[4]),
        .I2(z_18_reg_359[6]),
        .I3(z_17_reg_353[6]),
        .I4(z_16_reg_365[7]),
        .O(y_1_fu_268_p2[7]));
  FDRE \y_1_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[0]),
        .Q(y_1_reg_376[0]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[1]),
        .Q(y_1_reg_376[1]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[2]),
        .Q(y_1_reg_376[2]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[3]),
        .Q(y_1_reg_376[3]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[4]),
        .Q(y_1_reg_376[4]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[5]),
        .Q(y_1_reg_376[5]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[6]),
        .Q(y_1_reg_376[6]),
        .R(1'b0));
  FDRE \y_1_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_1_fu_268_p2[7]),
        .Q(y_1_reg_376[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_381[0]_i_1 
       (.I0(z_17_reg_353[0]),
        .I1(z_16_reg_365[7]),
        .I2(z_reg_342[7]),
        .I3(z_18_reg_359[5]),
        .I4(z_16_reg_365[5]),
        .O(y_2_fu_292_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_381[1]_i_1 
       (.I0(z_17_reg_353[1]),
        .I1(z_16_reg_365[0]),
        .I2(z_reg_342[0]),
        .I3(z_18_reg_359[6]),
        .I4(z_16_reg_365[6]),
        .O(y_2_fu_292_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_381[2]_i_1 
       (.I0(z_17_reg_353[2]),
        .I1(\y_3_reg_386[2]_i_2_n_0 ),
        .I2(z_18_reg_359[7]),
        .I3(z_18_reg_359[5]),
        .I4(z_16_reg_365[7]),
        .I5(z_16_reg_365[5]),
        .O(y_2_fu_292_p2[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_381[3]_i_1 
       (.I0(z_17_reg_353[3]),
        .I1(z_16_reg_365[2]),
        .I2(z_16_reg_365[7]),
        .I3(z_reg_342[2]),
        .I4(z_reg_342[7]),
        .I5(\y_2_reg_381[3]_i_2_n_0 ),
        .O(y_2_fu_292_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_381[3]_i_2 
       (.I0(z_18_reg_359[6]),
        .I1(z_18_reg_359[0]),
        .I2(z_18_reg_359[5]),
        .I3(z_16_reg_365[6]),
        .I4(z_16_reg_365[0]),
        .I5(z_16_reg_365[5]),
        .O(\y_2_reg_381[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_381[4]_i_1 
       (.I0(z_17_reg_353[4]),
        .I1(z_16_reg_365[3]),
        .I2(z_16_reg_365[7]),
        .I3(z_reg_342[3]),
        .I4(z_reg_342[7]),
        .I5(\y_2_reg_381[4]_i_2_n_0 ),
        .O(y_2_fu_292_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_381[4]_i_2 
       (.I0(z_18_reg_359[6]),
        .I1(z_18_reg_359[1]),
        .I2(z_18_reg_359[7]),
        .I3(z_18_reg_359[5]),
        .I4(tmp_2_ClefiaMul2_fu_119_ap_return),
        .O(\y_2_reg_381[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_381[4]_i_3 
       (.I0(z_16_reg_365[5]),
        .I1(z_16_reg_365[7]),
        .I2(z_16_reg_365[1]),
        .I3(z_16_reg_365[6]),
        .O(tmp_2_ClefiaMul2_fu_119_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_381[5]_i_1 
       (.I0(z_17_reg_353[5]),
        .I1(z_16_reg_365[4]),
        .I2(z_reg_342[4]),
        .I3(\y_2_reg_381[5]_i_2_n_0 ),
        .O(y_2_fu_292_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_2_reg_381[5]_i_2 
       (.I0(z_18_reg_359[7]),
        .I1(z_18_reg_359[2]),
        .I2(z_18_reg_359[6]),
        .I3(z_16_reg_365[7]),
        .I4(z_16_reg_365[2]),
        .I5(z_16_reg_365[6]),
        .O(\y_2_reg_381[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_381[6]_i_1 
       (.I0(z_17_reg_353[6]),
        .I1(z_16_reg_365[5]),
        .I2(z_reg_342[5]),
        .I3(\y_2_reg_381[6]_i_2_n_0 ),
        .O(y_2_fu_292_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_2_reg_381[6]_i_2 
       (.I0(z_18_reg_359[3]),
        .I1(z_18_reg_359[7]),
        .I2(z_16_reg_365[3]),
        .I3(z_16_reg_365[7]),
        .O(\y_2_reg_381[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_2_reg_381[7]_i_1 
       (.I0(z_17_reg_353[7]),
        .I1(z_16_reg_365[6]),
        .I2(z_reg_342[6]),
        .I3(z_18_reg_359[4]),
        .I4(z_16_reg_365[4]),
        .O(y_2_fu_292_p2[7]));
  FDRE \y_2_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[0]),
        .Q(y_2_reg_381[0]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[1]),
        .Q(y_2_reg_381[1]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[2]),
        .Q(y_2_reg_381[2]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[3]),
        .Q(y_2_reg_381[3]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[4]),
        .Q(y_2_reg_381[4]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[5]),
        .Q(y_2_reg_381[5]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[6]),
        .Q(y_2_reg_381[6]),
        .R(1'b0));
  FDRE \y_2_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_2_fu_292_p2[7]),
        .Q(y_2_reg_381[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_386[0]_i_1 
       (.I0(z_18_reg_359[0]),
        .I1(z_16_reg_365[7]),
        .I2(z_reg_342[7]),
        .I3(z_17_reg_353[5]),
        .I4(z_reg_342[5]),
        .O(y_3_fu_310_p2[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_386[1]_i_1 
       (.I0(z_18_reg_359[1]),
        .I1(z_16_reg_365[0]),
        .I2(z_reg_342[0]),
        .I3(z_17_reg_353[6]),
        .I4(z_reg_342[6]),
        .O(y_3_fu_310_p2[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_386[2]_i_1 
       (.I0(z_18_reg_359[2]),
        .I1(\y_3_reg_386[2]_i_2_n_0 ),
        .I2(z_17_reg_353[7]),
        .I3(z_17_reg_353[5]),
        .I4(z_reg_342[7]),
        .I5(z_reg_342[5]),
        .O(y_3_fu_310_p2[2]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_386[2]_i_2 
       (.I0(z_16_reg_365[1]),
        .I1(z_16_reg_365[7]),
        .I2(z_reg_342[1]),
        .I3(z_reg_342[7]),
        .O(\y_3_reg_386[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_386[3]_i_1 
       (.I0(z_18_reg_359[3]),
        .I1(z_16_reg_365[2]),
        .I2(z_16_reg_365[7]),
        .I3(z_reg_342[2]),
        .I4(z_reg_342[7]),
        .I5(p_1_in[3]),
        .O(y_3_fu_310_p2[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_386[3]_i_2 
       (.I0(z_17_reg_353[6]),
        .I1(z_17_reg_353[0]),
        .I2(z_17_reg_353[5]),
        .I3(z_reg_342[6]),
        .I4(z_reg_342[0]),
        .I5(z_reg_342[5]),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_386[4]_i_1 
       (.I0(z_18_reg_359[4]),
        .I1(z_16_reg_365[3]),
        .I2(z_16_reg_365[7]),
        .I3(z_reg_342[3]),
        .I4(z_reg_342[7]),
        .I5(p_1_in[4]),
        .O(y_3_fu_310_p2[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_386[4]_i_2 
       (.I0(z_17_reg_353[6]),
        .I1(z_17_reg_353[1]),
        .I2(z_17_reg_353[7]),
        .I3(z_17_reg_353[5]),
        .I4(tmp_9_ClefiaMul2_fu_158_ap_return),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_386[4]_i_3 
       (.I0(z_reg_342[5]),
        .I1(z_reg_342[7]),
        .I2(z_reg_342[1]),
        .I3(z_reg_342[6]),
        .O(tmp_9_ClefiaMul2_fu_158_ap_return));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_386[5]_i_1 
       (.I0(z_18_reg_359[5]),
        .I1(z_16_reg_365[4]),
        .I2(z_reg_342[4]),
        .I3(p_1_in[5]),
        .O(y_3_fu_310_p2[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \y_3_reg_386[5]_i_2 
       (.I0(z_17_reg_353[7]),
        .I1(z_17_reg_353[2]),
        .I2(z_17_reg_353[6]),
        .I3(z_reg_342[7]),
        .I4(z_reg_342[2]),
        .I5(z_reg_342[6]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_386[6]_i_1 
       (.I0(z_18_reg_359[6]),
        .I1(z_16_reg_365[5]),
        .I2(z_reg_342[5]),
        .I3(p_1_in[6]),
        .O(y_3_fu_310_p2[6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_3_reg_386[6]_i_2 
       (.I0(z_17_reg_353[3]),
        .I1(z_17_reg_353[7]),
        .I2(z_reg_342[3]),
        .I3(z_reg_342[7]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \y_3_reg_386[7]_i_1 
       (.I0(z_18_reg_359[7]),
        .I1(z_16_reg_365[6]),
        .I2(z_reg_342[6]),
        .I3(z_17_reg_353[4]),
        .I4(z_reg_342[4]),
        .O(y_3_fu_310_p2[7]));
  FDRE \y_3_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[0]),
        .Q(y_3_reg_386[0]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[1]),
        .Q(y_3_reg_386[1]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[2]),
        .Q(y_3_reg_386[2]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[3]),
        .Q(y_3_reg_386[3]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[4]),
        .Q(y_3_reg_386[4]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[5]),
        .Q(y_3_reg_386[5]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[6]),
        .Q(y_3_reg_386[6]),
        .R(1'b0));
  FDRE \y_3_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(y_3_fu_310_p2[7]),
        .Q(y_3_reg_386[7]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [0]),
        .Q(z_16_reg_365[0]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [1]),
        .Q(z_16_reg_365[1]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [2]),
        .Q(z_16_reg_365[2]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [3]),
        .Q(z_16_reg_365[3]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [4]),
        .Q(z_16_reg_365[4]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [5]),
        .Q(z_16_reg_365[5]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [6]),
        .Q(z_16_reg_365[6]),
        .R(1'b0));
  FDRE \z_16_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\z_16_reg_365_reg[7]_0 [7]),
        .Q(z_16_reg_365[7]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[0]),
        .Q(z_17_reg_353[0]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[1]),
        .Q(z_17_reg_353[1]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[2]),
        .Q(z_17_reg_353[2]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[3]),
        .Q(z_17_reg_353[3]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[4]),
        .Q(z_17_reg_353[4]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[5]),
        .Q(z_17_reg_353[5]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[6]),
        .Q(z_17_reg_353[6]),
        .R(1'b0));
  FDRE \z_17_reg_353_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0[7]),
        .Q(z_17_reg_353[7]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [0]),
        .Q(z_18_reg_359[0]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [1]),
        .Q(z_18_reg_359[1]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [2]),
        .Q(z_18_reg_359[2]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [3]),
        .Q(z_18_reg_359[3]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [4]),
        .Q(z_18_reg_359[4]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [5]),
        .Q(z_18_reg_359[5]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [6]),
        .Q(z_18_reg_359[6]),
        .R(1'b0));
  FDRE \z_18_reg_359_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_16_reg_365_reg[7]_0 [7]),
        .Q(z_18_reg_359[7]),
        .R(1'b0));
  FDRE \z_reg_342_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [0]),
        .Q(z_reg_342[0]),
        .R(1'b0));
  FDRE \z_reg_342_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [1]),
        .Q(z_reg_342[1]),
        .R(1'b0));
  FDRE \z_reg_342_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [2]),
        .Q(z_reg_342[2]),
        .R(1'b0));
  FDRE \z_reg_342_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [3]),
        .Q(z_reg_342[3]),
        .R(1'b0));
  FDRE \z_reg_342_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [4]),
        .Q(z_reg_342[4]),
        .R(1'b0));
  FDRE \z_reg_342_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [5]),
        .Q(z_reg_342[5]),
        .R(1'b0));
  FDRE \z_reg_342_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [6]),
        .Q(z_reg_342[6]),
        .R(1'b0));
  FDRE \z_reg_342_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\z_reg_342_reg[7]_0 [7]),
        .Q(z_reg_342[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet
   (\ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    D,
    \ap_CS_fsm_reg[1]_0 ,
    ADDRARDADDR,
    WEA,
    \reg_588_reg[6] ,
    dst2_02_fu_46_reg,
    DOBDO,
    \reg_581_reg[7] ,
    \reg_595_reg[6] ,
    \reg_581_reg[7]_0 ,
    \reg_595_reg[6]_0 ,
    dst2_02_fu_46_reg_0,
    \reg_595_reg[2] ,
    \ap_CS_fsm_reg[109]_0 ,
    dst2_02_fu_46_reg_1,
    \reg_581_reg[1] ,
    \reg_600_reg[0] ,
    \reg_581_reg[2] ,
    \reg_588_reg[5] ,
    \reg_588_reg[7] ,
    dst2_02_fu_46_reg_2,
    \reg_581_reg[2]_0 ,
    \reg_600_reg[7] ,
    \reg_581_reg[7]_1 ,
    \reg_600_reg[5] ,
    dst2_02_fu_46_reg_3,
    \ap_CS_fsm_reg[91]_0 ,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[171]_0 ,
    DIADI,
    \reg_569_reg[4] ,
    shl_ln1_fu_916_p3,
    Q,
    grp_ClefiaKeySet_fu_347_ap_start_reg,
    \ap_CS_fsm_reg[93]_0 ,
    ram_reg,
    b_ce0,
    ram_reg_0,
    ram_reg_1,
    grp_ByteXor_11151_fu_384_b_offset,
    ram_reg_2,
    grp_ByteXor_1_fu_524_b_address0,
    idx_fu_30,
    grp_ByteXor_112_2_fu_366_b_address0,
    ram_reg_3,
    grp_ByteXor_11151_fu_384_b_address0,
    ram_reg_4,
    ram_reg_5,
    grp_ByteXor_112_2_fu_366_b_offset,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    \y_3_3_reg_1490_reg[2] ,
    \y_3_1_reg_1334_reg[7] ,
    \y_3_1_reg_1334_reg[1] ,
    \y_3_1_reg_1334_reg[3] ,
    \y_3_2_reg_1440_reg[2] ,
    \y_3_2_reg_1440_reg[2]_0 ,
    \y_3_3_reg_1490_reg[7] ,
    \y_3_3_reg_1490_reg[4] ,
    \y_3_3_reg_1490_reg[4]_0 ,
    \y_1_3_reg_1480_reg[4] ,
    \y_3_2_reg_1440_reg[6] ,
    \y_1_3_reg_1480_reg[4]_0 ,
    \y_3_1_reg_1334_reg[3]_0 ,
    \y_3_1_reg_1334_reg[3]_1 ,
    \y_1_3_reg_1480[3]_i_2 ,
    \y_3_3_reg_1490_reg[6] ,
    \y_3_2_reg_1440_reg[6]_0 ,
    \y_3_2_reg_1440_reg[6]_1 ,
    \y_2_2_reg_1435_reg[7] ,
    \y_1_1_reg_1324_reg[0] ,
    \y_3_3_reg_1490_reg[0] ,
    \y_3_1_reg_1334_reg[1]_0 ,
    \y_3_3_reg_1490_reg[5] ,
    \y_3_1_reg_1334[5]_i_2 ,
    \y_2_2_reg_1435_reg[7]_0 ,
    \y_3_3_reg_1490_reg[7]_0 ,
    \y_3_2_reg_1440_reg[0] ,
    \y_3_2_reg_1440_reg[0]_0 ,
    \y_3_2_reg_1440_reg[0]_1 ,
    \y_2_3_reg_1485_reg[3] ,
    \y_3_2_reg_1440_reg[3] ,
    \y_3_2_reg_1440_reg[4] ,
    \y_2_3_reg_1485_reg[4] ,
    \y_1_2_reg_1430_reg[5] ,
    \y_2_2_reg_1435_reg[5] ,
    \y_0_3_reg_1475_reg[0] ,
    \y_0_3_reg_1475_reg[2] ,
    \y_0_3_reg_1475_reg[2]_0 ,
    \y_0_3_reg_1475_reg[5] ,
    DOADO,
    ap_rst_n,
    ap_clk,
    \xor_ln124_reg_157_reg[7] ,
    clefia_s1_ce0,
    ADDRBWRADDR,
    \icmp_ln395_reg_900[0]_i_7_0 );
  output \ap_return_preg_reg[4]_0 ;
  output \ap_return_preg_reg[3]_0 ;
  output \ap_return_preg_reg[2]_0 ;
  output [3:0]D;
  output \ap_CS_fsm_reg[1]_0 ;
  output [7:0]ADDRARDADDR;
  output [0:0]WEA;
  output [7:0]\reg_588_reg[6] ;
  output [5:0]dst2_02_fu_46_reg;
  output [7:0]DOBDO;
  output \reg_581_reg[7] ;
  output [7:0]\reg_595_reg[6] ;
  output [7:0]\reg_581_reg[7]_0 ;
  output [7:0]\reg_595_reg[6]_0 ;
  output dst2_02_fu_46_reg_0;
  output \reg_595_reg[2] ;
  output [3:0]\ap_CS_fsm_reg[109]_0 ;
  output [4:0]dst2_02_fu_46_reg_1;
  output \reg_581_reg[1] ;
  output \reg_600_reg[0] ;
  output \reg_581_reg[2] ;
  output [1:0]\reg_588_reg[5] ;
  output [7:0]\reg_588_reg[7] ;
  output dst2_02_fu_46_reg_2;
  output \reg_581_reg[2]_0 ;
  output \reg_600_reg[7] ;
  output [5:0]\reg_581_reg[7]_1 ;
  output \reg_600_reg[5] ;
  output [7:0]dst2_02_fu_46_reg_3;
  output \ap_CS_fsm_reg[91]_0 ;
  output ap_rst_n_inv;
  output [0:0]\ap_CS_fsm_reg[171]_0 ;
  output [7:0]DIADI;
  input \reg_569_reg[4] ;
  input [2:0]shl_ln1_fu_916_p3;
  input [11:0]Q;
  input grp_ClefiaKeySet_fu_347_ap_start_reg;
  input \ap_CS_fsm_reg[93]_0 ;
  input ram_reg;
  input b_ce0;
  input ram_reg_0;
  input ram_reg_1;
  input [3:0]grp_ByteXor_11151_fu_384_b_offset;
  input ram_reg_2;
  input [5:0]grp_ByteXor_1_fu_524_b_address0;
  input [0:0]idx_fu_30;
  input [3:0]grp_ByteXor_112_2_fu_366_b_address0;
  input ram_reg_3;
  input [2:0]grp_ByteXor_11151_fu_384_b_address0;
  input ram_reg_4;
  input ram_reg_5;
  input [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input \y_3_3_reg_1490_reg[2] ;
  input [7:0]\y_3_1_reg_1334_reg[7] ;
  input [7:0]\y_3_1_reg_1334_reg[1] ;
  input \y_3_1_reg_1334_reg[3] ;
  input \y_3_2_reg_1440_reg[2] ;
  input \y_3_2_reg_1440_reg[2]_0 ;
  input [7:0]\y_3_3_reg_1490_reg[7] ;
  input \y_3_3_reg_1490_reg[4] ;
  input \y_3_3_reg_1490_reg[4]_0 ;
  input \y_1_3_reg_1480_reg[4] ;
  input \y_3_2_reg_1440_reg[6] ;
  input \y_1_3_reg_1480_reg[4]_0 ;
  input \y_3_1_reg_1334_reg[3]_0 ;
  input \y_3_1_reg_1334_reg[3]_1 ;
  input \y_1_3_reg_1480[3]_i_2 ;
  input \y_3_3_reg_1490_reg[6] ;
  input \y_3_2_reg_1440_reg[6]_0 ;
  input \y_3_2_reg_1440_reg[6]_1 ;
  input [4:0]\y_2_2_reg_1435_reg[7] ;
  input [7:0]\y_1_1_reg_1324_reg[0] ;
  input \y_3_3_reg_1490_reg[0] ;
  input \y_3_1_reg_1334_reg[1]_0 ;
  input \y_3_3_reg_1490_reg[5] ;
  input \y_3_1_reg_1334[5]_i_2 ;
  input \y_2_2_reg_1435_reg[7]_0 ;
  input \y_3_3_reg_1490_reg[7]_0 ;
  input \y_3_2_reg_1440_reg[0] ;
  input \y_3_2_reg_1440_reg[0]_0 ;
  input \y_3_2_reg_1440_reg[0]_1 ;
  input \y_2_3_reg_1485_reg[3] ;
  input \y_3_2_reg_1440_reg[3] ;
  input \y_3_2_reg_1440_reg[4] ;
  input \y_2_3_reg_1485_reg[4] ;
  input \y_1_2_reg_1430_reg[5] ;
  input \y_2_2_reg_1435_reg[5] ;
  input \y_0_3_reg_1475_reg[0] ;
  input \y_0_3_reg_1475_reg[2] ;
  input \y_0_3_reg_1475_reg[2]_0 ;
  input \y_0_3_reg_1475_reg[5] ;
  input [7:0]DOADO;
  input ap_rst_n;
  input ap_clk;
  input [7:0]\xor_ln124_reg_157_reg[7] ;
  input clefia_s1_ce0;
  input [7:0]ADDRBWRADDR;
  input [31:0]\icmp_ln395_reg_900[0]_i_7_0 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [0:0]add_ln124_fu_108_p2;
  wire \ap_CS_fsm[0]_i_2__10_n_0 ;
  wire \ap_CS_fsm[171]_i_3_n_0 ;
  wire \ap_CS_fsm[171]_i_6_n_0 ;
  wire \ap_CS_fsm[171]_i_7_n_0 ;
  wire \ap_CS_fsm[172]_i_3_n_0 ;
  wire \ap_CS_fsm[172]_i_4_n_0 ;
  wire \ap_CS_fsm[172]_i_5_n_0 ;
  wire \ap_CS_fsm[172]_i_6_n_0 ;
  wire \ap_CS_fsm[341]_i_2_n_0 ;
  wire \ap_CS_fsm[341]_i_3_n_0 ;
  wire \ap_CS_fsm[341]_i_4_n_0 ;
  wire \ap_CS_fsm[341]_i_5_n_0 ;
  wire [3:0]\ap_CS_fsm_reg[109]_0 ;
  wire [0:0]\ap_CS_fsm_reg[171]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[91]_0 ;
  wire \ap_CS_fsm_reg[93]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[106] ;
  wire \ap_CS_fsm_reg_n_0_[116] ;
  wire \ap_CS_fsm_reg_n_0_[122] ;
  wire \ap_CS_fsm_reg_n_0_[150] ;
  wire \ap_CS_fsm_reg_n_0_[168] ;
  wire \ap_CS_fsm_reg_n_0_[170] ;
  wire \ap_CS_fsm_reg_n_0_[193] ;
  wire \ap_CS_fsm_reg_n_0_[287] ;
  wire \ap_CS_fsm_reg_n_0_[295] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[301] ;
  wire \ap_CS_fsm_reg_n_0_[348] ;
  wire \ap_CS_fsm_reg_n_0_[422] ;
  wire \ap_CS_fsm_reg_n_0_[432] ;
  wire \ap_CS_fsm_reg_n_0_[440] ;
  wire \ap_CS_fsm_reg_n_0_[442] ;
  wire \ap_CS_fsm_reg_n_0_[462] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state10_3;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state12_4;
  wire ap_CS_fsm_state12_5;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state189;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state190;
  wire ap_CS_fsm_state191;
  wire ap_CS_fsm_state192;
  wire ap_CS_fsm_state193;
  wire ap_CS_fsm_state195;
  wire ap_CS_fsm_state196;
  wire ap_CS_fsm_state197;
  wire ap_CS_fsm_state198;
  wire ap_CS_fsm_state199;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state200;
  wire ap_CS_fsm_state201;
  wire ap_CS_fsm_state202;
  wire ap_CS_fsm_state203;
  wire ap_CS_fsm_state204;
  wire ap_CS_fsm_state205;
  wire ap_CS_fsm_state206;
  wire ap_CS_fsm_state207;
  wire ap_CS_fsm_state208;
  wire ap_CS_fsm_state209;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state210;
  wire ap_CS_fsm_state211;
  wire ap_CS_fsm_state212;
  wire ap_CS_fsm_state213;
  wire ap_CS_fsm_state214;
  wire ap_CS_fsm_state215;
  wire ap_CS_fsm_state216;
  wire ap_CS_fsm_state217;
  wire ap_CS_fsm_state218;
  wire ap_CS_fsm_state219;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state220;
  wire ap_CS_fsm_state221;
  wire ap_CS_fsm_state222;
  wire ap_CS_fsm_state223;
  wire ap_CS_fsm_state224;
  wire ap_CS_fsm_state225;
  wire ap_CS_fsm_state226;
  wire ap_CS_fsm_state227;
  wire ap_CS_fsm_state228;
  wire ap_CS_fsm_state229;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state230;
  wire ap_CS_fsm_state231;
  wire ap_CS_fsm_state232;
  wire ap_CS_fsm_state233;
  wire ap_CS_fsm_state234;
  wire ap_CS_fsm_state235;
  wire ap_CS_fsm_state236;
  wire ap_CS_fsm_state237;
  wire ap_CS_fsm_state238;
  wire ap_CS_fsm_state239;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state240;
  wire ap_CS_fsm_state241;
  wire ap_CS_fsm_state242;
  wire ap_CS_fsm_state243;
  wire ap_CS_fsm_state244;
  wire ap_CS_fsm_state245;
  wire ap_CS_fsm_state246;
  wire ap_CS_fsm_state247;
  wire ap_CS_fsm_state248;
  wire ap_CS_fsm_state249;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state250;
  wire ap_CS_fsm_state251;
  wire ap_CS_fsm_state252;
  wire ap_CS_fsm_state253;
  wire ap_CS_fsm_state254;
  wire ap_CS_fsm_state255;
  wire ap_CS_fsm_state256;
  wire ap_CS_fsm_state257;
  wire ap_CS_fsm_state258;
  wire ap_CS_fsm_state259;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state260;
  wire ap_CS_fsm_state261;
  wire ap_CS_fsm_state262;
  wire ap_CS_fsm_state263;
  wire ap_CS_fsm_state264;
  wire ap_CS_fsm_state265;
  wire ap_CS_fsm_state266;
  wire ap_CS_fsm_state267;
  wire ap_CS_fsm_state268;
  wire ap_CS_fsm_state269;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state270;
  wire ap_CS_fsm_state271;
  wire ap_CS_fsm_state272;
  wire ap_CS_fsm_state273;
  wire ap_CS_fsm_state274;
  wire ap_CS_fsm_state275;
  wire ap_CS_fsm_state276;
  wire ap_CS_fsm_state277;
  wire ap_CS_fsm_state278;
  wire ap_CS_fsm_state279;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state280;
  wire ap_CS_fsm_state281;
  wire ap_CS_fsm_state282;
  wire ap_CS_fsm_state283;
  wire ap_CS_fsm_state284;
  wire ap_CS_fsm_state285;
  wire ap_CS_fsm_state286;
  wire ap_CS_fsm_state287;
  wire ap_CS_fsm_state289;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state290;
  wire ap_CS_fsm_state291;
  wire ap_CS_fsm_state292;
  wire ap_CS_fsm_state293;
  wire ap_CS_fsm_state294;
  wire ap_CS_fsm_state295;
  wire ap_CS_fsm_state297;
  wire ap_CS_fsm_state298;
  wire ap_CS_fsm_state299;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state300;
  wire ap_CS_fsm_state301;
  wire ap_CS_fsm_state303;
  wire ap_CS_fsm_state304;
  wire ap_CS_fsm_state305;
  wire ap_CS_fsm_state306;
  wire ap_CS_fsm_state307;
  wire ap_CS_fsm_state308;
  wire ap_CS_fsm_state309;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state310;
  wire ap_CS_fsm_state311;
  wire ap_CS_fsm_state312;
  wire ap_CS_fsm_state313;
  wire ap_CS_fsm_state314;
  wire ap_CS_fsm_state315;
  wire ap_CS_fsm_state316;
  wire ap_CS_fsm_state317;
  wire ap_CS_fsm_state318;
  wire ap_CS_fsm_state319;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state320;
  wire ap_CS_fsm_state321;
  wire ap_CS_fsm_state322;
  wire ap_CS_fsm_state323;
  wire ap_CS_fsm_state324;
  wire ap_CS_fsm_state325;
  wire ap_CS_fsm_state326;
  wire ap_CS_fsm_state327;
  wire ap_CS_fsm_state328;
  wire ap_CS_fsm_state329;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state330;
  wire ap_CS_fsm_state331;
  wire ap_CS_fsm_state332;
  wire ap_CS_fsm_state333;
  wire ap_CS_fsm_state334;
  wire ap_CS_fsm_state335;
  wire ap_CS_fsm_state336;
  wire ap_CS_fsm_state337;
  wire ap_CS_fsm_state338;
  wire ap_CS_fsm_state339;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state340;
  wire ap_CS_fsm_state341;
  wire ap_CS_fsm_state342;
  wire ap_CS_fsm_state343;
  wire ap_CS_fsm_state344;
  wire ap_CS_fsm_state345;
  wire ap_CS_fsm_state346;
  wire ap_CS_fsm_state347;
  wire ap_CS_fsm_state348;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state350;
  wire ap_CS_fsm_state351;
  wire ap_CS_fsm_state352;
  wire ap_CS_fsm_state353;
  wire ap_CS_fsm_state354;
  wire ap_CS_fsm_state355;
  wire ap_CS_fsm_state356;
  wire ap_CS_fsm_state357;
  wire ap_CS_fsm_state358;
  wire ap_CS_fsm_state359;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state360;
  wire ap_CS_fsm_state361;
  wire ap_CS_fsm_state362;
  wire ap_CS_fsm_state363;
  wire ap_CS_fsm_state364;
  wire ap_CS_fsm_state365;
  wire ap_CS_fsm_state366;
  wire ap_CS_fsm_state367;
  wire ap_CS_fsm_state368;
  wire ap_CS_fsm_state369;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state370;
  wire ap_CS_fsm_state371;
  wire ap_CS_fsm_state372;
  wire ap_CS_fsm_state373;
  wire ap_CS_fsm_state374;
  wire ap_CS_fsm_state375;
  wire ap_CS_fsm_state376;
  wire ap_CS_fsm_state377;
  wire ap_CS_fsm_state378;
  wire ap_CS_fsm_state379;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state380;
  wire ap_CS_fsm_state381;
  wire ap_CS_fsm_state382;
  wire ap_CS_fsm_state383;
  wire ap_CS_fsm_state384;
  wire ap_CS_fsm_state385;
  wire ap_CS_fsm_state386;
  wire ap_CS_fsm_state387;
  wire ap_CS_fsm_state388;
  wire ap_CS_fsm_state389;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state390;
  wire ap_CS_fsm_state391;
  wire ap_CS_fsm_state392;
  wire ap_CS_fsm_state393;
  wire ap_CS_fsm_state394;
  wire ap_CS_fsm_state395;
  wire ap_CS_fsm_state396;
  wire ap_CS_fsm_state397;
  wire ap_CS_fsm_state398;
  wire ap_CS_fsm_state399;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state400;
  wire ap_CS_fsm_state401;
  wire ap_CS_fsm_state402;
  wire ap_CS_fsm_state403;
  wire ap_CS_fsm_state404;
  wire ap_CS_fsm_state405;
  wire ap_CS_fsm_state406;
  wire ap_CS_fsm_state407;
  wire ap_CS_fsm_state408;
  wire ap_CS_fsm_state409;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state410;
  wire ap_CS_fsm_state411;
  wire ap_CS_fsm_state412;
  wire ap_CS_fsm_state413;
  wire ap_CS_fsm_state414;
  wire ap_CS_fsm_state415;
  wire ap_CS_fsm_state416;
  wire ap_CS_fsm_state417;
  wire ap_CS_fsm_state418;
  wire ap_CS_fsm_state419;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state420;
  wire ap_CS_fsm_state421;
  wire ap_CS_fsm_state422;
  wire ap_CS_fsm_state424;
  wire ap_CS_fsm_state425;
  wire ap_CS_fsm_state426;
  wire ap_CS_fsm_state427;
  wire ap_CS_fsm_state428;
  wire ap_CS_fsm_state429;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state430;
  wire ap_CS_fsm_state431;
  wire ap_CS_fsm_state432;
  wire ap_CS_fsm_state434;
  wire ap_CS_fsm_state435;
  wire ap_CS_fsm_state436;
  wire ap_CS_fsm_state437;
  wire ap_CS_fsm_state438;
  wire ap_CS_fsm_state439;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state440;
  wire ap_CS_fsm_state442;
  wire ap_CS_fsm_state444;
  wire ap_CS_fsm_state445;
  wire ap_CS_fsm_state446;
  wire ap_CS_fsm_state447;
  wire ap_CS_fsm_state448;
  wire ap_CS_fsm_state449;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state450;
  wire ap_CS_fsm_state451;
  wire ap_CS_fsm_state452;
  wire ap_CS_fsm_state453;
  wire ap_CS_fsm_state454;
  wire ap_CS_fsm_state455;
  wire ap_CS_fsm_state456;
  wire ap_CS_fsm_state457;
  wire ap_CS_fsm_state458;
  wire ap_CS_fsm_state459;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state460;
  wire ap_CS_fsm_state461;
  wire ap_CS_fsm_state462;
  wire ap_CS_fsm_state464;
  wire ap_CS_fsm_state465;
  wire ap_CS_fsm_state466;
  wire ap_CS_fsm_state467;
  wire ap_CS_fsm_state468;
  wire ap_CS_fsm_state469;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state470;
  wire ap_CS_fsm_state471;
  wire ap_CS_fsm_state472;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state6_1;
  wire ap_CS_fsm_state6_12;
  wire ap_CS_fsm_state6_6;
  wire ap_CS_fsm_state6_7;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire ap_CS_fsm_state9_2;
  wire [471:1]ap_NS_fsm;
  wire ap_clk;
  wire [4:2]ap_return_preg;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire b_ce0;
  wire [7:0]\clefia_s0_U/q0_reg ;
  wire [7:0]\clefia_s0_U/q0_reg_11 ;
  wire [7:0]\clefia_s0_U/q0_reg_8 ;
  wire clefia_s0_ce0;
  wire clefia_s0_ce0_15;
  wire clefia_s0_ce0_18;
  wire clefia_s0_ce0_20;
  wire [7:3]clefia_s0_q0;
  wire clefia_s1_ce0;
  wire clefia_s1_ce0_14;
  wire clefia_s1_ce0_17;
  wire [7:0]clefia_s1_q0;
  wire con128_U_n_10;
  wire con128_U_n_11;
  wire con128_U_n_12;
  wire con128_U_n_13;
  wire con128_U_n_14;
  wire con128_U_n_15;
  wire con128_U_n_16;
  wire con128_U_n_17;
  wire con128_U_n_18;
  wire con128_U_n_19;
  wire con128_U_n_20;
  wire con128_U_n_8;
  wire con128_U_n_9;
  wire con128_ce0;
  wire [7:0]con128_q0;
  wire con192_U_n_10;
  wire con192_U_n_11;
  wire con192_U_n_12;
  wire con192_U_n_13;
  wire con192_U_n_14;
  wire con192_U_n_15;
  wire con192_U_n_16;
  wire con192_U_n_17;
  wire con192_U_n_18;
  wire con192_U_n_19;
  wire con192_U_n_20;
  wire con192_U_n_21;
  wire con192_U_n_8;
  wire con192_U_n_9;
  wire con192_ce0;
  wire [7:0]con192_q0;
  wire con256_U_n_10;
  wire con256_U_n_11;
  wire con256_U_n_12;
  wire con256_U_n_13;
  wire con256_U_n_14;
  wire con256_U_n_15;
  wire con256_U_n_16;
  wire con256_U_n_17;
  wire con256_U_n_18;
  wire con256_U_n_19;
  wire con256_U_n_20;
  wire con256_U_n_21;
  wire con256_U_n_8;
  wire con256_U_n_9;
  wire con256_ce0;
  wire [7:0]con256_q0;
  wire [7:0]d0;
  wire [5:0]dst2_02_fu_46_reg;
  wire dst2_02_fu_46_reg_0;
  wire [4:0]dst2_02_fu_46_reg_1;
  wire dst2_02_fu_46_reg_2;
  wire [7:0]dst2_02_fu_46_reg_3;
  wire fin_2_U_n_0;
  wire fin_2_U_n_1;
  wire [4:0]fin_2_address0;
  wire fin_2_ce0;
  wire [7:0]fin_2_q0;
  wire fin_3_U_n_0;
  wire [4:0]fin_3_address0;
  wire fin_3_ce0;
  wire [7:0]fin_3_q0;
  wire fin_U_n_0;
  wire fin_U_n_1;
  wire [3:0]fin_address0;
  wire fin_ce0;
  wire [7:0]fin_q0;
  wire fout_2_U_n_0;
  wire fout_2_U_n_1;
  wire fout_2_U_n_10;
  wire fout_2_U_n_11;
  wire fout_2_U_n_12;
  wire fout_2_U_n_13;
  wire fout_2_U_n_14;
  wire fout_2_U_n_15;
  wire fout_2_U_n_16;
  wire fout_2_U_n_17;
  wire fout_2_U_n_18;
  wire fout_2_U_n_19;
  wire fout_2_U_n_2;
  wire fout_2_U_n_20;
  wire fout_2_U_n_21;
  wire fout_2_U_n_22;
  wire fout_2_U_n_23;
  wire fout_2_U_n_24;
  wire fout_2_U_n_25;
  wire fout_2_U_n_26;
  wire fout_2_U_n_27;
  wire fout_2_U_n_28;
  wire fout_2_U_n_29;
  wire fout_2_U_n_3;
  wire fout_2_U_n_30;
  wire fout_2_U_n_31;
  wire fout_2_U_n_32;
  wire fout_2_U_n_33;
  wire fout_2_U_n_34;
  wire fout_2_U_n_4;
  wire fout_2_U_n_5;
  wire fout_2_U_n_6;
  wire fout_2_U_n_7;
  wire fout_2_U_n_8;
  wire fout_2_U_n_9;
  wire [4:0]fout_2_address0;
  wire fout_2_ce0;
  wire fout_3_U_n_0;
  wire fout_3_U_n_1;
  wire fout_3_U_n_2;
  wire fout_3_U_n_3;
  wire fout_3_U_n_4;
  wire fout_3_U_n_5;
  wire fout_3_U_n_6;
  wire fout_3_U_n_7;
  wire fout_3_U_n_8;
  wire fout_3_U_n_9;
  wire [4:0]fout_3_address0;
  wire fout_3_ce0;
  wire fout_U_n_0;
  wire fout_U_n_1;
  wire fout_U_n_2;
  wire fout_U_n_3;
  wire fout_U_n_4;
  wire fout_U_n_5;
  wire fout_U_n_6;
  wire fout_U_n_7;
  wire fout_U_n_8;
  wire [3:0]fout_address0;
  wire fout_ce0;
  wire [7:0]fout_q0;
  wire grp_ByteCpy_114_fu_471_ap_start_reg;
  wire grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0;
  wire [4:0]grp_ByteCpy_114_fu_471_dst_address0;
  wire grp_ByteCpy_114_fu_471_dst_we0;
  wire grp_ByteCpy_114_fu_471_n_26;
  wire grp_ByteCpy_114_fu_471_n_28;
  wire grp_ByteCpy_114_fu_471_n_29;
  wire grp_ByteCpy_114_fu_471_n_30;
  wire [4:0]grp_ByteCpy_114_fu_471_src_address0;
  wire grp_ByteCpy_114_fu_471_src_ce0;
  wire grp_ByteCpy_115_fu_445_ap_start_reg;
  wire [4:0]grp_ByteCpy_115_fu_445_dst_address0;
  wire grp_ByteCpy_115_fu_445_dst_we0;
  wire grp_ByteCpy_115_fu_445_n_1;
  wire grp_ByteCpy_115_fu_445_n_10;
  wire grp_ByteCpy_115_fu_445_n_11;
  wire grp_ByteCpy_115_fu_445_n_12;
  wire grp_ByteCpy_115_fu_445_n_13;
  wire grp_ByteCpy_115_fu_445_n_7;
  wire [4:0]grp_ByteCpy_115_fu_445_src_address0;
  wire grp_ByteCpy_116_fu_842_ap_start_reg;
  wire grp_ByteCpy_116_fu_842_n_14;
  wire grp_ByteCpy_116_fu_842_src_ce0;
  wire grp_ByteCpy_117_fu_366_dst_we0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg;
  wire grp_ByteCpy_118_fu_582_ap_start_reg0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0;
  wire grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0;
  wire [4:0]grp_ByteCpy_118_fu_582_dst_address0;
  wire grp_ByteCpy_118_fu_582_dst_ce0;
  wire grp_ByteCpy_118_fu_582_n_78;
  wire grp_ByteCpy_118_fu_582_n_81;
  wire grp_ByteCpy_118_fu_582_n_82;
  wire grp_ByteCpy_118_fu_582_n_83;
  wire grp_ByteCpy_118_fu_582_n_93;
  wire grp_ByteCpy_118_fu_582_n_94;
  wire grp_ByteCpy_118_fu_582_n_95;
  wire grp_ByteCpy_118_fu_582_n_96;
  wire grp_ByteCpy_118_fu_582_n_97;
  wire [1:0]grp_ByteCpy_118_fu_582_src_address0;
  wire grp_ByteCpy_118_fu_582_src_ce0;
  wire [2:2]grp_ByteCpy_118_fu_582_src_offset;
  wire grp_ByteCpy_119_fu_827_ap_start_reg;
  wire grp_ByteCpy_119_fu_827_ap_start_reg0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0;
  wire grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0;
  wire [3:0]grp_ByteCpy_119_fu_827_dst_address0;
  wire grp_ByteCpy_119_fu_827_dst_ce0;
  wire grp_ByteCpy_119_fu_827_n_4;
  wire grp_ByteCpy_119_fu_827_n_52;
  wire [1:0]grp_ByteCpy_119_fu_827_src_address0;
  wire grp_ByteCpy_119_fu_827_src_ce0;
  wire [2:2]grp_ByteCpy_119_fu_827_src_offset;
  wire grp_ByteCpy_120_fu_490_ap_start_reg;
  wire [7:0]grp_ByteCpy_120_fu_490_dst_address0;
  wire grp_ByteCpy_120_fu_490_dst_ce0;
  wire [7:4]grp_ByteCpy_120_fu_490_dst_d0;
  wire grp_ByteCpy_120_fu_490_n_11;
  wire grp_ByteCpy_120_fu_490_n_4;
  wire grp_ByteCpy_120_fu_490_n_5;
  wire grp_ByteCpy_120_fu_490_n_6;
  wire grp_ByteCpy_121_fu_482_ap_start_reg;
  wire [3:0]grp_ByteCpy_121_fu_482_dst_address0;
  wire grp_ByteCpy_121_fu_482_dst_we0;
  wire grp_ByteCpy_121_fu_482_n_1;
  wire grp_ByteCpy_121_fu_482_n_2;
  wire grp_ByteCpy_121_fu_482_n_3;
  wire grp_ByteCpy_fu_344_dst_we0;
  wire [7:0]\grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2 ;
  wire [7:0]\grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2 ;
  wire [2:0]grp_ByteXor_11151_fu_384_b_address0;
  wire [3:0]grp_ByteXor_11151_fu_384_b_offset;
  wire [7:0]\grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2 ;
  wire grp_ByteXor_111_fu_848_ap_start_reg;
  wire grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0;
  wire [7:0]grp_ByteXor_111_fu_848_con128_address0;
  wire grp_ByteXor_111_fu_848_con128_ce0;
  wire [3:0]grp_ByteXor_111_fu_848_dst_address0;
  wire grp_ByteXor_111_fu_848_dst_ce0;
  wire [7:0]grp_ByteXor_111_fu_848_dst_d0;
  wire grp_ByteXor_111_fu_848_n_24;
  wire grp_ByteXor_111_fu_848_n_25;
  wire grp_ByteXor_111_fu_848_n_26;
  wire grp_ByteXor_112_1_fu_645_a_we0;
  wire grp_ByteXor_112_1_fu_645_ap_start_reg;
  wire grp_ByteXor_112_1_fu_645_ap_start_reg0;
  wire [2:2]grp_ByteXor_112_1_fu_645_b_address0;
  wire grp_ByteXor_112_1_fu_645_b_ce0;
  wire grp_ByteXor_112_1_fu_645_n_0;
  wire grp_ByteXor_112_1_fu_645_n_14;
  wire grp_ByteXor_112_1_fu_645_n_2;
  wire grp_ByteXor_112_1_fu_645_n_33;
  wire grp_ByteXor_112_1_fu_645_n_34;
  wire grp_ByteXor_112_1_fu_645_n_35;
  wire grp_ByteXor_112_1_fu_645_n_36;
  wire grp_ByteXor_112_1_fu_645_n_37;
  wire grp_ByteXor_112_1_fu_645_n_38;
  wire grp_ByteXor_112_1_fu_645_n_4;
  wire grp_ByteXor_112_1_fu_645_n_41;
  wire grp_ByteXor_112_1_fu_645_n_42;
  wire grp_ByteXor_112_1_fu_645_n_43;
  wire grp_ByteXor_112_1_fu_645_n_44;
  wire grp_ByteXor_112_1_fu_645_n_45;
  wire grp_ByteXor_112_1_fu_645_n_46;
  wire grp_ByteXor_112_1_fu_645_n_47;
  wire grp_ByteXor_112_1_fu_645_n_48;
  wire grp_ByteXor_112_1_fu_645_n_50;
  wire grp_ByteXor_112_1_fu_645_n_51;
  wire grp_ByteXor_112_1_fu_645_n_52;
  wire grp_ByteXor_112_1_fu_645_n_53;
  wire grp_ByteXor_112_1_fu_645_n_54;
  wire grp_ByteXor_112_1_fu_645_n_55;
  wire grp_ByteXor_112_1_fu_645_n_56;
  wire grp_ByteXor_112_1_fu_645_n_57;
  wire [3:0]grp_ByteXor_112_2_fu_366_b_address0;
  wire [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  wire grp_ByteXor_112_fu_453_ap_ready;
  wire grp_ByteXor_112_fu_453_ap_start_reg;
  wire grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0;
  wire [2:0]grp_ByteXor_112_fu_453_b_address1;
  wire grp_ByteXor_112_fu_453_b_ce1;
  wire [6:1]grp_ByteXor_112_fu_453_dst_address0;
  wire grp_ByteXor_112_fu_453_dst_ce0;
  wire [7:0]grp_ByteXor_112_fu_453_dst_d0;
  wire grp_ByteXor_112_fu_453_n_12;
  wire grp_ByteXor_112_fu_453_n_13;
  wire grp_ByteXor_112_fu_453_n_14;
  wire grp_ByteXor_112_fu_453_n_19;
  wire grp_ByteXor_112_fu_453_n_27;
  wire grp_ByteXor_112_fu_453_n_28;
  wire grp_ByteXor_112_fu_453_n_29;
  wire grp_ByteXor_112_fu_453_n_32;
  wire grp_ByteXor_112_fu_453_n_33;
  wire grp_ByteXor_112_fu_453_n_34;
  wire grp_ByteXor_112_fu_453_n_4;
  wire grp_ByteXor_112_fu_453_n_40;
  wire grp_ByteXor_112_fu_453_n_42;
  wire grp_ByteXor_112_fu_453_n_51;
  wire grp_ByteXor_112_fu_453_n_7;
  wire grp_ByteXor_112_fu_453_n_8;
  wire grp_ByteXor_112_fu_453_n_9;
  wire grp_ByteXor_113_fu_597_a_offset1;
  wire grp_ByteXor_113_fu_597_ap_start_reg;
  wire grp_ByteXor_113_fu_597_ap_start_reg0;
  wire grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0;
  wire grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0;
  wire [8:0]grp_ByteXor_113_fu_597_con256_address0;
  wire grp_ByteXor_113_fu_597_con256_ce0;
  wire [7:0]grp_ByteXor_113_fu_597_dst_address0;
  wire grp_ByteXor_113_fu_597_dst_ce0;
  wire grp_ByteXor_113_fu_597_n_2;
  wire grp_ByteXor_113_fu_597_n_29;
  wire grp_ByteXor_113_fu_597_n_36;
  wire grp_ByteXor_113_fu_597_n_37;
  wire grp_ByteXor_113_fu_597_n_55;
  wire grp_ByteXor_114_fu_741_ap_start_reg;
  wire grp_ByteXor_114_fu_741_ap_start_reg0;
  wire grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0;
  wire grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0;
  wire [8:0]grp_ByteXor_114_fu_741_con192_address0;
  wire grp_ByteXor_114_fu_741_con192_ce0;
  wire [7:0]grp_ByteXor_114_fu_741_dst_address0;
  wire [7:0]grp_ByteXor_114_fu_741_dst_d0;
  wire grp_ByteXor_114_fu_741_n_1;
  wire grp_ByteXor_114_fu_741_n_33;
  wire grp_ByteXor_114_fu_741_n_34;
  wire grp_ByteXor_114_fu_741_n_35;
  wire grp_ByteXor_114_fu_741_n_36;
  wire [7:0]\grp_ByteXor_143_fu_146/tmp_reg_224 ;
  wire [5:0]grp_ByteXor_1_fu_524_b_address0;
  wire [7:0]\grp_ByteXor_fu_165/tmp_reg_224 ;
  wire [7:0]\grp_ByteXor_fu_165/tmp_reg_224_9 ;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_done;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0;
  wire grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0;
  wire [4:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address0;
  wire [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_ce0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_d0;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_15;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_19;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_20;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_25;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_26;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_28;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_38;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_39;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_40;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_72;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_73;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_74;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_75;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_76;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_77;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_78;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_79;
  wire grp_ClefiaDoubleSwap_1_fu_637_n_80;
  wire grp_ClefiaDoubleSwap_fu_877_ap_done;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg0;
  wire grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address1;
  wire grp_ClefiaDoubleSwap_fu_877_lk_ce0;
  wire [7:0]grp_ClefiaDoubleSwap_fu_877_lk_d0;
  wire grp_ClefiaDoubleSwap_fu_877_n_10;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg0;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0;
  wire [3:0]grp_ClefiaF0Xor_125_fu_777_dst_address0;
  wire grp_ClefiaF0Xor_125_fu_777_n_25;
  wire grp_ClefiaF0Xor_125_fu_777_n_27;
  wire grp_ClefiaF0Xor_125_fu_777_n_28;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_rk_address0;
  wire grp_ClefiaF0Xor_125_fu_777_rk_ce0;
  wire [2:0]grp_ClefiaF0Xor_125_fu_777_src_address0;
  wire grp_ClefiaF0Xor_125_fu_777_src_ce0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_done;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_dst_address0;
  wire grp_ClefiaF0Xor_1_fu_663_n_12;
  wire grp_ClefiaF0Xor_1_fu_663_n_14;
  wire grp_ClefiaF0Xor_1_fu_663_n_54;
  wire grp_ClefiaF0Xor_1_fu_663_n_57;
  wire grp_ClefiaF0Xor_1_fu_663_n_78;
  wire grp_ClefiaF0Xor_1_fu_663_n_79;
  wire grp_ClefiaF0Xor_1_fu_663_n_80;
  wire grp_ClefiaF0Xor_1_fu_663_n_81;
  wire grp_ClefiaF0Xor_1_fu_663_n_82;
  wire grp_ClefiaF0Xor_1_fu_663_n_83;
  wire grp_ClefiaF0Xor_1_fu_663_n_84;
  wire grp_ClefiaF0Xor_1_fu_663_n_85;
  wire [2:0]grp_ClefiaF0Xor_1_fu_663_rk_address0;
  wire grp_ClefiaF0Xor_1_fu_663_rk_ce0;
  wire [4:0]grp_ClefiaF0Xor_1_fu_663_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0;
  wire grp_ClefiaF0Xor_2_fu_504_dst_offset1;
  wire grp_ClefiaF0Xor_2_fu_504_n_40;
  wire grp_ClefiaF0Xor_2_fu_504_n_42;
  wire grp_ClefiaF0Xor_2_fu_504_n_43;
  wire grp_ClefiaF0Xor_2_fu_504_n_44;
  wire grp_ClefiaF0Xor_2_fu_504_n_45;
  wire grp_ClefiaF0Xor_2_fu_504_n_46;
  wire grp_ClefiaF0Xor_2_fu_504_n_47;
  wire grp_ClefiaF0Xor_2_fu_504_n_49;
  wire [2:0]grp_ClefiaF0Xor_2_fu_504_rk_address0;
  wire grp_ClefiaF0Xor_2_fu_504_rk_ce0;
  wire [4:0]grp_ClefiaF0Xor_2_fu_504_src_address0;
  wire grp_ClefiaF0Xor_2_fu_504_src_ce0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0;
  wire grp_ClefiaF1Xor_1_fu_543_dst_offset1;
  wire grp_ClefiaF1Xor_1_fu_543_n_0;
  wire grp_ClefiaF1Xor_1_fu_543_n_12;
  wire grp_ClefiaF1Xor_1_fu_543_n_13;
  wire grp_ClefiaF1Xor_1_fu_543_n_15;
  wire grp_ClefiaF1Xor_1_fu_543_n_22;
  wire grp_ClefiaF1Xor_1_fu_543_n_23;
  wire grp_ClefiaF1Xor_1_fu_543_n_24;
  wire grp_ClefiaF1Xor_1_fu_543_n_25;
  wire grp_ClefiaF1Xor_1_fu_543_n_26;
  wire grp_ClefiaF1Xor_1_fu_543_n_27;
  wire grp_ClefiaF1Xor_1_fu_543_n_28;
  wire grp_ClefiaF1Xor_1_fu_543_n_29;
  wire grp_ClefiaF1Xor_1_fu_543_n_3;
  wire grp_ClefiaF1Xor_1_fu_543_n_33;
  wire grp_ClefiaF1Xor_1_fu_543_n_34;
  wire grp_ClefiaF1Xor_1_fu_543_n_75;
  wire grp_ClefiaF1Xor_1_fu_543_n_76;
  wire grp_ClefiaF1Xor_1_fu_543_n_77;
  wire grp_ClefiaF1Xor_1_fu_543_n_78;
  wire grp_ClefiaF1Xor_1_fu_543_n_79;
  wire grp_ClefiaF1Xor_1_fu_543_n_80;
  wire grp_ClefiaF1Xor_1_fu_543_n_81;
  wire grp_ClefiaF1Xor_1_fu_543_n_84;
  wire grp_ClefiaF1Xor_1_fu_543_n_86;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg0;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF1Xor_2_fu_802_n_100;
  wire grp_ClefiaF1Xor_2_fu_802_n_101;
  wire grp_ClefiaF1Xor_2_fu_802_n_102;
  wire grp_ClefiaF1Xor_2_fu_802_n_103;
  wire grp_ClefiaF1Xor_2_fu_802_n_104;
  wire grp_ClefiaF1Xor_2_fu_802_n_105;
  wire grp_ClefiaF1Xor_2_fu_802_n_106;
  wire grp_ClefiaF1Xor_2_fu_802_n_107;
  wire grp_ClefiaF1Xor_2_fu_802_n_108;
  wire grp_ClefiaF1Xor_2_fu_802_n_109;
  wire grp_ClefiaF1Xor_2_fu_802_n_134;
  wire grp_ClefiaF1Xor_2_fu_802_n_135;
  wire grp_ClefiaF1Xor_2_fu_802_n_136;
  wire grp_ClefiaF1Xor_2_fu_802_n_137;
  wire grp_ClefiaF1Xor_2_fu_802_n_138;
  wire grp_ClefiaF1Xor_2_fu_802_n_139;
  wire grp_ClefiaF1Xor_2_fu_802_n_140;
  wire grp_ClefiaF1Xor_2_fu_802_n_142;
  wire grp_ClefiaF1Xor_2_fu_802_n_89;
  wire grp_ClefiaF1Xor_2_fu_802_n_92;
  wire grp_ClefiaF1Xor_2_fu_802_n_98;
  wire grp_ClefiaF1Xor_2_fu_802_n_99;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0;
  wire grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0;
  wire grp_ClefiaF1Xor_fu_702_dst_offset1;
  wire grp_ClefiaF1Xor_fu_702_n_0;
  wire grp_ClefiaF1Xor_fu_702_n_10;
  wire grp_ClefiaF1Xor_fu_702_n_11;
  wire grp_ClefiaF1Xor_fu_702_n_12;
  wire grp_ClefiaF1Xor_fu_702_n_13;
  wire grp_ClefiaF1Xor_fu_702_n_14;
  wire grp_ClefiaF1Xor_fu_702_n_15;
  wire grp_ClefiaF1Xor_fu_702_n_16;
  wire grp_ClefiaF1Xor_fu_702_n_67;
  wire grp_ClefiaF1Xor_fu_702_n_9;
  wire [4:0]grp_ClefiaF1Xor_fu_702_src_address0;
  wire grp_ClefiaF1Xor_fu_702_src_ce0;
  wire grp_ClefiaKeySet_fu_347_ap_start_reg;
  wire \icmp_ln395_reg_900[0]_i_1_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_2_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_3_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_4_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_5_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_6_n_0 ;
  wire [31:0]\icmp_ln395_reg_900[0]_i_7_0 ;
  wire \icmp_ln395_reg_900[0]_i_7_n_0 ;
  wire \icmp_ln395_reg_900[0]_i_8_n_0 ;
  wire \icmp_ln395_reg_900_reg_n_0_[0] ;
  wire icmp_ln398_fu_888_p2;
  wire \icmp_ln398_reg_904[0]_i_1_n_0 ;
  wire \icmp_ln398_reg_904_reg_n_0_[0] ;
  wire icmp_ln401_fu_894_p2;
  wire icmp_ln401_reg_908;
  wire \icmp_ln401_reg_908[0]_i_1_n_0 ;
  wire [0:0]idx_fu_30;
  wire [2:2]idx_fu_30_reg;
  wire [2:2]idx_fu_32_reg;
  wire [3:3]idx_fu_34_reg;
  wire [4:4]idx_fu_36_reg;
  wire [4:4]idx_fu_36_reg_0;
  wire lk_1_U_n_1;
  wire lk_1_U_n_2;
  wire lk_1_U_n_3;
  wire lk_1_U_n_4;
  wire lk_1_U_n_5;
  wire lk_1_U_n_6;
  wire lk_1_U_n_7;
  wire lk_1_U_n_8;
  wire [4:0]lk_1_address0;
  wire lk_1_ce0;
  wire lk_1_ce1;
  wire [7:0]lk_1_q0;
  wire lk_2_U_n_0;
  wire lk_2_U_n_1;
  wire [3:0]lk_2_address0;
  wire lk_2_ce0;
  wire lk_2_ce1;
  wire [7:0]lk_2_q0;
  wire [7:0]lk_2_q1;
  wire lk_U_n_0;
  wire lk_U_n_17;
  wire lk_U_n_26;
  wire lk_U_n_27;
  wire lk_U_n_28;
  wire [4:0]lk_address0;
  wire lk_ce0;
  wire lk_ce1;
  wire [7:0]lk_q0;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__1;
  wire p_0_in__2;
  wire p_0_in__3;
  wire p_0_in__4;
  wire p_0_in__5;
  wire p_0_in__6;
  wire p_0_in__7;
  wire [7:0]p_0_out;
  wire q0_reg_i_13__3_n_0;
  wire q0_reg_i_30__1_n_0;
  wire q0_reg_i_31__0_n_0;
  wire q0_reg_i_31_n_0;
  wire q0_reg_i_32__0_n_0;
  wire q0_reg_i_33__0_n_0;
  wire [7:0]q1;
  wire [7:0]q1_10;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_i_107_n_0;
  wire ram_reg_i_109_n_0;
  wire ram_reg_i_119_n_0;
  wire ram_reg_i_123_n_0;
  wire ram_reg_i_133_n_0;
  wire ram_reg_i_134_n_0;
  wire ram_reg_i_135_n_0;
  wire ram_reg_i_50__0_n_0;
  wire ram_reg_i_51__1_n_0;
  wire ram_reg_i_53__1_n_0;
  wire ram_reg_i_69__0_n_0;
  wire ram_reg_i_70_n_0;
  wire \reg_569_reg[4] ;
  wire \reg_581_reg[1] ;
  wire \reg_581_reg[2] ;
  wire \reg_581_reg[2]_0 ;
  wire \reg_581_reg[7] ;
  wire [7:0]\reg_581_reg[7]_0 ;
  wire [5:0]\reg_581_reg[7]_1 ;
  wire [1:0]\reg_588_reg[5] ;
  wire [7:0]\reg_588_reg[6] ;
  wire [7:0]\reg_588_reg[7] ;
  wire \reg_595_reg[2] ;
  wire [7:0]\reg_595_reg[6] ;
  wire [7:0]\reg_595_reg[6]_0 ;
  wire \reg_600_reg[0] ;
  wire \reg_600_reg[5] ;
  wire \reg_600_reg[7] ;
  wire \retval_0_reg_425_reg_n_0_[2] ;
  wire \retval_0_reg_425_reg_n_0_[3] ;
  wire \retval_0_reg_425_reg_n_0_[4] ;
  wire [7:0]sel;
  wire [7:0]sel_13;
  wire [7:0]sel_16;
  wire [7:0]sel_19;
  wire [2:0]shl_ln1_fu_916_p3;
  wire skey256_U_n_16;
  wire skey256_U_n_17;
  wire skey256_U_n_26;
  wire [3:0]skey256_address1;
  wire skey256_ce1;
  wire [6:1]skey256_d0;
  wire [7:0]skey256_q0;
  wire [7:0]skey256_q1;
  wire skey256_we0;
  wire skey_U_n_0;
  wire skey_U_n_1;
  wire skey_U_n_10;
  wire skey_U_n_11;
  wire skey_U_n_12;
  wire skey_U_n_13;
  wire skey_U_n_14;
  wire skey_U_n_15;
  wire skey_U_n_16;
  wire skey_U_n_17;
  wire skey_U_n_18;
  wire skey_U_n_19;
  wire skey_U_n_2;
  wire skey_U_n_20;
  wire skey_U_n_21;
  wire skey_U_n_22;
  wire skey_U_n_23;
  wire skey_U_n_24;
  wire skey_U_n_25;
  wire skey_U_n_26;
  wire skey_U_n_27;
  wire skey_U_n_3;
  wire skey_U_n_4;
  wire skey_U_n_5;
  wire skey_U_n_6;
  wire skey_U_n_7;
  wire skey_U_n_8;
  wire skey_U_n_9;
  wire skey_ce0;
  wire skey_ce1;
  wire [7:0]\xor_ln124_reg_157_reg[7] ;
  wire \y_0_3_reg_1475_reg[0] ;
  wire \y_0_3_reg_1475_reg[2] ;
  wire \y_0_3_reg_1475_reg[2]_0 ;
  wire \y_0_3_reg_1475_reg[5] ;
  wire [7:0]\y_1_1_reg_1324_reg[0] ;
  wire \y_1_2_reg_1430_reg[5] ;
  wire \y_1_3_reg_1480[3]_i_2 ;
  wire \y_1_3_reg_1480_reg[4] ;
  wire \y_1_3_reg_1480_reg[4]_0 ;
  wire \y_2_2_reg_1435_reg[5] ;
  wire [4:0]\y_2_2_reg_1435_reg[7] ;
  wire \y_2_2_reg_1435_reg[7]_0 ;
  wire \y_2_3_reg_1485_reg[3] ;
  wire \y_2_3_reg_1485_reg[4] ;
  wire \y_3_1_reg_1334[5]_i_2 ;
  wire [7:0]\y_3_1_reg_1334_reg[1] ;
  wire \y_3_1_reg_1334_reg[1]_0 ;
  wire \y_3_1_reg_1334_reg[3] ;
  wire \y_3_1_reg_1334_reg[3]_0 ;
  wire \y_3_1_reg_1334_reg[3]_1 ;
  wire [7:0]\y_3_1_reg_1334_reg[7] ;
  wire \y_3_2_reg_1440_reg[0] ;
  wire \y_3_2_reg_1440_reg[0]_0 ;
  wire \y_3_2_reg_1440_reg[0]_1 ;
  wire \y_3_2_reg_1440_reg[2] ;
  wire \y_3_2_reg_1440_reg[2]_0 ;
  wire \y_3_2_reg_1440_reg[3] ;
  wire \y_3_2_reg_1440_reg[4] ;
  wire \y_3_2_reg_1440_reg[6] ;
  wire \y_3_2_reg_1440_reg[6]_0 ;
  wire \y_3_2_reg_1440_reg[6]_1 ;
  wire \y_3_3_reg_1490_reg[0] ;
  wire \y_3_3_reg_1490_reg[2] ;
  wire \y_3_3_reg_1490_reg[4] ;
  wire \y_3_3_reg_1490_reg[4]_0 ;
  wire \y_3_3_reg_1490_reg[5] ;
  wire \y_3_3_reg_1490_reg[6] ;
  wire [7:0]\y_3_3_reg_1490_reg[7] ;
  wire \y_3_3_reg_1490_reg[7]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \ap_CS_fsm[0]_i_2__10 
       (.I0(\icmp_ln398_reg_904_reg_n_0_[0] ),
        .I1(icmp_ln401_reg_908),
        .I2(\icmp_ln395_reg_900_reg_n_0_[0] ),
        .O(\ap_CS_fsm[0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[171]_i_2 
       (.I0(\icmp_ln395_reg_900[0]_i_2_n_0 ),
        .I1(\ap_CS_fsm[171]_i_6_n_0 ),
        .I2(\ap_CS_fsm[171]_i_7_n_0 ),
        .I3(\ap_CS_fsm[341]_i_3_n_0 ),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [6]),
        .I5(\icmp_ln395_reg_900[0]_i_7_0 [1]),
        .O(icmp_ln401_fu_894_p2));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[171]_i_3 
       (.I0(icmp_ln398_fu_888_p2),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[341]_i_2_n_0 ),
        .I3(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .O(\ap_CS_fsm[171]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[171]_i_6 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [3]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [2]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [5]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [4]),
        .O(\ap_CS_fsm[171]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \ap_CS_fsm[171]_i_7 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [10]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [11]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [9]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [7]),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [8]),
        .I5(\icmp_ln395_reg_900[0]_i_7_0 [0]),
        .O(\ap_CS_fsm[171]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[172]_i_2 
       (.I0(\ap_CS_fsm[172]_i_3_n_0 ),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [26]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [25]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [24]),
        .I4(\ap_CS_fsm[172]_i_4_n_0 ),
        .I5(\ap_CS_fsm[172]_i_5_n_0 ),
        .O(icmp_ln398_fu_888_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[172]_i_3 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [31]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [30]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [20]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [27]),
        .I4(\ap_CS_fsm[341]_i_3_n_0 ),
        .O(\ap_CS_fsm[172]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[172]_i_4 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [28]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [19]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [29]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [18]),
        .I4(\ap_CS_fsm[172]_i_6_n_0 ),
        .I5(\icmp_ln395_reg_900[0]_i_3_n_0 ),
        .O(\ap_CS_fsm[172]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \ap_CS_fsm[172]_i_5 
       (.I0(\icmp_ln395_reg_900[0]_i_5_n_0 ),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [1]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [6]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [23]),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [22]),
        .I5(\icmp_ln395_reg_900[0]_i_7_0 [21]),
        .O(\ap_CS_fsm[172]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[172]_i_6 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [16]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [17]),
        .O(\ap_CS_fsm[172]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_CS_fsm[341]_i_2 
       (.I0(\icmp_ln395_reg_900[0]_i_3_n_0 ),
        .I1(\ap_CS_fsm[341]_i_3_n_0 ),
        .I2(\ap_CS_fsm[341]_i_4_n_0 ),
        .I3(\icmp_ln395_reg_900[0]_i_2_n_0 ),
        .O(\ap_CS_fsm[341]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[341]_i_3 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [13]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [12]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [15]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [14]),
        .O(\ap_CS_fsm[341]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \ap_CS_fsm[341]_i_4 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [1]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [7]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [2]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [3]),
        .I4(\ap_CS_fsm[341]_i_5_n_0 ),
        .O(\ap_CS_fsm[341]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[341]_i_5 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [5]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [4]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [0]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [6]),
        .O(\ap_CS_fsm[341]_i_5_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[171]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[100]),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[101]),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[102]),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[104]),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[105]),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[106]),
        .Q(\ap_CS_fsm_reg_n_0_[106] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[107]),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[108]),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[109]),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[110]),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[111]),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[112]),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[113]),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[114]),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[115]),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[116]),
        .Q(\ap_CS_fsm_reg_n_0_[116] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[117]),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[118]),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[119]),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[120]),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[121]),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[122]),
        .Q(\ap_CS_fsm_reg_n_0_[122] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[123]),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[124]),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[125]),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[126]),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[127]),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[128]),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[129]),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[130]),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[131]),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[132]),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[133]),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[134]),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[135]),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[136]),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[137]),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[138]),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[139]),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[140]),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[141]),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[142]),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[143]),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[144]),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[145]),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[146]),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[147]),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[148]),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[149]),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[150]),
        .Q(\ap_CS_fsm_reg_n_0_[150] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[151]),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[152]),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[153]),
        .Q(ap_CS_fsm_state154),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[154]),
        .Q(ap_CS_fsm_state155),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[155]),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[156]),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[157]),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[158]),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[159]),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[160]),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[161]),
        .Q(ap_CS_fsm_state162),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[162]),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[163]),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[164]),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[165]),
        .Q(ap_CS_fsm_state166),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[166]),
        .Q(ap_CS_fsm_state167),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[167]),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[168]),
        .Q(\ap_CS_fsm_reg_n_0_[168] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[169]),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[170]),
        .Q(\ap_CS_fsm_reg_n_0_[170] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[171]),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[172]),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[173]),
        .Q(ap_CS_fsm_state174),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state174),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state177),
        .Q(ap_CS_fsm_state178),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[178]),
        .Q(ap_CS_fsm_state179),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[179]),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[180]),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[181]),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[182]),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[183]),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[184]),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[185]),
        .Q(ap_CS_fsm_state186),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[186]),
        .Q(ap_CS_fsm_state187),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[187]),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[188] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[188]),
        .Q(ap_CS_fsm_state189),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[189] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[189]),
        .Q(ap_CS_fsm_state190),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[190] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[190]),
        .Q(ap_CS_fsm_state191),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[191] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[191]),
        .Q(ap_CS_fsm_state192),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[192] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[192]),
        .Q(ap_CS_fsm_state193),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[193] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[193]),
        .Q(\ap_CS_fsm_reg_n_0_[193] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[194] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[194]),
        .Q(ap_CS_fsm_state195),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[195] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[195]),
        .Q(ap_CS_fsm_state196),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[196] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[196]),
        .Q(ap_CS_fsm_state197),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[197] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[197]),
        .Q(ap_CS_fsm_state198),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[198] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[198]),
        .Q(ap_CS_fsm_state199),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[199] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[199]),
        .Q(ap_CS_fsm_state200),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[200] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[200]),
        .Q(ap_CS_fsm_state201),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[201] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[201]),
        .Q(ap_CS_fsm_state202),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[202] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[202]),
        .Q(ap_CS_fsm_state203),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[203] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[203]),
        .Q(ap_CS_fsm_state204),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[204] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[204]),
        .Q(ap_CS_fsm_state205),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[205] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[205]),
        .Q(ap_CS_fsm_state206),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[206] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[206]),
        .Q(ap_CS_fsm_state207),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[207] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[207]),
        .Q(ap_CS_fsm_state208),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[208] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[208]),
        .Q(ap_CS_fsm_state209),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[209] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[209]),
        .Q(ap_CS_fsm_state210),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[210] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[210]),
        .Q(ap_CS_fsm_state211),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[211] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[211]),
        .Q(ap_CS_fsm_state212),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[212] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[212]),
        .Q(ap_CS_fsm_state213),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[213] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[213]),
        .Q(ap_CS_fsm_state214),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[214] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[214]),
        .Q(ap_CS_fsm_state215),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[215] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[215]),
        .Q(ap_CS_fsm_state216),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[216] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[216]),
        .Q(ap_CS_fsm_state217),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[217] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[217]),
        .Q(ap_CS_fsm_state218),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[218] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[218]),
        .Q(ap_CS_fsm_state219),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[219] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[219]),
        .Q(ap_CS_fsm_state220),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[220] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[220]),
        .Q(ap_CS_fsm_state221),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[221] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[221]),
        .Q(ap_CS_fsm_state222),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[222] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[222]),
        .Q(ap_CS_fsm_state223),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[223] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[223]),
        .Q(ap_CS_fsm_state224),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[224] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[224]),
        .Q(ap_CS_fsm_state225),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[225] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[225]),
        .Q(ap_CS_fsm_state226),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[226] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[226]),
        .Q(ap_CS_fsm_state227),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[227] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[227]),
        .Q(ap_CS_fsm_state228),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[228] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[228]),
        .Q(ap_CS_fsm_state229),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[229] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[229]),
        .Q(ap_CS_fsm_state230),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[230] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[230]),
        .Q(ap_CS_fsm_state231),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[231] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[231]),
        .Q(ap_CS_fsm_state232),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[232] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[232]),
        .Q(ap_CS_fsm_state233),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[233] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[233]),
        .Q(ap_CS_fsm_state234),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[234] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[234]),
        .Q(ap_CS_fsm_state235),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[235] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[235]),
        .Q(ap_CS_fsm_state236),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[236] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[236]),
        .Q(ap_CS_fsm_state237),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[237] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[237]),
        .Q(ap_CS_fsm_state238),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[238] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[238]),
        .Q(ap_CS_fsm_state239),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[239] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[239]),
        .Q(ap_CS_fsm_state240),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[240] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[240]),
        .Q(ap_CS_fsm_state241),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[241] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[241]),
        .Q(ap_CS_fsm_state242),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[242] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[242]),
        .Q(ap_CS_fsm_state243),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[243] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[243]),
        .Q(ap_CS_fsm_state244),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[244] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[244]),
        .Q(ap_CS_fsm_state245),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[245] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[245]),
        .Q(ap_CS_fsm_state246),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[246] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[246]),
        .Q(ap_CS_fsm_state247),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[247] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[247]),
        .Q(ap_CS_fsm_state248),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[248] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[248]),
        .Q(ap_CS_fsm_state249),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[249] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[249]),
        .Q(ap_CS_fsm_state250),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[250] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[250]),
        .Q(ap_CS_fsm_state251),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[251] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[251]),
        .Q(ap_CS_fsm_state252),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[252] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[252]),
        .Q(ap_CS_fsm_state253),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[253] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[253]),
        .Q(ap_CS_fsm_state254),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[254] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[254]),
        .Q(ap_CS_fsm_state255),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[255] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[255]),
        .Q(ap_CS_fsm_state256),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[256] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[256]),
        .Q(ap_CS_fsm_state257),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[257] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[257]),
        .Q(ap_CS_fsm_state258),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[258] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[258]),
        .Q(ap_CS_fsm_state259),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[259] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[259]),
        .Q(ap_CS_fsm_state260),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[260] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[260]),
        .Q(ap_CS_fsm_state261),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[261] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[261]),
        .Q(ap_CS_fsm_state262),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[262] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[262]),
        .Q(ap_CS_fsm_state263),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[263] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[263]),
        .Q(ap_CS_fsm_state264),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[264] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[264]),
        .Q(ap_CS_fsm_state265),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[265] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[265]),
        .Q(ap_CS_fsm_state266),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[266] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[266]),
        .Q(ap_CS_fsm_state267),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[267] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[267]),
        .Q(ap_CS_fsm_state268),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[268] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[268]),
        .Q(ap_CS_fsm_state269),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[269] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[269]),
        .Q(ap_CS_fsm_state270),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[270] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[270]),
        .Q(ap_CS_fsm_state271),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[271] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[271]),
        .Q(ap_CS_fsm_state272),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[272] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[272]),
        .Q(ap_CS_fsm_state273),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[273] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[273]),
        .Q(ap_CS_fsm_state274),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[274] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[274]),
        .Q(ap_CS_fsm_state275),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[275] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[275]),
        .Q(ap_CS_fsm_state276),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[276] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[276]),
        .Q(ap_CS_fsm_state277),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[277] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[277]),
        .Q(ap_CS_fsm_state278),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[278] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[278]),
        .Q(ap_CS_fsm_state279),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[279] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[279]),
        .Q(ap_CS_fsm_state280),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[280] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[280]),
        .Q(ap_CS_fsm_state281),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[281] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[281]),
        .Q(ap_CS_fsm_state282),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[282] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[282]),
        .Q(ap_CS_fsm_state283),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[283] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[283]),
        .Q(ap_CS_fsm_state284),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[284] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[284]),
        .Q(ap_CS_fsm_state285),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[285] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[285]),
        .Q(ap_CS_fsm_state286),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[286] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[286]),
        .Q(ap_CS_fsm_state287),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[287] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[287]),
        .Q(\ap_CS_fsm_reg_n_0_[287] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[288] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[288]),
        .Q(ap_CS_fsm_state289),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[289] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[289]),
        .Q(ap_CS_fsm_state290),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[290] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[290]),
        .Q(ap_CS_fsm_state291),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[291] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[291]),
        .Q(ap_CS_fsm_state292),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[292] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[292]),
        .Q(ap_CS_fsm_state293),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[293] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[293]),
        .Q(ap_CS_fsm_state294),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[294] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[294]),
        .Q(ap_CS_fsm_state295),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[295] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[295]),
        .Q(\ap_CS_fsm_reg_n_0_[295] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[296] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[296]),
        .Q(ap_CS_fsm_state297),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[297] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[297]),
        .Q(ap_CS_fsm_state298),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[298] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[298]),
        .Q(ap_CS_fsm_state299),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[299] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[299]),
        .Q(ap_CS_fsm_state300),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[300] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[300]),
        .Q(ap_CS_fsm_state301),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[301] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[301]),
        .Q(\ap_CS_fsm_reg_n_0_[301] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[302] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[302]),
        .Q(ap_CS_fsm_state303),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[303] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[303]),
        .Q(ap_CS_fsm_state304),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[304] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[304]),
        .Q(ap_CS_fsm_state305),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[305] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[305]),
        .Q(ap_CS_fsm_state306),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[306] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[306]),
        .Q(ap_CS_fsm_state307),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[307] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[307]),
        .Q(ap_CS_fsm_state308),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[308] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[308]),
        .Q(ap_CS_fsm_state309),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[309] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[309]),
        .Q(ap_CS_fsm_state310),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[310] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[310]),
        .Q(ap_CS_fsm_state311),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[311] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[311]),
        .Q(ap_CS_fsm_state312),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[312] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[312]),
        .Q(ap_CS_fsm_state313),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[313] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_1_fu_645_n_14),
        .Q(ap_CS_fsm_state314),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[314] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[314]),
        .Q(ap_CS_fsm_state315),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[315] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[315]),
        .Q(ap_CS_fsm_state316),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[316] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[316]),
        .Q(ap_CS_fsm_state317),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[317] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[317]),
        .Q(ap_CS_fsm_state318),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[318] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[318]),
        .Q(ap_CS_fsm_state319),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[319] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[319]),
        .Q(ap_CS_fsm_state320),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[320] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[320]),
        .Q(ap_CS_fsm_state321),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[321] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[321]),
        .Q(ap_CS_fsm_state322),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[322] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[322]),
        .Q(ap_CS_fsm_state323),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[323] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[323]),
        .Q(ap_CS_fsm_state324),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[324] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[324]),
        .Q(ap_CS_fsm_state325),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[325] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[325]),
        .Q(ap_CS_fsm_state326),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[326] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[326]),
        .Q(ap_CS_fsm_state327),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[327] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[327]),
        .Q(ap_CS_fsm_state328),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[328] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[328]),
        .Q(ap_CS_fsm_state329),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[329] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[329]),
        .Q(ap_CS_fsm_state330),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[330] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[330]),
        .Q(ap_CS_fsm_state331),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[331] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[331]),
        .Q(ap_CS_fsm_state332),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[332] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[332]),
        .Q(ap_CS_fsm_state333),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[333] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[333]),
        .Q(ap_CS_fsm_state334),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[334] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[334]),
        .Q(ap_CS_fsm_state335),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[335] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[335]),
        .Q(ap_CS_fsm_state336),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[336] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[336]),
        .Q(ap_CS_fsm_state337),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[337] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[337]),
        .Q(ap_CS_fsm_state338),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[338] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[338]),
        .Q(ap_CS_fsm_state339),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[339] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[339]),
        .Q(ap_CS_fsm_state340),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[340] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[340]),
        .Q(ap_CS_fsm_state341),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[341] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[341]),
        .Q(ap_CS_fsm_state342),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[342] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[342]),
        .Q(ap_CS_fsm_state343),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[343] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[343]),
        .Q(ap_CS_fsm_state344),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[344] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[344]),
        .Q(ap_CS_fsm_state345),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[345] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[345]),
        .Q(ap_CS_fsm_state346),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[346] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[346]),
        .Q(ap_CS_fsm_state347),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[347] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[347]),
        .Q(ap_CS_fsm_state348),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[348] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[348]),
        .Q(\ap_CS_fsm_reg_n_0_[348] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[349] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[349]),
        .Q(ap_CS_fsm_state350),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[350] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[350]),
        .Q(ap_CS_fsm_state351),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[351] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[351]),
        .Q(ap_CS_fsm_state352),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[352] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[352]),
        .Q(ap_CS_fsm_state353),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[353] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[353]),
        .Q(ap_CS_fsm_state354),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[354] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[354]),
        .Q(ap_CS_fsm_state355),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[355] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[355]),
        .Q(ap_CS_fsm_state356),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[356] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[356]),
        .Q(ap_CS_fsm_state357),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[357] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[357]),
        .Q(ap_CS_fsm_state358),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[358] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[358]),
        .Q(ap_CS_fsm_state359),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[359] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[359]),
        .Q(ap_CS_fsm_state360),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[360] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[360]),
        .Q(ap_CS_fsm_state361),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[361] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[361]),
        .Q(ap_CS_fsm_state362),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[362] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[362]),
        .Q(ap_CS_fsm_state363),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[363] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[363]),
        .Q(ap_CS_fsm_state364),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[364] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[364]),
        .Q(ap_CS_fsm_state365),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[365] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[365]),
        .Q(ap_CS_fsm_state366),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[366] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[366]),
        .Q(ap_CS_fsm_state367),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[367] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[367]),
        .Q(ap_CS_fsm_state368),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[368] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[368]),
        .Q(ap_CS_fsm_state369),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[369] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[369]),
        .Q(ap_CS_fsm_state370),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[370] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[370]),
        .Q(ap_CS_fsm_state371),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[371] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[371]),
        .Q(ap_CS_fsm_state372),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[372] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[372]),
        .Q(ap_CS_fsm_state373),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[373] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[373]),
        .Q(ap_CS_fsm_state374),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[374] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[374]),
        .Q(ap_CS_fsm_state375),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[375] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[375]),
        .Q(ap_CS_fsm_state376),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[376] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[376]),
        .Q(ap_CS_fsm_state377),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[377] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[377]),
        .Q(ap_CS_fsm_state378),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[378] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[378]),
        .Q(ap_CS_fsm_state379),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[379] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[379]),
        .Q(ap_CS_fsm_state380),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[380] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[380]),
        .Q(ap_CS_fsm_state381),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[381] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[381]),
        .Q(ap_CS_fsm_state382),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[382] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[382]),
        .Q(ap_CS_fsm_state383),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[383] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[383]),
        .Q(ap_CS_fsm_state384),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[384] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[384]),
        .Q(ap_CS_fsm_state385),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[385] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[385]),
        .Q(ap_CS_fsm_state386),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[386] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[386]),
        .Q(ap_CS_fsm_state387),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[387] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[387]),
        .Q(ap_CS_fsm_state388),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[388] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[388]),
        .Q(ap_CS_fsm_state389),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[389] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[389]),
        .Q(ap_CS_fsm_state390),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[390] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[390]),
        .Q(ap_CS_fsm_state391),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[391] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[391]),
        .Q(ap_CS_fsm_state392),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[392] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[392]),
        .Q(ap_CS_fsm_state393),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[393] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[393]),
        .Q(ap_CS_fsm_state394),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[394] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[394]),
        .Q(ap_CS_fsm_state395),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[395] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[395]),
        .Q(ap_CS_fsm_state396),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[396] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[396]),
        .Q(ap_CS_fsm_state397),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[397] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[397]),
        .Q(ap_CS_fsm_state398),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[398] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[398]),
        .Q(ap_CS_fsm_state399),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[399] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[399]),
        .Q(ap_CS_fsm_state400),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[400] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[400]),
        .Q(ap_CS_fsm_state401),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[401] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[401]),
        .Q(ap_CS_fsm_state402),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[402] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[402]),
        .Q(ap_CS_fsm_state403),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[403] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[403]),
        .Q(ap_CS_fsm_state404),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[404] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[404]),
        .Q(ap_CS_fsm_state405),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[405] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[405]),
        .Q(ap_CS_fsm_state406),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[406] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[406]),
        .Q(ap_CS_fsm_state407),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[407] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[407]),
        .Q(ap_CS_fsm_state408),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[408] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[408]),
        .Q(ap_CS_fsm_state409),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[409] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[409]),
        .Q(ap_CS_fsm_state410),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[410] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[410]),
        .Q(ap_CS_fsm_state411),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[411] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[411]),
        .Q(ap_CS_fsm_state412),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[412] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[412]),
        .Q(ap_CS_fsm_state413),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[413] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[413]),
        .Q(ap_CS_fsm_state414),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[414] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[414]),
        .Q(ap_CS_fsm_state415),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[415] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[415]),
        .Q(ap_CS_fsm_state416),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[416] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[416]),
        .Q(ap_CS_fsm_state417),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[417] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[417]),
        .Q(ap_CS_fsm_state418),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[418] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[418]),
        .Q(ap_CS_fsm_state419),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[419] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[419]),
        .Q(ap_CS_fsm_state420),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[420] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[420]),
        .Q(ap_CS_fsm_state421),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[421] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[421]),
        .Q(ap_CS_fsm_state422),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[422] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[422]),
        .Q(\ap_CS_fsm_reg_n_0_[422] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[423] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[423]),
        .Q(ap_CS_fsm_state424),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[424] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[424]),
        .Q(ap_CS_fsm_state425),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[425] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[425]),
        .Q(ap_CS_fsm_state426),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[426] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[426]),
        .Q(ap_CS_fsm_state427),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[427] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[427]),
        .Q(ap_CS_fsm_state428),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[428] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[428]),
        .Q(ap_CS_fsm_state429),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[429] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[429]),
        .Q(ap_CS_fsm_state430),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[430] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[430]),
        .Q(ap_CS_fsm_state431),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[431] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[431]),
        .Q(ap_CS_fsm_state432),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[432] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[432]),
        .Q(\ap_CS_fsm_reg_n_0_[432] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[433] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[433]),
        .Q(ap_CS_fsm_state434),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[434] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[434]),
        .Q(ap_CS_fsm_state435),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[435] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[435]),
        .Q(ap_CS_fsm_state436),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[436] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[436]),
        .Q(ap_CS_fsm_state437),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[437] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[437]),
        .Q(ap_CS_fsm_state438),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[438] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[438]),
        .Q(ap_CS_fsm_state439),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[439] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[439]),
        .Q(ap_CS_fsm_state440),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[440] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[440]),
        .Q(\ap_CS_fsm_reg_n_0_[440] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[441] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[441]),
        .Q(ap_CS_fsm_state442),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[442] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[442]),
        .Q(\ap_CS_fsm_reg_n_0_[442] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[443] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[443]),
        .Q(ap_CS_fsm_state444),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[444] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[444]),
        .Q(ap_CS_fsm_state445),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[445] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[445]),
        .Q(ap_CS_fsm_state446),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[446] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[446]),
        .Q(ap_CS_fsm_state447),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[447] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[447]),
        .Q(ap_CS_fsm_state448),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[448] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[448]),
        .Q(ap_CS_fsm_state449),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[449] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[449]),
        .Q(ap_CS_fsm_state450),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[450] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[450]),
        .Q(ap_CS_fsm_state451),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[451] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[451]),
        .Q(ap_CS_fsm_state452),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[452] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_1_fu_645_n_4),
        .Q(ap_CS_fsm_state453),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[453] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[453]),
        .Q(ap_CS_fsm_state454),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[454] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[454]),
        .Q(ap_CS_fsm_state455),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[455] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[455]),
        .Q(ap_CS_fsm_state456),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[456] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[456]),
        .Q(ap_CS_fsm_state457),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[457] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[457]),
        .Q(ap_CS_fsm_state458),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[458] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[458]),
        .Q(ap_CS_fsm_state459),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[459] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[459]),
        .Q(ap_CS_fsm_state460),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[460] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_1_fu_645_n_2),
        .Q(ap_CS_fsm_state461),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[461] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[461]),
        .Q(ap_CS_fsm_state462),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[462] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[462]),
        .Q(\ap_CS_fsm_reg_n_0_[462] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[463] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[463]),
        .Q(ap_CS_fsm_state464),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[464] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[464]),
        .Q(ap_CS_fsm_state465),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[465] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[465]),
        .Q(ap_CS_fsm_state466),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[466] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[466]),
        .Q(ap_CS_fsm_state467),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[467] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[467]),
        .Q(ap_CS_fsm_state468),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[468] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_1_fu_645_n_0),
        .Q(ap_CS_fsm_state469),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[469] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[469]),
        .Q(ap_CS_fsm_state470),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[470] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[470]),
        .Q(ap_CS_fsm_state471),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[471] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[471]),
        .Q(ap_CS_fsm_state472),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[60]),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[61]),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[62]),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[63]),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[64]),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[65]),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[66]),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[67]),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[68]),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[69]),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[70]),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[73]),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[74]),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[75]),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[76]),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[77]),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[78]),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[79]),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[80]),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[81]),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[82]),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[83]),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[84]),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[85]),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[86]),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[87]),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[88]),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[89]),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[90]),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[91]),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[92]),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[93]),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[94]),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[95]),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[96]),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[97]),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[98]),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[99]),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_637_n_38),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_637_n_39),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_637_n_40),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R con128_U
       (.ADDRARDADDR({grp_ClefiaF1Xor_2_fu_802_n_134,grp_ClefiaF1Xor_2_fu_802_n_135,grp_ClefiaF1Xor_2_fu_802_n_136,grp_ClefiaF1Xor_2_fu_802_n_137,grp_ClefiaF1Xor_2_fu_802_n_138,grp_ClefiaF1Xor_2_fu_802_n_139,grp_ClefiaF1Xor_2_fu_802_n_140}),
        .DOADO(con128_q0),
        .Q({ap_CS_fsm_state470,ap_CS_fsm_state466,ap_CS_fsm_state462,ap_CS_fsm_state458,ap_CS_fsm_state454,ap_CS_fsm_state450,ap_CS_fsm_state446,ap_CS_fsm_state434,ap_CS_fsm_state432,ap_CS_fsm_state426,ap_CS_fsm_state424,ap_CS_fsm_state418,ap_CS_fsm_state416,ap_CS_fsm_state410,ap_CS_fsm_state408,ap_CS_fsm_state402,ap_CS_fsm_state400,ap_CS_fsm_state394,ap_CS_fsm_state392,ap_CS_fsm_state386,ap_CS_fsm_state384,ap_CS_fsm_state378,ap_CS_fsm_state376,ap_CS_fsm_state370,ap_CS_fsm_state368,ap_CS_fsm_state362,ap_CS_fsm_state360,ap_CS_fsm_state354,ap_CS_fsm_state352}),
        .\ap_CS_fsm_reg[375] (con128_U_n_15),
        .\ap_CS_fsm_reg[377] (con128_U_n_10),
        .\ap_CS_fsm_reg[393] (con128_U_n_9),
        .\ap_CS_fsm_reg[407] (con128_U_n_14),
        .\ap_CS_fsm_reg[417] (con128_U_n_11),
        .\ap_CS_fsm_reg[431] (con128_U_n_13),
        .\ap_CS_fsm_reg[431]_0 (con128_U_n_16),
        .\ap_CS_fsm_reg[433] (con128_U_n_8),
        .\ap_CS_fsm_reg[433]_0 (con128_U_n_12),
        .\ap_CS_fsm_reg[461] (con128_U_n_20),
        .ap_clk(ap_clk),
        .b_offset({con128_U_n_17,con128_U_n_18,con128_U_n_19}),
        .con128_address0(grp_ByteXor_111_fu_848_con128_address0[7]),
        .con128_ce0(con128_ce0),
        .q0_reg_0(ram_reg_i_53__1_n_0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R con192_U
       (.ADDRARDADDR(sel),
        .DOADO(con192_q0),
        .Q({ap_CS_fsm_state339,ap_CS_fsm_state335,ap_CS_fsm_state331,ap_CS_fsm_state327,ap_CS_fsm_state323,ap_CS_fsm_state319,ap_CS_fsm_state315,ap_CS_fsm_state311,ap_CS_fsm_state307,ap_CS_fsm_state295,ap_CS_fsm_state293,ap_CS_fsm_state291,ap_CS_fsm_state289,ap_CS_fsm_state283,ap_CS_fsm_state281,ap_CS_fsm_state279,ap_CS_fsm_state277,ap_CS_fsm_state271,ap_CS_fsm_state269,ap_CS_fsm_state267,ap_CS_fsm_state265,ap_CS_fsm_state259,ap_CS_fsm_state257,ap_CS_fsm_state255,ap_CS_fsm_state253,ap_CS_fsm_state247,ap_CS_fsm_state245,ap_CS_fsm_state243,ap_CS_fsm_state241,ap_CS_fsm_state235,ap_CS_fsm_state233,ap_CS_fsm_state231,ap_CS_fsm_state229,ap_CS_fsm_state223,ap_CS_fsm_state221,ap_CS_fsm_state219,ap_CS_fsm_state217,ap_CS_fsm_state211,ap_CS_fsm_state209,ap_CS_fsm_state207,ap_CS_fsm_state205,ap_CS_fsm_state199,ap_CS_fsm_state197,ap_CS_fsm_state195,ap_CS_fsm_state193,ap_CS_fsm_state187,ap_CS_fsm_state185}),
        .\ap_CS_fsm_reg[206] (con192_U_n_13),
        .\ap_CS_fsm_reg[216] (con192_U_n_19),
        .\ap_CS_fsm_reg[232] (con192_U_n_21),
        .\ap_CS_fsm_reg[242] (con192_U_n_12),
        .\ap_CS_fsm_reg[278] (con192_U_n_10),
        .\ap_CS_fsm_reg[278]_0 (con192_U_n_14),
        .\ap_CS_fsm_reg[280] (con192_U_n_20),
        .\ap_CS_fsm_reg[288] (con192_U_n_9),
        .\ap_CS_fsm_reg[290] (con192_U_n_11),
        .\ap_CS_fsm_reg[292] (con192_U_n_8),
        .\ap_CS_fsm_reg[294] (con192_U_n_15),
        .ap_clk(ap_clk),
        .b_offset({con192_U_n_16,con192_U_n_17,con192_U_n_18}),
        .con192_address0(grp_ByteXor_114_fu_741_con192_address0[8]),
        .con192_ce0(con192_ce0),
        .q0_reg_0(fout_2_U_n_34),
        .q0_reg_1(ram_reg_i_69__0_n_0),
        .q0_reg_i_16__1(grp_ByteXor_114_fu_741_n_35),
        .q0_reg_i_16__1_0(grp_ByteXor_114_fu_741_n_34),
        .q0_reg_i_16__1_1(grp_ByteXor_114_fu_741_n_33));
  design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R con256_U
       (.ADDRARDADDR({grp_ClefiaF1Xor_1_fu_543_n_75,grp_ClefiaF1Xor_1_fu_543_n_76,grp_ClefiaF1Xor_1_fu_543_n_77,grp_ByteXor_113_fu_597_n_37,grp_ClefiaF1Xor_1_fu_543_n_78,grp_ClefiaF1Xor_1_fu_543_n_79,grp_ClefiaF1Xor_1_fu_543_n_80,grp_ClefiaF1Xor_1_fu_543_n_81}),
        .DOADO(con256_q0),
        .Q({ap_CS_fsm_state170,ap_CS_fsm_state166,ap_CS_fsm_state162,ap_CS_fsm_state158,ap_CS_fsm_state154,ap_CS_fsm_state150,ap_CS_fsm_state146,ap_CS_fsm_state142,ap_CS_fsm_state138,ap_CS_fsm_state134,ap_CS_fsm_state130,ap_CS_fsm_state118,ap_CS_fsm_state116,ap_CS_fsm_state114,ap_CS_fsm_state112,ap_CS_fsm_state106,ap_CS_fsm_state104,ap_CS_fsm_state102,ap_CS_fsm_state100,ap_CS_fsm_state94,ap_CS_fsm_state92,ap_CS_fsm_state90,ap_CS_fsm_state88,ap_CS_fsm_state82,ap_CS_fsm_state80,ap_CS_fsm_state78,ap_CS_fsm_state76,ap_CS_fsm_state70,ap_CS_fsm_state68,ap_CS_fsm_state66,ap_CS_fsm_state64,ap_CS_fsm_state58,ap_CS_fsm_state56,ap_CS_fsm_state54,ap_CS_fsm_state52,ap_CS_fsm_state46,ap_CS_fsm_state44,ap_CS_fsm_state42,ap_CS_fsm_state40,ap_CS_fsm_state34,ap_CS_fsm_state32,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state10,ap_CS_fsm_state8}),
        .\ap_CS_fsm_reg[101] (con256_U_n_11),
        .\ap_CS_fsm_reg[105] (con256_U_n_20),
        .\ap_CS_fsm_reg[115] (con256_U_n_13),
        .\ap_CS_fsm_reg[117] (con256_U_n_18),
        .\ap_CS_fsm_reg[169] (con256_U_n_8),
        .\ap_CS_fsm_reg[39] (con256_U_n_12),
        .\ap_CS_fsm_reg[55] (con256_U_n_14),
        .\ap_CS_fsm_reg[65] (con256_U_n_19),
        .\ap_CS_fsm_reg[69] (con256_U_n_21),
        .\ap_CS_fsm_reg[91] (con256_U_n_9),
        .\ap_CS_fsm_reg[99] (con256_U_n_10),
        .ap_clk(ap_clk),
        .b_offset({con256_U_n_15,con256_U_n_16,con256_U_n_17}),
        .con256_address0(grp_ByteXor_113_fu_597_con256_address0[8]),
        .con256_ce0(con256_ce0),
        .q0_reg_0(fout_3_U_n_0),
        .q0_reg_1(q0_reg_i_13__3_n_0),
        .q0_reg_i_17__0(grp_ByteXor_113_fu_597_n_2),
        .q0_reg_i_17__0_0(q0_reg_i_31_n_0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W fin_2_U
       (.D(\grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2 ),
        .DOADO(con192_q0),
        .E(fin_2_ce0),
        .Q({ap_CS_fsm_state287,ap_CS_fsm_state285,ap_CS_fsm_state275,ap_CS_fsm_state273,ap_CS_fsm_state263,ap_CS_fsm_state261,ap_CS_fsm_state251,ap_CS_fsm_state249,ap_CS_fsm_state239,ap_CS_fsm_state237,ap_CS_fsm_state227,ap_CS_fsm_state225,ap_CS_fsm_state215,ap_CS_fsm_state213,ap_CS_fsm_state203,ap_CS_fsm_state201,ap_CS_fsm_state191,ap_CS_fsm_state189}),
        .\ap_CS_fsm_reg[236] (fin_2_U_n_0),
        .\ap_CS_fsm_reg[238] (fin_2_U_n_1),
        .ap_clk(ap_clk),
        .d0({fout_2_U_n_16,fout_2_U_n_17,fout_2_U_n_18,fout_2_U_n_19,fout_2_U_n_20,fout_2_U_n_21,fout_2_U_n_22,fout_2_U_n_23}),
        .fin_2_address0(fin_2_address0),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[7]_0 (fin_2_q0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7 fin_3_U
       (.D(\grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2 ),
        .DOADO(con256_q0),
        .E(fin_3_ce0),
        .Q({ap_CS_fsm_state108,ap_CS_fsm_state96,ap_CS_fsm_state84,ap_CS_fsm_state72,ap_CS_fsm_state60,ap_CS_fsm_state48,ap_CS_fsm_state36,ap_CS_fsm_state24,ap_CS_fsm_state12}),
        .\ap_CS_fsm_reg[59] (fin_3_U_n_0),
        .ap_clk(ap_clk),
        .d0(d0),
        .fin_3_address0(fin_3_address0),
        .p_0_in(p_0_in),
        .\q0_reg[7]_0 (fin_3_q0),
        .\q0_reg[7]_1 (grp_ByteCpy_118_fu_582_n_96));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W fin_U
       (.D(\grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2 ),
        .DOADO(con128_q0),
        .E(fin_ce0),
        .Q({ap_CS_fsm_state432,ap_CS_fsm_state428,ap_CS_fsm_state424,ap_CS_fsm_state420,ap_CS_fsm_state416,ap_CS_fsm_state412,ap_CS_fsm_state408,ap_CS_fsm_state404,ap_CS_fsm_state400,ap_CS_fsm_state396,ap_CS_fsm_state392,ap_CS_fsm_state388,ap_CS_fsm_state384,ap_CS_fsm_state380,ap_CS_fsm_state376,ap_CS_fsm_state372,ap_CS_fsm_state368,ap_CS_fsm_state364,ap_CS_fsm_state360,ap_CS_fsm_state356,ap_CS_fsm_state352,ap_CS_fsm_state348,ap_CS_fsm_state344}),
        .\ap_CS_fsm_reg[379] (fin_U_n_0),
        .\ap_CS_fsm_reg[423] (fin_U_n_1),
        .ap_clk(ap_clk),
        .d0({skey_U_n_15,skey_U_n_16,skey_U_n_17,skey_U_n_18,skey_U_n_19,skey_U_n_20,skey_U_n_21,skey_U_n_22}),
        .fin_address0(fin_address0),
        .grp_ByteCpy_119_fu_827_src_offset(grp_ByteCpy_119_fu_827_src_offset),
        .p_0_in__5(p_0_in__5),
        .\q0_reg[7]_0 (fin_q0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8 fout_2_U
       (.DIBDI({skey256_d0[6:5],skey256_d0[2:1]}),
        .DOBDO(skey256_q0),
        .E(fout_2_ce0),
        .Q({fout_2_U_n_24,fout_2_U_n_25,fout_2_U_n_26,fout_2_U_n_27,fout_2_U_n_28,fout_2_U_n_29,fout_2_U_n_30,fout_2_U_n_31}),
        .\ap_CS_fsm_reg[220] (fout_2_U_n_33),
        .\ap_CS_fsm_reg[230] (fout_2_U_n_34),
        .\ap_CS_fsm_reg[240] (fout_2_U_n_32),
        .ap_clk(ap_clk),
        .d0({fout_2_U_n_0,fout_2_U_n_1,fout_2_U_n_2,fout_2_U_n_3,fout_2_U_n_4,fout_2_U_n_5,fout_2_U_n_6,fout_2_U_n_7}),
        .fout_2_address0(fout_2_address0),
        .grp_ClefiaF1Xor_fu_702_dst_offset1(grp_ClefiaF1Xor_fu_702_dst_offset1),
        .lk_d0(grp_ClefiaDoubleSwap_1_fu_637_lk_d0),
        .p_0_in__2(p_0_in__2),
        .q0({fout_3_U_n_2,fout_3_U_n_3,fout_3_U_n_4,fout_3_U_n_5,fout_3_U_n_6,fout_3_U_n_7,fout_3_U_n_8,fout_3_U_n_9}),
        .\q0_reg[0]_0 (fout_2_U_n_8),
        .\q0_reg[0]_1 (fin_2_U_n_0),
        .\q0_reg[1]_0 (fout_2_U_n_9),
        .\q0_reg[2]_0 (fout_2_U_n_10),
        .\q0_reg[3]_0 (fout_2_U_n_11),
        .\q0_reg[4]_0 (fout_2_U_n_12),
        .\q0_reg[5]_0 (fout_2_U_n_13),
        .\q0_reg[6]_0 (fout_2_U_n_14),
        .\q0_reg[7]_0 (fout_2_U_n_15),
        .\q0_reg[7]_1 ({fout_2_U_n_16,fout_2_U_n_17,fout_2_U_n_18,fout_2_U_n_19,fout_2_U_n_20,fout_2_U_n_21,fout_2_U_n_22,fout_2_U_n_23}),
        .\q0_reg[7]_2 ({skey_U_n_4,skey_U_n_5,skey_U_n_6,skey_U_n_7,skey_U_n_8,skey_U_n_9,skey_U_n_10,skey_U_n_11}),
        .\q0_reg[7]_3 ({grp_ClefiaF1Xor_fu_702_n_9,grp_ClefiaF1Xor_fu_702_n_10,grp_ClefiaF1Xor_fu_702_n_11,grp_ClefiaF1Xor_fu_702_n_12,grp_ClefiaF1Xor_fu_702_n_13,grp_ClefiaF1Xor_fu_702_n_14,grp_ClefiaF1Xor_fu_702_n_15,grp_ClefiaF1Xor_fu_702_n_16}),
        .\q1_reg[0] (grp_ClefiaDoubleSwap_1_fu_637_n_19),
        .ram_reg({ap_CS_fsm_state297,ap_CS_fsm_state293,ap_CS_fsm_state291,ap_CS_fsm_state289,ap_CS_fsm_state281,ap_CS_fsm_state279,ap_CS_fsm_state277,ap_CS_fsm_state269,ap_CS_fsm_state267,ap_CS_fsm_state265,ap_CS_fsm_state257,ap_CS_fsm_state255,ap_CS_fsm_state253,ap_CS_fsm_state245,ap_CS_fsm_state243,ap_CS_fsm_state241,ap_CS_fsm_state233,ap_CS_fsm_state231,ap_CS_fsm_state229,ap_CS_fsm_state221,ap_CS_fsm_state219,ap_CS_fsm_state217,ap_CS_fsm_state209,ap_CS_fsm_state207,ap_CS_fsm_state205,ap_CS_fsm_state197,ap_CS_fsm_state195,ap_CS_fsm_state193,ap_CS_fsm_state185,ap_CS_fsm_state183,ap_CS_fsm_state181,ap_CS_fsm_state179,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state120}));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9 fout_3_U
       (.E(fout_3_ce0),
        .Q({ap_CS_fsm_state114,ap_CS_fsm_state112,ap_CS_fsm_state102,ap_CS_fsm_state100,ap_CS_fsm_state90,ap_CS_fsm_state88,ap_CS_fsm_state78,ap_CS_fsm_state76,ap_CS_fsm_state66,ap_CS_fsm_state64,ap_CS_fsm_state54,ap_CS_fsm_state52,ap_CS_fsm_state42,ap_CS_fsm_state40,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state18,ap_CS_fsm_state16,ap_CS_fsm_state6,ap_CS_fsm_state4}),
        .\ap_CS_fsm_reg[65] (fout_3_U_n_0),
        .\ap_CS_fsm_reg[87] (fout_3_U_n_1),
        .ap_clk(ap_clk),
        .d0({grp_ClefiaF1Xor_1_fu_543_n_22,grp_ClefiaF1Xor_1_fu_543_n_23,grp_ClefiaF1Xor_1_fu_543_n_24,grp_ClefiaF1Xor_1_fu_543_n_25,grp_ClefiaF1Xor_1_fu_543_n_26,grp_ClefiaF1Xor_1_fu_543_n_27,grp_ClefiaF1Xor_1_fu_543_n_28,grp_ClefiaF1Xor_1_fu_543_n_29}),
        .fout_3_address0(fout_3_address0),
        .grp_ClefiaF0Xor_2_fu_504_dst_offset1(grp_ClefiaF0Xor_2_fu_504_dst_offset1),
        .grp_ClefiaF1Xor_1_fu_543_dst_offset1(grp_ClefiaF1Xor_1_fu_543_dst_offset1),
        .p_0_in__1(p_0_in__1),
        .\q0_reg[7]_0 ({fout_3_U_n_2,fout_3_U_n_3,fout_3_U_n_4,fout_3_U_n_5,fout_3_U_n_6,fout_3_U_n_7,fout_3_U_n_8,fout_3_U_n_9}));
  design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10 fout_U
       (.E(fout_ce0),
        .Q({ap_CS_fsm_state402,ap_CS_fsm_state394,ap_CS_fsm_state386,ap_CS_fsm_state378,ap_CS_fsm_state370,ap_CS_fsm_state362,ap_CS_fsm_state354,ap_CS_fsm_state346}),
        .\ap_CS_fsm_reg[385] (fout_U_n_0),
        .ap_clk(ap_clk),
        .d0({fout_U_n_1,fout_U_n_2,fout_U_n_3,fout_U_n_4,fout_U_n_5,fout_U_n_6,fout_U_n_7,fout_U_n_8}),
        .fout_address0(fout_address0),
        .lk_d0(grp_ClefiaDoubleSwap_fu_877_lk_d0),
        .p_0_in__6(p_0_in__6),
        .q0_reg(con128_U_n_11),
        .\q0_reg[7]_0 (fout_q0),
        .\q0_reg[7]_1 ({grp_ClefiaF1Xor_2_fu_802_n_98,grp_ClefiaF1Xor_2_fu_802_n_99,grp_ClefiaF1Xor_2_fu_802_n_100,grp_ClefiaF1Xor_2_fu_802_n_101,grp_ClefiaF1Xor_2_fu_802_n_102,grp_ClefiaF1Xor_2_fu_802_n_103,grp_ClefiaF1Xor_2_fu_802_n_104,grp_ClefiaF1Xor_2_fu_802_n_105}),
        .\q1_reg[0] (lk_2_U_n_0));
  design_1_clefia_0_0_clefia_ByteCpy_114 grp_ByteCpy_114_fu_471
       (.D({ap_NS_fsm[297:296],ap_NS_fsm[173:172],ap_NS_fsm[120:119]}),
        .E(fout_3_ce0),
        .Q({grp_ByteCpy_114_fu_471_dst_we0,grp_ByteCpy_114_fu_471_src_ce0}),
        .SR(ap_rst_n_inv),
        .WEBWE(skey256_we0),
        .\ap_CS_fsm_reg[118] (grp_ByteCpy_114_fu_471_n_30),
        .\ap_CS_fsm_reg[172] (\ap_CS_fsm[341]_i_2_n_0 ),
        .\ap_CS_fsm_reg[174] (grp_ByteCpy_114_fu_471_n_28),
        .\ap_CS_fsm_reg[296] (lk_1_ce0),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_114_fu_471_n_26),
        .ap_clk(ap_clk),
        .b_ce0(grp_ByteXor_112_1_fu_645_b_ce0),
        .con192_address0(grp_ByteXor_114_fu_741_con192_address0[3:0]),
        .con192_ce0(grp_ByteXor_114_fu_741_con192_ce0),
        .grp_ByteCpy_114_fu_471_ap_start_reg(grp_ByteCpy_114_fu_471_ap_start_reg),
        .grp_ByteCpy_114_fu_471_ap_start_reg_reg(grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_ce0(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .icmp_ln398_fu_888_p2(icmp_ln398_fu_888_p2),
        .\idx_fu_26_reg[4]_0 (grp_ByteCpy_114_fu_471_src_address0),
        .lk_1_address0(lk_1_address0),
        .p_0_in__4(p_0_in__4),
        .\q0_reg[7] (fout_3_U_n_0),
        .\q0_reg[7]_0 (fout_3_U_n_1),
        .\q0_reg[7]_1 (grp_ClefiaF1Xor_1_fu_543_n_15),
        .\q0_reg[7]_2 (fin_3_U_n_0),
        .\q0_reg[7]_3 (grp_ClefiaDoubleSwap_1_fu_637_n_19),
        .\q0_reg[7]_4 (ram_reg_i_69__0_n_0),
        .\q1_reg[7] (grp_ByteCpy_117_fu_366_dst_we0),
        .\q1_reg[7]_0 (ap_CS_fsm_state12_4),
        .\q1_reg[7]_1 (idx_fu_36_reg_0),
        .\q1_reg[7]_2 (grp_ByteXor_114_fu_741_n_35),
        .ram_reg({ap_CS_fsm_state341,ap_CS_fsm_state297,\ap_CS_fsm_reg_n_0_[295] ,ap_CS_fsm_state181,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state173,ap_CS_fsm_state120,ap_CS_fsm_state119,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_0(grp_ByteCpy_115_fu_445_n_12),
        .ram_reg_1(skey256_U_n_17),
        .ram_reg_2(grp_ByteXor_112_1_fu_645_n_37),
        .ram_reg_3(grp_ByteCpy_115_fu_445_src_address0[0]),
        .ram_reg_4(grp_ByteXor_112_fu_453_b_address1[0]),
        .src_ce0(grp_ByteCpy_118_fu_582_src_ce0),
        .\zext_ln117_reg_107_reg[0]_0 (grp_ByteCpy_114_fu_471_n_29),
        .\zext_ln117_reg_107_reg[4]_0 (grp_ByteCpy_114_fu_471_dst_address0));
  LUT3 #(
    .INIT(8'h7F)) 
    grp_ByteCpy_114_fu_471_ap_start_reg_i_3
       (.I0(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .I1(\ap_CS_fsm[341]_i_2_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_ByteCpy_114_fu_471_ap_start_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_114_fu_471_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_114_fu_471_n_30),
        .Q(grp_ByteCpy_114_fu_471_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_115 grp_ByteCpy_115_fu_445
       (.ADDRBWRADDR(grp_ByteCpy_115_fu_445_n_11),
        .D(ap_NS_fsm[179:178]),
        .Q(grp_ByteCpy_115_fu_445_dst_we0),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_115_fu_445_n_10),
        .\ap_CS_fsm_reg[1]_1 (grp_ByteCpy_115_fu_445_n_12),
        .\ap_CS_fsm_reg[1]_2 (grp_ByteCpy_115_fu_445_n_13),
        .ap_clk(ap_clk),
        .b_address0(grp_ByteXor_112_1_fu_645_b_address0),
        .b_ce1(grp_ByteXor_112_fu_453_b_ce1),
        .grp_ByteCpy_115_fu_445_ap_start_reg(grp_ByteCpy_115_fu_445_ap_start_reg),
        .grp_ByteCpy_115_fu_445_ap_start_reg_reg(\ap_CS_fsm[171]_i_3_n_0 ),
        .icmp_ln401_fu_894_p2(icmp_ln401_fu_894_p2),
        .\idx_fu_22_reg[3]_0 (grp_ByteCpy_115_fu_445_n_1),
        .\idx_fu_22_reg[4]_0 (grp_ByteCpy_115_fu_445_src_address0),
        .\idx_fu_22_reg[4]_1 (grp_ByteCpy_115_fu_445_n_7),
        .ram_reg({ap_CS_fsm_state341,ap_CS_fsm_state181,ap_CS_fsm_state179,ap_CS_fsm_state178,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state173}),
        .ram_reg_0({idx_fu_34_reg,grp_ByteXor_112_fu_453_b_address1[2]}),
        .ram_reg_1(skey_U_n_12),
        .ram_reg_2(grp_ByteXor_112_1_fu_645_n_37),
        .ram_reg_3(skey256_U_n_17),
        .ram_reg_4(skey256_U_n_26),
        .ram_reg_5(grp_ByteCpy_114_fu_471_dst_address0[2]),
        .ram_reg_6(skey256_U_n_16),
        .\zext_ln117_reg_93_reg[4]_0 (grp_ByteCpy_115_fu_445_dst_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_115_fu_445_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_115_fu_445_n_13),
        .Q(grp_ByteCpy_115_fu_445_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_116_11 grp_ByteCpy_116_fu_842
       (.D(ap_NS_fsm[436:435]),
        .E(fout_ce0),
        .Q(grp_ByteCpy_116_fu_842_src_ce0),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[434] (grp_ByteCpy_116_fu_842_n_14),
        .\ap_CS_fsm_reg[435] (lk_2_ce0),
        .ap_clk(ap_clk),
        .con128_address0(grp_ByteXor_111_fu_848_con128_address0[3:0]),
        .con128_ce0(grp_ByteXor_111_fu_848_con128_ce0),
        .fout_address0(fout_address0),
        .grp_ByteCpy_116_fu_842_ap_start_reg(grp_ByteCpy_116_fu_842_ap_start_reg),
        .grp_ByteCpy_119_fu_827_src_offset(grp_ByteCpy_119_fu_827_src_offset),
        .grp_ClefiaDoubleSwap_fu_877_lk_address0(grp_ClefiaDoubleSwap_fu_877_lk_address0),
        .grp_ClefiaDoubleSwap_fu_877_lk_ce0(grp_ClefiaDoubleSwap_fu_877_lk_ce0),
        .lk_2_address0(lk_2_address0),
        .p_0_in__7(p_0_in__7),
        .\q0_reg[7] ({ap_CS_fsm_state436,ap_CS_fsm_state435}),
        .\q0_reg[7]_0 (grp_ClefiaF1Xor_2_fu_802_n_92),
        .\q0_reg[7]_1 (fin_U_n_0),
        .\q0_reg[7]_2 (grp_ClefiaF1Xor_2_fu_802_n_106),
        .\q0_reg[7]_3 (grp_ClefiaF1Xor_2_fu_802_n_107),
        .\q0_reg[7]_4 (grp_ClefiaF1Xor_2_fu_802_n_108),
        .\q0_reg[7]_5 (idx_fu_30_reg),
        .\q0_reg[7]_6 (grp_ClefiaF1Xor_2_fu_802_n_109),
        .\q0_reg[7]_7 (grp_ByteCpy_119_fu_827_n_4),
        .\q0_reg[7]_8 (lk_2_U_n_0),
        .\q0_reg[7]_9 (ram_reg_i_53__1_n_0),
        .\q1_reg[7] (grp_ByteCpy_fu_344_dst_we0),
        .\q1_reg[7]_0 (ap_CS_fsm_state12_5),
        .src_address0(grp_ByteCpy_119_fu_827_src_address0),
        .src_ce0(grp_ByteCpy_119_fu_827_src_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_116_fu_842_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_116_fu_842_n_14),
        .Q(grp_ByteCpy_116_fu_842_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_118 grp_ByteCpy_118_fu_582
       (.D({ap_NS_fsm[287:284],ap_NS_fsm[275:272],ap_NS_fsm[263:260],ap_NS_fsm[251:248],ap_NS_fsm[239:236],ap_NS_fsm[227:224],ap_NS_fsm[215:212],ap_NS_fsm[203:200],ap_NS_fsm[191:188],ap_NS_fsm[110:107],ap_NS_fsm[98:95],ap_NS_fsm[86:83],ap_NS_fsm[74:71],ap_NS_fsm[62:59],ap_NS_fsm[50:47],ap_NS_fsm[38:35],ap_NS_fsm[26:23],ap_NS_fsm[14:11]}),
        .Q({idx_fu_32_reg,grp_ByteCpy_118_fu_582_src_address0}),
        .SR(ap_rst_n_inv),
        .\add_ln117_6_reg_158_reg[3]_0 (grp_ByteCpy_118_fu_582_n_95),
        .\add_ln117_6_reg_158_reg[4]_0 (grp_ByteCpy_118_fu_582_dst_address0),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_118_fu_582_n_78),
        .\ap_CS_fsm_reg[1]_1 (grp_ByteCpy_118_fu_582_n_97),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteCpy_118_fu_582_dst_ce0,grp_ByteCpy_118_fu_582_src_ce0}),
        .\ap_CS_fsm_reg[61] (grp_ByteCpy_118_fu_582_n_96),
        .ap_clk(ap_clk),
        .\bytelen_offset_cast_reg_145_reg[4]_0 (fin_2_U_n_1),
        .fin_2_address0({fin_2_address0[4],fin_2_address0[2:0]}),
        .fout_3_address0(fout_3_address0[4:3]),
        .grp_ByteCpy_118_fu_582_ap_start_reg(grp_ByteCpy_118_fu_582_ap_start_reg),
        .grp_ByteCpy_118_fu_582_ap_start_reg0(grp_ByteCpy_118_fu_582_ap_start_reg0),
        .grp_ByteCpy_118_fu_582_src_offset(grp_ByteCpy_118_fu_582_src_offset),
        .grp_ClefiaF0Xor_1_fu_663_dst_address0(grp_ClefiaF0Xor_1_fu_663_dst_address0),
        .grp_ClefiaF0Xor_1_fu_663_src_address0(grp_ClefiaF0Xor_1_fu_663_src_address0),
        .grp_ClefiaF1Xor_fu_702_src_address0({grp_ClefiaF1Xor_fu_702_src_address0[4],grp_ClefiaF1Xor_fu_702_src_address0[2:0]}),
        .\idx_fu_32_reg[0]_0 (grp_ByteCpy_118_fu_582_n_93),
        .\idx_fu_32_reg[1]_0 (grp_ByteCpy_118_fu_582_n_94),
        .\idx_fu_32_reg[2]_0 (grp_ByteCpy_118_fu_582_n_81),
        .\idx_fu_32_reg[2]_1 (grp_ByteCpy_118_fu_582_n_82),
        .\idx_fu_32_reg[3]_0 (grp_ByteCpy_118_fu_582_n_83),
        .\q0_reg[7] ({ap_CS_fsm_state297,ap_CS_fsm_state287,ap_CS_fsm_state286,ap_CS_fsm_state285,ap_CS_fsm_state284,ap_CS_fsm_state275,ap_CS_fsm_state274,ap_CS_fsm_state273,ap_CS_fsm_state272,ap_CS_fsm_state263,ap_CS_fsm_state262,ap_CS_fsm_state261,ap_CS_fsm_state260,ap_CS_fsm_state251,ap_CS_fsm_state250,ap_CS_fsm_state249,ap_CS_fsm_state248,ap_CS_fsm_state239,ap_CS_fsm_state238,ap_CS_fsm_state237,ap_CS_fsm_state236,ap_CS_fsm_state227,ap_CS_fsm_state226,ap_CS_fsm_state225,ap_CS_fsm_state224,ap_CS_fsm_state215,ap_CS_fsm_state214,ap_CS_fsm_state213,ap_CS_fsm_state212,ap_CS_fsm_state203,ap_CS_fsm_state202,ap_CS_fsm_state201,ap_CS_fsm_state200,ap_CS_fsm_state191,ap_CS_fsm_state190,ap_CS_fsm_state189,ap_CS_fsm_state188,ap_CS_fsm_state110,ap_CS_fsm_state109,ap_CS_fsm_state108,\ap_CS_fsm_reg_n_0_[106] ,ap_CS_fsm_state98,ap_CS_fsm_state97,ap_CS_fsm_state96,ap_CS_fsm_state95,ap_CS_fsm_state86,ap_CS_fsm_state85,ap_CS_fsm_state84,ap_CS_fsm_state83,ap_CS_fsm_state74,ap_CS_fsm_state73,ap_CS_fsm_state72,ap_CS_fsm_state71,ap_CS_fsm_state62,ap_CS_fsm_state61,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state50,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state38,ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .\q0_reg[7]_0 (grp_ClefiaF1Xor_1_fu_543_n_33),
        .\q0_reg[7]_1 (fin_3_U_n_0),
        .\q0_reg[7]_2 (grp_ClefiaF1Xor_1_fu_543_n_34),
        .\q0_reg[7]_3 (fin_2_U_n_0),
        .\q0_reg[7]_4 (fout_2_U_n_32),
        .\q0_reg[7]_5 (fout_2_U_n_34),
        .\q0_reg[7]_6 (grp_ByteCpy_114_fu_471_src_ce0),
        .ram_reg_0_31_0_0_i_13__2(grp_ByteCpy_114_fu_471_src_address0),
        .ram_reg_0_31_0_0_i_7__4_0(grp_ByteCpy_115_fu_445_dst_address0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_10
       (.I0(ap_CS_fsm_state85),
        .I1(ap_CS_fsm_state25),
        .I2(ap_CS_fsm_state190),
        .I3(ap_CS_fsm_state59),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_2
       (.I0(grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state248),
        .I2(ap_CS_fsm_state260),
        .I3(ap_CS_fsm_state284),
        .I4(ap_CS_fsm_state200),
        .I5(grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state35),
        .I1(\ap_CS_fsm_reg_n_0_[106] ),
        .I2(ap_CS_fsm_state250),
        .I3(ap_CS_fsm_state71),
        .I4(grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_4
       (.I0(grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0),
        .I1(ap_CS_fsm_state236),
        .I2(ap_CS_fsm_state238),
        .I3(ap_CS_fsm_state13),
        .I4(ap_CS_fsm_state226),
        .I5(grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state202),
        .I2(ap_CS_fsm_state23),
        .I3(ap_CS_fsm_state262),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state47),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state49),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_7
       (.I0(grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0),
        .I1(ap_CS_fsm_state212),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state61),
        .I5(grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_8
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state274),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state272),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_i_9
       (.I0(ap_CS_fsm_state214),
        .I1(ap_CS_fsm_state188),
        .I2(ap_CS_fsm_state224),
        .I3(ap_CS_fsm_state286),
        .I4(grp_ByteCpy_118_fu_582_ap_start_reg_i_10_n_0),
        .O(grp_ByteCpy_118_fu_582_ap_start_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_118_fu_582_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_118_fu_582_n_78),
        .Q(grp_ByteCpy_118_fu_582_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_119_12 grp_ByteCpy_119_fu_827
       (.D({ap_NS_fsm[430:427],ap_NS_fsm[422:419],ap_NS_fsm[414:411],ap_NS_fsm[406:403],ap_NS_fsm[398:395],ap_NS_fsm[390:387],ap_NS_fsm[382:379],ap_NS_fsm[374:371],ap_NS_fsm[366:363],ap_NS_fsm[358:355],ap_NS_fsm[350:347]}),
        .Q({idx_fu_30_reg,grp_ByteCpy_119_fu_827_src_address0}),
        .SR(ap_rst_n_inv),
        .\add_ln117_4_reg_152_reg[3]_0 (grp_ByteCpy_119_fu_827_dst_address0),
        .\ap_CS_fsm_reg[2]_0 ({grp_ByteCpy_119_fu_827_dst_ce0,grp_ByteCpy_119_fu_827_src_ce0}),
        .ap_clk(ap_clk),
        .grp_ByteCpy_119_fu_827_ap_start_reg(grp_ByteCpy_119_fu_827_ap_start_reg),
        .grp_ByteCpy_119_fu_827_ap_start_reg0(grp_ByteCpy_119_fu_827_ap_start_reg0),
        .grp_ByteCpy_119_fu_827_ap_start_reg_reg(grp_ByteCpy_119_fu_827_n_52),
        .grp_ByteCpy_119_fu_827_src_offset(grp_ByteCpy_119_fu_827_src_offset),
        .\idx_fu_30_reg[2]_0 (grp_ByteCpy_119_fu_827_n_4),
        .p_0_in__6(p_0_in__6),
        .\q0_reg[7] ({ap_CS_fsm_state436,ap_CS_fsm_state430,ap_CS_fsm_state429,ap_CS_fsm_state428,ap_CS_fsm_state427,ap_CS_fsm_state422,ap_CS_fsm_state421,ap_CS_fsm_state420,ap_CS_fsm_state419,ap_CS_fsm_state414,ap_CS_fsm_state413,ap_CS_fsm_state412,ap_CS_fsm_state411,ap_CS_fsm_state406,ap_CS_fsm_state405,ap_CS_fsm_state404,ap_CS_fsm_state403,ap_CS_fsm_state398,ap_CS_fsm_state397,ap_CS_fsm_state396,ap_CS_fsm_state395,ap_CS_fsm_state390,ap_CS_fsm_state389,ap_CS_fsm_state388,ap_CS_fsm_state387,ap_CS_fsm_state382,ap_CS_fsm_state381,ap_CS_fsm_state380,ap_CS_fsm_state379,ap_CS_fsm_state374,ap_CS_fsm_state373,ap_CS_fsm_state372,ap_CS_fsm_state371,ap_CS_fsm_state366,ap_CS_fsm_state365,ap_CS_fsm_state364,ap_CS_fsm_state363,ap_CS_fsm_state358,ap_CS_fsm_state357,ap_CS_fsm_state356,ap_CS_fsm_state355,ap_CS_fsm_state350,\ap_CS_fsm_reg_n_0_[348] ,ap_CS_fsm_state348,ap_CS_fsm_state347}),
        .\q0_reg[7]_0 (fin_U_n_0),
        .\q0_reg[7]_1 (grp_ClefiaF1Xor_2_fu_802_n_92),
        .\q0_reg[7]_2 (grp_ByteCpy_116_fu_842_src_ce0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_2
       (.I0(grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0),
        .I1(grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0),
        .I2(grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0),
        .I3(grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0),
        .I4(grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state373),
        .I1(ap_CS_fsm_state379),
        .I2(ap_CS_fsm_state403),
        .I3(ap_CS_fsm_state371),
        .I4(ap_CS_fsm_state365),
        .I5(\ap_CS_fsm_reg_n_0_[348] ),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state363),
        .I1(ap_CS_fsm_state381),
        .I2(ap_CS_fsm_state357),
        .I3(ap_CS_fsm_state387),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state429),
        .I1(ap_CS_fsm_state347),
        .I2(ap_CS_fsm_state419),
        .I3(ap_CS_fsm_state355),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state421),
        .I1(ap_CS_fsm_state427),
        .I2(ap_CS_fsm_state411),
        .I3(ap_CS_fsm_state413),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_i_7
       (.I0(ap_CS_fsm_state397),
        .I1(ap_CS_fsm_state405),
        .I2(ap_CS_fsm_state389),
        .I3(ap_CS_fsm_state395),
        .O(grp_ByteCpy_119_fu_827_ap_start_reg_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_119_fu_827_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_119_fu_827_n_52),
        .Q(grp_ByteCpy_119_fu_827_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_120 grp_ByteCpy_120_fu_490
       (.ADDRARDADDR(ADDRARDADDR[3]),
        .D({ap_NS_fsm[471],ap_NS_fsm[342:341]}),
        .Q({Q[9:8],Q[3:2]}),
        .SR(ap_rst_n_inv),
        .\add_ln117_2_reg_146_reg[1]_0 (grp_ByteCpy_120_fu_490_n_6),
        .\add_ln117_2_reg_146_reg[5]_0 (grp_ByteCpy_120_fu_490_n_11),
        .\add_ln117_2_reg_146_reg[7]_0 ({grp_ByteCpy_120_fu_490_dst_address0[7],grp_ByteCpy_120_fu_490_dst_address0[4],grp_ByteCpy_120_fu_490_dst_address0[2],grp_ByteCpy_120_fu_490_dst_address0[0]}),
        .\add_ln117_2_reg_146_reg[7]_1 ({ap_CS_fsm_state472,ap_CS_fsm_state471,ap_CS_fsm_state342,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[0]_0 (grp_ByteCpy_120_fu_490_n_5),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_120_fu_490_dst_ce0),
        .\ap_CS_fsm_reg[341] (\ap_CS_fsm[341]_i_2_n_0 ),
        .\ap_CS_fsm_reg[341]_0 (grp_ByteCpy_121_fu_482_n_1),
        .\ap_CS_fsm_reg[341]_1 (grp_ByteCpy_121_fu_482_n_2),
        .ap_clk(ap_clk),
        .dst_address0(grp_ByteXor_111_fu_848_dst_address0[3]),
        .grp_ByteCpy_120_fu_490_ap_start_reg(grp_ByteCpy_120_fu_490_ap_start_reg),
        .grp_ByteCpy_121_fu_482_ap_start_reg(grp_ByteCpy_121_fu_482_ap_start_reg),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset[0]),
        .grp_ByteXor_1_fu_524_b_address0(grp_ByteXor_1_fu_524_b_address0[2]),
        .grp_ClefiaDoubleSwap_fu_877_ap_done(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .grp_ClefiaKeySet_fu_347_ap_start_reg_reg(grp_ByteCpy_120_fu_490_n_4),
        .idx_fu_30(idx_fu_30),
        .\q0_reg[7] (grp_ByteCpy_120_fu_490_dst_d0),
        .ram_reg(ram_reg_0),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(ram_reg_2),
        .ram_reg_i_39__2_0(grp_ByteXor_112_1_fu_645_n_41),
        .ram_reg_i_39__2_1(ram_reg_i_53__1_n_0),
        .ram_reg_i_39__2_2(ram_reg_i_107_n_0),
        .ram_reg_i_39__2_3(ram_reg_i_69__0_n_0),
        .ram_reg_i_86({grp_ByteXor_112_fu_453_dst_address0[5],grp_ByteXor_112_fu_453_dst_address0[3],grp_ByteXor_112_fu_453_dst_address0[1]}),
        .ram_reg_i_86_0(q0_reg_i_13__3_n_0),
        .ram_reg_i_86_1({grp_ByteXor_113_fu_597_dst_address0[5],grp_ByteXor_113_fu_597_dst_address0[3],grp_ByteXor_113_fu_597_dst_address0[1]}));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_120_fu_490_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_120_fu_490_n_4),
        .Q(grp_ByteCpy_120_fu_490_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteCpy_121 grp_ByteCpy_121_fu_482
       (.Q({grp_ByteCpy_121_fu_482_dst_we0,grp_ByteCpy_121_fu_482_n_1}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .grp_ByteCpy_121_fu_482_ap_start_reg(grp_ByteCpy_121_fu_482_ap_start_reg),
        .grp_ByteCpy_121_fu_482_ap_start_reg_reg(\ap_CS_fsm_reg_n_0_[0] ),
        .grp_ByteCpy_121_fu_482_ap_start_reg_reg_0(\ap_CS_fsm[341]_i_2_n_0 ),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .grp_ClefiaKeySet_fu_347_ap_start_reg_reg(grp_ByteCpy_121_fu_482_n_3),
        .\idx_fu_22_reg[3]_0 (grp_ByteCpy_121_fu_482_n_2),
        .\zext_ln117_reg_93_reg[3]_0 (grp_ByteCpy_121_fu_482_dst_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteCpy_121_fu_482_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteCpy_121_fu_482_n_3),
        .Q(grp_ByteCpy_121_fu_482_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_111 grp_ByteXor_111_fu_848
       (.ADDRARDADDR({ADDRARDADDR[5:4],ADDRARDADDR[1]}),
        .D({ap_NS_fsm[470:469],ap_NS_fsm[466:465],ap_NS_fsm[462:461],ap_NS_fsm[458:457],ap_NS_fsm[454:453],ap_NS_fsm[450:449],ap_NS_fsm[446:445],ap_NS_fsm[442:441],ap_NS_fsm[438:437]}),
        .DOADO(con128_q0),
        .Q({ap_CS_fsm_state470,ap_CS_fsm_state469,ap_CS_fsm_state466,ap_CS_fsm_state465,ap_CS_fsm_state462,ap_CS_fsm_state461,ap_CS_fsm_state458,ap_CS_fsm_state457,ap_CS_fsm_state454,ap_CS_fsm_state453,ap_CS_fsm_state450,ap_CS_fsm_state449,ap_CS_fsm_state446,ap_CS_fsm_state445,ap_CS_fsm_state442,\ap_CS_fsm_reg_n_0_[440] ,ap_CS_fsm_state438,ap_CS_fsm_state437}),
        .SR(ap_rst_n_inv),
        .\add_ln124_23_reg_174_reg[3]_0 ({grp_ByteXor_111_fu_848_dst_address0[3:2],grp_ByteXor_111_fu_848_dst_address0[0]}),
        .\add_ln124_23_reg_174_reg[6]_0 (grp_ByteXor_111_fu_848_n_24),
        .\add_ln124_23_reg_174_reg[7]_0 (grp_ByteXor_111_fu_848_n_25),
        .\add_ln124_23_reg_174_reg[7]_1 (con128_U_n_20),
        .\ap_CS_fsm_reg[3]_0 ({grp_ByteXor_111_fu_848_dst_ce0,grp_ByteXor_111_fu_848_con128_ce0}),
        .\ap_CS_fsm_reg[436] (grp_ByteXor_111_fu_848_n_26),
        .ap_clk(ap_clk),
        .b_offset({con128_U_n_17,con128_U_n_18,con128_U_n_19}),
        .con128_address0(grp_ByteXor_111_fu_848_con128_address0),
        .grp_ByteXor_11151_fu_384_b_address0(grp_ByteXor_11151_fu_384_b_address0[0]),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset[2:1]),
        .grp_ByteXor_111_fu_848_ap_start_reg(grp_ByteXor_111_fu_848_ap_start_reg),
        .grp_ByteXor_111_fu_848_ap_start_reg_reg(grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0),
        .grp_ByteXor_112_2_fu_366_b_address0(grp_ByteXor_112_2_fu_366_b_address0[1]),
        .grp_ByteXor_112_2_fu_366_b_offset(grp_ByteXor_112_2_fu_366_b_offset),
        .grp_ByteXor_1_fu_524_b_address0({grp_ByteXor_1_fu_524_b_address0[5],grp_ByteXor_1_fu_524_b_address0[3],grp_ByteXor_1_fu_524_b_address0[0]}),
        .q0(lk_2_q0),
        .ram_reg(ram_reg_0),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(grp_ByteXor_112_1_fu_645_n_43),
        .ram_reg_2(ram_reg_i_50__0_n_0),
        .ram_reg_3(ram_reg),
        .ram_reg_4(ram_reg_4),
        .ram_reg_5(grp_ByteXor_112_1_fu_645_n_45),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(grp_ByteXor_112_1_fu_645_n_46),
        .ram_reg_9(ram_reg_7),
        .ram_reg_i_28__1(ram_reg_i_53__1_n_0),
        .ram_reg_i_33__2_0(grp_ByteCpy_120_fu_490_n_11),
        .ram_reg_i_36__0_0(grp_ByteXor_112_fu_453_n_40),
        .ram_reg_i_44__0_0(ram_reg_i_107_n_0),
        .ram_reg_i_44__0_1(ram_reg_i_69__0_n_0),
        .ram_reg_i_44__0_2(grp_ByteCpy_120_fu_490_n_6),
        .\xor_ln124_reg_179_reg[7]_0 (grp_ByteXor_111_fu_848_dst_d0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteXor_111_fu_848_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state457),
        .I1(ap_CS_fsm_state469),
        .I2(ap_CS_fsm_state461),
        .I3(\ap_CS_fsm_reg_n_0_[440] ),
        .I4(ap_CS_fsm_state465),
        .I5(ap_CS_fsm_state453),
        .O(grp_ByteXor_111_fu_848_ap_start_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_111_fu_848_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_111_fu_848_n_26),
        .Q(grp_ByteXor_111_fu_848_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_112_1 grp_ByteXor_112_1_fu_645
       (.ADDRBWRADDR({grp_ByteXor_112_1_fu_645_n_33,grp_ByteXor_112_1_fu_645_n_34,grp_ByteXor_112_1_fu_645_n_35,grp_ByteXor_112_1_fu_645_n_36}),
        .D({grp_ByteXor_112_1_fu_645_n_0,ap_NS_fsm[467],grp_ByteXor_112_1_fu_645_n_2,ap_NS_fsm[459],grp_ByteXor_112_1_fu_645_n_4,ap_NS_fsm[451],ap_NS_fsm[444:443],ap_NS_fsm[337:336],ap_NS_fsm[329:328],ap_NS_fsm[321:320],grp_ByteXor_112_1_fu_645_n_14,ap_NS_fsm[312],ap_NS_fsm[305:304],ap_NS_fsm[168:167],ap_NS_fsm[160:159],ap_NS_fsm[152:151],ap_NS_fsm[144:143],ap_NS_fsm[136:135],ap_NS_fsm[128:127]}),
        .DIADI({DIADI[7],DIADI[0]}),
        .DOBDO(skey256_q0),
        .E(skey_ce0),
        .Q({ap_CS_fsm_state468,ap_CS_fsm_state467,ap_CS_fsm_state460,ap_CS_fsm_state459,ap_CS_fsm_state452,ap_CS_fsm_state451,ap_CS_fsm_state444,\ap_CS_fsm_reg_n_0_[442] ,ap_CS_fsm_state337,ap_CS_fsm_state336,ap_CS_fsm_state329,ap_CS_fsm_state328,ap_CS_fsm_state321,ap_CS_fsm_state320,ap_CS_fsm_state313,ap_CS_fsm_state312,ap_CS_fsm_state305,ap_CS_fsm_state304,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state173,ap_CS_fsm_state168,ap_CS_fsm_state167,ap_CS_fsm_state160,ap_CS_fsm_state159,ap_CS_fsm_state152,\ap_CS_fsm_reg_n_0_[150] ,ap_CS_fsm_state144,ap_CS_fsm_state143,ap_CS_fsm_state136,ap_CS_fsm_state135,ap_CS_fsm_state128,ap_CS_fsm_state127}),
        .SR(ap_rst_n_inv),
        .\a_addr_reg_152_reg[0]_0 (grp_ByteXor_112_1_fu_645_n_42),
        .\a_addr_reg_152_reg[1]_0 (grp_ByteXor_112_1_fu_645_n_43),
        .\a_addr_reg_152_reg[2]_0 (grp_ByteXor_112_1_fu_645_n_44),
        .\a_addr_reg_152_reg[3]_0 (grp_ByteXor_112_1_fu_645_n_41),
        .\a_addr_reg_152_reg[4]_0 (grp_ByteXor_112_1_fu_645_n_45),
        .\a_addr_reg_152_reg[5]_0 (grp_ByteXor_112_1_fu_645_n_46),
        .\a_addr_reg_152_reg[6]_0 (grp_ByteXor_112_1_fu_645_n_47),
        .\a_addr_reg_152_reg[7]_0 (grp_ByteXor_112_1_fu_645_n_48),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteXor_112_1_fu_645_n_38),
        .\ap_CS_fsm_reg[312] (grp_ByteXor_112_1_fu_645_n_37),
        .\ap_CS_fsm_reg[328] (grp_ByteXor_112_1_fu_645_n_50),
        .\ap_CS_fsm_reg[3]_0 ({grp_ByteXor_112_1_fu_645_a_we0,grp_ByteXor_112_1_fu_645_b_ce0}),
        .ap_clk(ap_clk),
        .b_address0(grp_ByteXor_112_1_fu_645_b_address0),
        .dst_address0(grp_ByteXor_114_fu_741_dst_address0),
        .dst_d0(grp_ByteXor_114_fu_741_dst_d0),
        .grp_ByteXor_112_1_fu_645_ap_start_reg(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .grp_ByteXor_112_1_fu_645_ap_start_reg0(grp_ByteXor_112_1_fu_645_ap_start_reg0),
        .grp_ByteXor_112_1_fu_645_ap_start_reg_reg(grp_ByteXor_112_1_fu_645_n_57),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_done(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .grp_ClefiaDoubleSwap_fu_877_ap_done(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .\idx_fu_30_reg[3]_0 (p_0_out),
        .\q0_reg[3] (grp_ByteCpy_114_fu_471_src_address0),
        .\q0_reg[3]_0 (grp_ByteXor_112_fu_453_n_28),
        .\q0_reg[4] (grp_ByteXor_112_fu_453_n_32),
        .\q0_reg[5] (grp_ByteXor_112_fu_453_n_33),
        .\q0_reg[6] (grp_ByteXor_112_fu_453_n_34),
        .\q0_reg[7] (skey_U_n_23),
        .\q0_reg[7]_0 (skey_U_n_13),
        .\q0_reg[7]_1 (grp_ByteXor_112_fu_453_n_19),
        .\q0_reg[7]_2 (grp_ByteCpy_114_fu_471_src_ce0),
        .\q0_reg[7]_3 (skey_ce1),
        .ram_reg(ram_reg_i_50__0_n_0),
        .ram_reg_0(ram_reg_i_51__1_n_0),
        .ram_reg_1(grp_ByteXor_113_fu_597_n_29),
        .ram_reg_10(grp_ByteCpy_114_fu_471_n_29),
        .ram_reg_11(grp_ByteXor_112_fu_453_n_4),
        .ram_reg_12(grp_ByteCpy_114_fu_471_n_28),
        .ram_reg_13(lk_2_U_n_1),
        .ram_reg_2({grp_ByteXor_111_fu_848_dst_d0[7],grp_ByteXor_111_fu_848_dst_d0[0]}),
        .ram_reg_3(ram_reg_i_53__1_n_0),
        .ram_reg_4(grp_ByteXor_113_fu_597_n_36),
        .ram_reg_5(skey256_U_n_17),
        .ram_reg_6(grp_ByteCpy_114_fu_471_dst_address0[4:3]),
        .ram_reg_7(grp_ByteCpy_115_fu_445_n_1),
        .ram_reg_8(grp_ByteCpy_115_fu_445_n_7),
        .ram_reg_9(ram_reg_i_69__0_n_0),
        .ram_reg_i_25__2(grp_ByteXor_114_fu_741_n_1),
        .ram_reg_i_25__2_0(ram_reg_i_107_n_0),
        .\xor_ln124_reg_157_reg[1]_0 (grp_ByteXor_112_1_fu_645_n_51),
        .\xor_ln124_reg_157_reg[2]_0 (grp_ByteXor_112_1_fu_645_n_52),
        .\xor_ln124_reg_157_reg[3]_0 (grp_ByteXor_112_1_fu_645_n_53),
        .\xor_ln124_reg_157_reg[4]_0 (grp_ByteXor_112_1_fu_645_n_54),
        .\xor_ln124_reg_157_reg[5]_0 (grp_ByteXor_112_1_fu_645_n_55),
        .\xor_ln124_reg_157_reg[6]_0 (grp_ByteXor_112_1_fu_645_n_56),
        .\xor_ln124_reg_157_reg[7]_0 (\xor_ln124_reg_157_reg[7] ),
        .\xor_ln124_reg_157_reg[7]_1 ({skey_U_n_4,skey_U_n_5,skey_U_n_6,skey_U_n_7,skey_U_n_8,skey_U_n_9,skey_U_n_10,skey_U_n_11}));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteXor_112_1_fu_645_ap_start_reg_i_2
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state459),
        .I2(ap_CS_fsm_state451),
        .I3(ap_CS_fsm_state467),
        .I4(\ap_CS_fsm_reg_n_0_[442] ),
        .O(grp_ByteXor_112_1_fu_645_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_112_1_fu_645_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_1_fu_645_n_57),
        .Q(grp_ByteXor_112_1_fu_645_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_112 grp_ByteXor_112_fu_453
       (.ADDRARDADDR({ADDRARDADDR[7],ADDRARDADDR[2],ADDRARDADDR[0]}),
        .D({grp_ByteXor_112_fu_453_n_7,grp_ByteXor_112_fu_453_n_8,grp_ByteXor_112_fu_453_n_9,add_ln124_fu_108_p2}),
        .DOADO(skey256_q1),
        .DOBDO(skey256_q0),
        .E(skey_ce1),
        .Q({Q[9:8],Q[3:2]}),
        .SR(ap_rst_n_inv),
        .\add_ln124_15_reg_198_reg[4]_0 (grp_ByteXor_112_fu_453_n_40),
        .\add_ln124_15_reg_198_reg[6]_0 ({grp_ByteXor_112_fu_453_dst_address0[6:5],grp_ByteXor_112_fu_453_dst_address0[3],grp_ByteXor_112_fu_453_dst_address0[1]}),
        .\ap_CS_fsm_reg[0]_0 (grp_ByteXor_112_fu_453_n_51),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm[0]_i_2__10_n_0 ),
        .\ap_CS_fsm_reg[171] (grp_ClefiaDoubleSwap_1_fu_637_n_15),
        .\ap_CS_fsm_reg[172] (grp_ByteXor_112_fu_453_n_4),
        .\ap_CS_fsm_reg[172]_0 (grp_ByteXor_112_fu_453_n_19),
        .\ap_CS_fsm_reg[172]_1 (grp_ByteXor_112_fu_453_n_28),
        .\ap_CS_fsm_reg[172]_2 (grp_ByteXor_112_fu_453_n_32),
        .\ap_CS_fsm_reg[172]_3 (grp_ByteXor_112_fu_453_n_33),
        .\ap_CS_fsm_reg[172]_4 (grp_ByteXor_112_fu_453_n_34),
        .\ap_CS_fsm_reg[179] (grp_ByteXor_112_fu_453_n_42),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteCpy_115_fu_445_n_10),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteXor_112_fu_453_n_29),
        .\ap_CS_fsm_reg[2]_1 ({grp_ByteXor_112_fu_453_dst_ce0,grp_ByteXor_112_fu_453_b_ce1}),
        .\ap_CS_fsm_reg[339] ({ap_NS_fsm[340],ap_NS_fsm[181:180],ap_NS_fsm[171],ap_NS_fsm[2:1],\ap_CS_fsm_reg[171]_0 }),
        .\ap_CS_fsm_reg[340] (skey256_address1),
        .ap_clk(ap_clk),
        .b_address1({grp_ByteXor_112_fu_453_b_address1[2],grp_ByteXor_112_fu_453_b_address1[0]}),
        .dst_address0({grp_ByteXor_113_fu_597_dst_address0[7],grp_ByteXor_113_fu_597_dst_address0[4],grp_ByteXor_113_fu_597_dst_address0[2],grp_ByteXor_113_fu_597_dst_address0[0]}),
        .dst_ce0(grp_ByteXor_113_fu_597_dst_ce0),
        .g0_b3_i_1(grp_ByteCpy_115_fu_445_src_address0),
        .grp_ByteXor_11151_fu_384_b_address0(grp_ByteXor_11151_fu_384_b_address0[2:1]),
        .grp_ByteXor_112_2_fu_366_b_address0({grp_ByteXor_112_2_fu_366_b_address0[3],grp_ByteXor_112_2_fu_366_b_address0[0]}),
        .grp_ByteXor_112_fu_453_ap_ready(grp_ByteXor_112_fu_453_ap_ready),
        .grp_ByteXor_112_fu_453_ap_start_reg(grp_ByteXor_112_fu_453_ap_start_reg),
        .grp_ByteXor_112_fu_453_ap_start_reg_reg(grp_ByteXor_112_fu_453_n_27),
        .grp_ByteXor_112_fu_453_ap_start_reg_reg_0(\ap_CS_fsm[171]_i_3_n_0 ),
        .grp_ByteXor_112_fu_453_ap_start_reg_reg_1(grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0),
        .grp_ByteXor_112_fu_453_dst_d0(grp_ByteXor_112_fu_453_dst_d0),
        .grp_ByteXor_1_fu_524_b_address0({grp_ByteXor_1_fu_524_b_address0[5],grp_ByteXor_1_fu_524_b_address0[1]}),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_done(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .grp_ClefiaF0Xor_1_fu_663_ap_done(grp_ClefiaF0Xor_1_fu_663_ap_done),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .icmp_ln401_fu_894_p2(icmp_ln401_fu_894_p2),
        .icmp_ln401_reg_908(icmp_ln401_reg_908),
        .idx_fu_30(idx_fu_30),
        .\idx_fu_34_reg[3]_0 (idx_fu_34_reg),
        .\q1_reg[7] (\icmp_ln395_reg_900_reg_n_0_[0] ),
        .\q1_reg[7]_0 (\icmp_ln398_reg_904_reg_n_0_[0] ),
        .ram_reg(ram_reg_0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_3),
        .ram_reg_10(grp_ByteXor_112_1_fu_645_n_42),
        .ram_reg_11(skey_U_n_23),
        .ram_reg_12(grp_ByteCpy_120_fu_490_dst_ce0),
        .ram_reg_13(q0_reg_i_13__3_n_0),
        .ram_reg_14(skey256_U_n_26),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_i_50__0_n_0),
        .ram_reg_4(grp_ByteXor_112_1_fu_645_n_48),
        .ram_reg_5(grp_ByteXor_111_fu_848_n_25),
        .ram_reg_6(skey_U_n_12),
        .ram_reg_7(skey256_U_n_17),
        .ram_reg_8(ram_reg_i_51__1_n_0),
        .ram_reg_9(ram_reg_i_53__1_n_0),
        .ram_reg_i_28__1_0(ram_reg_i_107_n_0),
        .ram_reg_i_28__1_1(ram_reg_i_69__0_n_0),
        .ram_reg_i_42__0_0({grp_ByteXor_111_fu_848_dst_address0[2],grp_ByteXor_111_fu_848_dst_address0[0]}),
        .ram_reg_i_42__0_1(grp_ByteXor_112_1_fu_645_n_44),
        .ram_reg_i_52__0({skey_U_n_4,skey_U_n_5,skey_U_n_6,skey_U_n_7,skey_U_n_8,skey_U_n_9,skey_U_n_10,skey_U_n_11}),
        .ram_reg_i_52__0_0({skey_U_n_24,skey_U_n_25,skey_U_n_26,skey_U_n_27}),
        .ram_reg_i_71_0(ram_reg_i_134_n_0),
        .ram_reg_i_76_0({ap_CS_fsm_state472,ap_CS_fsm_state342,ap_CS_fsm_state341,ap_CS_fsm_state340,ap_CS_fsm_state181,ap_CS_fsm_state180,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174,ap_CS_fsm_state173,ap_CS_fsm_state172,\ap_CS_fsm_reg_n_0_[170] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .ram_reg_i_76_1({grp_ByteCpy_120_fu_490_dst_address0[7],grp_ByteCpy_120_fu_490_dst_address0[4],grp_ByteCpy_120_fu_490_dst_address0[2],grp_ByteCpy_120_fu_490_dst_address0[0]}),
        .\retval_0_reg_425_reg[2] (grp_ByteXor_112_fu_453_n_12),
        .\retval_0_reg_425_reg[2]_0 (grp_ByteCpy_120_fu_490_n_5),
        .\retval_0_reg_425_reg[2]_1 (\retval_0_reg_425_reg_n_0_[2] ),
        .\retval_0_reg_425_reg[3] (grp_ByteXor_112_fu_453_n_13),
        .\retval_0_reg_425_reg[3]_0 (\retval_0_reg_425_reg_n_0_[3] ),
        .\retval_0_reg_425_reg[4] (grp_ByteXor_112_fu_453_n_14),
        .\retval_0_reg_425_reg[4]_0 (\retval_0_reg_425_reg_n_0_[4] ),
        .skey256_ce1(skey256_ce1));
  LUT2 #(
    .INIT(4'hE)) 
    grp_ByteXor_112_fu_453_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state340),
        .I1(\ap_CS_fsm_reg_n_0_[170] ),
        .O(grp_ByteXor_112_fu_453_ap_start_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_112_fu_453_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_fu_453_n_42),
        .Q(grp_ByteXor_112_fu_453_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_113 grp_ByteXor_113_fu_597
       (.ADDRARDADDR(ADDRARDADDR[6]),
        .D({ap_NS_fsm[170:169],ap_NS_fsm[166:165],ap_NS_fsm[162:161],ap_NS_fsm[158:157],ap_NS_fsm[154:153],ap_NS_fsm[150:149],ap_NS_fsm[146:145],ap_NS_fsm[142:141],ap_NS_fsm[138:137],ap_NS_fsm[134:133],ap_NS_fsm[130:129],ap_NS_fsm[126:125],ap_NS_fsm[122:121]}),
        .DIADI(DIADI[6:1]),
        .DOADO(con256_q0),
        .Q({ap_CS_fsm_state472,ap_CS_fsm_state342,ap_CS_fsm_state170,\ap_CS_fsm_reg_n_0_[168] ,ap_CS_fsm_state166,ap_CS_fsm_state165,ap_CS_fsm_state162,ap_CS_fsm_state161,ap_CS_fsm_state158,ap_CS_fsm_state157,ap_CS_fsm_state154,ap_CS_fsm_state153,ap_CS_fsm_state150,ap_CS_fsm_state149,ap_CS_fsm_state146,ap_CS_fsm_state145,ap_CS_fsm_state142,ap_CS_fsm_state141,ap_CS_fsm_state138,ap_CS_fsm_state137,ap_CS_fsm_state134,ap_CS_fsm_state133,ap_CS_fsm_state130,ap_CS_fsm_state129,ap_CS_fsm_state126,ap_CS_fsm_state125,ap_CS_fsm_state122,ap_CS_fsm_state121}),
        .SR(ap_rst_n_inv),
        .\add_ln124_8_reg_200_reg[7]_0 ({grp_ByteXor_113_fu_597_dst_address0[7],grp_ByteXor_113_fu_597_dst_address0[5:0]}),
        .\ap_CS_fsm_reg[129] (grp_ByteXor_113_fu_597_n_2),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[3]_0 ({grp_ByteXor_113_fu_597_dst_ce0,grp_ByteXor_113_fu_597_con256_ce0}),
        .ap_clk(ap_clk),
        .b_ce0(b_ce0),
        .b_offset({q0_reg_i_33__0_n_0,con256_U_n_15,con256_U_n_16,con256_U_n_17}),
        .con256_address0({grp_ByteXor_113_fu_597_con256_address0[8:5],grp_ByteXor_113_fu_597_con256_address0[3:0]}),
        .grp_ByteXor_11151_fu_384_b_offset(grp_ByteXor_11151_fu_384_b_offset[3]),
        .grp_ByteXor_112_2_fu_366_b_address0(grp_ByteXor_112_2_fu_366_b_address0[2]),
        .grp_ByteXor_112_fu_453_dst_d0(grp_ByteXor_112_fu_453_dst_d0),
        .grp_ByteXor_113_fu_597_ap_start_reg(grp_ByteXor_113_fu_597_ap_start_reg),
        .grp_ByteXor_113_fu_597_ap_start_reg0(grp_ByteXor_113_fu_597_ap_start_reg0),
        .grp_ByteXor_113_fu_597_ap_start_reg_reg(grp_ByteXor_113_fu_597_n_55),
        .grp_ByteXor_1_fu_524_b_address0(grp_ByteXor_1_fu_524_b_address0[4]),
        .\idx_fu_36_reg[4]_0 (grp_ByteXor_113_fu_597_n_37),
        .\idx_fu_36_reg[4]_1 (idx_fu_36_reg),
        .q0(lk_q0),
        .q0_reg(q0_reg_i_13__3_n_0),
        .q0_reg_0(grp_ClefiaF1Xor_1_fu_543_n_86),
        .q0_reg_1(con256_U_n_18),
        .q0_reg_2(fout_3_U_n_0),
        .q0_reg_3(con256_U_n_10),
        .ram_reg(ram_reg_i_51__1_n_0),
        .ram_reg_0(grp_ByteXor_112_1_fu_645_n_38),
        .ram_reg_1(\reg_569_reg[4] ),
        .ram_reg_10(grp_ByteXor_111_fu_848_dst_d0[6:1]),
        .ram_reg_11(ram_reg_i_53__1_n_0),
        .ram_reg_12(grp_ByteXor_112_1_fu_645_n_51),
        .ram_reg_13(grp_ByteXor_112_1_fu_645_n_52),
        .ram_reg_14(grp_ByteXor_112_1_fu_645_n_53),
        .ram_reg_15(grp_ByteXor_112_1_fu_645_n_54),
        .ram_reg_16(grp_ByteXor_112_1_fu_645_n_55),
        .ram_reg_17(grp_ByteXor_112_1_fu_645_n_56),
        .ram_reg_2(ram_reg),
        .ram_reg_3(ram_reg_0),
        .ram_reg_4(ram_reg_8),
        .ram_reg_5(ram_reg_2),
        .ram_reg_6(ram_reg_i_50__0_n_0),
        .ram_reg_7(grp_ByteXor_112_1_fu_645_n_47),
        .ram_reg_8(grp_ByteXor_111_fu_848_n_24),
        .ram_reg_9(grp_ByteCpy_120_fu_490_dst_d0),
        .ram_reg_i_25__2_0(grp_ByteCpy_120_fu_490_dst_ce0),
        .ram_reg_i_25__2_1(ram_reg_i_119_n_0),
        .ram_reg_i_25__2_2(grp_ByteXor_112_fu_453_dst_ce0),
        .ram_reg_i_30__1_0(skey_U_n_23),
        .ram_reg_i_30__1_1(ram_reg_i_123_n_0),
        .ram_reg_i_30__1_2(grp_ByteXor_112_fu_453_dst_address0[6]),
        .\xor_ln124_reg_205_reg[0]_0 (grp_ByteXor_113_fu_597_n_29),
        .\xor_ln124_reg_205_reg[7]_0 (grp_ByteXor_113_fu_597_n_36));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteXor_113_fu_597_ap_start_reg_i_2
       (.I0(grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0),
        .I1(grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0),
        .I2(ap_CS_fsm_state161),
        .I3(ap_CS_fsm_state149),
        .I4(ap_CS_fsm_state141),
        .O(grp_ByteXor_113_fu_597_ap_start_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ByteXor_113_fu_597_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state129),
        .I2(ap_CS_fsm_state153),
        .I3(\ap_CS_fsm_reg_n_0_[168] ),
        .I4(ap_CS_fsm_state137),
        .I5(ap_CS_fsm_state133),
        .O(grp_ByteXor_113_fu_597_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteXor_113_fu_597_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state145),
        .I2(ap_CS_fsm_state125),
        .I3(ap_CS_fsm_state165),
        .O(grp_ByteXor_113_fu_597_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_113_fu_597_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_113_fu_597_n_55),
        .Q(grp_ByteXor_113_fu_597_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ByteXor_114 grp_ByteXor_114_fu_741
       (.ADDRARDADDR(sel[4]),
        .D({ap_NS_fsm[339:338],ap_NS_fsm[335:334],ap_NS_fsm[331:330],ap_NS_fsm[327:326],ap_NS_fsm[323:322],ap_NS_fsm[319:318],ap_NS_fsm[315:314],ap_NS_fsm[311:310],ap_NS_fsm[307:306],ap_NS_fsm[303:302],ap_NS_fsm[299:298]}),
        .DOADO(con192_q0),
        .Q({ap_CS_fsm_state339,ap_CS_fsm_state338,ap_CS_fsm_state335,ap_CS_fsm_state334,ap_CS_fsm_state331,ap_CS_fsm_state330,ap_CS_fsm_state327,ap_CS_fsm_state326,ap_CS_fsm_state323,ap_CS_fsm_state322,ap_CS_fsm_state319,ap_CS_fsm_state318,ap_CS_fsm_state315,ap_CS_fsm_state314,ap_CS_fsm_state311,ap_CS_fsm_state310,ap_CS_fsm_state307,ap_CS_fsm_state306,ap_CS_fsm_state303,\ap_CS_fsm_reg_n_0_[301] ,ap_CS_fsm_state299,ap_CS_fsm_state298}),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\add_ln124_5_reg_200_reg[7]_0 (grp_ByteXor_114_fu_741_dst_address0),
        .\ap_CS_fsm_reg[1]_0 (grp_ByteXor_114_fu_741_con192_ce0),
        .\ap_CS_fsm_reg[310] (grp_ByteXor_114_fu_741_n_35),
        .\ap_CS_fsm_reg[314] (grp_ByteXor_114_fu_741_n_33),
        .\ap_CS_fsm_reg[330] (grp_ByteXor_114_fu_741_n_34),
        .\ap_CS_fsm_reg[3]_0 (grp_ByteXor_114_fu_741_n_1),
        .ap_clk(ap_clk),
        .b_offset({q0_reg_i_31__0_n_0,con192_U_n_16,con192_U_n_17,con192_U_n_18}),
        .con192_address0({grp_ByteXor_114_fu_741_con192_address0[8:5],grp_ByteXor_114_fu_741_con192_address0[3:0]}),
        .grp_ByteXor_114_fu_741_ap_start_reg(grp_ByteXor_114_fu_741_ap_start_reg),
        .grp_ByteXor_114_fu_741_ap_start_reg0(grp_ByteXor_114_fu_741_ap_start_reg0),
        .grp_ByteXor_114_fu_741_ap_start_reg_reg(grp_ByteXor_114_fu_741_n_36),
        .\idx_fu_36_reg[4]_0 (idx_fu_36_reg_0),
        .q0(lk_1_q0),
        .q0_reg(ram_reg_i_69__0_n_0),
        .q0_reg_0(grp_ClefiaF1Xor_fu_702_n_0),
        .q0_reg_1(con192_U_n_11),
        .q0_reg_2(fout_2_U_n_34),
        .q0_reg_3(con192_U_n_9),
        .ram_reg(grp_ByteXor_112_1_fu_645_a_we0),
        .ram_reg_0(ram_reg_i_70_n_0),
        .ram_reg_1(grp_ByteXor_112_fu_453_n_29),
        .ram_reg_2(\reg_569_reg[4] ),
        .ram_reg_3(ram_reg_i_53__1_n_0),
        .ram_reg_4(grp_ByteXor_111_fu_848_dst_ce0),
        .\xor_ln124_reg_205_reg[7]_0 (grp_ByteXor_114_fu_741_dst_d0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ByteXor_114_fu_741_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state322),
        .I1(ap_CS_fsm_state318),
        .I2(ap_CS_fsm_state298),
        .I3(grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0),
        .I4(grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0),
        .O(grp_ByteXor_114_fu_741_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteXor_114_fu_741_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state306),
        .I1(ap_CS_fsm_state326),
        .I2(ap_CS_fsm_state314),
        .I3(ap_CS_fsm_state330),
        .O(grp_ByteXor_114_fu_741_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ByteXor_114_fu_741_ap_start_reg_i_4
       (.I0(\ap_CS_fsm_reg_n_0_[301] ),
        .I1(ap_CS_fsm_state310),
        .I2(ap_CS_fsm_state334),
        .I3(ap_CS_fsm_state338),
        .O(grp_ByteXor_114_fu_741_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ByteXor_114_fu_741_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_114_fu_741_n_36),
        .Q(grp_ByteXor_114_fu_741_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaDoubleSwap_1 grp_ClefiaDoubleSwap_1_fu_637
       (.D(D),
        .DIBDI(lk_U_n_0),
        .E(lk_ce0),
        .Q({Q[7:6],Q[1:0]}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[11]_0 (grp_ClefiaDoubleSwap_1_fu_637_n_15),
        .\ap_CS_fsm_reg[11]_1 ({ap_CS_fsm_state12_4,ap_CS_fsm_state10_3,ap_CS_fsm_state9_2,ap_CS_fsm_state6_1}),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm[0]_i_2__10_n_0 ),
        .\ap_CS_fsm_reg[17]_0 (grp_ByteXor_112_fu_453_n_51),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_117_fu_366_dst_we0),
        .\ap_CS_fsm_reg[324] (grp_ClefiaDoubleSwap_1_fu_637_n_80),
        .\ap_CS_fsm_reg[332] (grp_ClefiaDoubleSwap_1_fu_637_n_19),
        .\ap_CS_fsm_reg[332]_0 ({ap_NS_fsm[333:332],ap_NS_fsm[325:324],ap_NS_fsm[317:316],ap_NS_fsm[309:308],ap_NS_fsm[301:300],ap_NS_fsm[164:163],ap_NS_fsm[156:155],ap_NS_fsm[148:147],ap_NS_fsm[140:139],ap_NS_fsm[132:131],ap_NS_fsm[124:123]}),
        .\ap_CS_fsm_reg[3]_0 (grp_ClefiaDoubleSwap_1_fu_637_n_28),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaDoubleSwap_1_fu_637_n_25),
        .\ap_CS_fsm_reg[7]_0 (grp_ClefiaDoubleSwap_1_fu_637_n_20),
        .\ap_CS_fsm_reg[7]_1 (lk_ce1),
        .\ap_CS_fsm_reg[7]_2 (lk_1_ce1),
        .\ap_CS_fsm_reg[91] (\ap_CS_fsm_reg[91]_0 ),
        .\ap_CS_fsm_reg[93] (\ap_CS_fsm_reg[93]_0 ),
        .ap_clk(ap_clk),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[2] (\ap_return_preg_reg[2]_0 ),
        .\ap_return_preg_reg[3] (\ap_return_preg_reg[3]_0 ),
        .\ap_return_preg_reg[4] (\ap_return_preg_reg[4]_0 ),
        .con256_address0(grp_ByteXor_113_fu_597_con256_address0[3:0]),
        .d0({grp_ClefiaDoubleSwap_1_fu_637_n_72,grp_ClefiaDoubleSwap_1_fu_637_n_73,grp_ClefiaDoubleSwap_1_fu_637_n_74,grp_ClefiaDoubleSwap_1_fu_637_n_75,grp_ClefiaDoubleSwap_1_fu_637_n_76,grp_ClefiaDoubleSwap_1_fu_637_n_77,grp_ClefiaDoubleSwap_1_fu_637_n_78,grp_ClefiaDoubleSwap_1_fu_637_n_79}),
        .grp_ByteCpy_117_fu_366_ap_start_reg_reg_0(grp_ClefiaDoubleSwap_1_fu_637_n_26),
        .grp_ByteXor_112_fu_453_ap_ready(grp_ByteXor_112_fu_453_ap_ready),
        .grp_ByteXor_113_fu_597_a_offset1(grp_ByteXor_113_fu_597_a_offset1),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_done(grp_ClefiaDoubleSwap_1_fu_637_ap_done),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address0(grp_ClefiaDoubleSwap_1_fu_637_lk_address0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_ce0(grp_ClefiaDoubleSwap_1_fu_637_lk_ce0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_offset1(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q0(grp_ClefiaDoubleSwap_1_fu_637_lk_q0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1),
        .grp_ClefiaKeySet_fu_347_ap_start_reg(grp_ClefiaKeySet_fu_347_ap_start_reg),
        .icmp_ln401_reg_908(icmp_ln401_reg_908),
        .lk_address0(lk_address0),
        .lk_d0(grp_ClefiaDoubleSwap_1_fu_637_lk_d0),
        .p_0_in__3(p_0_in__3),
        .q0(lk_q0),
        .\q0_reg[7] (lk_U_n_26),
        .\q0_reg[7]_0 (q0_reg_i_13__3_n_0),
        .\q0_reg[7]_1 (grp_ByteCpy_114_fu_471_dst_we0),
        .\q0_reg[7]_2 (grp_ByteXor_113_fu_597_con256_ce0),
        .q1({lk_U_n_27,lk_U_n_28}),
        .\q1_reg[0] (fout_2_U_n_8),
        .\q1_reg[1] (fout_2_U_n_9),
        .\q1_reg[2] (fout_2_U_n_10),
        .\q1_reg[3] (fout_2_U_n_11),
        .\q1_reg[4] (fout_2_U_n_12),
        .\q1_reg[5] (fout_2_U_n_13),
        .\q1_reg[6] (fout_2_U_n_14),
        .\q1_reg[7] (grp_ByteCpy_114_fu_471_dst_address0),
        .\q1_reg[7]_0 (idx_fu_36_reg),
        .\q1_reg[7]_1 (fout_2_U_n_15),
        .ram_reg(lk_1_q0),
        .ram_reg_0(lk_U_n_17),
        .ram_reg_0_31_0_0_i_12__3({ap_CS_fsm_state341,ap_CS_fsm_state337,ap_CS_fsm_state333,ap_CS_fsm_state332,ap_CS_fsm_state329,ap_CS_fsm_state325,ap_CS_fsm_state324,ap_CS_fsm_state321,ap_CS_fsm_state317,ap_CS_fsm_state316,ap_CS_fsm_state313,ap_CS_fsm_state309,ap_CS_fsm_state308,ap_CS_fsm_state305,ap_CS_fsm_state301,ap_CS_fsm_state300,ap_CS_fsm_state172,ap_CS_fsm_state164,ap_CS_fsm_state163,ap_CS_fsm_state156,ap_CS_fsm_state155,ap_CS_fsm_state148,ap_CS_fsm_state147,ap_CS_fsm_state140,ap_CS_fsm_state139,ap_CS_fsm_state132,ap_CS_fsm_state131,ap_CS_fsm_state124,\ap_CS_fsm_reg_n_0_[122] ,ap_CS_fsm_state120,\ap_CS_fsm_reg_n_0_[0] }),
        .\reg_569_reg[2] (skey_U_n_12),
        .\reg_569_reg[2]_0 (\retval_0_reg_425_reg_n_0_[2] ),
        .\reg_569_reg[2]_1 (\icmp_ln398_reg_904_reg_n_0_[0] ),
        .\reg_569_reg[2]_2 (\icmp_ln395_reg_900_reg_n_0_[0] ),
        .\reg_569_reg[2]_3 (grp_ByteXor_112_fu_453_n_27),
        .\reg_569_reg[3] (\retval_0_reg_425_reg_n_0_[3] ),
        .\reg_569_reg[4] (\retval_0_reg_425_reg_n_0_[4] ),
        .\reg_569_reg[4]_0 (\reg_569_reg[4] ),
        .\retval_0_reg_425_reg[2] (grp_ClefiaDoubleSwap_1_fu_637_n_38),
        .\retval_0_reg_425_reg[3] (grp_ClefiaDoubleSwap_1_fu_637_n_39),
        .\retval_0_reg_425_reg[4] (grp_ClefiaDoubleSwap_1_fu_637_n_40),
        .shl_ln1_fu_916_p3(shl_ln1_fu_916_p3),
        .\tmp_9_reg_864_reg[0]_0 ({lk_1_U_n_1,lk_1_U_n_8}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_2
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state308),
        .I2(ap_CS_fsm_state300),
        .I3(ap_CS_fsm_state131),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state304),
        .I2(ap_CS_fsm_state159),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state324),
        .I1(ap_CS_fsm_state147),
        .I2(\ap_CS_fsm_reg_n_0_[122] ),
        .I3(ap_CS_fsm_state139),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5
       (.I0(\ap_CS_fsm_reg_n_0_[170] ),
        .I1(ap_CS_fsm_state340),
        .I2(ap_CS_fsm_state332),
        .I3(ap_CS_fsm_state163),
        .I4(ap_CS_fsm_state316),
        .I5(ap_CS_fsm_state155),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state143),
        .I1(ap_CS_fsm_state167),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state328),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7
       (.I0(\ap_CS_fsm_reg_n_0_[150] ),
        .I1(ap_CS_fsm_state336),
        .I2(ap_CS_fsm_state320),
        .I3(ap_CS_fsm_state312),
        .O(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_1_fu_637_n_26),
        .Q(grp_ClefiaDoubleSwap_1_fu_637_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaDoubleSwap grp_ClefiaDoubleSwap_fu_877
       (.D({ap_NS_fsm[464:463],ap_NS_fsm[456:455],ap_NS_fsm[448:447],ap_NS_fsm[440:439]}),
        .E(lk_2_ce1),
        .Q({ap_CS_fsm_state464,\ap_CS_fsm_reg_n_0_[462] ,ap_CS_fsm_state456,ap_CS_fsm_state455,ap_CS_fsm_state448,ap_CS_fsm_state447,ap_CS_fsm_state440,ap_CS_fsm_state439}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[11]_0 (ap_CS_fsm_state12_5),
        .\ap_CS_fsm_reg[2]_0 (grp_ByteCpy_fu_344_dst_we0),
        .ap_clk(ap_clk),
        .grp_ByteCpy_fu_344_ap_start_reg_reg_0(grp_ClefiaDoubleSwap_fu_877_n_10),
        .grp_ClefiaDoubleSwap_fu_877_ap_done(grp_ClefiaDoubleSwap_fu_877_ap_done),
        .grp_ClefiaDoubleSwap_fu_877_ap_start_reg(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .grp_ClefiaDoubleSwap_fu_877_ap_start_reg0(grp_ClefiaDoubleSwap_fu_877_ap_start_reg0),
        .grp_ClefiaDoubleSwap_fu_877_lk_address0(grp_ClefiaDoubleSwap_fu_877_lk_address0),
        .grp_ClefiaDoubleSwap_fu_877_lk_address1(grp_ClefiaDoubleSwap_fu_877_lk_address1),
        .grp_ClefiaDoubleSwap_fu_877_lk_ce0(grp_ClefiaDoubleSwap_fu_877_lk_ce0),
        .lk_d0(grp_ClefiaDoubleSwap_fu_877_lk_d0),
        .q0(lk_2_q0),
        .q1(lk_2_q1),
        .\q1_reg[7] (lk_2_U_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_2
       (.I0(grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state447),
        .I2(\ap_CS_fsm_reg_n_0_[462] ),
        .I3(ap_CS_fsm_state471),
        .I4(ap_CS_fsm_state455),
        .I5(ap_CS_fsm_state439),
        .O(grp_ClefiaDoubleSwap_fu_877_ap_start_reg0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3
       (.I0(\ap_CS_fsm_reg_n_0_[442] ),
        .I1(ap_CS_fsm_state467),
        .I2(ap_CS_fsm_state451),
        .I3(ap_CS_fsm_state459),
        .O(grp_ClefiaDoubleSwap_fu_877_ap_start_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaDoubleSwap_fu_877_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaDoubleSwap_fu_877_n_10),
        .Q(grp_ClefiaDoubleSwap_fu_877_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_125 grp_ClefiaF0Xor_125_fu_777
       (.ADDRBWRADDR(sel_16),
        .D({ap_NS_fsm[432:431],ap_NS_fsm[424:423],ap_NS_fsm[416:415],ap_NS_fsm[408:407],ap_NS_fsm[400:399],ap_NS_fsm[392:391],ap_NS_fsm[384:383],ap_NS_fsm[376:375],ap_NS_fsm[368:367],ap_NS_fsm[360:359],ap_NS_fsm[352:351],ap_NS_fsm[344:343]}),
        .Q({ap_CS_fsm_state432,ap_CS_fsm_state431,ap_CS_fsm_state424,\ap_CS_fsm_reg_n_0_[422] ,ap_CS_fsm_state416,ap_CS_fsm_state415,ap_CS_fsm_state408,ap_CS_fsm_state407,ap_CS_fsm_state400,ap_CS_fsm_state399,ap_CS_fsm_state392,ap_CS_fsm_state391,ap_CS_fsm_state384,ap_CS_fsm_state383,ap_CS_fsm_state376,ap_CS_fsm_state375,ap_CS_fsm_state368,ap_CS_fsm_state367,ap_CS_fsm_state360,ap_CS_fsm_state359,ap_CS_fsm_state352,ap_CS_fsm_state351,ap_CS_fsm_state344,ap_CS_fsm_state343}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF0Xor_125_fu_777_rk_ce0),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_125_fu_777_n_25),
        .\ap_CS_fsm_reg[5]_0 (ap_CS_fsm_state6_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .clefia_s0_ce0(clefia_s0_ce0_18),
        .clefia_s1_ce0(clefia_s1_ce0_17),
        .\dst3_01_fu_42_reg[7] (\grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2 ),
        .grp_ByteXor_143_fu_146_ap_start_reg_reg_0(grp_ClefiaF0Xor_125_fu_777_n_28),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .grp_ClefiaF0Xor_125_fu_777_ap_start_reg0(grp_ClefiaF0Xor_125_fu_777_ap_start_reg0),
        .grp_ClefiaF0Xor_125_fu_777_dst_address0(grp_ClefiaF0Xor_125_fu_777_dst_address0),
        .grp_ClefiaF0Xor_125_fu_777_rk_address0(grp_ClefiaF0Xor_125_fu_777_rk_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_address0(grp_ClefiaF0Xor_125_fu_777_src_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_ce0(grp_ClefiaF0Xor_125_fu_777_src_ce0),
        .\q0[7]_i_2__4 (fin_U_n_1),
        .q0_reg(\clefia_s0_U/q0_reg ),
        .q0_reg_0(q1),
        .q0_reg_1(grp_ClefiaF1Xor_2_fu_802_n_89),
        .ram_reg_0_15_0_0_i_6__0(grp_ByteCpy_121_fu_482_dst_address0[3]),
        .\tmp_reg_224_reg[7] (\grp_ByteXor_143_fu_146/tmp_reg_224 ),
        .\zext_ln117_reg_93_reg[3] (grp_ClefiaF0Xor_125_fu_777_n_27));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state431),
        .I1(ap_CS_fsm_state391),
        .I2(ap_CS_fsm_state383),
        .I3(ap_CS_fsm_state359),
        .I4(grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0),
        .I5(grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF0Xor_125_fu_777_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state407),
        .I1(ap_CS_fsm_state351),
        .I2(ap_CS_fsm_state415),
        .I3(ap_CS_fsm_state343),
        .O(grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state375),
        .I1(ap_CS_fsm_state367),
        .I2(\ap_CS_fsm_reg_n_0_[422] ),
        .I3(ap_CS_fsm_state399),
        .O(grp_ClefiaF0Xor_125_fu_777_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_125_fu_777_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_125_fu_777_n_28),
        .Q(grp_ClefiaF0Xor_125_fu_777_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_1 grp_ClefiaF0Xor_1_fu_663
       (.ADDRBWRADDR(sel_19),
        .D(\clefia_s0_U/q0_reg_8 ),
        .DOADO({clefia_s0_q0[7:6],clefia_s0_q0[3]}),
        .DOBDO(clefia_s1_q0),
        .E(fin_2_ce0),
        .Q(ap_CS_fsm_state6_7),
        .SR(ap_rst_n_inv),
        .\add_ln124_30_reg_219_reg[3] (grp_ClefiaF0Xor_1_fu_663_n_12),
        .\add_ln124_30_reg_219_reg[4] (grp_ClefiaF0Xor_1_fu_663_n_14),
        .\add_ln162_reg_397_reg[4]_0 (fout_2_U_n_33),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF0Xor_1_fu_663_rk_ce0),
        .\ap_CS_fsm_reg[292] ({ap_NS_fsm[293:292],ap_NS_fsm[289:288],ap_NS_fsm[281:280],ap_NS_fsm[277:276],ap_NS_fsm[269:268],ap_NS_fsm[265:264],ap_NS_fsm[257:256],ap_NS_fsm[253:252],ap_NS_fsm[245:244],ap_NS_fsm[241:240],ap_NS_fsm[233:232],ap_NS_fsm[229:228],ap_NS_fsm[221:220],ap_NS_fsm[217:216],ap_NS_fsm[209:208],ap_NS_fsm[205:204],ap_NS_fsm[197:196],ap_NS_fsm[193:192],ap_NS_fsm[185:184]}),
        .\ap_CS_fsm_reg[292]_0 ({ap_CS_fsm_state293,ap_CS_fsm_state292,ap_CS_fsm_state289,\ap_CS_fsm_reg_n_0_[287] ,ap_CS_fsm_state281,ap_CS_fsm_state280,ap_CS_fsm_state277,ap_CS_fsm_state276,ap_CS_fsm_state269,ap_CS_fsm_state268,ap_CS_fsm_state265,ap_CS_fsm_state264,ap_CS_fsm_state257,ap_CS_fsm_state256,ap_CS_fsm_state253,ap_CS_fsm_state252,ap_CS_fsm_state245,ap_CS_fsm_state244,ap_CS_fsm_state241,ap_CS_fsm_state240,ap_CS_fsm_state233,ap_CS_fsm_state232,ap_CS_fsm_state229,ap_CS_fsm_state228,ap_CS_fsm_state221,ap_CS_fsm_state220,ap_CS_fsm_state217,ap_CS_fsm_state216,ap_CS_fsm_state209,ap_CS_fsm_state208,ap_CS_fsm_state205,ap_CS_fsm_state204,ap_CS_fsm_state197,ap_CS_fsm_state196,ap_CS_fsm_state193,ap_CS_fsm_state192,ap_CS_fsm_state185,ap_CS_fsm_state184,ap_CS_fsm_state179}),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_1_fu_663_n_54),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0),
        .clefia_s0_ce0_0(clefia_s0_ce0_20),
        .\dst3_01_fu_42_reg[7] (\grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2 ),
        .grp_ByteXor_fu_165_ap_start_reg_reg_0(grp_ClefiaF0Xor_1_fu_663_n_57),
        .grp_ClefiaF0Xor_1_fu_663_ap_done(grp_ClefiaF0Xor_1_fu_663_ap_done),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .grp_ClefiaF0Xor_1_fu_663_ap_start_reg0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg0),
        .grp_ClefiaF0Xor_1_fu_663_dst_address0(grp_ClefiaF0Xor_1_fu_663_dst_address0),
        .grp_ClefiaF0Xor_1_fu_663_rk_address0(grp_ClefiaF0Xor_1_fu_663_rk_address0),
        .grp_ClefiaF0Xor_1_fu_663_src_address0(grp_ClefiaF0Xor_1_fu_663_src_address0),
        .grp_ClefiaF1Xor_fu_702_src_ce0(grp_ClefiaF1Xor_fu_702_src_ce0),
        .p_0_in__0(p_0_in__0),
        .\q0_reg[7] (fout_2_U_n_32),
        .\q0_reg[7]_0 (grp_ByteCpy_115_fu_445_dst_we0),
        .\q0_reg[7]_1 (fin_2_U_n_0),
        .\q0_reg[7]_2 (grp_ByteCpy_118_fu_582_dst_ce0),
        .\q0_reg[7]_3 (fout_2_U_n_34),
        .ram_reg_0_31_0_0_i_6__1(grp_ByteCpy_118_fu_582_n_82),
        .ram_reg_0_31_0_0_i_7__1(grp_ByteCpy_118_fu_582_n_83),
        .\tmp_reg_224_reg[7] (\grp_ByteXor_fu_165/tmp_reg_224 ),
        .\x_3_reg_334_reg[7]_0 ({grp_ClefiaF0Xor_1_fu_663_n_78,grp_ClefiaF0Xor_1_fu_663_n_79,grp_ClefiaF0Xor_1_fu_663_n_80,grp_ClefiaF0Xor_1_fu_663_n_81,grp_ClefiaF0Xor_1_fu_663_n_82,grp_ClefiaF0Xor_1_fu_663_n_83,grp_ClefiaF0Xor_1_fu_663_n_84,grp_ClefiaF0Xor_1_fu_663_n_85}),
        .\y_0_reg_377_reg[4]_0 (grp_ClefiaF1Xor_1_fu_543_n_12),
        .\y_0_reg_377_reg[5]_0 (grp_ClefiaF1Xor_1_fu_543_n_3),
        .\y_1_reg_382_reg[2]_0 (grp_ClefiaF1Xor_1_fu_543_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_2
       (.I0(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state268),
        .I2(ap_CS_fsm_state192),
        .I3(ap_CS_fsm_state204),
        .I4(ap_CS_fsm_state180),
        .I5(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state232),
        .I1(ap_CS_fsm_state196),
        .I2(\ap_CS_fsm_reg_n_0_[287] ),
        .I3(ap_CS_fsm_state276),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state240),
        .I1(ap_CS_fsm_state264),
        .I2(ap_CS_fsm_state228),
        .I3(ap_CS_fsm_state244),
        .I4(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state256),
        .I1(ap_CS_fsm_state292),
        .I2(ap_CS_fsm_state252),
        .I3(ap_CS_fsm_state216),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state220),
        .I1(ap_CS_fsm_state208),
        .I2(ap_CS_fsm_state280),
        .I3(ap_CS_fsm_state184),
        .O(grp_ClefiaF0Xor_1_fu_663_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_1_fu_663_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_1_fu_663_n_57),
        .Q(grp_ClefiaF0Xor_1_fu_663_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF0Xor_2 grp_ClefiaF0Xor_2_fu_504
       (.ADDRBWRADDR(sel_13),
        .D({ap_NS_fsm[116:115],ap_NS_fsm[112:111],ap_NS_fsm[104:103],ap_NS_fsm[100:99],ap_NS_fsm[92:91],ap_NS_fsm[88:87],ap_NS_fsm[80:79],ap_NS_fsm[76:75],ap_NS_fsm[68:67],ap_NS_fsm[64:63],ap_NS_fsm[56:55],ap_NS_fsm[52:51],ap_NS_fsm[44:43],ap_NS_fsm[40:39],ap_NS_fsm[32:31],ap_NS_fsm[28:27],ap_NS_fsm[20:19],ap_NS_fsm[16:15],ap_NS_fsm[8:7],ap_NS_fsm[4:3]}),
        .Q({ap_CS_fsm_state116,ap_CS_fsm_state115,ap_CS_fsm_state112,ap_CS_fsm_state111,ap_CS_fsm_state104,ap_CS_fsm_state103,ap_CS_fsm_state100,ap_CS_fsm_state99,ap_CS_fsm_state92,ap_CS_fsm_state91,ap_CS_fsm_state88,ap_CS_fsm_state87,ap_CS_fsm_state80,ap_CS_fsm_state79,ap_CS_fsm_state76,ap_CS_fsm_state75,ap_CS_fsm_state68,ap_CS_fsm_state67,ap_CS_fsm_state64,ap_CS_fsm_state63,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state32,ap_CS_fsm_state31,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_0_[2] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_ClefiaF0Xor_2_fu_504_rk_ce0),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF0Xor_2_fu_504_n_40),
        .\ap_CS_fsm_reg[5]_0 (ap_CS_fsm_state6_12),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0_15),
        .clefia_s1_ce0(clefia_s1_ce0_14),
        .\dst3_01_fu_42_reg[7] (\grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2 ),
        .grp_ByteXor_fu_165_ap_start_reg_reg_0(grp_ClefiaF0Xor_2_fu_504_n_49),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .grp_ClefiaF0Xor_2_fu_504_ap_start_reg0(grp_ClefiaF0Xor_2_fu_504_ap_start_reg0),
        .grp_ClefiaF0Xor_2_fu_504_dst_offset1(grp_ClefiaF0Xor_2_fu_504_dst_offset1),
        .grp_ClefiaF0Xor_2_fu_504_rk_address0(grp_ClefiaF0Xor_2_fu_504_rk_address0),
        .grp_ClefiaF0Xor_2_fu_504_src_address0({grp_ClefiaF0Xor_2_fu_504_src_address0[4],grp_ClefiaF0Xor_2_fu_504_src_address0[2:0]}),
        .grp_ClefiaF0Xor_2_fu_504_src_ce0(grp_ClefiaF0Xor_2_fu_504_src_ce0),
        .\idx_fu_26_reg[0] (grp_ClefiaF0Xor_2_fu_504_n_42),
        .\idx_fu_26_reg[1] (grp_ClefiaF0Xor_2_fu_504_n_43),
        .\idx_fu_26_reg[2] (grp_ClefiaF0Xor_2_fu_504_n_44),
        .\idx_fu_26_reg[3] (grp_ClefiaF0Xor_2_fu_504_n_45),
        .\idx_fu_26_reg[4] (grp_ClefiaF0Xor_2_fu_504_n_46),
        .\q0[7]_i_3__2 (fout_3_U_n_1),
        .q0_reg(\clefia_s0_U/q0_reg_11 ),
        .q0_reg_0(q1_10),
        .q0_reg_1(grp_ClefiaF1Xor_1_fu_543_n_0),
        .ram_reg_0_31_0_0_i_15__2(grp_ByteCpy_114_fu_471_src_address0),
        .ram_reg_0_31_0_0_i_6__0(grp_ByteCpy_115_fu_445_dst_address0[3]),
        .\tmp_reg_224_reg[7] (\grp_ByteXor_fu_165/tmp_reg_224_9 ),
        .\zext_ln117_reg_93_reg[3] (grp_ClefiaF0Xor_2_fu_504_n_47));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_2
       (.I0(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state43),
        .I4(ap_CS_fsm_state15),
        .I5(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3
       (.I0(\ap_CS_fsm_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state115),
        .I2(ap_CS_fsm_state111),
        .I3(ap_CS_fsm_state67),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state31),
        .I1(ap_CS_fsm_state39),
        .I2(ap_CS_fsm_state75),
        .I3(ap_CS_fsm_state79),
        .I4(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state19),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state55),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state103),
        .I1(ap_CS_fsm_state51),
        .I2(ap_CS_fsm_state99),
        .I3(ap_CS_fsm_state7),
        .O(grp_ClefiaF0Xor_2_fu_504_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF0Xor_2_fu_504_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF0Xor_2_fu_504_n_49),
        .Q(grp_ClefiaF0Xor_2_fu_504_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF1Xor_1 grp_ClefiaF1Xor_1_fu_543
       (.ADDRARDADDR({grp_ClefiaF1Xor_1_fu_543_n_75,grp_ClefiaF1Xor_1_fu_543_n_76,grp_ClefiaF1Xor_1_fu_543_n_77,grp_ClefiaF1Xor_1_fu_543_n_78,grp_ClefiaF1Xor_1_fu_543_n_79,grp_ClefiaF1Xor_1_fu_543_n_80,grp_ClefiaF1Xor_1_fu_543_n_81}),
        .ADDRBWRADDR(sel_13),
        .D({ap_NS_fsm[118:117],ap_NS_fsm[114:113],ap_NS_fsm[106:105],ap_NS_fsm[102:101],ap_NS_fsm[94:93],ap_NS_fsm[90:89],ap_NS_fsm[82:81],ap_NS_fsm[78:77],ap_NS_fsm[70:69],ap_NS_fsm[66:65],ap_NS_fsm[58:57],ap_NS_fsm[54:53],ap_NS_fsm[46:45],ap_NS_fsm[42:41],ap_NS_fsm[34:33],ap_NS_fsm[30:29],ap_NS_fsm[22:21],ap_NS_fsm[18:17],ap_NS_fsm[10:9],ap_NS_fsm[6:5]}),
        .DOADO({clefia_s0_q0[7:6],clefia_s0_q0[3]}),
        .DOBDO(clefia_s1_q0),
        .E(fin_3_ce0),
        .Q({ap_CS_fsm_state118,\ap_CS_fsm_reg_n_0_[116] ,ap_CS_fsm_state116,ap_CS_fsm_state114,ap_CS_fsm_state113,ap_CS_fsm_state106,ap_CS_fsm_state105,ap_CS_fsm_state102,ap_CS_fsm_state101,ap_CS_fsm_state94,ap_CS_fsm_state93,ap_CS_fsm_state90,ap_CS_fsm_state89,ap_CS_fsm_state82,ap_CS_fsm_state81,ap_CS_fsm_state78,ap_CS_fsm_state77,ap_CS_fsm_state70,ap_CS_fsm_state69,ap_CS_fsm_state66,ap_CS_fsm_state65,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state2}),
        .SR(ap_rst_n_inv),
        .\add_ln124_30_reg_219_reg[2] (grp_ClefiaF1Xor_1_fu_543_n_33),
        .\add_ln124_30_reg_219_reg[4] (grp_ClefiaF1Xor_1_fu_543_n_34),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF1Xor_1_fu_543_n_15),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaF1Xor_1_fu_543_n_84),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0_15),
        .clefia_s0_ce0_0(clefia_s0_ce0),
        .clefia_s1_ce0(clefia_s1_ce0_14),
        .con256_address0({grp_ByteXor_113_fu_597_con256_address0[7:5],grp_ByteXor_113_fu_597_con256_address0[3:0]}),
        .con256_ce0(con256_ce0),
        .d0({grp_ClefiaF1Xor_1_fu_543_n_22,grp_ClefiaF1Xor_1_fu_543_n_23,grp_ClefiaF1Xor_1_fu_543_n_24,grp_ClefiaF1Xor_1_fu_543_n_25,grp_ClefiaF1Xor_1_fu_543_n_26,grp_ClefiaF1Xor_1_fu_543_n_27,grp_ClefiaF1Xor_1_fu_543_n_28,grp_ClefiaF1Xor_1_fu_543_n_29}),
        .dst2_02_fu_46_reg(grp_ClefiaF1Xor_1_fu_543_n_3),
        .dst2_02_fu_46_reg_0(grp_ClefiaF1Xor_1_fu_543_n_12),
        .dst2_02_fu_46_reg_1({grp_ClefiaF0Xor_1_fu_663_n_78,grp_ClefiaF0Xor_1_fu_663_n_79,grp_ClefiaF0Xor_1_fu_663_n_80,grp_ClefiaF0Xor_1_fu_663_n_81,grp_ClefiaF0Xor_1_fu_663_n_82,grp_ClefiaF0Xor_1_fu_663_n_83,grp_ClefiaF0Xor_1_fu_663_n_84,grp_ClefiaF0Xor_1_fu_663_n_85}),
        .\dst3_01_fu_42_reg[7] (\grp_ByteXor_110_fu_94/xor_ln124_fu_184_p2 ),
        .fin_3_address0(fin_3_address0),
        .fout_3_address0(fout_3_address0[2:0]),
        .grp_ByteCpy_118_fu_582_src_offset(grp_ByteCpy_118_fu_582_src_offset),
        .grp_ClefiaF0Xor_2_fu_504_rk_address0(grp_ClefiaF0Xor_2_fu_504_rk_address0),
        .grp_ClefiaF0Xor_2_fu_504_src_address0({grp_ClefiaF0Xor_2_fu_504_src_address0[4],grp_ClefiaF0Xor_2_fu_504_src_address0[2:0]}),
        .grp_ClefiaF0Xor_2_fu_504_src_ce0(grp_ClefiaF0Xor_2_fu_504_src_ce0),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .grp_ClefiaF1Xor_1_fu_543_ap_start_reg0(grp_ClefiaF1Xor_1_fu_543_ap_start_reg0),
        .grp_ClefiaF1Xor_1_fu_543_dst_offset1(grp_ClefiaF1Xor_1_fu_543_dst_offset1),
        .\idx_fu_38_reg[2] (grp_ClefiaF1Xor_1_fu_543_n_86),
        .p_0_in(p_0_in),
        .p_0_in__1(p_0_in__1),
        .q0_reg(grp_ClefiaF1Xor_1_fu_543_n_13),
        .\q0_reg[7] (fin_3_U_n_0),
        .\q0_reg[7]_0 ({grp_ByteCpy_118_fu_582_dst_ce0,grp_ByteCpy_118_fu_582_src_ce0}),
        .\q0_reg[7]_1 (grp_ByteCpy_115_fu_445_dst_we0),
        .\q0_reg[7]_10 (grp_ClefiaF0Xor_2_fu_504_n_44),
        .\q0_reg[7]_11 (grp_ClefiaF0Xor_2_fu_504_n_47),
        .\q0_reg[7]_2 (grp_ClefiaF0Xor_2_fu_504_n_40),
        .\q0_reg[7]_3 (grp_ByteCpy_118_fu_582_dst_address0),
        .\q0_reg[7]_4 (\grp_ByteXor_fu_165/tmp_reg_224_9 ),
        .\q0_reg[7]_5 (ap_CS_fsm_state6_12),
        .\q0_reg[7]_6 (fin_3_q0),
        .\q0_reg[7]_7 (grp_ClefiaF0Xor_2_fu_504_n_42),
        .\q0_reg[7]_8 ({idx_fu_32_reg,grp_ByteCpy_118_fu_582_src_address0}),
        .\q0_reg[7]_9 (grp_ClefiaF0Xor_2_fu_504_n_43),
        .q0_reg_0(con256_U_n_19),
        .q0_reg_1(con256_U_n_11),
        .q0_reg_10(con256_U_n_14),
        .q0_reg_11(con256_U_n_12),
        .q0_reg_12(grp_ClefiaF0Xor_2_fu_504_rk_ce0),
        .q0_reg_13(grp_ByteXor_113_fu_597_con256_ce0),
        .q0_reg_2(con256_U_n_18),
        .q0_reg_3(con256_U_n_21),
        .q0_reg_4(con256_U_n_20),
        .q0_reg_5(fout_3_U_n_0),
        .q0_reg_6(fout_3_U_n_1),
        .q0_reg_7(q0_reg_i_13__3_n_0),
        .q0_reg_8(con256_U_n_9),
        .q0_reg_9(con256_U_n_13),
        .ram_reg_0_31_0_0_i_6(grp_ClefiaF0Xor_2_fu_504_n_45),
        .ram_reg_0_31_0_0_i_7({grp_ByteCpy_115_fu_445_dst_address0[4],grp_ByteCpy_115_fu_445_dst_address0[2:0]}),
        .ram_reg_0_31_0_0_i_7__0(grp_ClefiaF0Xor_2_fu_504_n_46),
        .\trunc_ln124_reg_273_reg[1] (grp_ClefiaF1Xor_1_fu_543_n_0),
        .\z_19_reg_403_reg[7]_0 (\clefia_s0_U/q0_reg_11 ),
        .\z_reg_380_reg[7]_0 (q1_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_2
       (.I0(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state45),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state57),
        .I5(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state69),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state105),
        .I3(ap_CS_fsm_state77),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state53),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state29),
        .I4(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5
       (.I0(\ap_CS_fsm_reg_n_0_[116] ),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state81),
        .I3(ap_CS_fsm_state33),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state21),
        .I2(ap_CS_fsm_state65),
        .I3(ap_CS_fsm_state41),
        .O(grp_ClefiaF1Xor_1_fu_543_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_1_fu_543_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_1_fu_543_n_84),
        .Q(grp_ClefiaF1Xor_1_fu_543_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF1Xor_2 grp_ClefiaF1Xor_2_fu_802
       (.ADDRARDADDR({grp_ClefiaF1Xor_2_fu_802_n_134,grp_ClefiaF1Xor_2_fu_802_n_135,grp_ClefiaF1Xor_2_fu_802_n_136,grp_ClefiaF1Xor_2_fu_802_n_137,grp_ClefiaF1Xor_2_fu_802_n_138,grp_ClefiaF1Xor_2_fu_802_n_139,grp_ClefiaF1Xor_2_fu_802_n_140}),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({ap_NS_fsm[434:433],ap_NS_fsm[426:425],ap_NS_fsm[418:417],ap_NS_fsm[410:409],ap_NS_fsm[402:401],ap_NS_fsm[394:393],ap_NS_fsm[386:385],ap_NS_fsm[378:377],ap_NS_fsm[370:369],ap_NS_fsm[362:361],ap_NS_fsm[354:353],ap_NS_fsm[346:345]}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(fin_ce0),
        .Q({Q[11:10],Q[5:4]}),
        .SR(ap_rst_n_inv),
        .\add_ln124_2_reg_219_reg[0] (grp_ClefiaF1Xor_2_fu_802_n_106),
        .\add_ln124_2_reg_219_reg[1] (grp_ClefiaF1Xor_2_fu_802_n_107),
        .\add_ln124_2_reg_219_reg[2] (grp_ClefiaF1Xor_2_fu_802_n_108),
        .\add_ln124_2_reg_219_reg[2]_0 (grp_ClefiaF1Xor_2_fu_802_n_109),
        .\ap_CS_fsm_reg[109] (\ap_CS_fsm_reg[109]_0 ),
        .\ap_CS_fsm_reg[2]_0 (grp_ClefiaF1Xor_2_fu_802_n_92),
        .\ap_CS_fsm_reg[433] ({ap_CS_fsm_state434,\ap_CS_fsm_reg_n_0_[432] ,ap_CS_fsm_state426,ap_CS_fsm_state425,ap_CS_fsm_state418,ap_CS_fsm_state417,ap_CS_fsm_state410,ap_CS_fsm_state409,ap_CS_fsm_state402,ap_CS_fsm_state401,ap_CS_fsm_state394,ap_CS_fsm_state393,ap_CS_fsm_state386,ap_CS_fsm_state385,ap_CS_fsm_state378,ap_CS_fsm_state377,ap_CS_fsm_state370,ap_CS_fsm_state369,ap_CS_fsm_state362,ap_CS_fsm_state361,ap_CS_fsm_state354,ap_CS_fsm_state353,ap_CS_fsm_state346,ap_CS_fsm_state345,ap_CS_fsm_state342}),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0_18),
        .clefia_s1_ce0(clefia_s1_ce0),
        .clefia_s1_ce0_0(clefia_s1_ce0_17),
        .con128_address0(grp_ByteXor_111_fu_848_con128_address0[6:0]),
        .con128_ce0(con128_ce0),
        .dst2_02_fu_46_reg(dst2_02_fu_46_reg),
        .dst2_02_fu_46_reg_0(dst2_02_fu_46_reg_0),
        .dst2_02_fu_46_reg_1(dst2_02_fu_46_reg_1),
        .dst2_02_fu_46_reg_2(dst2_02_fu_46_reg_2),
        .dst2_02_fu_46_reg_3(dst2_02_fu_46_reg_3),
        .\dst3_01_fu_42_reg[7] (\grp_ByteXor_11152_fu_78/xor_ln124_fu_184_p2 ),
        .fin_address0(fin_address0),
        .grp_ByteXor_143_fu_176_ap_start_reg_reg_0(grp_ClefiaF1Xor_2_fu_802_n_142),
        .grp_ClefiaF0Xor_125_fu_777_dst_address0(grp_ClefiaF0Xor_125_fu_777_dst_address0),
        .grp_ClefiaF0Xor_125_fu_777_rk_address0(grp_ClefiaF0Xor_125_fu_777_rk_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_address0(grp_ClefiaF0Xor_125_fu_777_src_address0),
        .grp_ClefiaF0Xor_125_fu_777_src_ce0(grp_ClefiaF0Xor_125_fu_777_src_ce0),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .grp_ClefiaF1Xor_2_fu_802_ap_start_reg0(grp_ClefiaF1Xor_2_fu_802_ap_start_reg0),
        .p_0_in__5(p_0_in__5),
        .q0_reg(con128_U_n_8),
        .\q0_reg[7] (fin_U_n_0),
        .\q0_reg[7]_0 (grp_ByteCpy_119_fu_827_dst_ce0),
        .\q0_reg[7]_1 (grp_ByteCpy_121_fu_482_dst_we0),
        .\q0_reg[7]_2 (grp_ClefiaF0Xor_125_fu_777_n_25),
        .\q0_reg[7]_3 (grp_ByteCpy_119_fu_827_dst_address0),
        .\q0_reg[7]_4 (\grp_ByteXor_143_fu_146/tmp_reg_224 ),
        .\q0_reg[7]_5 (ap_CS_fsm_state6_6),
        .\q0_reg[7]_6 (fin_q0),
        .\q0_reg[7]_7 (grp_ClefiaF0Xor_125_fu_777_n_27),
        .q0_reg_0(con128_U_n_9),
        .q0_reg_1(con128_U_n_11),
        .q0_reg_10(con128_U_n_13),
        .q0_reg_11(grp_ClefiaF0Xor_125_fu_777_rk_ce0),
        .q0_reg_12(grp_ByteXor_111_fu_848_con128_ce0),
        .q0_reg_2(fout_U_n_0),
        .q0_reg_3(fin_U_n_1),
        .q0_reg_4(con128_U_n_12),
        .q0_reg_5(con128_U_n_14),
        .q0_reg_6(ram_reg_i_53__1_n_0),
        .q0_reg_7(con128_U_n_16),
        .q0_reg_8(con128_U_n_10),
        .q0_reg_9(con128_U_n_15),
        .ram_reg_0_15_0_0_i_5(grp_ByteCpy_121_fu_482_dst_address0[2:0]),
        .\reg_581_reg[1] (\reg_581_reg[1] ),
        .\reg_581_reg[2] (\reg_581_reg[2] ),
        .\reg_581_reg[2]_0 (\reg_581_reg[2]_0 ),
        .\reg_581_reg[7] (\reg_581_reg[7] ),
        .\reg_581_reg[7]_0 (\reg_581_reg[7]_0 ),
        .\reg_581_reg[7]_1 (\reg_581_reg[7]_1 ),
        .\reg_588_reg[5] (\reg_588_reg[5] ),
        .\reg_588_reg[6] (\reg_588_reg[6] ),
        .\reg_588_reg[7] (\reg_588_reg[7] ),
        .\reg_595_reg[2] (\reg_595_reg[2] ),
        .\reg_595_reg[6] (\reg_595_reg[6] ),
        .\reg_595_reg[6]_0 (\reg_595_reg[6]_0 ),
        .\reg_600_reg[0] (\reg_600_reg[0] ),
        .\reg_600_reg[5] (\reg_600_reg[5] ),
        .\reg_600_reg[7] (\reg_600_reg[7] ),
        .\tmp_reg_224_reg[7] ({grp_ClefiaF1Xor_2_fu_802_n_98,grp_ClefiaF1Xor_2_fu_802_n_99,grp_ClefiaF1Xor_2_fu_802_n_100,grp_ClefiaF1Xor_2_fu_802_n_101,grp_ClefiaF1Xor_2_fu_802_n_102,grp_ClefiaF1Xor_2_fu_802_n_103,grp_ClefiaF1Xor_2_fu_802_n_104,grp_ClefiaF1Xor_2_fu_802_n_105}),
        .\trunc_ln124_reg_273_reg[1] (grp_ClefiaF1Xor_2_fu_802_n_89),
        .\x_1_reg_322_reg[7]_0 (sel_16),
        .\y_0_3_reg_1475_reg[0] (\y_0_3_reg_1475_reg[0] ),
        .\y_0_3_reg_1475_reg[2] (\y_0_3_reg_1475_reg[2] ),
        .\y_0_3_reg_1475_reg[2]_0 (\y_0_3_reg_1475_reg[2]_0 ),
        .\y_0_3_reg_1475_reg[5] (\y_0_3_reg_1475_reg[5] ),
        .\y_1_1_reg_1324_reg[0] (\y_1_1_reg_1324_reg[0] ),
        .\y_1_2_reg_1430_reg[5] (\y_1_2_reg_1430_reg[5] ),
        .\y_1_3_reg_1480[3]_i_2 (\y_1_3_reg_1480[3]_i_2 ),
        .\y_1_3_reg_1480_reg[4] (\y_1_3_reg_1480_reg[4] ),
        .\y_1_3_reg_1480_reg[4]_0 (\y_1_3_reg_1480_reg[4]_0 ),
        .\y_2_2_reg_1435_reg[5] (\y_2_2_reg_1435_reg[5] ),
        .\y_2_2_reg_1435_reg[7] (\y_2_2_reg_1435_reg[7] ),
        .\y_2_2_reg_1435_reg[7]_0 (\y_2_2_reg_1435_reg[7]_0 ),
        .\y_2_3_reg_1485_reg[3] (\y_2_3_reg_1485_reg[3] ),
        .\y_2_3_reg_1485_reg[4] (\y_2_3_reg_1485_reg[4] ),
        .\y_3_1_reg_1334[5]_i_2 (\y_3_1_reg_1334[5]_i_2 ),
        .\y_3_1_reg_1334_reg[1] (\y_3_1_reg_1334_reg[1] ),
        .\y_3_1_reg_1334_reg[1]_0 (\y_3_1_reg_1334_reg[1]_0 ),
        .\y_3_1_reg_1334_reg[3] (\y_3_1_reg_1334_reg[3] ),
        .\y_3_1_reg_1334_reg[3]_0 (\y_3_1_reg_1334_reg[3]_0 ),
        .\y_3_1_reg_1334_reg[3]_1 (\y_3_1_reg_1334_reg[3]_1 ),
        .\y_3_1_reg_1334_reg[7] (\y_3_1_reg_1334_reg[7] ),
        .\y_3_2_reg_1440_reg[0] (\y_3_2_reg_1440_reg[0] ),
        .\y_3_2_reg_1440_reg[0]_0 (\y_3_2_reg_1440_reg[0]_0 ),
        .\y_3_2_reg_1440_reg[0]_1 (\y_3_2_reg_1440_reg[0]_1 ),
        .\y_3_2_reg_1440_reg[2] (\y_3_2_reg_1440_reg[2] ),
        .\y_3_2_reg_1440_reg[2]_0 (\y_3_2_reg_1440_reg[2]_0 ),
        .\y_3_2_reg_1440_reg[3] (\y_3_2_reg_1440_reg[3] ),
        .\y_3_2_reg_1440_reg[4] (\y_3_2_reg_1440_reg[4] ),
        .\y_3_2_reg_1440_reg[6] (\y_3_2_reg_1440_reg[6] ),
        .\y_3_2_reg_1440_reg[6]_0 (\y_3_2_reg_1440_reg[6]_0 ),
        .\y_3_2_reg_1440_reg[6]_1 (\y_3_2_reg_1440_reg[6]_1 ),
        .\y_3_3_reg_1490_reg[0] (\y_3_3_reg_1490_reg[0] ),
        .\y_3_3_reg_1490_reg[2] (\y_3_3_reg_1490_reg[2] ),
        .\y_3_3_reg_1490_reg[4] (\y_3_3_reg_1490_reg[4] ),
        .\y_3_3_reg_1490_reg[4]_0 (\y_3_3_reg_1490_reg[4]_0 ),
        .\y_3_3_reg_1490_reg[5] (\y_3_3_reg_1490_reg[5] ),
        .\y_3_3_reg_1490_reg[6] (\y_3_3_reg_1490_reg[6] ),
        .\y_3_3_reg_1490_reg[7] (\y_3_3_reg_1490_reg[7] ),
        .\y_3_3_reg_1490_reg[7]_0 (\y_3_3_reg_1490_reg[7]_0 ),
        .\z_16_reg_365_reg[7]_0 (\clefia_s0_U/q0_reg ),
        .\z_reg_342_reg[7]_0 (q1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_2
       (.I0(ap_CS_fsm_state361),
        .I1(ap_CS_fsm_state417),
        .I2(ap_CS_fsm_state345),
        .I3(ap_CS_fsm_state353),
        .I4(grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0),
        .I5(grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF1Xor_2_fu_802_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state385),
        .I1(ap_CS_fsm_state377),
        .I2(ap_CS_fsm_state425),
        .I3(ap_CS_fsm_state369),
        .O(grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state401),
        .I1(ap_CS_fsm_state393),
        .I2(\ap_CS_fsm_reg_n_0_[432] ),
        .I3(ap_CS_fsm_state409),
        .O(grp_ClefiaF1Xor_2_fu_802_ap_start_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_2_fu_802_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_2_fu_802_n_142),
        .Q(grp_ClefiaF1Xor_2_fu_802_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_ClefiaF1Xor grp_ClefiaF1Xor_fu_702
       (.ADDRARDADDR({sel[7:5],sel[3:0]}),
        .ADDRBWRADDR(sel_19),
        .D({ap_NS_fsm[295:294],ap_NS_fsm[291:290],ap_NS_fsm[283:282],ap_NS_fsm[279:278],ap_NS_fsm[271:270],ap_NS_fsm[267:266],ap_NS_fsm[259:258],ap_NS_fsm[255:254],ap_NS_fsm[247:246],ap_NS_fsm[243:242],ap_NS_fsm[235:234],ap_NS_fsm[231:230],ap_NS_fsm[223:222],ap_NS_fsm[219:218],ap_NS_fsm[211:210],ap_NS_fsm[207:206],ap_NS_fsm[199:198],ap_NS_fsm[195:194],ap_NS_fsm[187:186],ap_NS_fsm[183:182]}),
        .E(fout_2_ce0),
        .Q(ap_CS_fsm_state6_7),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[294] ({ap_CS_fsm_state295,ap_CS_fsm_state294,ap_CS_fsm_state291,ap_CS_fsm_state290,ap_CS_fsm_state283,ap_CS_fsm_state282,ap_CS_fsm_state279,ap_CS_fsm_state278,ap_CS_fsm_state271,ap_CS_fsm_state270,ap_CS_fsm_state267,ap_CS_fsm_state266,ap_CS_fsm_state259,ap_CS_fsm_state258,ap_CS_fsm_state255,ap_CS_fsm_state254,ap_CS_fsm_state247,ap_CS_fsm_state246,ap_CS_fsm_state243,ap_CS_fsm_state242,ap_CS_fsm_state235,ap_CS_fsm_state234,ap_CS_fsm_state231,ap_CS_fsm_state230,ap_CS_fsm_state223,ap_CS_fsm_state222,ap_CS_fsm_state219,ap_CS_fsm_state218,ap_CS_fsm_state211,ap_CS_fsm_state210,ap_CS_fsm_state207,ap_CS_fsm_state206,ap_CS_fsm_state199,ap_CS_fsm_state198,ap_CS_fsm_state195,\ap_CS_fsm_reg_n_0_[193] ,ap_CS_fsm_state187,ap_CS_fsm_state186,ap_CS_fsm_state183,ap_CS_fsm_state182}),
        .\ap_CS_fsm_reg[5]_0 (grp_ClefiaF1Xor_fu_702_n_67),
        .ap_clk(ap_clk),
        .clefia_s0_ce0(clefia_s0_ce0_20),
        .con192_address0({grp_ByteXor_114_fu_741_con192_address0[7:5],grp_ByteXor_114_fu_741_con192_address0[3:0]}),
        .con192_ce0(con192_ce0),
        .dst_03_fu_50_reg(\grp_ByteXor_11150_fu_94/xor_ln124_fu_184_p2 ),
        .fin_2_address0(fin_2_address0[3]),
        .fout_2_address0(fout_2_address0),
        .grp_ClefiaF0Xor_1_fu_663_rk_address0(grp_ClefiaF0Xor_1_fu_663_rk_address0),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .grp_ClefiaF1Xor_fu_702_ap_start_reg0(grp_ClefiaF1Xor_fu_702_ap_start_reg0),
        .grp_ClefiaF1Xor_fu_702_dst_offset1(grp_ClefiaF1Xor_fu_702_dst_offset1),
        .grp_ClefiaF1Xor_fu_702_src_address0({grp_ClefiaF1Xor_fu_702_src_address0[4],grp_ClefiaF1Xor_fu_702_src_address0[2:0]}),
        .grp_ClefiaF1Xor_fu_702_src_ce0(grp_ClefiaF1Xor_fu_702_src_ce0),
        .\idx_fu_38_reg[2] (grp_ClefiaF1Xor_fu_702_n_0),
        .p_0_in__2(p_0_in__2),
        .q0_reg(con192_U_n_13),
        .\q0_reg[7] (grp_ByteCpy_118_fu_582_n_81),
        .\q0_reg[7]_0 (grp_ClefiaF0Xor_1_fu_663_n_12),
        .\q0_reg[7]_1 (grp_ClefiaF0Xor_1_fu_663_n_14),
        .\q0_reg[7]_2 (grp_ByteCpy_118_fu_582_n_97),
        .\q0_reg[7]_3 (grp_ClefiaF0Xor_1_fu_663_n_54),
        .\q0_reg[7]_4 (\grp_ByteXor_fu_165/tmp_reg_224 ),
        .\q0_reg[7]_5 (fin_2_q0),
        .\q0_reg[7]_6 (grp_ByteCpy_118_fu_582_n_93),
        .\q0_reg[7]_7 (grp_ByteCpy_118_fu_582_n_94),
        .\q0_reg[7]_8 (grp_ByteCpy_118_fu_582_n_95),
        .q0_reg_0(con192_U_n_11),
        .q0_reg_1(con192_U_n_12),
        .q0_reg_10(con192_U_n_19),
        .q0_reg_11(grp_ClefiaF0Xor_1_fu_663_rk_ce0),
        .q0_reg_12(fout_2_U_n_32),
        .q0_reg_13(grp_ByteXor_114_fu_741_con192_ce0),
        .q0_reg_2(con192_U_n_14),
        .q0_reg_3(fout_2_U_n_34),
        .q0_reg_4(con192_U_n_10),
        .q0_reg_5(con192_U_n_8),
        .q0_reg_6(ram_reg_i_69__0_n_0),
        .q0_reg_7(con192_U_n_20),
        .q0_reg_8(con192_U_n_15),
        .q0_reg_9(con192_U_n_21),
        .\tmp_reg_224_reg[7] ({grp_ClefiaF1Xor_fu_702_n_9,grp_ClefiaF1Xor_fu_702_n_10,grp_ClefiaF1Xor_fu_702_n_11,grp_ClefiaF1Xor_fu_702_n_12,grp_ClefiaF1Xor_fu_702_n_13,grp_ClefiaF1Xor_fu_702_n_14,grp_ClefiaF1Xor_fu_702_n_15,grp_ClefiaF1Xor_fu_702_n_16}),
        .\z_22_reg_403_reg[7]_0 (\clefia_s0_U/q0_reg_8 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_2
       (.I0(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0),
        .I1(ap_CS_fsm_state270),
        .I2(ap_CS_fsm_state254),
        .I3(ap_CS_fsm_state230),
        .I4(ap_CS_fsm_state218),
        .I5(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3
       (.I0(ap_CS_fsm_state278),
        .I1(ap_CS_fsm_state246),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state186),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4
       (.I0(ap_CS_fsm_state222),
        .I1(ap_CS_fsm_state258),
        .I2(ap_CS_fsm_state234),
        .I3(ap_CS_fsm_state242),
        .I4(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0),
        .I5(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5
       (.I0(ap_CS_fsm_state290),
        .I1(ap_CS_fsm_state206),
        .I2(ap_CS_fsm_state198),
        .I3(ap_CS_fsm_state210),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6
       (.I0(ap_CS_fsm_state294),
        .I1(ap_CS_fsm_state266),
        .I2(\ap_CS_fsm_reg_n_0_[193] ),
        .I3(ap_CS_fsm_state282),
        .O(grp_ClefiaF1Xor_fu_702_ap_start_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_ClefiaF1Xor_fu_702_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ClefiaF1Xor_fu_702_n_67),
        .Q(grp_ClefiaF1Xor_fu_702_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \icmp_ln395_reg_900[0]_i_1 
       (.I0(\icmp_ln395_reg_900[0]_i_2_n_0 ),
        .I1(\icmp_ln395_reg_900[0]_i_3_n_0 ),
        .I2(\icmp_ln395_reg_900[0]_i_4_n_0 ),
        .I3(\icmp_ln395_reg_900[0]_i_5_n_0 ),
        .I4(\ap_CS_fsm_reg_n_0_[0] ),
        .I5(\icmp_ln395_reg_900_reg_n_0_[0] ),
        .O(\icmp_ln395_reg_900[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln395_reg_900[0]_i_2 
       (.I0(\icmp_ln395_reg_900[0]_i_6_n_0 ),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [17]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [16]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [19]),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [18]),
        .I5(\icmp_ln395_reg_900[0]_i_7_n_0 ),
        .O(\icmp_ln395_reg_900[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_900[0]_i_3 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [11]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [10]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [9]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [8]),
        .O(\icmp_ln395_reg_900[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln395_reg_900[0]_i_4 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [14]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [15]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [12]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [13]),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [6]),
        .I5(\icmp_ln395_reg_900[0]_i_7_0 [1]),
        .O(\icmp_ln395_reg_900[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \icmp_ln395_reg_900[0]_i_5 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [4]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [5]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [2]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [3]),
        .I4(\icmp_ln395_reg_900[0]_i_7_0 [7]),
        .I5(\icmp_ln395_reg_900[0]_i_7_0 [0]),
        .O(\icmp_ln395_reg_900[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_900[0]_i_6 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [21]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [20]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [23]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [22]),
        .O(\icmp_ln395_reg_900[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln395_reg_900[0]_i_7 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [26]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [27]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [24]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [25]),
        .I4(\icmp_ln395_reg_900[0]_i_8_n_0 ),
        .O(\icmp_ln395_reg_900[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln395_reg_900[0]_i_8 
       (.I0(\icmp_ln395_reg_900[0]_i_7_0 [30]),
        .I1(\icmp_ln395_reg_900[0]_i_7_0 [31]),
        .I2(\icmp_ln395_reg_900[0]_i_7_0 [29]),
        .I3(\icmp_ln395_reg_900[0]_i_7_0 [28]),
        .O(\icmp_ln395_reg_900[0]_i_8_n_0 ));
  FDRE \icmp_ln395_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln395_reg_900[0]_i_1_n_0 ),
        .Q(\icmp_ln395_reg_900_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \icmp_ln398_reg_904[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[341]_i_2_n_0 ),
        .I2(icmp_ln398_fu_888_p2),
        .I3(\icmp_ln398_reg_904_reg_n_0_[0] ),
        .O(\icmp_ln398_reg_904[0]_i_1_n_0 ));
  FDRE \icmp_ln398_reg_904_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln398_reg_904[0]_i_1_n_0 ),
        .Q(\icmp_ln398_reg_904_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF70080)) 
    \icmp_ln401_reg_908[0]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[341]_i_2_n_0 ),
        .I2(icmp_ln401_fu_894_p2),
        .I3(icmp_ln398_fu_888_p2),
        .I4(icmp_ln401_reg_908),
        .O(\icmp_ln401_reg_908[0]_i_1_n_0 ));
  FDRE \icmp_ln401_reg_908_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln401_reg_908[0]_i_1_n_0 ),
        .Q(icmp_ln401_reg_908),
        .R(1'b0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W lk_1_U
       (.E(lk_1_ce1),
        .Q({ap_CS_fsm_state329,ap_CS_fsm_state168,ap_CS_fsm_state164,ap_CS_fsm_state152,ap_CS_fsm_state148,ap_CS_fsm_state136,ap_CS_fsm_state132}),
        .ap_clk(ap_clk),
        .d0({fout_2_U_n_0,fout_2_U_n_1,fout_2_U_n_2,fout_2_U_n_3,fout_2_U_n_4,fout_2_U_n_5,fout_2_U_n_6,fout_2_U_n_7}),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_offset1(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .lk_1_address0(lk_1_address0),
        .p_0_in__4(p_0_in__4),
        .\q0_reg[7]_0 (lk_1_q0),
        .\q0_reg[7]_1 (lk_1_ce0),
        .\q1_reg[7]_0 ({lk_1_U_n_1,lk_1_U_n_2,lk_1_U_n_3,lk_1_U_n_4,lk_1_U_n_5,lk_1_U_n_6,lk_1_U_n_7,lk_1_U_n_8}),
        .\q1_reg[7]_1 (grp_ClefiaDoubleSwap_1_fu_637_n_80));
  design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W lk_2_U
       (.E(lk_2_ce1),
        .Q({ap_CS_fsm_state472,ap_CS_fsm_state468,ap_CS_fsm_state464,ap_CS_fsm_state460,ap_CS_fsm_state456,ap_CS_fsm_state452,ap_CS_fsm_state448,ap_CS_fsm_state444,ap_CS_fsm_state440}),
        .\ap_CS_fsm_reg[439] (lk_2_U_n_0),
        .\ap_CS_fsm_reg[451] (lk_2_U_n_1),
        .ap_clk(ap_clk),
        .d0({fout_U_n_1,fout_U_n_2,fout_U_n_3,fout_U_n_4,fout_U_n_5,fout_U_n_6,fout_U_n_7,fout_U_n_8}),
        .grp_ClefiaDoubleSwap_fu_877_lk_address1(grp_ClefiaDoubleSwap_fu_877_lk_address1),
        .lk_2_address0(lk_2_address0),
        .p_0_in__7(p_0_in__7),
        .\q0_reg[7]_0 (lk_2_q0),
        .\q0_reg[7]_1 (lk_2_ce0),
        .\q1_reg[7]_0 (lk_2_q1));
  design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13 lk_U
       (.DIBDI(lk_U_n_0),
        .E(lk_ce1),
        .Q(lk_q0),
        .\ap_CS_fsm_reg[123] (lk_U_n_26),
        .ap_clk(ap_clk),
        .d0({grp_ClefiaDoubleSwap_1_fu_637_n_72,grp_ClefiaDoubleSwap_1_fu_637_n_73,grp_ClefiaDoubleSwap_1_fu_637_n_74,grp_ClefiaDoubleSwap_1_fu_637_n_75,grp_ClefiaDoubleSwap_1_fu_637_n_76,grp_ClefiaDoubleSwap_1_fu_637_n_77,grp_ClefiaDoubleSwap_1_fu_637_n_78,grp_ClefiaDoubleSwap_1_fu_637_n_79}),
        .grp_ByteXor_113_fu_597_a_offset1(grp_ByteXor_113_fu_597_a_offset1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_address1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_offset1(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q0(grp_ClefiaDoubleSwap_1_fu_637_lk_q0),
        .grp_ClefiaDoubleSwap_1_fu_637_lk_q1(grp_ClefiaDoubleSwap_1_fu_637_lk_q1),
        .lk_address0(lk_address0),
        .p_0_in__3(p_0_in__3),
        .\q0_reg[1]_0 (lk_U_n_17),
        .\q0_reg[7]_0 (skey_U_n_12),
        .\q0_reg[7]_1 (skey_U_n_14),
        .\q0_reg[7]_2 (lk_ce0),
        .\q1_reg[7]_0 ({lk_U_n_27,lk_U_n_28}),
        .ram_reg({ap_CS_fsm_state10_3,ap_CS_fsm_state9_2,ap_CS_fsm_state6_1}),
        .ram_reg_0(grp_ClefiaDoubleSwap_1_fu_637_n_20),
        .ram_reg_0_31_0_0_i_7__2({ap_CS_fsm_state166,ap_CS_fsm_state164,ap_CS_fsm_state162,ap_CS_fsm_state156,ap_CS_fsm_state150,ap_CS_fsm_state148,ap_CS_fsm_state146,ap_CS_fsm_state140,ap_CS_fsm_state134,ap_CS_fsm_state132,ap_CS_fsm_state130,ap_CS_fsm_state124}),
        .ram_reg_1(grp_ClefiaDoubleSwap_1_fu_637_n_28),
        .ram_reg_2(grp_ClefiaDoubleSwap_1_fu_637_n_25),
        .ram_reg_3({lk_1_U_n_1,lk_1_U_n_2,lk_1_U_n_3,lk_1_U_n_4,lk_1_U_n_5,lk_1_U_n_6,lk_1_U_n_7,lk_1_U_n_8}),
        .\tmp_8_reg_804_reg[6] (lk_1_q0),
        .\trunc_ln259_reg_889_reg[0] (grp_ClefiaDoubleSwap_1_fu_637_n_19));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    q0_reg_i_13__3
       (.I0(ap_CS_fsm_state170),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state122),
        .I3(q0_reg_i_30__1_n_0),
        .I4(q0_reg_i_31_n_0),
        .I5(q0_reg_i_32__0_n_0),
        .O(q0_reg_i_13__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_30__1
       (.I0(ap_CS_fsm_state138),
        .I1(ap_CS_fsm_state142),
        .O(q0_reg_i_30__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_31
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state150),
        .I3(ap_CS_fsm_state146),
        .O(q0_reg_i_31_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_31__0
       (.I0(ap_CS_fsm_state339),
        .I1(ap_CS_fsm_state327),
        .I2(ap_CS_fsm_state323),
        .I3(ap_CS_fsm_state335),
        .I4(ap_CS_fsm_state331),
        .O(q0_reg_i_31__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_32__0
       (.I0(ap_CS_fsm_state166),
        .I1(ap_CS_fsm_state162),
        .I2(ap_CS_fsm_state134),
        .I3(ap_CS_fsm_state130),
        .O(q0_reg_i_32__0_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    q0_reg_i_33__0
       (.I0(ap_CS_fsm_state158),
        .I1(ap_CS_fsm_state154),
        .I2(ap_CS_fsm_state150),
        .I3(ap_CS_fsm_state146),
        .I4(con256_U_n_8),
        .O(q0_reg_i_33__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_107
       (.I0(ram_reg_i_133_n_0),
        .I1(lk_2_U_n_1),
        .I2(ap_CS_fsm_state160),
        .I3(ap_CS_fsm_state128),
        .I4(ap_CS_fsm_state305),
        .I5(ap_CS_fsm_state337),
        .O(ram_reg_i_107_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_109
       (.I0(ap_CS_fsm_state458),
        .I1(ap_CS_fsm_state454),
        .I2(ap_CS_fsm_state466),
        .I3(ap_CS_fsm_state462),
        .O(ram_reg_i_109_n_0));
  LUT6 #(
    .INIT(64'h0000FFDF00000000)) 
    ram_reg_i_119
       (.I0(ap_CS_fsm_state172),
        .I1(\icmp_ln395_reg_900_reg_n_0_[0] ),
        .I2(icmp_ln401_reg_908),
        .I3(\icmp_ln398_reg_904_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state2),
        .I5(skey256_U_n_26),
        .O(ram_reg_i_119_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_123
       (.I0(ram_reg_i_69__0_n_0),
        .I1(ap_CS_fsm_state337),
        .I2(ap_CS_fsm_state305),
        .I3(ram_reg_i_135_n_0),
        .I4(lk_2_U_n_1),
        .I5(ram_reg_i_133_n_0),
        .O(ram_reg_i_123_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_133
       (.I0(grp_ByteXor_112_1_fu_645_n_50),
        .I1(ap_CS_fsm_state168),
        .I2(ap_CS_fsm_state144),
        .I3(ap_CS_fsm_state321),
        .I4(ap_CS_fsm_state136),
        .I5(ap_CS_fsm_state313),
        .O(ram_reg_i_133_n_0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'h55455555)) 
    ram_reg_i_134
       (.I0(ap_CS_fsm_state2),
        .I1(\icmp_ln398_reg_904_reg_n_0_[0] ),
        .I2(icmp_ln401_reg_908),
        .I3(\icmp_ln395_reg_900_reg_n_0_[0] ),
        .I4(ap_CS_fsm_state172),
        .O(ram_reg_i_134_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_135
       (.I0(ap_CS_fsm_state128),
        .I1(ap_CS_fsm_state160),
        .O(ram_reg_i_135_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_50__0
       (.I0(ram_reg_i_53__1_n_0),
        .I1(ram_reg_i_107_n_0),
        .I2(ram_reg_i_69__0_n_0),
        .O(ram_reg_i_50__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_51__1
       (.I0(ram_reg_i_107_n_0),
        .I1(ram_reg_i_69__0_n_0),
        .I2(ram_reg_i_53__1_n_0),
        .O(ram_reg_i_51__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_53__1
       (.I0(ram_reg_i_109_n_0),
        .I1(ap_CS_fsm_state438),
        .I2(ap_CS_fsm_state470),
        .I3(ap_CS_fsm_state442),
        .I4(ap_CS_fsm_state446),
        .I5(ap_CS_fsm_state450),
        .O(ram_reg_i_53__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_69__0
       (.I0(grp_ByteXor_114_fu_741_n_35),
        .I1(grp_ByteXor_114_fu_741_n_34),
        .I2(ap_CS_fsm_state303),
        .I3(ap_CS_fsm_state299),
        .I4(ap_CS_fsm_state315),
        .I5(ap_CS_fsm_state319),
        .O(ram_reg_i_69__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_70
       (.I0(ram_reg_i_107_n_0),
        .I1(ram_reg_i_53__1_n_0),
        .O(ram_reg_i_70_n_0));
  FDRE \retval_0_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_fu_453_n_12),
        .Q(\retval_0_reg_425_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \retval_0_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_fu_453_n_13),
        .Q(\retval_0_reg_425_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \retval_0_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ByteXor_112_fu_453_n_14),
        .Q(\retval_0_reg_425_reg_n_0_[4] ),
        .R(1'b0));
  design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W skey256_U
       (.ADDRBWRADDR({grp_ByteXor_112_1_fu_645_n_33,grp_ByteXor_112_1_fu_645_n_34,grp_ByteCpy_115_fu_445_n_11,grp_ByteXor_112_1_fu_645_n_35,grp_ByteXor_112_1_fu_645_n_36}),
        .DIBDI({skey_U_n_0,skey256_d0[6:5],skey_U_n_1,skey_U_n_2,skey256_d0[2:1],skey_U_n_3}),
        .DOADO(skey256_q1),
        .DOBDO(skey256_q0),
        .Q({ap_CS_fsm_state341,ap_CS_fsm_state337,ap_CS_fsm_state329,ap_CS_fsm_state321,ap_CS_fsm_state313,ap_CS_fsm_state305,ap_CS_fsm_state181,ap_CS_fsm_state179,ap_CS_fsm_state177,ap_CS_fsm_state176,ap_CS_fsm_state175,ap_CS_fsm_state174}),
        .WEBWE(skey256_we0),
        .\ap_CS_fsm_reg[174] (skey256_U_n_17),
        .\ap_CS_fsm_reg[336] (skey256_U_n_16),
        .\ap_CS_fsm_reg[340] (skey256_U_n_26),
        .ap_clk(ap_clk),
        .d0(d0),
        .\q0_reg[7] (fin_3_U_n_0),
        .\q0_reg[7]_0 ({fout_2_U_n_24,fout_2_U_n_25,fout_2_U_n_26,fout_2_U_n_27,fout_2_U_n_28,fout_2_U_n_29,fout_2_U_n_30,fout_2_U_n_31}),
        .\q0_reg[7]_1 (fin_2_U_n_0),
        .\q0_reg[7]_2 ({fout_3_U_n_2,fout_3_U_n_3,fout_3_U_n_4,fout_3_U_n_5,fout_3_U_n_6,fout_3_U_n_7,fout_3_U_n_8,fout_3_U_n_9}),
        .ram_reg_0(grp_ByteCpy_114_fu_471_n_26),
        .ram_reg_0_31_7_7_i_1__3_0({skey_U_n_4,skey_U_n_5,skey_U_n_6,skey_U_n_7,skey_U_n_8,skey_U_n_9,skey_U_n_10,skey_U_n_11}),
        .ram_reg_1(skey256_address1),
        .skey256_ce1(skey256_ce1));
  design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R skey_U
       (.D(p_0_out),
        .DIBDI({skey_U_n_0,skey_U_n_1,skey_U_n_2,skey_U_n_3}),
        .E(skey_ce0),
        .Q({skey_U_n_4,skey_U_n_5,skey_U_n_6,skey_U_n_7,skey_U_n_8,skey_U_n_9,skey_U_n_10,skey_U_n_11}),
        .\ap_CS_fsm_reg[143] (skey_U_n_14),
        .\ap_CS_fsm_reg[171] (skey_U_n_12),
        .\ap_CS_fsm_reg[459] (skey_U_n_13),
        .\ap_CS_fsm_reg[471] (skey_U_n_23),
        .ap_clk(ap_clk),
        .d0({skey_U_n_15,skey_U_n_16,skey_U_n_17,skey_U_n_18,skey_U_n_19,skey_U_n_20,skey_U_n_21,skey_U_n_22}),
        .icmp_ln401_reg_908(icmp_ln401_reg_908),
        .\q0_reg[0]_0 (fin_U_n_0),
        .\q0_reg[7]_0 ({ap_CS_fsm_state472,ap_CS_fsm_state468,ap_CS_fsm_state460,ap_CS_fsm_state452,ap_CS_fsm_state444,ap_CS_fsm_state342,ap_CS_fsm_state297,ap_CS_fsm_state172,ap_CS_fsm_state168,ap_CS_fsm_state160,ap_CS_fsm_state152,ap_CS_fsm_state144,ap_CS_fsm_state136,ap_CS_fsm_state128,ap_CS_fsm_state120}),
        .\q0_reg[7]_1 (fout_q0),
        .\q1_reg[7]_0 ({skey_U_n_24,skey_U_n_25,skey_U_n_26,skey_U_n_27}),
        .\q1_reg[7]_1 (skey_ce1),
        .\q1_reg[7]_2 ({grp_ByteXor_112_fu_453_n_7,grp_ByteXor_112_fu_453_n_8,grp_ByteXor_112_fu_453_n_9,add_ln124_fu_108_p2}),
        .ram_reg({fout_3_U_n_2,fout_3_U_n_5,fout_3_U_n_6,fout_3_U_n_9}),
        .ram_reg_0({fout_2_U_n_24,fout_2_U_n_27,fout_2_U_n_28,fout_2_U_n_31}),
        .ram_reg_1(skey256_U_n_17),
        .\reg_569_reg[2] (\icmp_ln395_reg_900_reg_n_0_[0] ),
        .\reg_569_reg[2]_0 (\icmp_ln398_reg_904_reg_n_0_[0] ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_con128_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_con128_ROM_AUTO_1R
   (DOADO,
    \ap_CS_fsm_reg[433] ,
    \ap_CS_fsm_reg[393] ,
    \ap_CS_fsm_reg[377] ,
    \ap_CS_fsm_reg[417] ,
    \ap_CS_fsm_reg[433]_0 ,
    \ap_CS_fsm_reg[431] ,
    \ap_CS_fsm_reg[407] ,
    \ap_CS_fsm_reg[375] ,
    \ap_CS_fsm_reg[431]_0 ,
    b_offset,
    \ap_CS_fsm_reg[461] ,
    ap_clk,
    con128_ce0,
    ADDRARDADDR,
    Q,
    con128_address0,
    q0_reg_0);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[433] ;
  output \ap_CS_fsm_reg[393] ;
  output \ap_CS_fsm_reg[377] ;
  output \ap_CS_fsm_reg[417] ;
  output \ap_CS_fsm_reg[433]_0 ;
  output \ap_CS_fsm_reg[431] ;
  output \ap_CS_fsm_reg[407] ;
  output \ap_CS_fsm_reg[375] ;
  output \ap_CS_fsm_reg[431]_0 ;
  output [2:0]b_offset;
  output \ap_CS_fsm_reg[461] ;
  input ap_clk;
  input con128_ce0;
  input [6:0]ADDRARDADDR;
  input [28:0]Q;
  input [0:0]con128_address0;
  input q0_reg_0;

  wire [6:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [28:0]Q;
  wire \ap_CS_fsm_reg[375] ;
  wire \ap_CS_fsm_reg[377] ;
  wire \ap_CS_fsm_reg[393] ;
  wire \ap_CS_fsm_reg[407] ;
  wire \ap_CS_fsm_reg[417] ;
  wire \ap_CS_fsm_reg[431] ;
  wire \ap_CS_fsm_reg[431]_0 ;
  wire \ap_CS_fsm_reg[433] ;
  wire \ap_CS_fsm_reg[433]_0 ;
  wire \ap_CS_fsm_reg[461] ;
  wire ap_clk;
  wire [2:0]b_offset;
  wire [0:0]con128_address0;
  wire con128_ce0;
  wire q0_reg_0;
  wire q0_reg_i_2__4_n_0;
  wire q0_reg_i_32__1_n_0;
  wire q0_reg_i_33__1_n_0;
  wire q0_reg_i_34__1_n_0;
  wire q0_reg_i_35__0_n_0;
  wire q0_reg_i_36__1_n_0;
  wire q0_reg_i_37__1_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \add_ln124_23_reg_174[7]_i_6 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\ap_CS_fsm_reg[461] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/con128_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5),
    .INIT_01(256'h0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073),
    .INIT_02(256'h0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052),
    .INIT_03(256'h00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A),
    .INIT_04(256'h00FC00B400740027009600060055004B005100590099008A004D005D00B800E6),
    .INIT_05(256'h003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9),
    .INIT_06(256'h006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C),
    .INIT_07(256'h00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051),
    .INIT_08(256'h004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030),
    .INIT_09(256'h007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042),
    .INIT_0A(256'h007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E),
    .INIT_0B(256'h00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D),
    .INIT_0C(256'h0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3),
    .INIT_0D(256'h0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A),
    .INIT_0E(256'h00A700B30073007C009800B00052001000E700570097003C0050003100B60050),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,q0_reg_i_2__4_n_0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con128_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_14__4
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(Q[16]),
        .I3(Q[14]),
        .O(\ap_CS_fsm_reg[431]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    q0_reg_i_16__3
       (.I0(\ap_CS_fsm_reg[417] ),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[13]),
        .O(\ap_CS_fsm_reg[377] ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    q0_reg_i_17__4
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(\ap_CS_fsm_reg[431]_0 ),
        .O(\ap_CS_fsm_reg[375] ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    q0_reg_i_19__1
       (.I0(Q[21]),
        .I1(Q[19]),
        .I2(q0_reg_i_32__1_n_0),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(\ap_CS_fsm_reg[393] ),
        .O(\ap_CS_fsm_reg[433] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    q0_reg_i_20__3
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(q0_reg_i_33__1_n_0),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(\ap_CS_fsm_reg[431] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_21__1
       (.I0(Q[21]),
        .I1(q0_reg_i_34__1_n_0),
        .O(\ap_CS_fsm_reg[433]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF54)) 
    q0_reg_i_22
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(q0_reg_i_35__0_n_0),
        .I3(Q[16]),
        .I4(Q[18]),
        .I5(Q[20]),
        .O(\ap_CS_fsm_reg[407] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_24__1
       (.I0(Q[17]),
        .I1(Q[15]),
        .I2(Q[21]),
        .I3(Q[19]),
        .O(\ap_CS_fsm_reg[417] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_27__1
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[28]),
        .I3(q0_reg_i_36__1_n_0),
        .I4(Q[24]),
        .I5(Q[25]),
        .O(b_offset[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0001)) 
    q0_reg_i_28__1
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(\ap_CS_fsm_reg[461] ),
        .I5(Q[28]),
        .O(b_offset[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFF1)) 
    q0_reg_i_29__1
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(\ap_CS_fsm_reg[461] ),
        .I5(Q[28]),
        .O(b_offset[0]));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_2__4
       (.I0(con128_address0),
        .I1(q0_reg_0),
        .O(q0_reg_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_31__1
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(\ap_CS_fsm_reg[393] ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    q0_reg_i_32__1
       (.I0(Q[17]),
        .I1(Q[15]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(q0_reg_i_32__1_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    q0_reg_i_33__1
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(q0_reg_i_33__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F1)) 
    q0_reg_i_34__1
       (.I0(q0_reg_i_37__1_n_0),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[17]),
        .I5(Q[19]),
        .O(q0_reg_i_34__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    q0_reg_i_35__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(q0_reg_i_35__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_36__1
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(q0_reg_i_36__1_n_0));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    q0_reg_i_37__1
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(q0_reg_i_37__1_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_con192_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_con192_ROM_AUTO_1R
   (DOADO,
    \ap_CS_fsm_reg[292] ,
    \ap_CS_fsm_reg[288] ,
    \ap_CS_fsm_reg[278] ,
    \ap_CS_fsm_reg[290] ,
    \ap_CS_fsm_reg[242] ,
    \ap_CS_fsm_reg[206] ,
    \ap_CS_fsm_reg[278]_0 ,
    \ap_CS_fsm_reg[294] ,
    b_offset,
    \ap_CS_fsm_reg[216] ,
    \ap_CS_fsm_reg[280] ,
    \ap_CS_fsm_reg[232] ,
    ap_clk,
    con192_ce0,
    ADDRARDADDR,
    Q,
    q0_reg_0,
    con192_address0,
    q0_reg_1,
    q0_reg_i_16__1,
    q0_reg_i_16__1_0,
    q0_reg_i_16__1_1);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[292] ;
  output \ap_CS_fsm_reg[288] ;
  output \ap_CS_fsm_reg[278] ;
  output \ap_CS_fsm_reg[290] ;
  output \ap_CS_fsm_reg[242] ;
  output \ap_CS_fsm_reg[206] ;
  output \ap_CS_fsm_reg[278]_0 ;
  output \ap_CS_fsm_reg[294] ;
  output [2:0]b_offset;
  output \ap_CS_fsm_reg[216] ;
  output \ap_CS_fsm_reg[280] ;
  output \ap_CS_fsm_reg[232] ;
  input ap_clk;
  input con192_ce0;
  input [7:0]ADDRARDADDR;
  input [46:0]Q;
  input q0_reg_0;
  input [0:0]con192_address0;
  input q0_reg_1;
  input q0_reg_i_16__1;
  input q0_reg_i_16__1_0;
  input q0_reg_i_16__1_1;

  wire [7:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [46:0]Q;
  wire \ap_CS_fsm_reg[206] ;
  wire \ap_CS_fsm_reg[216] ;
  wire \ap_CS_fsm_reg[232] ;
  wire \ap_CS_fsm_reg[242] ;
  wire \ap_CS_fsm_reg[278] ;
  wire \ap_CS_fsm_reg[278]_0 ;
  wire \ap_CS_fsm_reg[280] ;
  wire \ap_CS_fsm_reg[288] ;
  wire \ap_CS_fsm_reg[290] ;
  wire \ap_CS_fsm_reg[292] ;
  wire \ap_CS_fsm_reg[294] ;
  wire ap_clk;
  wire [2:0]b_offset;
  wire [0:0]con192_address0;
  wire con192_ce0;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_i_16__1;
  wire q0_reg_i_16__1_0;
  wire q0_reg_i_16__1_1;
  wire q0_reg_i_38__0_n_0;
  wire q0_reg_i_39__0_n_0;
  wire q0_reg_i_40_n_0;
  wire q0_reg_i_41_n_0;
  wire q0_reg_i_42_n_0;
  wire q0_reg_i_43_n_0;
  wire q0_reg_i_44__0_n_0;
  wire q0_reg_i_45_n_0;
  wire q0_reg_i_46_n_0;
  wire q0_reg_i_47_n_0;
  wire q0_reg_i_48_n_0;
  wire q0_reg_i_49__0_n_0;
  wire q0_reg_i_50_n_0;
  wire q0_reg_i_51_n_0;
  wire q0_reg_i_53_n_0;
  wire q0_reg_i_54_n_0;
  wire q0_reg_i_55_n_0;
  wire q0_reg_i_56__0_n_0;
  wire q0_reg_i_57_n_0;
  wire q0_reg_i_58__0_n_0;
  wire q0_reg_i_59_n_0;
  wire q0_reg_i_60_n_0;
  wire [8:8]sel;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/con192_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6),
    .INIT_01(256'h0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015),
    .INIT_02(256'h0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5),
    .INIT_03(256'h0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073),
    .INIT_04(256'h00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052),
    .INIT_05(256'h009700B40074004C009600D000550020008700590099005C004C00F100B80030),
    .INIT_06(256'h002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC),
    .INIT_07(256'h0063007700B700B800110039009600D400C600EE002E001D00220072000F0071),
    .INIT_08(256'h00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052),
    .INIT_09(256'h004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030),
    .INIT_0A(256'h00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096),
    .INIT_0B(256'h008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001),
    .INIT_0C(256'h004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024),
    .INIT_0D(256'h00C6006900A9001D002C007300880071002400E3002300FF003900B600020093),
    .INIT_0E(256'h005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000),
    .INIT_0F(256'h00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A),
    .INIT_10(256'h005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002),
    .INIT_11(256'h00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E),
    .INIT_12(256'h002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3),
    .INIT_13(256'h00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2),
    .INIT_14(256'h008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,sel,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con192_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_14__3
       (.I0(Q[32]),
        .I1(Q[30]),
        .I2(Q[36]),
        .I3(Q[34]),
        .O(\ap_CS_fsm_reg[280] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    q0_reg_i_18__4
       (.I0(Q[37]),
        .I1(Q[33]),
        .I2(Q[35]),
        .I3(Q[31]),
        .I4(\ap_CS_fsm_reg[242] ),
        .O(\ap_CS_fsm_reg[294] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    q0_reg_i_19__2
       (.I0(\ap_CS_fsm_reg[280] ),
        .I1(q0_reg_i_38__0_n_0),
        .I2(Q[16]),
        .I3(Q[14]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\ap_CS_fsm_reg[232] ));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888808)) 
    q0_reg_i_21__0
       (.I0(\ap_CS_fsm_reg[278]_0 ),
        .I1(\ap_CS_fsm_reg[242] ),
        .I2(q0_reg_i_39__0_n_0),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(q0_reg_i_40_n_0),
        .O(\ap_CS_fsm_reg[206] ));
  LUT6 #(
    .INIT(64'h88888880AAAAAAAA)) 
    q0_reg_i_22__0
       (.I0(\ap_CS_fsm_reg[280] ),
        .I1(q0_reg_i_41_n_0),
        .I2(q0_reg_i_42_n_0),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(q0_reg_i_38__0_n_0),
        .O(\ap_CS_fsm_reg[216] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDDDCCCC)) 
    q0_reg_i_24__0
       (.I0(q0_reg_i_43_n_0),
        .I1(Q[35]),
        .I2(\ap_CS_fsm_reg[242] ),
        .I3(q0_reg_i_44__0_n_0),
        .I4(q0_reg_i_45_n_0),
        .I5(Q[37]),
        .O(\ap_CS_fsm_reg[290] ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    q0_reg_i_25
       (.I0(Q[34]),
        .I1(Q[36]),
        .I2(q0_reg_0),
        .I3(q0_reg_i_46_n_0),
        .I4(Q[30]),
        .I5(Q[32]),
        .O(\ap_CS_fsm_reg[288] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF10)) 
    q0_reg_i_26
       (.I0(Q[31]),
        .I1(q0_reg_i_47_n_0),
        .I2(q0_reg_i_48_n_0),
        .I3(Q[33]),
        .I4(Q[35]),
        .I5(Q[37]),
        .O(\ap_CS_fsm_reg[278] ));
  LUT4 #(
    .INIT(16'hBBBA)) 
    q0_reg_i_27__0
       (.I0(Q[36]),
        .I1(q0_reg_i_49__0_n_0),
        .I2(q0_reg_i_50_n_0),
        .I3(q0_reg_i_51_n_0),
        .O(\ap_CS_fsm_reg[292] ));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_2__3
       (.I0(con192_address0),
        .I1(q0_reg_1),
        .O(sel));
  LUT5 #(
    .INIT(32'h00000001)) 
    q0_reg_i_32
       (.I0(Q[19]),
        .I1(Q[21]),
        .I2(q0_reg_i_40_n_0),
        .I3(Q[17]),
        .I4(Q[15]),
        .O(\ap_CS_fsm_reg[242] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_33
       (.I0(Q[31]),
        .I1(Q[35]),
        .I2(Q[33]),
        .I3(Q[37]),
        .O(\ap_CS_fsm_reg[278]_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    q0_reg_i_34__0
       (.I0(Q[44]),
        .I1(Q[45]),
        .I2(Q[42]),
        .I3(Q[43]),
        .I4(Q[46]),
        .O(b_offset[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    q0_reg_i_35
       (.I0(Q[46]),
        .I1(Q[39]),
        .I2(Q[38]),
        .I3(Q[41]),
        .I4(Q[40]),
        .I5(q0_reg_i_53_n_0),
        .O(b_offset[1]));
  LUT6 #(
    .INIT(64'hBABABABABABABBBA)) 
    q0_reg_i_36__0
       (.I0(q0_reg_i_16__1),
        .I1(Q[46]),
        .I2(q0_reg_i_16__1_0),
        .I3(q0_reg_i_16__1_1),
        .I4(Q[42]),
        .I5(Q[43]),
        .O(b_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_38__0
       (.I0(Q[24]),
        .I1(Q[22]),
        .I2(Q[28]),
        .I3(Q[26]),
        .O(q0_reg_i_38__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_39__0
       (.I0(Q[11]),
        .I1(Q[13]),
        .O(q0_reg_i_39__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_40
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[23]),
        .O(q0_reg_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_41
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[20]),
        .I3(Q[18]),
        .O(q0_reg_i_41_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_42
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(q0_reg_i_42_n_0));
  LUT6 #(
    .INIT(64'h0504050405040505)) 
    q0_reg_i_43
       (.I0(Q[29]),
        .I1(Q[25]),
        .I2(Q[27]),
        .I3(Q[23]),
        .I4(Q[19]),
        .I5(Q[21]),
        .O(q0_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    q0_reg_i_44__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(q0_reg_i_44__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_45
       (.I0(Q[33]),
        .I1(Q[35]),
        .I2(Q[31]),
        .O(q0_reg_i_45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    q0_reg_i_46
       (.I0(Q[22]),
        .I1(Q[24]),
        .I2(q0_reg_i_54_n_0),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(q0_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h00000000FF00FFF2)) 
    q0_reg_i_47
       (.I0(Q[19]),
        .I1(Q[21]),
        .I2(Q[23]),
        .I3(Q[27]),
        .I4(Q[25]),
        .I5(Q[29]),
        .O(q0_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FFF0F4)) 
    q0_reg_i_48
       (.I0(Q[11]),
        .I1(q0_reg_i_55_n_0),
        .I2(Q[17]),
        .I3(Q[15]),
        .I4(Q[13]),
        .I5(q0_reg_i_56__0_n_0),
        .O(q0_reg_i_48_n_0));
  LUT5 #(
    .INIT(32'hF4F5F4F4)) 
    q0_reg_i_49__0
       (.I0(Q[32]),
        .I1(Q[30]),
        .I2(Q[34]),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(q0_reg_i_49__0_n_0));
  LUT5 #(
    .INIT(32'hAAAA88A8)) 
    q0_reg_i_50
       (.I0(q0_reg_i_57_n_0),
        .I1(q0_reg_i_58__0_n_0),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(Q[12]),
        .O(q0_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    q0_reg_i_51
       (.I0(q0_reg_i_59_n_0),
        .I1(Q[22]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(Q[16]),
        .O(q0_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_53
       (.I0(Q[43]),
        .I1(Q[42]),
        .I2(Q[45]),
        .I3(Q[44]),
        .O(q0_reg_i_53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    q0_reg_i_54
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(q0_reg_i_60_n_0),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(q0_reg_i_54_n_0));
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    q0_reg_i_55
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(q0_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_56__0
       (.I0(Q[23]),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(Q[29]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(q0_reg_i_56__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_57
       (.I0(Q[18]),
        .I1(Q[22]),
        .I2(Q[14]),
        .O(q0_reg_i_57_n_0));
  LUT5 #(
    .INIT(32'h10111010)) 
    q0_reg_i_58__0
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(q0_reg_i_58__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    q0_reg_i_59
       (.I0(Q[24]),
        .I1(Q[32]),
        .I2(Q[28]),
        .O(q0_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    q0_reg_i_60
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(q0_reg_i_60_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_con256_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_con256_ROM_AUTO_1R
   (DOADO,
    \ap_CS_fsm_reg[169] ,
    \ap_CS_fsm_reg[91] ,
    \ap_CS_fsm_reg[99] ,
    \ap_CS_fsm_reg[101] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[115] ,
    \ap_CS_fsm_reg[55] ,
    b_offset,
    \ap_CS_fsm_reg[117] ,
    \ap_CS_fsm_reg[65] ,
    \ap_CS_fsm_reg[105] ,
    \ap_CS_fsm_reg[69] ,
    ap_clk,
    con256_ce0,
    ADDRARDADDR,
    Q,
    q0_reg_0,
    q0_reg_i_17__0,
    q0_reg_i_17__0_0,
    con256_address0,
    q0_reg_1);
  output [7:0]DOADO;
  output \ap_CS_fsm_reg[169] ;
  output \ap_CS_fsm_reg[91] ;
  output \ap_CS_fsm_reg[99] ;
  output \ap_CS_fsm_reg[101] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[115] ;
  output \ap_CS_fsm_reg[55] ;
  output [2:0]b_offset;
  output \ap_CS_fsm_reg[117] ;
  output \ap_CS_fsm_reg[65] ;
  output \ap_CS_fsm_reg[105] ;
  output \ap_CS_fsm_reg[69] ;
  input ap_clk;
  input con256_ce0;
  input [7:0]ADDRARDADDR;
  input [48:0]Q;
  input q0_reg_0;
  input q0_reg_i_17__0;
  input q0_reg_i_17__0_0;
  input [0:0]con256_address0;
  input q0_reg_1;

  wire [7:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [48:0]Q;
  wire \ap_CS_fsm_reg[101] ;
  wire \ap_CS_fsm_reg[105] ;
  wire \ap_CS_fsm_reg[115] ;
  wire \ap_CS_fsm_reg[117] ;
  wire \ap_CS_fsm_reg[169] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg[65] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[91] ;
  wire \ap_CS_fsm_reg[99] ;
  wire ap_clk;
  wire [2:0]b_offset;
  wire [0:0]con256_address0;
  wire con256_ce0;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_i_17__0;
  wire q0_reg_i_17__0_0;
  wire q0_reg_i_2__2_n_0;
  wire q0_reg_i_40__0_n_0;
  wire q0_reg_i_41__0_n_0;
  wire q0_reg_i_42__0_n_0;
  wire q0_reg_i_43__0_n_0;
  wire q0_reg_i_44_n_0;
  wire q0_reg_i_45__0_n_0;
  wire q0_reg_i_46__0_n_0;
  wire q0_reg_i_47__0_n_0;
  wire q0_reg_i_48__0_n_0;
  wire q0_reg_i_51__0_n_0;
  wire q0_reg_i_52_n_0;
  wire q0_reg_i_53__0_n_0;
  wire q0_reg_i_54__0_n_0;
  wire q0_reg_i_55__0_n_0;
  wire q0_reg_i_56_n_0;
  wire q0_reg_i_57__0_n_0;
  wire q0_reg_i_58_n_0;
  wire q0_reg_i_59__0_n_0;
  wire q0_reg_i_60__0_n_0;
  wire q0_reg_i_61_n_0;
  wire q0_reg_i_62_n_0;
  wire [15:8]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/con256_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h005A00E000200081003F004A000100ED00B500C00000006E007E009400210002),
    .INIT_01(256'h001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A),
    .INIT_02(256'h000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC),
    .INIT_03(256'h00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5),
    .INIT_04(256'h008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009),
    .INIT_05(256'h002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2),
    .INIT_06(256'h00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6),
    .INIT_07(256'h0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9),
    .INIT_08(256'h00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078),
    .INIT_09(256'h00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE),
    .INIT_0A(256'h0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F),
    .INIT_0B(256'h009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023),
    .INIT_0C(256'h009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C),
    .INIT_0D(256'h0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F),
    .INIT_0E(256'h0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB),
    .INIT_0F(256'h00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4),
    .INIT_10(256'h00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067),
    .INIT_11(256'h0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D),
    .INIT_12(256'h007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041),
    .INIT_13(256'h001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A),
    .INIT_14(256'h00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8),
    .INIT_15(256'h003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE),
    .INIT_16(256'h00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,q0_reg_i_2__2_n_0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(con256_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_15__3
       (.I0(Q[36]),
        .I1(Q[32]),
        .I2(Q[34]),
        .I3(Q[30]),
        .O(\ap_CS_fsm_reg[115] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    q0_reg_i_19__3
       (.I0(\ap_CS_fsm_reg[105] ),
        .I1(q0_reg_i_40__0_n_0),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[15]),
        .I5(Q[17]),
        .O(\ap_CS_fsm_reg[69] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA2)) 
    q0_reg_i_20__2
       (.I0(\ap_CS_fsm_reg[115] ),
        .I1(q0_reg_i_41__0_n_0),
        .I2(Q[16]),
        .I3(Q[14]),
        .I4(Q[20]),
        .I5(Q[18]),
        .O(\ap_CS_fsm_reg[55] ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000080)) 
    q0_reg_i_22__1
       (.I0(\ap_CS_fsm_reg[105] ),
        .I1(q0_reg_i_42__0_n_0),
        .I2(q0_reg_i_43__0_n_0),
        .I3(Q[19]),
        .I4(Q[21]),
        .I5(q0_reg_i_40__0_n_0),
        .O(\ap_CS_fsm_reg[65] ));
  LUT6 #(
    .INIT(64'h88888808AAAAAAAA)) 
    q0_reg_i_23__0
       (.I0(\ap_CS_fsm_reg[115] ),
        .I1(q0_reg_i_44_n_0),
        .I2(q0_reg_i_45__0_n_0),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(q0_reg_i_41__0_n_0),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    q0_reg_i_25__1
       (.I0(Q[37]),
        .I1(Q[35]),
        .I2(q0_reg_i_46__0_n_0),
        .I3(q0_reg_i_47__0_n_0),
        .I4(Q[31]),
        .I5(Q[33]),
        .O(\ap_CS_fsm_reg[117] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF01)) 
    q0_reg_i_26__0
       (.I0(q0_reg_i_48__0_n_0),
        .I1(Q[30]),
        .I2(Q[32]),
        .I3(Q[34]),
        .I4(q0_reg_0),
        .I5(Q[36]),
        .O(\ap_CS_fsm_reg[99] ));
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_2__2
       (.I0(con256_address0),
        .I1(q0_reg_1),
        .O(q0_reg_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF10)) 
    q0_reg_i_34
       (.I0(Q[31]),
        .I1(q0_reg_i_51__0_n_0),
        .I2(q0_reg_i_52_n_0),
        .I3(Q[33]),
        .I4(Q[35]),
        .I5(Q[37]),
        .O(\ap_CS_fsm_reg[101] ));
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_35__1
       (.I0(Q[33]),
        .I1(Q[31]),
        .I2(Q[37]),
        .I3(Q[35]),
        .O(\ap_CS_fsm_reg[105] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    q0_reg_i_36
       (.I0(\ap_CS_fsm_reg[169] ),
        .I1(Q[42]),
        .I2(Q[43]),
        .I3(Q[44]),
        .I4(Q[45]),
        .O(b_offset[2]));
  LUT6 #(
    .INIT(64'h55555555FFFFFFFD)) 
    q0_reg_i_37__0
       (.I0(\ap_CS_fsm_reg[169] ),
        .I1(Q[41]),
        .I2(Q[40]),
        .I3(Q[39]),
        .I4(Q[38]),
        .I5(q0_reg_i_17__0_0),
        .O(b_offset[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000FE)) 
    q0_reg_i_38
       (.I0(q0_reg_i_17__0),
        .I1(Q[44]),
        .I2(Q[45]),
        .I3(Q[47]),
        .I4(Q[46]),
        .I5(Q[48]),
        .O(b_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_40__0
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(Q[23]),
        .O(q0_reg_i_40__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_41__0
       (.I0(Q[24]),
        .I1(Q[22]),
        .I2(Q[28]),
        .I3(Q[26]),
        .O(q0_reg_i_41__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_42__0
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(Q[13]),
        .I3(Q[11]),
        .O(q0_reg_i_42__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_43__0
       (.I0(Q[15]),
        .I1(Q[17]),
        .O(q0_reg_i_43__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    q0_reg_i_44
       (.I0(Q[16]),
        .I1(Q[14]),
        .I2(Q[20]),
        .I3(Q[18]),
        .O(q0_reg_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_45__0
       (.I0(Q[6]),
        .I1(Q[8]),
        .O(q0_reg_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFEF)) 
    q0_reg_i_46__0
       (.I0(Q[25]),
        .I1(Q[23]),
        .I2(q0_reg_i_43__0_n_0),
        .I3(q0_reg_i_53__0_n_0),
        .I4(Q[19]),
        .I5(Q[21]),
        .O(q0_reg_i_46__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    q0_reg_i_47__0
       (.I0(Q[27]),
        .I1(Q[29]),
        .O(q0_reg_i_47__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h000000FE)) 
    q0_reg_i_48__0
       (.I0(Q[22]),
        .I1(Q[24]),
        .I2(q0_reg_i_54__0_n_0),
        .I3(Q[28]),
        .I4(Q[26]),
        .O(q0_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    q0_reg_i_49
       (.I0(q0_reg_i_55__0_n_0),
        .I1(Q[28]),
        .I2(q0_reg_i_56_n_0),
        .I3(q0_reg_i_57__0_n_0),
        .I4(Q[34]),
        .I5(q0_reg_0),
        .O(\ap_CS_fsm_reg[91] ));
  LUT3 #(
    .INIT(8'h01)) 
    q0_reg_i_50__0
       (.I0(Q[48]),
        .I1(Q[47]),
        .I2(Q[46]),
        .O(\ap_CS_fsm_reg[169] ));
  LUT6 #(
    .INIT(64'h4544454545444544)) 
    q0_reg_i_51__0
       (.I0(Q[29]),
        .I1(Q[27]),
        .I2(Q[25]),
        .I3(Q[23]),
        .I4(Q[21]),
        .I5(Q[19]),
        .O(q0_reg_i_51__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_52
       (.I0(q0_reg_i_58_n_0),
        .I1(q0_reg_i_40__0_n_0),
        .I2(Q[21]),
        .I3(Q[19]),
        .I4(Q[17]),
        .O(q0_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    q0_reg_i_53__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(q0_reg_i_53__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    q0_reg_i_54__0
       (.I0(Q[20]),
        .I1(Q[18]),
        .I2(q0_reg_i_59__0_n_0),
        .I3(Q[14]),
        .I4(Q[16]),
        .O(q0_reg_i_54__0_n_0));
  LUT6 #(
    .INIT(64'h0002000200000002)) 
    q0_reg_i_55__0
       (.I0(q0_reg_i_60__0_n_0),
        .I1(Q[14]),
        .I2(Q[22]),
        .I3(Q[18]),
        .I4(Q[10]),
        .I5(Q[12]),
        .O(q0_reg_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF3302)) 
    q0_reg_i_56
       (.I0(Q[16]),
        .I1(Q[22]),
        .I2(Q[18]),
        .I3(Q[20]),
        .I4(Q[32]),
        .I5(Q[24]),
        .O(q0_reg_i_56_n_0));
  LUT4 #(
    .INIT(16'h00F2)) 
    q0_reg_i_57__0
       (.I0(Q[26]),
        .I1(Q[28]),
        .I2(Q[30]),
        .I3(Q[32]),
        .O(q0_reg_i_57__0_n_0));
  LUT5 #(
    .INIT(32'h0000DFDD)) 
    q0_reg_i_58
       (.I0(q0_reg_i_61_n_0),
        .I1(Q[13]),
        .I2(Q[11]),
        .I3(Q[9]),
        .I4(Q[15]),
        .O(q0_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    q0_reg_i_59__0
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(q0_reg_i_59__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF00FFFFFFBA)) 
    q0_reg_i_60__0
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[12]),
        .I4(q0_reg_i_62_n_0),
        .I5(Q[6]),
        .O(q0_reg_i_60__0_n_0));
  LUT5 #(
    .INIT(32'hEEFEEEFF)) 
    q0_reg_i_61
       (.I0(Q[11]),
        .I1(Q[7]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[1]),
        .O(q0_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q0_reg_i_62
       (.I0(Q[8]),
        .I1(Q[10]),
        .O(q0_reg_i_62_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W
   (\ap_CS_fsm_reg[236] ,
    \ap_CS_fsm_reg[238] ,
    D,
    \q0_reg[7]_0 ,
    Q,
    DOADO,
    E,
    ap_clk,
    d0,
    p_0_in__0,
    fin_2_address0);
  output \ap_CS_fsm_reg[236] ;
  output \ap_CS_fsm_reg[238] ;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  input [17:0]Q;
  input [7:0]DOADO;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__0;
  input [4:0]fin_2_address0;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [17:0]Q;
  wire \ap_CS_fsm_reg[236] ;
  wire \ap_CS_fsm_reg[238] ;
  wire ap_clk;
  wire \bytelen_offset_cast_reg_145[4]_i_5_n_0 ;
  wire [7:0]d0;
  wire [4:0]fin_2_address0;
  wire p_0_in__0;
  wire [7:0]q00__0;
  wire [7:0]\q0_reg[7]_0 ;
  wire ram_reg_0_31_0_0_i_16__3_n_0;

  LUT4 #(
    .INIT(16'h0001)) 
    \bytelen_offset_cast_reg_145[4]_i_3 
       (.I0(Q[9]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(\bytelen_offset_cast_reg_145[4]_i_5_n_0 ),
        .O(\ap_CS_fsm_reg[238] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bytelen_offset_cast_reg_145[4]_i_5 
       (.I0(Q[11]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[15]),
        .I4(Q[7]),
        .I5(Q[17]),
        .O(\bytelen_offset_cast_reg_145[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[0]_i_1__0 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(DOADO[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[1]_i_1__0 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(DOADO[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[2]_i_1__0 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(DOADO[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[3]_i_1__0 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(DOADO[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[4]_i_1__0 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(DOADO[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[5]_i_1__0 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(DOADO[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[6]_i_1__0 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(DOADO[6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[7]_i_2__0 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(DOADO[7]),
        .O(D[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__0[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[0]),
        .O(q00__0[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_16__3
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[12]),
        .I4(Q[14]),
        .I5(Q[16]),
        .O(ram_reg_0_31_0_0_i_16__3_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_0_31_0_0_i_9__3
       (.I0(ram_reg_0_31_0_0_i_16__3_n_0),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[238] ),
        .O(\ap_CS_fsm_reg[236] ));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[1]),
        .O(q00__0[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[2]),
        .O(q00__0[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[3]),
        .O(q00__0[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[4]),
        .O(q00__0[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[5]),
        .O(q00__0[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[6]),
        .O(q00__0[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(fin_2_address0[0]),
        .A1(fin_2_address0[1]),
        .A2(fin_2_address0[2]),
        .A3(fin_2_address0[3]),
        .A4(fin_2_address0[4]),
        .D(d0[7]),
        .O(q00__0[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_7
   (\ap_CS_fsm_reg[59] ,
    D,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    Q,
    DOADO,
    E,
    ap_clk,
    d0,
    p_0_in,
    fin_3_address0);
  output \ap_CS_fsm_reg[59] ;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [8:0]Q;
  input [7:0]DOADO;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [4:0]fin_3_address0;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[59] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [4:0]fin_3_address0;
  wire p_0_in;
  wire [7:0]q00;
  wire \q0[7]_i_6_n_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;

  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[0]_i_1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(DOADO[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[1]_i_1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(DOADO[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[2]_i_1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(DOADO[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[3]_i_1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(DOADO[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[4]_i_1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(DOADO[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[5]_i_1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(DOADO[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[6]_i_1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(DOADO[6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[7]_i_2 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(DOADO[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \q0[7]_i_3__4 
       (.I0(\q0_reg[7]_1 ),
        .I1(\q0[7]_i_6_n_0 ),
        .I2(Q[4]),
        .I3(Q[7]),
        .I4(Q[6]),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q0[7]_i_6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\q0[7]_i_6_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fin_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(fin_3_address0[0]),
        .A1(fin_3_address0[1]),
        .A2(fin_3_address0[2]),
        .A3(fin_3_address0[3]),
        .A4(fin_3_address0[4]),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_8
   (d0,
    \q0_reg[0]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    Q,
    \ap_CS_fsm_reg[240] ,
    \ap_CS_fsm_reg[220] ,
    \ap_CS_fsm_reg[230] ,
    DIBDI,
    \q1_reg[0] ,
    lk_d0,
    \q0_reg[0]_1 ,
    DOBDO,
    ram_reg,
    \q0_reg[7]_2 ,
    grp_ClefiaF1Xor_fu_702_dst_offset1,
    q0,
    E,
    ap_clk,
    \q0_reg[7]_3 ,
    p_0_in__2,
    fout_2_address0);
  output [7:0]d0;
  output \q0_reg[0]_0 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[3]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[7]_0 ;
  output [7:0]\q0_reg[7]_1 ;
  output [7:0]Q;
  output \ap_CS_fsm_reg[240] ;
  output \ap_CS_fsm_reg[220] ;
  output \ap_CS_fsm_reg[230] ;
  output [3:0]DIBDI;
  input \q1_reg[0] ;
  input [7:0]lk_d0;
  input \q0_reg[0]_1 ;
  input [7:0]DOBDO;
  input [36:0]ram_reg;
  input [7:0]\q0_reg[7]_2 ;
  input grp_ClefiaF1Xor_fu_702_dst_offset1;
  input [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]\q0_reg[7]_3 ;
  input p_0_in__2;
  input [4:0]fout_2_address0;

  wire [3:0]DIBDI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[220] ;
  wire \ap_CS_fsm_reg[230] ;
  wire \ap_CS_fsm_reg[240] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [4:0]fout_2_address0;
  wire grp_ClefiaF1Xor_fu_702_dst_offset1;
  wire [7:0]lk_d0;
  wire p_0_in__2;
  wire [7:0]q0;
  wire [7:0]q00__2;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire q0_reg_i_28__0_n_0;
  wire q0_reg_i_29_n_0;
  wire q0_reg_i_30__0_n_0;
  wire q0_reg_i_52__0_n_0;
  wire \q1_reg[0] ;
  wire [36:0]ram_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \add_ln162_reg_397[4]_i_2 
       (.I0(ram_reg[17]),
        .I1(ram_reg[14]),
        .I2(ram_reg[20]),
        .I3(ram_reg[23]),
        .I4(ram_reg[8]),
        .I5(ram_reg[35]),
        .O(\ap_CS_fsm_reg[220] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__2[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_11__2
       (.I0(grp_ClefiaF1Xor_fu_702_dst_offset1),
        .I1(q0_reg_i_28__0_n_0),
        .I2(ram_reg[19]),
        .I3(ram_reg[7]),
        .I4(ram_reg[22]),
        .I5(ram_reg[16]),
        .O(\ap_CS_fsm_reg[230] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    q0_reg_i_12__3
       (.I0(q0_reg_i_29_n_0),
        .I1(q0_reg_i_30__0_n_0),
        .I2(ram_reg[21]),
        .I3(ram_reg[24]),
        .I4(ram_reg[18]),
        .O(\ap_CS_fsm_reg[240] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_28__0
       (.I0(ram_reg[28]),
        .I1(ram_reg[25]),
        .I2(ram_reg[31]),
        .I3(ram_reg[34]),
        .I4(ram_reg[10]),
        .I5(ram_reg[13]),
        .O(q0_reg_i_28__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_29
       (.I0(ram_reg[29]),
        .I1(ram_reg[32]),
        .I2(ram_reg[26]),
        .I3(\ap_CS_fsm_reg[220] ),
        .O(q0_reg_i_29_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    q0_reg_i_30__0
       (.I0(ram_reg[6]),
        .I1(ram_reg[27]),
        .I2(ram_reg[30]),
        .I3(ram_reg[33]),
        .I4(q0_reg_i_52__0_n_0),
        .O(q0_reg_i_30__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_52__0
       (.I0(ram_reg[11]),
        .I1(ram_reg[9]),
        .I2(ram_reg[15]),
        .I3(ram_reg[12]),
        .O(q0_reg_i_52__0_n_0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [0]),
        .O(q00__2[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_13__3
       (.I0(Q[0]),
        .I1(ram_reg[36]),
        .I2(q0[0]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [0]),
        .O(\q0_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_1__2
       (.I0(\q0_reg[0]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[0]),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_1__4
       (.I0(Q[0]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[0]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [0]),
        .O(\q0_reg[7]_1 [0]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [1]),
        .O(q00__2[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_1__2
       (.I0(\q0_reg[1]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[1]),
        .O(d0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_1_1_i_1__4
       (.I0(Q[1]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[1]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [1]),
        .O(\q0_reg[7]_1 [1]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [2]),
        .O(q00__2[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_1__2
       (.I0(\q0_reg[2]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[2]),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_2_2_i_1__4
       (.I0(Q[2]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[2]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [2]),
        .O(\q0_reg[7]_1 [2]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [3]),
        .O(q00__2[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_3_3_i_1__2
       (.I0(\q0_reg[3]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[3]),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_3_3_i_1__4
       (.I0(Q[3]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[3]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [3]),
        .O(\q0_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_3_3_i_2__0
       (.I0(Q[3]),
        .I1(ram_reg[36]),
        .I2(q0[3]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [3]),
        .O(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [4]),
        .O(q00__2[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_1__2
       (.I0(\q0_reg[4]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[4]),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_4_4_i_1__4
       (.I0(Q[4]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[4]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [4]),
        .O(\q0_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_4_4_i_2__0
       (.I0(Q[4]),
        .I1(ram_reg[36]),
        .I2(q0[4]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [4]),
        .O(\q0_reg[4]_0 ));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [5]),
        .O(q00__2[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_5_5_i_1__2
       (.I0(\q0_reg[5]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[5]),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_5_5_i_1__4
       (.I0(Q[5]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[5]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [5]),
        .O(\q0_reg[7]_1 [5]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [6]),
        .O(q00__2[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_1__2
       (.I0(\q0_reg[6]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[6]),
        .O(d0[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_6_6_i_1__4
       (.I0(Q[6]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[6]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [6]),
        .O(\q0_reg[7]_1 [6]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(fout_2_address0[0]),
        .A1(fout_2_address0[1]),
        .A2(fout_2_address0[2]),
        .A3(fout_2_address0[3]),
        .A4(fout_2_address0[4]),
        .D(\q0_reg[7]_3 [7]),
        .O(q00__2[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_7_7_i_1__2
       (.I0(\q0_reg[7]_0 ),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[7]),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_7_7_i_1__4
       (.I0(Q[7]),
        .I1(\q0_reg[0]_1 ),
        .I2(DOBDO[7]),
        .I3(ram_reg[5]),
        .I4(\q0_reg[7]_2 [7]),
        .O(\q0_reg[7]_1 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_7_7_i_2__0
       (.I0(Q[7]),
        .I1(ram_reg[36]),
        .I2(q0[7]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [7]),
        .O(\q0_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    ram_reg_i_16__2
       (.I0(ram_reg[4]),
        .I1(ram_reg[3]),
        .I2(ram_reg[1]),
        .I3(ram_reg[2]),
        .I4(\q0_reg[6]_0 ),
        .O(DIBDI[3]));
  LUT5 #(
    .INIT(32'hCCEFCCEE)) 
    ram_reg_i_17__2
       (.I0(ram_reg[2]),
        .I1(ram_reg[4]),
        .I2(ram_reg[1]),
        .I3(ram_reg[3]),
        .I4(\q0_reg[5]_0 ),
        .O(DIBDI[2]));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    ram_reg_i_20__2
       (.I0(ram_reg[4]),
        .I1(ram_reg[3]),
        .I2(ram_reg[1]),
        .I3(ram_reg[2]),
        .I4(\q0_reg[2]_0 ),
        .O(DIBDI[1]));
  LUT5 #(
    .INIT(32'hCCEFCCEE)) 
    ram_reg_i_21__2
       (.I0(ram_reg[2]),
        .I1(ram_reg[4]),
        .I2(ram_reg[1]),
        .I3(ram_reg[3]),
        .I4(\q0_reg[1]_0 ),
        .O(DIBDI[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_35__1
       (.I0(Q[6]),
        .I1(ram_reg[36]),
        .I2(q0[6]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [6]),
        .O(\q0_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_36
       (.I0(Q[5]),
        .I1(ram_reg[36]),
        .I2(q0[5]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [5]),
        .O(\q0_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_37__1
       (.I0(Q[2]),
        .I1(ram_reg[36]),
        .I2(q0[2]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [2]),
        .O(\q0_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_38__0
       (.I0(Q[1]),
        .I1(ram_reg[36]),
        .I2(q0[1]),
        .I3(ram_reg[0]),
        .I4(\q0_reg[7]_2 [1]),
        .O(\q0_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_9
   (\ap_CS_fsm_reg[65] ,
    \ap_CS_fsm_reg[87] ,
    \q0_reg[7]_0 ,
    grp_ClefiaF1Xor_1_fu_543_dst_offset1,
    Q,
    grp_ClefiaF0Xor_2_fu_504_dst_offset1,
    E,
    ap_clk,
    d0,
    p_0_in__1,
    fout_3_address0);
  output \ap_CS_fsm_reg[65] ;
  output \ap_CS_fsm_reg[87] ;
  output [7:0]\q0_reg[7]_0 ;
  input grp_ClefiaF1Xor_1_fu_543_dst_offset1;
  input [19:0]Q;
  input grp_ClefiaF0Xor_2_fu_504_dst_offset1;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__1;
  input [4:0]fout_3_address0;

  wire [0:0]E;
  wire [19:0]Q;
  wire \ap_CS_fsm_reg[65] ;
  wire \ap_CS_fsm_reg[87] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [4:0]fout_3_address0;
  wire grp_ClefiaF0Xor_2_fu_504_dst_offset1;
  wire grp_ClefiaF1Xor_1_fu_543_dst_offset1;
  wire p_0_in__1;
  wire [7:0]q00__1;
  wire [7:0]\q0_reg[7]_0 ;
  wire q0_reg_i_28_n_0;
  wire q0_reg_i_29__0_n_0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__1[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_11__3
       (.I0(grp_ClefiaF1Xor_1_fu_543_dst_offset1),
        .I1(q0_reg_i_28_n_0),
        .I2(Q[11]),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[65] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    q0_reg_i_12__4
       (.I0(grp_ClefiaF0Xor_2_fu_504_dst_offset1),
        .I1(q0_reg_i_29__0_n_0),
        .I2(Q[14]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[87] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_28
       (.I0(Q[19]),
        .I1(Q[17]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(q0_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_29__0
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[16]),
        .I3(Q[18]),
        .I4(Q[10]),
        .I5(Q[12]),
        .O(q0_reg_i_29__0_n_0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[0]),
        .O(q00__1[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_1_1
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[1]),
        .O(q00__1[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_2_2
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[2]),
        .O(q00__1[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_3_3
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[3]),
        .O(q00__1[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_4_4
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[4]),
        .O(q00__1[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_5_5
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[5]),
        .O(q00__1[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_6_6
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[6]),
        .O(q00__1[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "fout_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_7_7
       (.A0(fout_3_address0[0]),
        .A1(fout_3_address0[1]),
        .A2(fout_3_address0[2]),
        .A3(fout_3_address0[3]),
        .A4(fout_3_address0[4]),
        .D(d0[7]),
        .O(q00__1[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W
   (\ap_CS_fsm_reg[379] ,
    \ap_CS_fsm_reg[423] ,
    D,
    \q0_reg[7]_0 ,
    grp_ByteCpy_119_fu_827_src_offset,
    Q,
    DOADO,
    E,
    ap_clk,
    d0,
    p_0_in__5,
    fin_address0);
  output \ap_CS_fsm_reg[379] ;
  output \ap_CS_fsm_reg[423] ;
  output [7:0]D;
  output [7:0]\q0_reg[7]_0 ;
  input [0:0]grp_ByteCpy_119_fu_827_src_offset;
  input [22:0]Q;
  input [7:0]DOADO;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__5;
  input [3:0]fin_address0;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [22:0]Q;
  wire \ap_CS_fsm_reg[379] ;
  wire \ap_CS_fsm_reg[423] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [3:0]fin_address0;
  wire [0:0]grp_ByteCpy_119_fu_827_src_offset;
  wire p_0_in__5;
  wire [7:0]q00__5;
  wire \q0[7]_i_6__0_n_0 ;
  wire \q0[7]_i_7_n_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire q0_reg_i_25__0_n_0;
  wire q0_reg_i_26__1_n_0;

  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[0]_i_1__1 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(DOADO[0]),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[1]_i_1__1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(DOADO[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[2]_i_1__1 
       (.I0(\q0_reg[7]_0 [2]),
        .I1(DOADO[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[3]_i_1__1 
       (.I0(\q0_reg[7]_0 [3]),
        .I1(DOADO[3]),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[4]_i_1__1 
       (.I0(\q0_reg[7]_0 [4]),
        .I1(DOADO[4]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[5]_i_1__1 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(DOADO[5]),
        .O(D[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[6]_i_1__1 
       (.I0(\q0_reg[7]_0 [6]),
        .I1(DOADO[6]),
        .O(D[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dst_03_fu_50[7]_i_2__1 
       (.I0(\q0_reg[7]_0 [7]),
        .I1(DOADO[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \q0[7]_i_3__5 
       (.I0(grp_ByteCpy_119_fu_827_src_offset),
        .I1(\q0[7]_i_6__0_n_0 ),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[7]),
        .O(\ap_CS_fsm_reg[379] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \q0[7]_i_6__0 
       (.I0(Q[3]),
        .I1(Q[17]),
        .I2(Q[13]),
        .I3(Q[21]),
        .I4(\q0[7]_i_7_n_0 ),
        .O(\q0[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[7]_i_7 
       (.I0(Q[19]),
        .I1(Q[1]),
        .I2(Q[15]),
        .I3(Q[5]),
        .O(\q0[7]_i_7_n_0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__5[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    q0_reg_i_11__4
       (.I0(q0_reg_i_25__0_n_0),
        .I1(q0_reg_i_26__1_n_0),
        .I2(Q[20]),
        .I3(Q[16]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[423] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_25__0
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(q0_reg_i_25__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_26__1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[22]),
        .I3(Q[18]),
        .O(q0_reg_i_26__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00__5[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00__5[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00__5[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00__5[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00__5[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00__5[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00__5[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(fin_address0[0]),
        .A1(fin_address0[1]),
        .A2(fin_address0[2]),
        .A3(fin_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00__5[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_10
   (\ap_CS_fsm_reg[385] ,
    d0,
    \q0_reg[7]_0 ,
    Q,
    q0_reg,
    \q1_reg[0] ,
    lk_d0,
    E,
    ap_clk,
    \q0_reg[7]_1 ,
    p_0_in__6,
    fout_address0);
  output \ap_CS_fsm_reg[385] ;
  output [7:0]d0;
  output [7:0]\q0_reg[7]_0 ;
  input [7:0]Q;
  input q0_reg;
  input \q1_reg[0] ;
  input [7:0]lk_d0;
  input [0:0]E;
  input ap_clk;
  input [7:0]\q0_reg[7]_1 ;
  input p_0_in__6;
  input [3:0]fout_address0;

  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[385] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [3:0]fout_address0;
  wire [7:0]lk_d0;
  wire p_0_in__6;
  wire [7:0]q00__6;
  wire q0_reg;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire q0_reg_i_23__1_n_0;
  wire \q1_reg[0] ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00__6[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    q0_reg_i_10__7
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(q0_reg_i_23__1_n_0),
        .I5(q0_reg),
        .O(\ap_CS_fsm_reg[385] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    q0_reg_i_23__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(q0_reg_i_23__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [0]),
        .O(q00__6[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(\q0_reg[7]_0 [0]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[0]),
        .O(d0[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [1]),
        .O(q00__6[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(\q0_reg[7]_0 [1]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[1]),
        .O(d0[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [2]),
        .O(q00__6[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(\q0_reg[7]_0 [2]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[2]),
        .O(d0[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [3]),
        .O(q00__6[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(\q0_reg[7]_0 [3]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[3]),
        .O(d0[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [4]),
        .O(q00__6[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(\q0_reg[7]_0 [4]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[4]),
        .O(d0[4]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [5]),
        .O(q00__6[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(\q0_reg[7]_0 [5]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[5]),
        .O(d0[5]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [6]),
        .O(q00__6[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(\q0_reg[7]_0 [6]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[6]),
        .O(d0[6]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(fout_address0[0]),
        .A1(fout_address0[1]),
        .A2(fout_address0[2]),
        .A3(fout_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_1 [7]),
        .O(q00__6[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(\q0_reg[7]_0 [7]),
        .I1(\q1_reg[0] ),
        .I2(lk_d0[7]),
        .O(d0[7]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W
   (\ap_CS_fsm_reg[439] ,
    \ap_CS_fsm_reg[451] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    Q,
    E,
    ap_clk,
    d0,
    p_0_in__7,
    lk_2_address0,
    grp_ClefiaDoubleSwap_fu_877_lk_address1,
    \q0_reg[7]_1 );
  output \ap_CS_fsm_reg[439] ;
  output \ap_CS_fsm_reg[451] ;
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  input [8:0]Q;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__7;
  input [3:0]lk_2_address0;
  input [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address1;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [8:0]Q;
  wire \ap_CS_fsm_reg[439] ;
  wire \ap_CS_fsm_reg[451] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [3:0]grp_ClefiaDoubleSwap_fu_877_lk_address1;
  wire [3:0]lk_2_address0;
  wire p_0_in__7;
  wire [7:0]q00__7;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10__1;
  wire [7:0]\q1_reg[7]_0 ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__7[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \q1[7]_i_3 
       (.I0(\ap_CS_fsm_reg[451] ),
        .I1(Q[0]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\ap_CS_fsm_reg[439] ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[4]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[5]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[6]),
        .Q(\q1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__1[7]),
        .Q(\q1_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10__1[0]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10__1[1]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10__1[2]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10__1[3]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10__1[4]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10__1[5]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10__1[6]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "lk_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(lk_2_address0[0]),
        .A1(lk_2_address0[1]),
        .A2(lk_2_address0[2]),
        .A3(lk_2_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10__1[7]),
        .DPRA0(grp_ClefiaDoubleSwap_fu_877_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_fu_877_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_fu_877_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_fu_877_lk_address1[3]),
        .DPRA4(1'b0),
        .SPO(q00__7[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_39__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\ap_CS_fsm_reg[451] ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W
   (grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    \q1_reg[7]_1 ,
    Q,
    E,
    ap_clk,
    d0,
    p_0_in__4,
    lk_1_address0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1,
    \q0_reg[7]_1 );
  output grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input [6:0]Q;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__4;
  input [4:0]lk_1_address0;
  input [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [6:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  wire [4:0]lk_1_address0;
  wire p_0_in__4;
  wire [7:0]q00__4;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10__0;
  wire [7:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire ram_reg_0_31_0_0_i_21__1_n_0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00__4[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[4]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[5]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[6]),
        .Q(\q1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10__0[7]),
        .Q(\q1_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[0]),
        .DPO(q10__0[0]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_31_0_0_i_12__3
       (.I0(\q1_reg[7]_1 ),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(ram_reg_0_31_0_0_i_21__1_n_0),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_31_0_0_i_21__1
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[1]),
        .O(ram_reg_0_31_0_0_i_21__1_n_0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[1]),
        .DPO(q10__0[1]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[2]),
        .DPO(q10__0[2]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[3]),
        .DPO(q10__0[3]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[4]),
        .DPO(q10__0[4]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[5]),
        .DPO(q10__0[5]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[6]),
        .DPO(q10__0[6]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(lk_1_address0[0]),
        .A1(lk_1_address0[1]),
        .A2(lk_1_address0[2]),
        .A3(lk_1_address0[3]),
        .A4(lk_1_address0[4]),
        .D(d0[7]),
        .DPO(q10__0[7]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__4[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_13
   (DIBDI,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_q1,
    \q0_reg[1]_0 ,
    Q,
    \ap_CS_fsm_reg[123] ,
    \q1_reg[7]_0 ,
    grp_ByteXor_113_fu_597_a_offset1,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \trunc_ln259_reg_889_reg[0] ,
    \tmp_8_reg_804_reg[6] ,
    ram_reg_2,
    \q0_reg[7]_0 ,
    ram_reg_0_31_0_0_i_7__2,
    \q0_reg[7]_1 ,
    ram_reg_3,
    E,
    ap_clk,
    d0,
    p_0_in__3,
    lk_address0,
    grp_ClefiaDoubleSwap_1_fu_637_lk_address1,
    grp_ClefiaDoubleSwap_1_fu_637_lk_offset1,
    \q0_reg[7]_2 );
  output [0:0]DIBDI;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  output [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  output \q0_reg[1]_0 ;
  output [7:0]Q;
  output \ap_CS_fsm_reg[123] ;
  output [1:0]\q1_reg[7]_0 ;
  output grp_ByteXor_113_fu_597_a_offset1;
  input [2:0]ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input \trunc_ln259_reg_889_reg[0] ;
  input [7:0]\tmp_8_reg_804_reg[6] ;
  input ram_reg_2;
  input \q0_reg[7]_0 ;
  input [11:0]ram_reg_0_31_0_0_i_7__2;
  input \q0_reg[7]_1 ;
  input [7:0]ram_reg_3;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__3;
  input [4:0]lk_address0;
  input [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  input grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  input [0:0]\q0_reg[7]_2 ;

  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[123] ;
  wire ap_clk;
  wire [7:0]d0;
  wire grp_ByteXor_113_fu_597_a_offset1;
  wire [3:0]grp_ClefiaDoubleSwap_1_fu_637_lk_address1;
  wire grp_ClefiaDoubleSwap_1_fu_637_lk_offset1;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q0;
  wire [7:0]grp_ClefiaDoubleSwap_1_fu_637_lk_q1;
  wire [4:0]lk_address0;
  wire p_0_in__3;
  wire [7:0]q00__3;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [0:0]\q0_reg[7]_2 ;
  wire [7:0]q10;
  wire \q1[7]_i_3__0_n_0 ;
  wire [1:0]\q1_reg[7]_0 ;
  wire \q1_reg_n_0_[1] ;
  wire \q1_reg_n_0_[2] ;
  wire \q1_reg_n_0_[3] ;
  wire \q1_reg_n_0_[4] ;
  wire \q1_reg_n_0_[5] ;
  wire \q1_reg_n_0_[6] ;
  wire [2:0]ram_reg;
  wire ram_reg_0;
  wire [11:0]ram_reg_0_31_0_0_i_7__2;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_64_n_0;
  wire [7:0]\tmp_8_reg_804_reg[6] ;
  wire \trunc_ln259_reg_889_reg[0] ;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_2 ),
        .D(q00__3[7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q1[7]_i_2__0 
       (.I0(\q0_reg[7]_0 ),
        .I1(\q1[7]_i_3__0_n_0 ),
        .I2(ram_reg_0_31_0_0_i_7__2[0]),
        .I3(ram_reg_0_31_0_0_i_7__2[4]),
        .I4(ram_reg_0_31_0_0_i_7__2[8]),
        .I5(\q0_reg[7]_1 ),
        .O(\ap_CS_fsm_reg[123] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \q1[7]_i_3__0 
       (.I0(ram_reg_0_31_0_0_i_7__2[6]),
        .I1(ram_reg_0_31_0_0_i_7__2[10]),
        .I2(ram_reg_0_31_0_0_i_7__2[2]),
        .O(\q1[7]_i_3__0_n_0 ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(\q1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(\q1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(\q1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(\q1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_31_0_0_i_19__1
       (.I0(ram_reg_0_31_0_0_i_7__2[1]),
        .I1(ram_reg_0_31_0_0_i_7__2[3]),
        .I2(ram_reg_0_31_0_0_i_7__2[9]),
        .I3(ram_reg_0_31_0_0_i_7__2[11]),
        .I4(ram_reg_0_31_0_0_i_7__2[7]),
        .I5(ram_reg_0_31_0_0_i_7__2[5]),
        .O(grp_ByteXor_113_fu_597_a_offset1));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_1_1
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_2_2
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_3_3
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_4_4
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_5_5
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_6_6
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "lk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_7_7
       (.A0(lk_address0[0]),
        .A1(lk_address0[1]),
        .A2(lk_address0[2]),
        .A3(lk_address0[3]),
        .A4(lk_address0[4]),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[0]),
        .DPRA1(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[1]),
        .DPRA2(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[2]),
        .DPRA3(grp_ClefiaDoubleSwap_1_fu_637_lk_address1[3]),
        .DPRA4(grp_ClefiaDoubleSwap_1_fu_637_lk_offset1),
        .SPO(q00__3[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_i_25
       (.I0(ram_reg_i_64_n_0),
        .I1(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]),
        .I2(ram_reg[1]),
        .I3(ram_reg[2]),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]),
        .O(DIBDI));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35__0
       (.I0(\q1_reg[7]_0 [1]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[7]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[7]));
  LUT6 #(
    .INIT(64'h0047FF47FFFFFFFF)) 
    ram_reg_i_49
       (.I0(Q[1]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [1]),
        .I3(ram_reg_1),
        .I4(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .I5(ram_reg_2),
        .O(\q0_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h505F505C505F535F)) 
    ram_reg_i_64
       (.I0(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]),
        .I1(ram_reg[0]),
        .I2(ram_reg_0),
        .I3(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[1]),
        .I4(ram_reg_1),
        .I5(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]),
        .O(ram_reg_i_64_n_0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[0]_i_1 
       (.I0(Q[1]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [1]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[1]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[1]_i_1 
       (.I0(Q[2]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [2]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[2]_i_1 
       (.I0(Q[3]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [3]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[3]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[3]_i_1 
       (.I0(Q[4]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [4]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[4]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[4]_i_1 
       (.I0(Q[5]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [5]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[5]_i_1 
       (.I0(Q[6]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [6]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_804[6]_i_1 
       (.I0(Q[7]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [7]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[7]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln246_reg_789[0]_i_1 
       (.I0(Q[0]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(\tmp_8_reg_804_reg[6] [0]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q0[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[0]_i_1 
       (.I0(\q1_reg[7]_0 [0]),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[0]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[0]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[1]_i_1 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[1]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[2]_i_1 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[2]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[3]_i_1 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[3]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[4]_i_1 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[4]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[4]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[5]_i_1 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[5]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[5]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln261_reg_904[6]_i_1 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(\trunc_ln259_reg_889_reg[0] ),
        .I2(ram_reg_3[6]),
        .O(grp_ClefiaDoubleSwap_1_fu_637_lk_q1[6]));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[336] ,
    \ap_CS_fsm_reg[174] ,
    d0,
    \ap_CS_fsm_reg[340] ,
    ap_clk,
    skey256_ce1,
    ram_reg_0,
    ram_reg_1,
    ADDRBWRADDR,
    DIBDI,
    WEBWE,
    Q,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    ram_reg_0_31_7_7_i_1__3_0);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output \ap_CS_fsm_reg[336] ;
  output \ap_CS_fsm_reg[174] ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[340] ;
  input ap_clk;
  input skey256_ce1;
  input ram_reg_0;
  input [3:0]ram_reg_1;
  input [4:0]ADDRBWRADDR;
  input [7:0]DIBDI;
  input [0:0]WEBWE;
  input [11:0]Q;
  input \q0_reg[7] ;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [7:0]\q0_reg[7]_2 ;
  input [7:0]ram_reg_0_31_7_7_i_1__3_0;

  wire [4:0]ADDRBWRADDR;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [11:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[174] ;
  wire \ap_CS_fsm_reg[336] ;
  wire \ap_CS_fsm_reg[340] ;
  wire ap_clk;
  wire [7:0]d0;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire ram_reg_0;
  wire ram_reg_0_31_0_0_i_8__4_n_0;
  wire ram_reg_0_31_1_1_i_2_n_0;
  wire ram_reg_0_31_2_2_i_2_n_0;
  wire ram_reg_0_31_3_3_i_2_n_0;
  wire ram_reg_0_31_4_4_i_2_n_0;
  wire ram_reg_0_31_5_5_i_2_n_0;
  wire ram_reg_0_31_6_6_i_2_n_0;
  wire [7:0]ram_reg_0_31_7_7_i_1__3_0;
  wire ram_reg_0_31_7_7_i_2_n_0;
  wire [3:0]ram_reg_1;
  wire [4:4]skey256_address1;
  wire skey256_ce1;
  wire [6:5]skey256_d1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "inst/grp_ClefiaKeySet_fu_347/skey256_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,skey256_address1,ram_reg_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,skey256_d1,1'b0,1'b0,skey256_d1,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(skey256_ce1),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({skey256_address1,skey256_address1}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_0_0_i_1__3
       (.I0(ram_reg_0_31_0_0_i_8__4_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [0]),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_0_0_i_8__4
       (.I0(DOBDO[0]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[0]),
        .O(ram_reg_0_31_0_0_i_8__4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_1_1_i_1__3
       (.I0(ram_reg_0_31_1_1_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [1]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [1]),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_1_1_i_2
       (.I0(DOBDO[1]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[1]),
        .O(ram_reg_0_31_1_1_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_2_2_i_1__3
       (.I0(ram_reg_0_31_2_2_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [2]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [2]),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_2_2_i_2
       (.I0(DOBDO[2]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[2]),
        .O(ram_reg_0_31_2_2_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_3_3_i_1__3
       (.I0(ram_reg_0_31_3_3_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [3]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [3]),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_3_3_i_2
       (.I0(DOBDO[3]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[3]),
        .O(ram_reg_0_31_3_3_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_4_4_i_1__3
       (.I0(ram_reg_0_31_4_4_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [4]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [4]),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_4_4_i_2
       (.I0(DOBDO[4]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[4]),
        .O(ram_reg_0_31_4_4_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_5_5_i_1__3
       (.I0(ram_reg_0_31_5_5_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [5]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [5]),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_5_5_i_2
       (.I0(DOBDO[5]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[5]),
        .O(ram_reg_0_31_5_5_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_6_6_i_1__3
       (.I0(ram_reg_0_31_6_6_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [6]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [6]),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_6_6_i_2
       (.I0(DOBDO[6]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[6]),
        .O(ram_reg_0_31_6_6_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_31_7_7_i_1__3
       (.I0(ram_reg_0_31_7_7_i_2_n_0),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [7]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [7]),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_31_7_7_i_2
       (.I0(DOBDO[7]),
        .I1(Q[4]),
        .I2(ram_reg_0_31_7_7_i_1__3_0[7]),
        .O(ram_reg_0_31_7_7_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_13__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(skey256_d1[6]));
  LUT3 #(
    .INIT(8'hBA)) 
    ram_reg_i_14__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(skey256_d1[5]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_24__1
       (.I0(Q[11]),
        .I1(Q[5]),
        .O(\ap_CS_fsm_reg[340] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_26__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\ap_CS_fsm_reg[174] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(skey256_address1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_i_41__2
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(\ap_CS_fsm_reg[174] ),
        .O(\ap_CS_fsm_reg[336] ));
endmodule

(* ORIG_REF_NAME = "clefia_ClefiaKeySet_skey_ROM_AUTO_1R" *) 
module design_1_clefia_0_0_clefia_ClefiaKeySet_skey_ROM_AUTO_1R
   (DIBDI,
    Q,
    \ap_CS_fsm_reg[171] ,
    \ap_CS_fsm_reg[459] ,
    \ap_CS_fsm_reg[143] ,
    d0,
    \ap_CS_fsm_reg[471] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    \reg_569_reg[2] ,
    icmp_ln401_reg_908,
    \reg_569_reg[2]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[7]_1 ,
    E,
    D,
    ap_clk,
    \q1_reg[7]_1 ,
    \q1_reg[7]_2 );
  output [3:0]DIBDI;
  output [7:0]Q;
  output \ap_CS_fsm_reg[171] ;
  output \ap_CS_fsm_reg[459] ;
  output \ap_CS_fsm_reg[143] ;
  output [7:0]d0;
  output \ap_CS_fsm_reg[471] ;
  output [3:0]\q1_reg[7]_0 ;
  input [14:0]\q0_reg[7]_0 ;
  input [3:0]ram_reg;
  input [3:0]ram_reg_0;
  input ram_reg_1;
  input \reg_569_reg[2] ;
  input icmp_ln401_reg_908;
  input \reg_569_reg[2]_0 ;
  input \q0_reg[0]_0 ;
  input [7:0]\q0_reg[7]_1 ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;
  input [0:0]\q1_reg[7]_1 ;
  input [3:0]\q1_reg[7]_2 ;

  wire [7:0]D;
  wire [3:0]DIBDI;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[143] ;
  wire \ap_CS_fsm_reg[171] ;
  wire \ap_CS_fsm_reg[459] ;
  wire \ap_CS_fsm_reg[471] ;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp_ln401_reg_908;
  wire \q0_reg[0]_0 ;
  wire [14:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire [3:0]\q1_reg[7]_0 ;
  wire [0:0]\q1_reg[7]_1 ;
  wire [3:0]\q1_reg[7]_2 ;
  wire [3:0]ram_reg;
  wire [3:0]ram_reg_0;
  wire ram_reg_1;
  wire \reg_569_reg[2] ;
  wire \reg_569_reg[2]_0 ;

  LUT2 #(
    .INIT(4'h1)) 
    g0_b7__0_i_2
       (.I0(\q0_reg[7]_0 [14]),
        .I1(\q0_reg[7]_0 [9]),
        .O(\ap_CS_fsm_reg[471] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    g0_b7__0_i_3
       (.I0(\q0_reg[7]_0 [12]),
        .I1(\q0_reg[7]_0 [13]),
        .I2(\q0_reg[7]_0 [10]),
        .I3(\q0_reg[7]_0 [11]),
        .I4(\ap_CS_fsm_reg[143] ),
        .O(\ap_CS_fsm_reg[459] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    g0_b7__0_i_5
       (.I0(\q0_reg[7]_0 [3]),
        .I1(\q0_reg[7]_0 [4]),
        .I2(\q0_reg[7]_0 [2]),
        .I3(\q0_reg[7]_0 [6]),
        .I4(\q0_reg[7]_0 [5]),
        .I5(\q0_reg[7]_0 [1]),
        .O(\ap_CS_fsm_reg[143] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(\q1_reg[7]_1 ),
        .D(\q1_reg[7]_2 [0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[7]_1 ),
        .D(\q1_reg[7]_2 [1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(\q1_reg[7]_1 ),
        .D(\q1_reg[7]_2 [2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[7]_1 ),
        .D(\q1_reg[7]_2 [3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(Q[0]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__1
       (.I0(Q[1]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__1
       (.I0(Q[2]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__1
       (.I0(Q[3]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__1
       (.I0(Q[4]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__1
       (.I0(Q[5]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__1
       (.I0(Q[6]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1__1
       (.I0(Q[7]),
        .I1(\q0_reg[0]_0 ),
        .I2(\q0_reg[7]_1 [7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_15__2
       (.I0(Q[7]),
        .I1(\q0_reg[7]_0 [0]),
        .I2(ram_reg[3]),
        .I3(\q0_reg[7]_0 [8]),
        .I4(ram_reg_0[3]),
        .I5(ram_reg_1),
        .O(DIBDI[3]));
  LUT6 #(
    .INIT(64'hFFE200E2FFFFFFFF)) 
    ram_reg_i_18__2
       (.I0(Q[4]),
        .I1(\q0_reg[7]_0 [0]),
        .I2(ram_reg[2]),
        .I3(\q0_reg[7]_0 [8]),
        .I4(ram_reg_0[2]),
        .I5(ram_reg_1),
        .O(DIBDI[2]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    ram_reg_i_19__2
       (.I0(Q[3]),
        .I1(\q0_reg[7]_0 [0]),
        .I2(ram_reg[1]),
        .I3(\q0_reg[7]_0 [8]),
        .I4(ram_reg_0[1]),
        .I5(ram_reg_1),
        .O(DIBDI[1]));
  LUT6 #(
    .INIT(64'hFFE200E2FFFFFFFF)) 
    ram_reg_i_22__2
       (.I0(Q[0]),
        .I1(\q0_reg[7]_0 [0]),
        .I2(ram_reg[0]),
        .I3(\q0_reg[7]_0 [8]),
        .I4(ram_reg_0[0]),
        .I5(ram_reg_1),
        .O(DIBDI[0]));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_i_28__0
       (.I0(\q0_reg[7]_0 [7]),
        .I1(\reg_569_reg[2] ),
        .I2(icmp_ln401_reg_908),
        .I3(\reg_569_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[171] ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi" *) 
module design_1_clefia_0_0_clefia_control_s_axi
   (\int_pt_shift0_reg[1]_0 ,
    \int_pt_shift0_reg[0]_0 ,
    \int_Clefia_enc_shift0_reg[1]_0 ,
    \int_Clefia_enc_shift0_reg[0]_0 ,
    interrupt,
    D,
    ap_start,
    grp_ByteCpy_1_fu_338_ap_ce,
    ap_NS_fsm,
    \ap_CS_fsm_reg[10] ,
    d0,
    dst_d0,
    Clefia_enc_q0,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[52] ,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[140] ,
    \ap_CS_fsm_reg[128] ,
    grp_ByteXor_1_fu_524_a_offset1,
    \ap_CS_fsm_reg[74] ,
    \ap_CS_fsm_reg[16] ,
    \int_key_bitlen_reg[31]_0 ,
    s_axi_control_RDATA,
    \int_Clefia_dec_shift0_reg[1]_0 ,
    \int_Clefia_dec_shift0_reg[0]_0 ,
    Clefia_dec_q0,
    s_axi_control_RVALID,
    s_axi_control_ARREADY,
    s_axi_control_WREADY,
    s_axi_control_AWREADY,
    s_axi_control_BVALID,
    ap_clk,
    Clefia_enc_ce0,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    Clefia_dec_ce0,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n_inv,
    \int_pt_shift0_reg[1]_1 ,
    \int_pt_shift0_reg[0]_1 ,
    \int_Clefia_enc_shift0_reg[1]_1 ,
    \int_Clefia_enc_shift0_reg[0]_1 ,
    Q,
    grp_ByteCpy_1_fu_338_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    s_axi_control_ARADDR,
    s_axi_control_WSTRB,
    s_axi_control_AWADDR,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[15]_0 ,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    DOADO,
    mem_reg_2,
    mem_reg_i_29,
    mem_reg_3,
    mem_reg_4,
    \int_Clefia_dec_shift0_reg[1]_1 ,
    \int_Clefia_dec_shift0_reg[0]_1 ,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_WVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    grp_ByteCpy_1_fu_338_pt_address0,
    E);
  output \int_pt_shift0_reg[1]_0 ;
  output \int_pt_shift0_reg[0]_0 ;
  output \int_Clefia_enc_shift0_reg[1]_0 ;
  output \int_Clefia_enc_shift0_reg[0]_0 ;
  output interrupt;
  output [0:0]D;
  output ap_start;
  output grp_ByteCpy_1_fu_338_ap_ce;
  output [1:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[10] ;
  output [7:0]d0;
  output [7:0]dst_d0;
  output [7:0]Clefia_enc_q0;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[52] ;
  output \ap_CS_fsm_reg[45] ;
  output \ap_CS_fsm_reg[140] ;
  output \ap_CS_fsm_reg[128] ;
  output grp_ByteXor_1_fu_524_a_offset1;
  output \ap_CS_fsm_reg[74] ;
  output \ap_CS_fsm_reg[16] ;
  output [31:0]\int_key_bitlen_reg[31]_0 ;
  output [31:0]s_axi_control_RDATA;
  output \int_Clefia_dec_shift0_reg[1]_0 ;
  output \int_Clefia_dec_shift0_reg[0]_0 ;
  output [7:0]Clefia_dec_q0;
  output s_axi_control_RVALID;
  output s_axi_control_ARREADY;
  output s_axi_control_WREADY;
  output s_axi_control_AWREADY;
  output s_axi_control_BVALID;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input Clefia_dec_ce0;
  input [1:0]mem_reg;
  input [7:0]mem_reg_0;
  input [3:0]mem_reg_1;
  input ap_rst_n_inv;
  input \int_pt_shift0_reg[1]_1 ;
  input \int_pt_shift0_reg[0]_1 ;
  input \int_Clefia_enc_shift0_reg[1]_1 ;
  input \int_Clefia_enc_shift0_reg[0]_1 ;
  input [76:0]Q;
  input grp_ByteCpy_1_fu_338_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input [6:0]s_axi_control_ARADDR;
  input [3:0]s_axi_control_WSTRB;
  input [6:0]s_axi_control_AWADDR;
  input \ap_CS_fsm_reg[15] ;
  input [0:0]\ap_CS_fsm_reg[15]_0 ;
  input \q0_reg[7] ;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [7:0]\q0_reg[7]_2 ;
  input [7:0]DOADO;
  input mem_reg_2;
  input mem_reg_i_29;
  input mem_reg_3;
  input mem_reg_4;
  input \int_Clefia_dec_shift0_reg[1]_1 ;
  input \int_Clefia_dec_shift0_reg[0]_1 ;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input s_axi_control_WVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input [1:0]grp_ByteCpy_1_fu_338_pt_address0;
  input [0:0]E;

  wire [1:0]ADDRBWRADDR;
  wire Clefia_dec_ce0;
  wire [7:0]Clefia_dec_q0;
  wire Clefia_enc_ce0;
  wire [7:0]Clefia_enc_q0;
  wire [0:0]D;
  wire [7:0]DIBDI;
  wire [7:0]DOADO;
  wire [0:0]E;
  wire [76:0]Q;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[128] ;
  wire \ap_CS_fsm_reg[140] ;
  wire \ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[15]_0 ;
  wire \ap_CS_fsm_reg[16] ;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[74] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire aw_hs;
  wire [7:0]d0;
  wire [1:0]data3;
  wire [7:0]dst_d0;
  wire grp_ByteCpy_1_fu_338_ap_ce;
  wire grp_ByteCpy_1_fu_338_ap_start_reg;
  wire [1:0]grp_ByteCpy_1_fu_338_pt_address0;
  wire grp_ByteXor_1_fu_524_a_offset1;
  wire int_Clefia_dec_n_0;
  wire int_Clefia_dec_n_1;
  wire int_Clefia_dec_n_2;
  wire int_Clefia_dec_n_3;
  wire int_Clefia_dec_n_4;
  wire int_Clefia_dec_n_5;
  wire [31:0]int_Clefia_dec_q0;
  wire int_Clefia_dec_read;
  wire int_Clefia_dec_read0;
  wire \int_Clefia_dec_shift0_reg[0]_0 ;
  wire \int_Clefia_dec_shift0_reg[0]_1 ;
  wire \int_Clefia_dec_shift0_reg[1]_0 ;
  wire \int_Clefia_dec_shift0_reg[1]_1 ;
  wire int_Clefia_dec_write_i_1_n_0;
  wire int_Clefia_dec_write_reg_n_0;
  wire int_Clefia_enc_n_0;
  wire int_Clefia_enc_n_1;
  wire int_Clefia_enc_n_10;
  wire int_Clefia_enc_n_11;
  wire int_Clefia_enc_n_12;
  wire int_Clefia_enc_n_13;
  wire int_Clefia_enc_n_14;
  wire int_Clefia_enc_n_15;
  wire int_Clefia_enc_n_16;
  wire int_Clefia_enc_n_17;
  wire int_Clefia_enc_n_18;
  wire int_Clefia_enc_n_19;
  wire int_Clefia_enc_n_2;
  wire int_Clefia_enc_n_20;
  wire int_Clefia_enc_n_21;
  wire int_Clefia_enc_n_22;
  wire int_Clefia_enc_n_23;
  wire int_Clefia_enc_n_24;
  wire int_Clefia_enc_n_25;
  wire int_Clefia_enc_n_26;
  wire int_Clefia_enc_n_27;
  wire int_Clefia_enc_n_28;
  wire int_Clefia_enc_n_29;
  wire int_Clefia_enc_n_3;
  wire int_Clefia_enc_n_30;
  wire int_Clefia_enc_n_31;
  wire int_Clefia_enc_n_4;
  wire int_Clefia_enc_n_5;
  wire int_Clefia_enc_n_6;
  wire int_Clefia_enc_n_7;
  wire int_Clefia_enc_n_8;
  wire int_Clefia_enc_n_9;
  wire [31:0]int_Clefia_enc_q0;
  wire int_Clefia_enc_read;
  wire int_Clefia_enc_read0;
  wire \int_Clefia_enc_shift0_reg[0]_0 ;
  wire \int_Clefia_enc_shift0_reg[0]_1 ;
  wire \int_Clefia_enc_shift0_reg[1]_0 ;
  wire \int_Clefia_enc_shift0_reg[1]_1 ;
  wire int_Clefia_enc_write_i_1_n_0;
  wire int_Clefia_enc_write_reg_n_0;
  wire int_ap_idle;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_reg_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_key_bitlen[0]_i_1_n_0 ;
  wire \int_key_bitlen[10]_i_1_n_0 ;
  wire \int_key_bitlen[11]_i_1_n_0 ;
  wire \int_key_bitlen[12]_i_1_n_0 ;
  wire \int_key_bitlen[13]_i_1_n_0 ;
  wire \int_key_bitlen[14]_i_1_n_0 ;
  wire \int_key_bitlen[15]_i_1_n_0 ;
  wire \int_key_bitlen[16]_i_1_n_0 ;
  wire \int_key_bitlen[17]_i_1_n_0 ;
  wire \int_key_bitlen[18]_i_1_n_0 ;
  wire \int_key_bitlen[19]_i_1_n_0 ;
  wire \int_key_bitlen[1]_i_1_n_0 ;
  wire \int_key_bitlen[20]_i_1_n_0 ;
  wire \int_key_bitlen[21]_i_1_n_0 ;
  wire \int_key_bitlen[22]_i_1_n_0 ;
  wire \int_key_bitlen[23]_i_1_n_0 ;
  wire \int_key_bitlen[24]_i_1_n_0 ;
  wire \int_key_bitlen[25]_i_1_n_0 ;
  wire \int_key_bitlen[26]_i_1_n_0 ;
  wire \int_key_bitlen[27]_i_1_n_0 ;
  wire \int_key_bitlen[28]_i_1_n_0 ;
  wire \int_key_bitlen[29]_i_1_n_0 ;
  wire \int_key_bitlen[2]_i_1_n_0 ;
  wire \int_key_bitlen[30]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_1_n_0 ;
  wire \int_key_bitlen[31]_i_2_n_0 ;
  wire \int_key_bitlen[31]_i_3_n_0 ;
  wire \int_key_bitlen[3]_i_1_n_0 ;
  wire \int_key_bitlen[4]_i_1_n_0 ;
  wire \int_key_bitlen[5]_i_1_n_0 ;
  wire \int_key_bitlen[6]_i_1_n_0 ;
  wire \int_key_bitlen[7]_i_1_n_0 ;
  wire \int_key_bitlen[8]_i_1_n_0 ;
  wire \int_key_bitlen[9]_i_1_n_0 ;
  wire [31:0]\int_key_bitlen_reg[31]_0 ;
  wire [1:0]int_pt_address1;
  wire int_pt_n_10;
  wire int_pt_n_11;
  wire int_pt_n_12;
  wire int_pt_n_13;
  wire int_pt_n_14;
  wire int_pt_n_15;
  wire int_pt_n_16;
  wire int_pt_n_17;
  wire int_pt_n_18;
  wire int_pt_n_19;
  wire int_pt_n_20;
  wire int_pt_n_21;
  wire int_pt_n_22;
  wire int_pt_n_23;
  wire int_pt_n_24;
  wire int_pt_n_25;
  wire int_pt_n_26;
  wire int_pt_n_27;
  wire int_pt_n_28;
  wire int_pt_n_29;
  wire int_pt_n_30;
  wire int_pt_n_31;
  wire int_pt_n_32;
  wire int_pt_n_33;
  wire int_pt_n_34;
  wire int_pt_n_35;
  wire int_pt_n_36;
  wire int_pt_n_37;
  wire int_pt_n_38;
  wire int_pt_n_39;
  wire int_pt_n_40;
  wire int_pt_n_41;
  wire int_pt_n_42;
  wire int_pt_n_43;
  wire int_pt_n_44;
  wire int_pt_n_45;
  wire int_pt_n_46;
  wire int_pt_n_47;
  wire int_pt_n_48;
  wire int_pt_n_49;
  wire int_pt_n_50;
  wire int_pt_n_51;
  wire int_pt_n_52;
  wire int_pt_n_53;
  wire int_pt_n_54;
  wire int_pt_n_55;
  wire int_pt_n_56;
  wire int_pt_n_57;
  wire int_pt_n_58;
  wire int_pt_n_59;
  wire int_pt_n_60;
  wire int_pt_n_61;
  wire int_pt_n_62;
  wire int_pt_n_63;
  wire int_pt_n_64;
  wire int_pt_n_65;
  wire int_pt_n_66;
  wire int_pt_n_67;
  wire int_pt_read;
  wire int_pt_read0;
  wire \int_pt_shift0_reg[0]_0 ;
  wire \int_pt_shift0_reg[0]_1 ;
  wire \int_pt_shift0_reg[1]_0 ;
  wire \int_pt_shift0_reg[1]_1 ;
  wire int_pt_write_i_1_n_0;
  wire int_pt_write_reg_n_0;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire int_task_ap_done_i_4_n_0;
  wire interrupt;
  wire [1:0]mem_reg;
  wire [7:0]mem_reg_0;
  wire [3:0]mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_i_29;
  wire [31:0]p_0_in;
  wire p_29_in;
  wire [7:0]pt_q0;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire \rstate[0]_i_2_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__49 
       (.I0(Q[76]),
        .I1(ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \ap_CS_fsm[15]_i_1__0 
       (.I0(\ap_CS_fsm_reg[15] ),
        .I1(Q[44]),
        .I2(ap_NS_fsm[1]),
        .I3(\ap_CS_fsm_reg[15]_0 ),
        .I4(Q[16]),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(grp_ByteCpy_1_fu_338_ap_ce));
  LUT6 #(
    .INIT(64'hF800FFFFF8000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(grp_ByteCpy_1_fu_338_ap_start_reg),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(grp_ByteCpy_1_fu_338_ap_ce),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0 int_Clefia_dec
       (.Clefia_dec_ce0(Clefia_dec_ce0),
        .D({p_0_in[31:10],p_0_in[8],p_0_in[6:4]}),
        .DOADO({int_Clefia_dec_n_0,int_Clefia_dec_n_1,int_Clefia_dec_n_2,int_Clefia_dec_n_3,int_Clefia_dec_n_4,int_Clefia_dec_n_5}),
        .DOBDO(int_Clefia_dec_q0),
        .Q({Q[76:53],Q[38]}),
        .\ap_CS_fsm_reg[128] (\ap_CS_fsm_reg[128] ),
        .\ap_CS_fsm_reg[140] (\ap_CS_fsm_reg[140] ),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_ByteXor_1_fu_524_a_offset1(grp_ByteXor_1_fu_524_a_offset1),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .mem_reg_3(int_Clefia_dec_write_reg_n_0),
        .mem_reg_i_29(mem_reg_i_29),
        .p_29_in(p_29_in),
        .q1({int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33,int_pt_n_34,int_pt_n_35}),
        .\rdata_reg[31] ({\int_key_bitlen_reg[31]_0 [31:10],\int_key_bitlen_reg[31]_0 [8],\int_key_bitlen_reg[31]_0 [6:4]}),
        .\rdata_reg[31]_0 ({int_Clefia_enc_n_0,int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_23,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27}),
        .\rdata_reg[4] (\rdata[31]_i_3_n_0 ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_Clefia_dec_read_i_1
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_Clefia_dec_read0));
  FDRE int_Clefia_dec_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_dec_read0),
        .Q(int_Clefia_dec_read),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_dec_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_dec_shift0_reg[0]_1 ),
        .Q(\int_Clefia_dec_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_dec_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_dec_shift0_reg[1]_1 ),
        .Q(\int_Clefia_dec_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    int_Clefia_dec_write_i_1
       (.I0(s_axi_control_AWADDR[5]),
        .I1(s_axi_control_AWADDR[4]),
        .I2(s_axi_control_AWADDR[6]),
        .I3(aw_hs),
        .I4(p_29_in),
        .I5(int_Clefia_dec_write_reg_n_0),
        .O(int_Clefia_dec_write_i_1_n_0));
  FDRE int_Clefia_dec_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_dec_write_i_1_n_0),
        .Q(int_Clefia_dec_write_reg_n_0),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34 int_Clefia_enc
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Clefia_enc_ce0(Clefia_enc_ce0),
        .Clefia_enc_q0(Clefia_enc_q0),
        .DIBDI(DIBDI),
        .DOADO({int_Clefia_enc_n_0,int_Clefia_enc_n_1,int_Clefia_enc_n_2,int_Clefia_enc_n_3,int_Clefia_enc_n_4,int_Clefia_enc_n_5,int_Clefia_enc_n_6,int_Clefia_enc_n_7,int_Clefia_enc_n_8,int_Clefia_enc_n_9,int_Clefia_enc_n_10,int_Clefia_enc_n_11,int_Clefia_enc_n_12,int_Clefia_enc_n_13,int_Clefia_enc_n_14,int_Clefia_enc_n_15,int_Clefia_enc_n_16,int_Clefia_enc_n_17,int_Clefia_enc_n_18,int_Clefia_enc_n_19,int_Clefia_enc_n_20,int_Clefia_enc_n_21,int_Clefia_enc_n_22,int_Clefia_enc_n_23,int_Clefia_enc_n_24,int_Clefia_enc_n_25,int_Clefia_enc_n_26,int_Clefia_enc_n_27,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .DOBDO(int_Clefia_enc_q0),
        .Q({Q[52:39],Q[37:17],Q[0]}),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[1] (ap_start),
        .\ap_CS_fsm_reg[45] (\ap_CS_fsm_reg[45] ),
        .\ap_CS_fsm_reg[52] (\ap_CS_fsm_reg[52] ),
        .\ap_CS_fsm_reg[69] (\ap_CS_fsm_reg[69] ),
        .\ap_CS_fsm_reg[74] (\ap_CS_fsm_reg[74] ),
        .ap_NS_fsm(ap_NS_fsm[1]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .d0(d0),
        .dst_d0(dst_d0),
        .int_pt_address1(int_pt_address1),
        .mem_reg_0(mem_reg_2),
        .mem_reg_1(mem_reg_3),
        .mem_reg_2(mem_reg_4),
        .mem_reg_3(int_Clefia_enc_write_reg_n_0),
        .p_29_in(p_29_in),
        .pt_q0(pt_q0),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 (\q0_reg[7]_1 ),
        .\q0_reg[7]_2 (\q0_reg[7]_2 ),
        .\q0_reg[7]_3 (DOADO),
        .\q0_reg[7]_4 (\ap_CS_fsm_reg[15] ),
        .rstate(rstate),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    int_Clefia_enc_read_i_1
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[6]),
        .I3(rstate[1]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[0]),
        .O(int_Clefia_enc_read0));
  FDRE int_Clefia_enc_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_read0),
        .Q(int_Clefia_enc_read),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_enc_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0_reg[0]_1 ),
        .Q(\int_Clefia_enc_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_Clefia_enc_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_Clefia_enc_shift0_reg[1]_1 ),
        .Q(\int_Clefia_enc_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    int_Clefia_enc_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(s_axi_control_AWADDR[4]),
        .I4(p_29_in),
        .I5(int_Clefia_enc_write_reg_n_0),
        .O(int_Clefia_enc_write_i_1_n_0));
  FDRE int_Clefia_enc_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_Clefia_enc_write_i_1_n_0),
        .Q(int_Clefia_enc_write_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFF4F44444444)) 
    int_ap_ready_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(Q[76]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(Q[76]),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_key_bitlen[31]_i_3_n_0 ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(\waddr_reg_n_0_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_key_bitlen[31]_i_3_n_0 ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_key_bitlen[31]_i_3_n_0 ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_2
       (.I0(data3[0]),
        .I1(data3[1]),
        .I2(int_gie_reg_n_0),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(Q[76]),
        .I1(\int_ier_reg_n_0_[0] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[6]),
        .I5(ar_hs),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[1]_i_1 
       (.I0(Q[76]),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [0]),
        .O(\int_key_bitlen[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [10]),
        .O(\int_key_bitlen[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [11]),
        .O(\int_key_bitlen[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [12]),
        .O(\int_key_bitlen[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [13]),
        .O(\int_key_bitlen[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [14]),
        .O(\int_key_bitlen[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [15]),
        .O(\int_key_bitlen[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [16]),
        .O(\int_key_bitlen[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [17]),
        .O(\int_key_bitlen[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [18]),
        .O(\int_key_bitlen[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [19]),
        .O(\int_key_bitlen[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [1]),
        .O(\int_key_bitlen[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [20]),
        .O(\int_key_bitlen[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [21]),
        .O(\int_key_bitlen[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [22]),
        .O(\int_key_bitlen[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_key_bitlen_reg[31]_0 [23]),
        .O(\int_key_bitlen[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [24]),
        .O(\int_key_bitlen[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [25]),
        .O(\int_key_bitlen[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [26]),
        .O(\int_key_bitlen[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [27]),
        .O(\int_key_bitlen[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [28]),
        .O(\int_key_bitlen[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [29]),
        .O(\int_key_bitlen[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [2]),
        .O(\int_key_bitlen[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [30]),
        .O(\int_key_bitlen[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_key_bitlen[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_key_bitlen[31]_i_3_n_0 ),
        .O(\int_key_bitlen[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_key_bitlen_reg[31]_0 [31]),
        .O(\int_key_bitlen[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \int_key_bitlen[31]_i_3 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(p_29_in),
        .O(\int_key_bitlen[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [3]),
        .O(\int_key_bitlen[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [4]),
        .O(\int_key_bitlen[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [5]),
        .O(\int_key_bitlen[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [6]),
        .O(\int_key_bitlen[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_key_bitlen_reg[31]_0 [7]),
        .O(\int_key_bitlen[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [8]),
        .O(\int_key_bitlen[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_key_bitlen[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_key_bitlen_reg[31]_0 [9]),
        .O(\int_key_bitlen[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[0] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[0]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[10] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[10]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[11] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[11]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[12] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[12]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[13] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[13]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[14] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[14]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[15] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[15]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[16] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[16]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[17] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[17]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[18] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[18]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[19] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[19]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[1] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[1]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[20] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[20]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[21] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[21]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[22] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[22]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[23] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[23]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[24] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[24]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[25] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[25]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[26] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[26]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[27] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[27]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[28] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[28]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[29] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[29]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[2] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[2]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[30] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[30]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[31] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[31]_i_2_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[3] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[3]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[4] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[4]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[5] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[5]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[6] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[6]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[7] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[7]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[8] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[8]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_key_bitlen_reg[9] 
       (.C(ap_clk),
        .CE(\int_key_bitlen[31]_i_1_n_0 ),
        .D(\int_key_bitlen[9]_i_1_n_0 ),
        .Q(\int_key_bitlen_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  design_1_clefia_0_0_clefia_control_s_axi_ram int_pt
       (.D({p_0_in[9],p_0_in[7],p_0_in[3:0]}),
        .DOADO({int_Clefia_enc_n_22,int_Clefia_enc_n_24,int_Clefia_enc_n_28,int_Clefia_enc_n_29,int_Clefia_enc_n_30,int_Clefia_enc_n_31}),
        .E(E),
        .Q(Q[16:1]),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .grp_ByteCpy_1_fu_338_pt_address0(grp_ByteCpy_1_fu_338_pt_address0),
        .int_Clefia_enc_read(int_Clefia_enc_read),
        .int_ap_idle(int_ap_idle),
        .int_ap_ready(int_ap_ready),
        .int_pt_address1(int_pt_address1),
        .int_pt_read(int_pt_read),
        .interrupt(interrupt),
        .mem_reg({\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] }),
        .p_29_in(p_29_in),
        .\q0_reg[31]_0 ({int_pt_n_36,int_pt_n_37,int_pt_n_38,int_pt_n_39,int_pt_n_40,int_pt_n_41,int_pt_n_42,int_pt_n_43,int_pt_n_44,int_pt_n_45,int_pt_n_46,int_pt_n_47,int_pt_n_48,int_pt_n_49,int_pt_n_50,int_pt_n_51,int_pt_n_52,int_pt_n_53,int_pt_n_54,int_pt_n_55,int_pt_n_56,int_pt_n_57,int_pt_n_58,int_pt_n_59,int_pt_n_60,int_pt_n_61,int_pt_n_62,int_pt_n_63,int_pt_n_64,int_pt_n_65,int_pt_n_66,int_pt_n_67}),
        .\q1_reg[0]_0 (int_pt_write_reg_n_0),
        .\q1_reg[31]_0 ({int_pt_n_10,int_pt_n_11,int_pt_n_12,int_pt_n_13,int_pt_n_14,int_pt_n_15,int_pt_n_16,int_pt_n_17,int_pt_n_18,int_pt_n_19,int_pt_n_20,int_pt_n_21,int_pt_n_22,int_pt_n_23,int_pt_n_24,int_pt_n_25,int_pt_n_26,int_pt_n_27,int_pt_n_28,int_pt_n_29,int_pt_n_30,int_pt_n_31,int_pt_n_32,int_pt_n_33,int_pt_n_34,int_pt_n_35}),
        .\rdata_reg[0] (\rdata[0]_i_3_n_0 ),
        .\rdata_reg[1] (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_4_n_0 ),
        .\rdata_reg[2] (\rdata[31]_i_3_n_0 ),
        .\rdata_reg[2]_0 (\rdata[9]_i_3_n_0 ),
        .\rdata_reg[7] (int_auto_restart_reg_n_0),
        .\rdata_reg[9] ({\int_key_bitlen_reg[31]_0 [9],\int_key_bitlen_reg[31]_0 [7],\int_key_bitlen_reg[31]_0 [3:0]}),
        .\rdata_reg[9]_0 ({int_Clefia_dec_n_0,int_Clefia_dec_n_1,int_Clefia_dec_n_2,int_Clefia_dec_n_3,int_Clefia_dec_n_4,int_Clefia_dec_n_5}),
        .rstate(rstate),
        .s_axi_control_ARADDR({s_axi_control_ARADDR[5],s_axi_control_ARADDR[3:2]}),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_pt_read_i_1
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[4]),
        .O(int_pt_read0));
  FDRE int_pt_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_read0),
        .Q(int_pt_read),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0_reg[0]_1 ),
        .Q(\int_pt_shift0_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \int_pt_shift0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_pt_shift0_reg[1]_1 ),
        .Q(\int_pt_shift0_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    int_pt_write_i_1
       (.I0(s_axi_control_AWADDR[4]),
        .I1(s_axi_control_AWADDR[6]),
        .I2(s_axi_control_AWADDR[5]),
        .I3(aw_hs),
        .I4(p_29_in),
        .I5(int_pt_write_reg_n_0),
        .O(int_pt_write_i_1_n_0));
  FDRE int_pt_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_pt_write_i_1_n_0),
        .Q(int_pt_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(Q[76]),
        .I1(auto_restart_status_reg_n_0),
        .I2(int_ap_idle),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_task_ap_done_i_2
       (.I0(int_task_ap_done_i_3_n_0),
        .I1(int_task_ap_done_i_4_n_0),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(int_task_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    int_task_ap_done_i_4
       (.I0(rstate[0]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[1]),
        .I3(s_axi_control_ARADDR[6]),
        .O(int_task_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_102
       (.I0(int_Clefia_dec_q0[27]),
        .I1(int_Clefia_dec_q0[11]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[19]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[3]),
        .O(Clefia_dec_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_107
       (.I0(int_Clefia_dec_q0[26]),
        .I1(int_Clefia_dec_q0[10]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[18]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[2]),
        .O(Clefia_dec_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_112
       (.I0(int_Clefia_dec_q0[25]),
        .I1(int_Clefia_dec_q0[9]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[17]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[1]),
        .O(Clefia_dec_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_117
       (.I0(int_Clefia_dec_q0[24]),
        .I1(int_Clefia_dec_q0[8]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[16]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[0]),
        .O(Clefia_dec_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_82
       (.I0(int_Clefia_dec_q0[31]),
        .I1(int_Clefia_dec_q0[15]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[23]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[7]),
        .O(Clefia_dec_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_87
       (.I0(int_Clefia_dec_q0[30]),
        .I1(int_Clefia_dec_q0[14]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[22]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[6]),
        .O(Clefia_dec_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_92
       (.I0(int_Clefia_dec_q0[29]),
        .I1(int_Clefia_dec_q0[13]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[21]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[5]),
        .O(Clefia_dec_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_97
       (.I0(int_Clefia_dec_q0[28]),
        .I1(int_Clefia_dec_q0[12]),
        .I2(\int_Clefia_dec_shift0_reg[0]_0 ),
        .I3(int_Clefia_dec_q0[20]),
        .I4(\int_Clefia_dec_shift0_reg[1]_0 ),
        .I5(int_Clefia_dec_q0[4]),
        .O(Clefia_dec_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_0_0_i_7
       (.I0(int_Clefia_enc_q0[24]),
        .I1(int_Clefia_enc_q0[8]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[16]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[0]),
        .O(Clefia_enc_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_0_0_i_8
       (.I0(int_pt_n_43),
        .I1(int_pt_n_59),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_51),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_67),
        .O(pt_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_1_1_i_2
       (.I0(int_Clefia_enc_q0[25]),
        .I1(int_Clefia_enc_q0[9]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[17]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[1]),
        .O(Clefia_enc_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_1_1_i_3
       (.I0(int_pt_n_42),
        .I1(int_pt_n_58),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_50),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_66),
        .O(pt_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_2_2_i_2
       (.I0(int_Clefia_enc_q0[26]),
        .I1(int_Clefia_enc_q0[10]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[18]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[2]),
        .O(Clefia_enc_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_2_2_i_3
       (.I0(int_pt_n_41),
        .I1(int_pt_n_57),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_49),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_65),
        .O(pt_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_3_3_i_2
       (.I0(int_Clefia_enc_q0[27]),
        .I1(int_Clefia_enc_q0[11]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[19]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[3]),
        .O(Clefia_enc_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_3_3_i_3
       (.I0(int_pt_n_40),
        .I1(int_pt_n_56),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_48),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_64),
        .O(pt_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_4_4_i_2
       (.I0(int_Clefia_enc_q0[28]),
        .I1(int_Clefia_enc_q0[12]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[20]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[4]),
        .O(Clefia_enc_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_4_4_i_3
       (.I0(int_pt_n_39),
        .I1(int_pt_n_55),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_47),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_63),
        .O(pt_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_5_5_i_2
       (.I0(int_Clefia_enc_q0[29]),
        .I1(int_Clefia_enc_q0[13]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[21]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[5]),
        .O(Clefia_enc_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_5_5_i_3
       (.I0(int_pt_n_38),
        .I1(int_pt_n_54),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_46),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_62),
        .O(pt_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_2
       (.I0(int_Clefia_enc_q0[30]),
        .I1(int_Clefia_enc_q0[14]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[22]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[6]),
        .O(Clefia_enc_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_6_6_i_3
       (.I0(int_pt_n_37),
        .I1(int_pt_n_53),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_45),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_61),
        .O(pt_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_2
       (.I0(int_Clefia_enc_q0[31]),
        .I1(int_Clefia_enc_q0[15]),
        .I2(\int_Clefia_enc_shift0_reg[0]_0 ),
        .I3(int_Clefia_enc_q0[23]),
        .I4(\int_Clefia_enc_shift0_reg[1]_0 ),
        .I5(int_Clefia_enc_q0[7]),
        .O(Clefia_enc_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_15_7_7_i_3
       (.I0(int_pt_n_36),
        .I1(int_pt_n_52),
        .I2(\int_pt_shift0_reg[0]_0 ),
        .I3(int_pt_n_44),
        .I4(\int_pt_shift0_reg[1]_0 ),
        .I5(int_pt_n_60),
        .O(pt_q0[7]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_3 
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[6]),
        .I4(ar_hs),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_4 
       (.I0(int_task_ap_done),
        .I1(\int_ier_reg_n_0_[1] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(data3[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    \rdata[31]_i_1 
       (.I0(int_Clefia_dec_read),
        .I1(int_Clefia_enc_read),
        .I2(int_pt_read),
        .I3(rstate[0]),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\rdata[1]_i_2_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FBFFC8CC)) 
    \rstate[0]_i_1 
       (.I0(\rstate[0]_i_2_n_0 ),
        .I1(rstate[0]),
        .I2(int_Clefia_dec_read),
        .I3(s_axi_control_RREADY),
        .I4(s_axi_control_ARVALID),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rstate[0]_i_2 
       (.I0(int_Clefia_enc_read),
        .I1(int_pt_read),
        .O(\rstate[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_control_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_control_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_control_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_control_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_control_RVALID_INST_0
       (.I0(int_Clefia_dec_read),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(int_pt_read),
        .I4(int_Clefia_enc_read),
        .O(s_axi_control_RVALID));
  LUT5 #(
    .INIT(32'h44444044)) 
    s_axi_control_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(s_axi_control_WREADY));
  LUT3 #(
    .INIT(8'h04)) 
    \waddr[6]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_control_AWVALID),
        .I2(wstate[0]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000BFB0)) 
    \wstate[0]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_control_WVALID),
        .I2(wstate[0]),
        .I3(s_axi_control_AWVALID),
        .I4(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h05300500)) 
    \wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module design_1_clefia_0_0_clefia_control_s_axi_ram
   (\ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[10] ,
    D,
    int_pt_address1,
    \q1_reg[31]_0 ,
    \q0_reg[31]_0 ,
    Q,
    s_axi_control_ARADDR,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[9] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[0] ,
    int_pt_read,
    DOADO,
    int_Clefia_enc_read,
    \rdata_reg[9]_0 ,
    ar_hs,
    int_ap_idle,
    \rdata_reg[2]_0 ,
    int_ap_ready,
    \rdata_reg[7] ,
    interrupt,
    s_axi_control_WSTRB,
    wstate,
    \q1_reg[0]_0 ,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    mem_reg,
    p_29_in,
    s_axi_control_WDATA,
    ap_clk,
    grp_ByteCpy_1_fu_338_pt_address0,
    E);
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[10] ;
  output [5:0]D;
  output [1:0]int_pt_address1;
  output [25:0]\q1_reg[31]_0 ;
  output [31:0]\q0_reg[31]_0 ;
  input [15:0]Q;
  input [2:0]s_axi_control_ARADDR;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input [5:0]\rdata_reg[9] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[0] ;
  input int_pt_read;
  input [5:0]DOADO;
  input int_Clefia_enc_read;
  input [5:0]\rdata_reg[9]_0 ;
  input ar_hs;
  input int_ap_idle;
  input \rdata_reg[2]_0 ;
  input int_ap_ready;
  input \rdata_reg[7] ;
  input interrupt;
  input [3:0]s_axi_control_WSTRB;
  input [1:0]wstate;
  input \q1_reg[0]_0 ;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input [1:0]mem_reg;
  input p_29_in;
  input [31:0]s_axi_control_WDATA;
  input ap_clk;
  input [1:0]grp_ByteCpy_1_fu_338_pt_address0;
  input [0:0]E;

  wire [5:0]D;
  wire [5:0]DOADO;
  wire [0:0]E;
  wire [15:0]Q;
  wire \ap_CS_fsm[15]_i_6_n_0 ;
  wire \ap_CS_fsm[15]_i_7_n_0 ;
  wire \ap_CS_fsm[15]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[16] ;
  wire ap_clk;
  wire ar_hs;
  wire [1:0]grp_ByteCpy_1_fu_338_pt_address0;
  wire int_Clefia_enc_read;
  wire int_ap_idle;
  wire int_ap_ready;
  wire [1:0]int_pt_address1;
  wire int_pt_ce1;
  wire int_pt_read;
  wire interrupt;
  wire [1:0]mem_reg;
  wire [24:0]p_0_in0_out;
  wire [31:24]p_1_in;
  wire p_29_in;
  wire [31:0]q00;
  wire [31:0]\q0_reg[31]_0 ;
  wire [31:0]q10;
  wire \q1_reg[0]_0 ;
  wire [25:0]\q1_reg[31]_0 ;
  wire \q1_reg_n_0_[0] ;
  wire \q1_reg_n_0_[1] ;
  wire \q1_reg_n_0_[2] ;
  wire \q1_reg_n_0_[3] ;
  wire \q1_reg_n_0_[7] ;
  wire \q1_reg_n_0_[9] ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[7] ;
  wire [5:0]\rdata_reg[9] ;
  wire [5:0]\rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire [2:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[15]_i_3 
       (.I0(\ap_CS_fsm[15]_i_6_n_0 ),
        .I1(\ap_CS_fsm[15]_i_7_n_0 ),
        .I2(\ap_CS_fsm[15]_i_8_n_0 ),
        .I3(Q[9]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[15]_i_6 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[0]),
        .I3(Q[10]),
        .O(\ap_CS_fsm[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[15]_i_7 
       (.I0(Q[7]),
        .I1(Q[13]),
        .I2(Q[1]),
        .I3(Q[11]),
        .O(\ap_CS_fsm[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[15]_i_8 
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(\ap_CS_fsm[15]_i_8_n_0 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_0_0
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[0]),
        .DPO(q00[0]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[0]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_0_0_i_1
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_10_10
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[10]),
        .DPO(q00[10]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[10]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_11_11
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[11]),
        .DPO(q00[11]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[11]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_12_12
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[12]),
        .DPO(q00[12]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[12]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_13_13
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[13]),
        .DPO(q00[13]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[13]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_14_14
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[14]),
        .DPO(q00[14]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[14]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_15_15
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[15]),
        .DPO(q00[15]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[15]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_16_16
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[16]),
        .DPO(q00[16]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[16]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_16_16_i_1
       (.I0(s_axi_control_WSTRB[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_17_17
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[17]),
        .DPO(q00[17]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[17]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_18_18
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[18]),
        .DPO(q00[18]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[18]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_19_19
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[19]),
        .DPO(q00[19]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[19]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_1_1
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[1]),
        .DPO(q00[1]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[1]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_20_20
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[20]),
        .DPO(q00[20]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[20]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_21_21
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[21]),
        .DPO(q00[21]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[21]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_22_22
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[22]),
        .DPO(q00[22]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[22]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_23_23
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[23]),
        .DPO(q00[23]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[23]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[16]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_24_24
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .DPO(q00[24]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[24]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_24_24_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_0_3_24_24_i_2
       (.I0(s_axi_control_WSTRB[3]),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(ar_hs),
        .I4(\q1_reg[0]_0 ),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[24]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_25_25
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .DPO(q00[25]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[25]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_25_25_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[25]),
        .O(p_1_in[25]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_26_26
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .DPO(q00[26]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[26]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_26_26_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[26]),
        .O(p_1_in[26]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_27_27
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .DPO(q00[27]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[27]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_27_27_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[27]),
        .O(p_1_in[27]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_28_28
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .DPO(q00[28]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[28]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_28_28_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[28]),
        .O(p_1_in[28]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_29_29
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .DPO(q00[29]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[29]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_29_29_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[29]),
        .O(p_1_in[29]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_2_2
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[2]),
        .DPO(q00[2]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[2]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_30_30
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .DPO(q00[30]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[30]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_30_30_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[30]),
        .O(p_1_in[30]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_31_31
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .DPO(q00[31]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[31]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[24]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_0_3_31_31_i_1
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(\q1_reg[0]_0 ),
        .I3(s_axi_control_WDATA[31]),
        .O(p_1_in[31]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_3_3
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[3]),
        .DPO(q00[3]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[3]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_4_4
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[4]),
        .DPO(q00[4]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[4]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_5_5
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[5]),
        .DPO(q00[5]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[5]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_6_6
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[6]),
        .DPO(q00[6]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[6]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_7_7
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[7]),
        .DPO(q00[7]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[7]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[0]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_8_8
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[8]),
        .DPO(q00[8]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[8]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    mem_reg_0_3_8_8_i_1
       (.I0(s_axi_control_WSTRB[1]),
        .I1(\q1_reg[0]_0 ),
        .I2(ar_hs),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_0_in0_out[8]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "int_pt/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    mem_reg_0_3_9_9
       (.A0(int_pt_address1[0]),
        .A1(int_pt_address1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axi_control_WDATA[9]),
        .DPO(q00[9]),
        .DPRA0(grp_ByteCpy_1_fu_338_pt_address0[0]),
        .DPRA1(grp_ByteCpy_1_fu_338_pt_address0[1]),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(q10[9]),
        .WCLK(ap_clk),
        .WE(p_0_in0_out[8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg[1]),
        .O(int_pt_address1[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    mem_reg_i_4
       (.I0(s_axi_control_ARADDR[0]),
        .I1(rstate[1]),
        .I2(s_axi_control_ARVALID),
        .I3(rstate[0]),
        .I4(mem_reg[0]),
        .O(int_pt_address1[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \q0[31]_i_2 
       (.I0(Q[15]),
        .I1(\ap_CS_fsm_reg[10] ),
        .O(\ap_CS_fsm_reg[16] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[10]),
        .Q(\q0_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[11]),
        .Q(\q0_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[12]),
        .Q(\q0_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[13]),
        .Q(\q0_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[14]),
        .Q(\q0_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[15]),
        .Q(\q0_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[16]),
        .Q(\q0_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[17]),
        .Q(\q0_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[18]),
        .Q(\q0_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[19]),
        .Q(\q0_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[20]),
        .Q(\q0_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[21]),
        .Q(\q0_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[22]),
        .Q(\q0_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[23]),
        .Q(\q0_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[24]),
        .Q(\q0_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[25]),
        .Q(\q0_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[26]),
        .Q(\q0_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \q0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[27]),
        .Q(\q0_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \q0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[28]),
        .Q(\q0_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \q0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[29]),
        .Q(\q0_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[30]),
        .Q(\q0_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \q0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[31]),
        .Q(\q0_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[8]),
        .Q(\q0_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[9]),
        .Q(\q0_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888F88)) 
    \q1[31]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\q1_reg[0]_0 ),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_pt_ce1));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[0]),
        .Q(\q1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q1_reg[10] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[10]),
        .Q(\q1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[11] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[11]),
        .Q(\q1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[12] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[12]),
        .Q(\q1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[13] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[13]),
        .Q(\q1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[14] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[14]),
        .Q(\q1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \q1_reg[15] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[15]),
        .Q(\q1_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \q1_reg[16] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[16]),
        .Q(\q1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \q1_reg[17] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[17]),
        .Q(\q1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \q1_reg[18] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[18]),
        .Q(\q1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \q1_reg[19] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[19]),
        .Q(\q1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[1]),
        .Q(\q1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q1_reg[20] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[20]),
        .Q(\q1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \q1_reg[21] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[21]),
        .Q(\q1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \q1_reg[22] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[22]),
        .Q(\q1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \q1_reg[23] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[23]),
        .Q(\q1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \q1_reg[24] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[24]),
        .Q(\q1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \q1_reg[25] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[25]),
        .Q(\q1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \q1_reg[26] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[26]),
        .Q(\q1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \q1_reg[27] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[27]),
        .Q(\q1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \q1_reg[28] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[28]),
        .Q(\q1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \q1_reg[29] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[29]),
        .Q(\q1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[2]),
        .Q(\q1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q1_reg[30] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[30]),
        .Q(\q1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \q1_reg[31] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[31]),
        .Q(\q1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[3]),
        .Q(\q1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[4]),
        .Q(\q1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[5]),
        .Q(\q1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[6]),
        .Q(\q1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[7]),
        .Q(\q1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \q1_reg[8] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[8]),
        .Q(\q1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[9] 
       (.C(ap_clk),
        .CE(int_pt_ce1),
        .D(q10[9]),
        .Q(\q1_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF0F0F0)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata_reg[1] ),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata_reg[2] ),
        .I4(\rdata_reg[9] [0]),
        .I5(\rdata_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[0]_i_2 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(int_pt_read),
        .I2(DOADO[0]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [0]),
        .I5(ar_hs),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFF0F0F0)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata_reg[1] ),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(\rdata_reg[2] ),
        .I4(\rdata_reg[9] [1]),
        .I5(\rdata_reg[1]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[1]_i_3 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(int_pt_read),
        .I2(DOADO[1]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [1]),
        .I5(ar_hs),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[9] [2]),
        .I3(int_ap_idle),
        .I4(\rdata_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[2]_i_2 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(int_pt_read),
        .I2(DOADO[2]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [2]),
        .I5(ar_hs),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[9] [3]),
        .I3(int_ap_ready),
        .I4(\rdata_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[3]_i_2 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(int_pt_read),
        .I2(DOADO[3]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [3]),
        .I5(ar_hs),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[9] [4]),
        .I3(\rdata_reg[7] ),
        .I4(\rdata_reg[2]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(int_pt_read),
        .I2(DOADO[4]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [4]),
        .I5(ar_hs),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(\rdata_reg[2] ),
        .I2(\rdata_reg[9] [5]),
        .I3(interrupt),
        .I4(\rdata_reg[2]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h00000000B8BBB888)) 
    \rdata[9]_i_2 
       (.I0(\q1_reg_n_0_[9] ),
        .I1(int_pt_read),
        .I2(DOADO[5]),
        .I3(int_Clefia_enc_read),
        .I4(\rdata_reg[9]_0 [5]),
        .I5(ar_hs),
        .O(\rdata[9]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0
   (DOADO,
    DOBDO,
    \ap_CS_fsm_reg[140] ,
    \ap_CS_fsm_reg[128] ,
    grp_ByteXor_1_fu_524_a_offset1,
    D,
    ar_hs,
    p_29_in,
    ap_clk,
    Clefia_dec_ce0,
    int_pt_address1,
    mem_reg_0,
    s_axi_control_WDATA,
    mem_reg_1,
    mem_reg_2,
    Q,
    mem_reg_i_29,
    \rdata_reg[31] ,
    \rdata_reg[4] ,
    rstate,
    s_axi_control_ARVALID,
    int_Clefia_enc_read,
    \rdata_reg[31]_0 ,
    int_pt_read,
    q1,
    s_axi_control_WVALID,
    mem_reg_3,
    wstate,
    s_axi_control_WSTRB);
  output [5:0]DOADO;
  output [31:0]DOBDO;
  output \ap_CS_fsm_reg[140] ;
  output \ap_CS_fsm_reg[128] ;
  output grp_ByteXor_1_fu_524_a_offset1;
  output [25:0]D;
  output ar_hs;
  output p_29_in;
  input ap_clk;
  input Clefia_dec_ce0;
  input [1:0]int_pt_address1;
  input [1:0]mem_reg_0;
  input [31:0]s_axi_control_WDATA;
  input [7:0]mem_reg_1;
  input [3:0]mem_reg_2;
  input [24:0]Q;
  input mem_reg_i_29;
  input [25:0]\rdata_reg[31] ;
  input \rdata_reg[4] ;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input int_Clefia_enc_read;
  input [25:0]\rdata_reg[31]_0 ;
  input int_pt_read;
  input [25:0]q1;
  input s_axi_control_WVALID;
  input mem_reg_3;
  input [1:0]wstate;
  input [3:0]s_axi_control_WSTRB;

  wire Clefia_dec_ce0;
  wire [25:0]D;
  wire [5:0]DOADO;
  wire [31:0]DOBDO;
  wire [24:0]Q;
  wire \ap_CS_fsm_reg[128] ;
  wire \ap_CS_fsm_reg[140] ;
  wire ap_clk;
  wire ar_hs;
  wire grp_ByteXor_1_fu_524_a_offset1;
  wire [3:0]int_Clefia_dec_be1;
  wire int_Clefia_dec_ce1;
  wire int_Clefia_enc_read;
  wire [1:0]int_pt_address1;
  wire int_pt_read;
  wire [1:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire [3:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_i_29;
  wire mem_reg_i_36__0_n_0;
  wire mem_reg_i_37__0_n_0;
  wire mem_reg_i_42__0_n_0;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_27;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_4;
  wire mem_reg_n_5;
  wire mem_reg_n_6;
  wire mem_reg_n_7;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire p_29_in;
  wire [31:24]p_2_in;
  wire [25:0]q1;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire [25:0]\rdata_reg[31] ;
  wire [25:0]\rdata_reg[31]_0 ;
  wire \rdata_reg[4] ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \a_offset_read_reg_313[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[17]),
        .O(grp_ByteXor_1_fu_524_a_offset1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/control_s_axi_U/int_Clefia_dec/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_pt_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_2_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({mem_reg_1,mem_reg_1,mem_reg_1,mem_reg_1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({mem_reg_n_4,mem_reg_n_5,mem_reg_n_6,mem_reg_n_7,mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,DOADO[5],mem_reg_n_27,DOADO[4],mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,DOADO[3:0]}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_Clefia_dec_ce1),
        .ENBWREN(Clefia_dec_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_Clefia_dec_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,mem_reg_2}));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[26]),
        .O(p_2_in[26]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[25]),
        .O(p_2_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_12__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[24]),
        .O(p_2_in[24]));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1__0
       (.I0(s_axi_control_WVALID),
        .I1(mem_reg_3),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_Clefia_dec_ce1));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_21
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_Clefia_dec_be1[3]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_22
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_Clefia_dec_be1[2]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_23__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_Clefia_dec_be1[1]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    mem_reg_i_24__0
       (.I0(ar_hs),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_control_WVALID),
        .I4(mem_reg_3),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_Clefia_dec_be1[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_i_30
       (.I0(mem_reg_i_36__0_n_0),
        .I1(mem_reg_i_37__0_n_0),
        .I2(Q[15]),
        .I3(Q[22]),
        .I4(Q[13]),
        .I5(Q[23]),
        .O(\ap_CS_fsm_reg[140] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_35__0
       (.I0(mem_reg_i_29),
        .I1(mem_reg_i_42__0_n_0),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(\ap_CS_fsm_reg[128] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_36__0
       (.I0(Q[9]),
        .I1(Q[17]),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[18]),
        .I5(Q[19]),
        .O(mem_reg_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_37__0
       (.I0(Q[20]),
        .I1(Q[24]),
        .I2(Q[12]),
        .I3(Q[21]),
        .I4(Q[16]),
        .I5(Q[14]),
        .O(mem_reg_i_37__0_n_0));
  LUT6 #(
    .INIT(64'h0000FB0000000000)) 
    mem_reg_i_40__0
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_control_WVALID),
        .O(p_29_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_42__0
       (.I0(Q[2]),
        .I1(Q[7]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(mem_reg_i_42__0_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[31]),
        .O(p_2_in[31]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_i_57
       (.I0(rstate[1]),
        .I1(s_axi_control_ARVALID),
        .I2(rstate[0]),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[30]),
        .O(p_2_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[29]),
        .O(p_2_in[29]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[28]),
        .O(p_2_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__0
       (.I0(s_axi_control_WSTRB[3]),
        .I1(mem_reg_3),
        .I2(p_29_in),
        .I3(s_axi_control_WDATA[27]),
        .O(p_2_in[27]));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[31] [4]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[10]_i_2_n_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[10]_i_2 
       (.I0(mem_reg_n_25),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [4]),
        .I3(int_pt_read),
        .I4(q1[4]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[31] [5]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[11]_i_2_n_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[11]_i_2 
       (.I0(mem_reg_n_24),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [5]),
        .I3(int_pt_read),
        .I4(q1[5]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[31] [6]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[12]_i_2_n_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[12]_i_2 
       (.I0(mem_reg_n_23),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [6]),
        .I3(int_pt_read),
        .I4(q1[6]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[31] [7]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[13]_i_2_n_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[13]_i_2 
       (.I0(mem_reg_n_22),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [7]),
        .I3(int_pt_read),
        .I4(q1[7]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[31] [8]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[14]_i_2_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[14]_i_2 
       (.I0(mem_reg_n_21),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [8]),
        .I3(int_pt_read),
        .I4(q1[8]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[31] [9]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[15]_i_2_n_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[15]_i_2 
       (.I0(mem_reg_n_20),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [9]),
        .I3(int_pt_read),
        .I4(q1[9]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[16]_i_1 
       (.I0(\rdata_reg[31] [10]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[16]_i_2_n_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[16]_i_2 
       (.I0(mem_reg_n_19),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [10]),
        .I3(int_pt_read),
        .I4(q1[10]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[17]_i_1 
       (.I0(\rdata_reg[31] [11]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[17]_i_2_n_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[17]_i_2 
       (.I0(mem_reg_n_18),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [11]),
        .I3(int_pt_read),
        .I4(q1[11]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[18]_i_1 
       (.I0(\rdata_reg[31] [12]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[18]_i_2_n_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[18]_i_2 
       (.I0(mem_reg_n_17),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [12]),
        .I3(int_pt_read),
        .I4(q1[12]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[19]_i_1 
       (.I0(\rdata_reg[31] [13]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[19]_i_2_n_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[19]_i_2 
       (.I0(mem_reg_n_16),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [13]),
        .I3(int_pt_read),
        .I4(q1[13]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[20]_i_1 
       (.I0(\rdata_reg[31] [14]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[20]_i_2_n_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[20]_i_2 
       (.I0(mem_reg_n_15),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [14]),
        .I3(int_pt_read),
        .I4(q1[14]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[21]_i_1 
       (.I0(\rdata_reg[31] [15]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[21]_i_2_n_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[21]_i_2 
       (.I0(mem_reg_n_14),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [15]),
        .I3(int_pt_read),
        .I4(q1[15]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[22]_i_1 
       (.I0(\rdata_reg[31] [16]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[22]_i_2_n_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[22]_i_2 
       (.I0(mem_reg_n_13),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [16]),
        .I3(int_pt_read),
        .I4(q1[16]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[23]_i_1 
       (.I0(\rdata_reg[31] [17]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[23]_i_2_n_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[23]_i_2 
       (.I0(mem_reg_n_12),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [17]),
        .I3(int_pt_read),
        .I4(q1[17]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[24]_i_1 
       (.I0(\rdata_reg[31] [18]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[24]_i_2_n_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[24]_i_2 
       (.I0(mem_reg_n_11),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [18]),
        .I3(int_pt_read),
        .I4(q1[18]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[25]_i_1 
       (.I0(\rdata_reg[31] [19]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[25]_i_2_n_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[25]_i_2 
       (.I0(mem_reg_n_10),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [19]),
        .I3(int_pt_read),
        .I4(q1[19]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[26]_i_1 
       (.I0(\rdata_reg[31] [20]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[26]_i_2_n_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[26]_i_2 
       (.I0(mem_reg_n_9),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [20]),
        .I3(int_pt_read),
        .I4(q1[20]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[27]_i_1 
       (.I0(\rdata_reg[31] [21]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[27]_i_2_n_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[27]_i_2 
       (.I0(mem_reg_n_8),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [21]),
        .I3(int_pt_read),
        .I4(q1[21]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[28]_i_1 
       (.I0(\rdata_reg[31] [22]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[28]_i_2_n_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[28]_i_2 
       (.I0(mem_reg_n_7),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [22]),
        .I3(int_pt_read),
        .I4(q1[22]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[29]_i_1 
       (.I0(\rdata_reg[31] [23]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[29]_i_2_n_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[29]_i_2 
       (.I0(mem_reg_n_6),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [23]),
        .I3(int_pt_read),
        .I4(q1[23]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[30]_i_1 
       (.I0(\rdata_reg[31] [24]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[30]_i_2_n_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[30]_i_2 
       (.I0(mem_reg_n_5),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [24]),
        .I3(int_pt_read),
        .I4(q1[24]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[31]_i_2 
       (.I0(\rdata_reg[31] [25]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[31]_i_4 
       (.I0(mem_reg_n_4),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [25]),
        .I3(int_pt_read),
        .I4(q1[25]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[4]_i_1 
       (.I0(\rdata_reg[31] [0]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[4]_i_2_n_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[4]_i_2 
       (.I0(mem_reg_n_31),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [0]),
        .I3(int_pt_read),
        .I4(q1[0]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[31] [1]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[5]_i_2_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[5]_i_2 
       (.I0(mem_reg_n_30),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [1]),
        .I3(int_pt_read),
        .I4(q1[1]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[31] [2]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[6]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[6]_i_2 
       (.I0(mem_reg_n_29),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [2]),
        .I3(int_pt_read),
        .I4(q1[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[31] [3]),
        .I1(\rdata_reg[4] ),
        .I2(rstate[1]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[0]),
        .I5(\rdata[8]_i_2_n_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    \rdata[8]_i_2 
       (.I0(mem_reg_n_27),
        .I1(int_Clefia_enc_read),
        .I2(\rdata_reg[31]_0 [3]),
        .I3(int_pt_read),
        .I4(q1[3]),
        .O(\rdata[8]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "clefia_control_s_axi_ram" *) 
module design_1_clefia_0_0_clefia_control_s_axi_ram__parameterized0_34
   (DOADO,
    DOBDO,
    d0,
    dst_d0,
    \ap_CS_fsm_reg[69] ,
    \ap_CS_fsm_reg[52] ,
    \ap_CS_fsm_reg[45] ,
    ap_NS_fsm,
    \ap_CS_fsm_reg[74] ,
    ap_clk,
    Clefia_enc_ce0,
    int_pt_address1,
    ADDRBWRADDR,
    s_axi_control_WDATA,
    DIBDI,
    WEBWE,
    \q0_reg[7] ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    Clefia_enc_q0,
    \q0_reg[7]_4 ,
    pt_q0,
    mem_reg_0,
    Q,
    \ap_CS_fsm_reg[1] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    s_axi_control_WVALID,
    rstate,
    s_axi_control_ARVALID,
    ar_hs,
    wstate,
    s_axi_control_WSTRB,
    p_29_in);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [7:0]d0;
  output [7:0]dst_d0;
  output \ap_CS_fsm_reg[69] ;
  output \ap_CS_fsm_reg[52] ;
  output \ap_CS_fsm_reg[45] ;
  output [0:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[74] ;
  input ap_clk;
  input Clefia_enc_ce0;
  input [1:0]int_pt_address1;
  input [1:0]ADDRBWRADDR;
  input [31:0]s_axi_control_WDATA;
  input [7:0]DIBDI;
  input [3:0]WEBWE;
  input \q0_reg[7] ;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input [7:0]\q0_reg[7]_2 ;
  input [7:0]\q0_reg[7]_3 ;
  input [7:0]Clefia_enc_q0;
  input \q0_reg[7]_4 ;
  input [7:0]pt_q0;
  input mem_reg_0;
  input [35:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input s_axi_control_WVALID;
  input [1:0]rstate;
  input s_axi_control_ARVALID;
  input ar_hs;
  input [1:0]wstate;
  input [3:0]s_axi_control_WSTRB;
  input p_29_in;

  wire [1:0]ADDRBWRADDR;
  wire Clefia_enc_ce0;
  wire [7:0]Clefia_enc_q0;
  wire [7:0]DIBDI;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [35:0]Q;
  wire [3:0]WEBWE;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[69] ;
  wire \ap_CS_fsm_reg[74] ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ar_hs;
  wire [7:0]d0;
  wire [7:0]dst_d0;
  wire [3:0]int_Clefia_enc_be1;
  wire int_Clefia_enc_ce1;
  wire [1:0]int_pt_address1;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire mem_reg_i_71_n_0;
  wire p_29_in;
  wire [31:24]p_2_in;
  wire [7:0]pt_q0;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire \q0_reg[7]_4 ;
  wire [1:0]rstate;
  wire s_axi_control_ARVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]wstate;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__39 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[0]),
        .O(ap_NS_fsm));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/control_s_axi_U/int_Clefia_enc/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "1020" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_pt_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_2_in,s_axi_control_WDATA[23:0]}),
        .DIBDI({DIBDI,DIBDI,DIBDI,DIBDI}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_Clefia_enc_ce1),
        .ENBWREN(Clefia_enc_ce0),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_Clefia_enc_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE}));
  LUT5 #(
    .INIT(32'h88888F88)) 
    mem_reg_i_1
       (.I0(mem_reg_3),
        .I1(s_axi_control_WVALID),
        .I2(rstate[0]),
        .I3(s_axi_control_ARVALID),
        .I4(rstate[1]),
        .O(int_Clefia_enc_ce1));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[28]),
        .O(p_2_in[28]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[27]),
        .O(p_2_in[27]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_12
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[26]),
        .O(p_2_in[26]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_13
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[25]),
        .O(p_2_in[25]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_14
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[24]),
        .O(p_2_in[24]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_23
       (.I0(mem_reg_3),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[3]),
        .O(int_Clefia_enc_be1[3]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_24
       (.I0(mem_reg_3),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[2]),
        .O(int_Clefia_enc_be1[2]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_25
       (.I0(mem_reg_3),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[1]),
        .O(int_Clefia_enc_be1[1]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    mem_reg_i_26
       (.I0(mem_reg_3),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_control_WVALID),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_Clefia_enc_be1[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_32__0
       (.I0(Q[27]),
        .I1(mem_reg_i_62_n_0),
        .I2(mem_reg_1),
        .I3(mem_reg_i_64_n_0),
        .I4(mem_reg_2),
        .O(\ap_CS_fsm_reg[74] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_i_33__0
       (.I0(mem_reg_i_65_n_0),
        .I1(mem_reg_i_66_n_0),
        .I2(Q[11]),
        .I3(Q[16]),
        .I4(Q[9]),
        .I5(Q[10]),
        .O(\ap_CS_fsm_reg[52] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    mem_reg_i_35
       (.I0(mem_reg_0),
        .I1(mem_reg_i_71_n_0),
        .I2(Q[22]),
        .I3(Q[17]),
        .I4(Q[20]),
        .I5(Q[19]),
        .O(\ap_CS_fsm_reg[69] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_62
       (.I0(Q[28]),
        .I1(Q[30]),
        .I2(Q[33]),
        .I3(Q[31]),
        .O(mem_reg_i_62_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_64
       (.I0(Q[35]),
        .I1(Q[29]),
        .I2(Q[34]),
        .I3(Q[32]),
        .O(mem_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_65
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm_reg[45] ),
        .O(mem_reg_i_65_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_66
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(mem_reg_i_66_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[31]),
        .O(p_2_in[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_71
       (.I0(Q[24]),
        .I1(Q[18]),
        .I2(Q[21]),
        .I3(Q[25]),
        .I4(Q[26]),
        .I5(Q[23]),
        .O(mem_reg_i_71_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[30]),
        .O(p_2_in[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9
       (.I0(s_axi_control_WSTRB[3]),
        .I1(p_29_in),
        .I2(mem_reg_3),
        .I3(s_axi_control_WDATA[29]),
        .O(p_2_in[29]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q1[7]_i_4 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\ap_CS_fsm_reg[45] ));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(dst_d0[0]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [0]),
        .I5(\q0_reg[7]_3 [0]),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__6
       (.I0(Clefia_enc_q0[0]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[0]),
        .O(dst_d0[0]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_1_1_i_1__2
       (.I0(dst_d0[1]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [1]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [1]),
        .I5(\q0_reg[7]_3 [1]),
        .O(d0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__6
       (.I0(Clefia_enc_q0[1]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[1]),
        .O(dst_d0[1]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_2_2_i_1__2
       (.I0(dst_d0[2]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [2]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [2]),
        .I5(\q0_reg[7]_3 [2]),
        .O(d0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__6
       (.I0(Clefia_enc_q0[2]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[2]),
        .O(dst_d0[2]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_3_3_i_1__2
       (.I0(dst_d0[3]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [3]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [3]),
        .I5(\q0_reg[7]_3 [3]),
        .O(d0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__6
       (.I0(Clefia_enc_q0[3]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[3]),
        .O(dst_d0[3]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_4_4_i_1__2
       (.I0(dst_d0[4]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [4]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [4]),
        .I5(\q0_reg[7]_3 [4]),
        .O(d0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__6
       (.I0(Clefia_enc_q0[4]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[4]),
        .O(dst_d0[4]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_5_5_i_1__2
       (.I0(dst_d0[5]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [5]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [5]),
        .I5(\q0_reg[7]_3 [5]),
        .O(d0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__6
       (.I0(Clefia_enc_q0[5]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[5]),
        .O(dst_d0[5]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_6_6_i_1__2
       (.I0(dst_d0[6]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [6]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [6]),
        .I5(\q0_reg[7]_3 [6]),
        .O(d0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__6
       (.I0(Clefia_enc_q0[6]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[6]),
        .O(dst_d0[6]));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_7_7_i_1__2
       (.I0(dst_d0[7]),
        .I1(\q0_reg[7] ),
        .I2(\q0_reg[7]_0 [7]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 [7]),
        .I5(\q0_reg[7]_3 [7]),
        .O(d0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1__6
       (.I0(Clefia_enc_q0[7]),
        .I1(\q0_reg[7]_4 ),
        .I2(pt_q0[7]),
        .O(dst_d0[7]));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W
   (q0,
    E,
    ap_clk,
    dst_d0,
    p_0_in__2,
    ct_address0);
  output [7:0]q0;
  input [0:0]E;
  input ap_clk;
  input [7:0]dst_d0;
  input p_0_in__2;
  input [3:0]ct_address0;

  wire [0:0]E;
  wire ap_clk;
  wire [3:0]ct_address0;
  wire [7:0]dst_d0;
  wire p_0_in__2;
  wire [7:0]q0;
  wire [7:0]q00;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "ct_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(ct_address0[0]),
        .A1(ct_address0[1]),
        .A2(ct_address0[2]),
        .A3(ct_address0[3]),
        .A4(1'b0),
        .D(dst_d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__2));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_0
   (\q0_reg[3]_0 ,
    \ap_CS_fsm_reg[112] ,
    q0,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[36] ,
    Q,
    \q0_reg[7]_0 ,
    ram_reg_0_15_3_3_i_1__5,
    \q0_reg[7]_1 ,
    icmp_ln197_reg_1350,
    ram_reg_0_15_3_3_i_2_0,
    \q0_reg[7]_2 ,
    icmp_ln234_reg_1506,
    E,
    ap_clk,
    d0,
    p_0_in__1,
    address0);
  output \q0_reg[3]_0 ;
  output \ap_CS_fsm_reg[112] ;
  output [7:0]q0;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[36] ;
  input [0:0]Q;
  input [9:0]\q0_reg[7]_0 ;
  input [0:0]ram_reg_0_15_3_3_i_1__5;
  input \q0_reg[7]_1 ;
  input icmp_ln197_reg_1350;
  input [0:0]ram_reg_0_15_3_3_i_2_0;
  input \q0_reg[7]_2 ;
  input icmp_ln234_reg_1506;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__1;
  input [3:0]address0;

  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]address0;
  wire \ap_CS_fsm_reg[112] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire [7:0]d0;
  wire icmp_ln197_reg_1350;
  wire icmp_ln234_reg_1506;
  wire p_0_in__1;
  wire [7:0]q0;
  wire [7:0]q00;
  wire \q0_reg[3]_0 ;
  wire [9:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [0:0]ram_reg_0_15_3_3_i_1__5;
  wire [0:0]ram_reg_0_15_3_3_i_2_0;
  wire ram_reg_0_15_3_3_i_3_n_0;

  LUT4 #(
    .INIT(16'hABAA)) 
    \q0[7]_i_4__4 
       (.I0(\q0_reg[7]_0 [8]),
        .I1(\q0_reg[7]_2 ),
        .I2(icmp_ln234_reg_1506),
        .I3(\q0_reg[7]_0 [9]),
        .O(\ap_CS_fsm_reg[112] ));
  LUT4 #(
    .INIT(16'h5455)) 
    \q0[7]_i_4__5 
       (.I0(\q0_reg[7]_0 [5]),
        .I1(\q0_reg[7]_1 ),
        .I2(icmp_ln197_reg_1350),
        .I3(\q0_reg[7]_0 [6]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_5__1 
       (.I0(\q0_reg[7]_0 [1]),
        .I1(\q0_reg[7]_0 [4]),
        .O(\ap_CS_fsm_reg[28] ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_6__2 
       (.I0(\q0_reg[7]_0 [0]),
        .I1(\q0_reg[7]_0 [2]),
        .O(\ap_CS_fsm_reg[24] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_0_15_0_0_i_8__7
       (.I0(\q0_reg[7]_0 [3]),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(\q0_reg[7]_0 [4]),
        .I3(\q0_reg[7]_0 [1]),
        .O(\ap_CS_fsm_reg[32] ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_0_15_3_3_i_2
       (.I0(ram_reg_0_15_3_3_i_3_n_0),
        .I1(Q),
        .I2(\q0_reg[7]_0 [7]),
        .I3(\ap_CS_fsm_reg[112] ),
        .I4(ram_reg_0_15_3_3_i_1__5),
        .O(\q0_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h11101111DDDFDDDD)) 
    ram_reg_0_15_3_3_i_3
       (.I0(q0[3]),
        .I1(\q0_reg[7]_0 [5]),
        .I2(\q0_reg[7]_1 ),
        .I3(icmp_ln197_reg_1350),
        .I4(\q0_reg[7]_0 [6]),
        .I5(ram_reg_0_15_3_3_i_2_0),
        .O(ram_reg_0_15_3_3_i_3_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__1));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_1
   (d0,
    \ap_CS_fsm_reg[108] ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[100] ,
    \ap_CS_fsm_reg[104] ,
    \ap_CS_fsm_reg[30] ,
    q0,
    \ap_CS_fsm_reg[112] ,
    \ap_CS_fsm_reg[108]_0 ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[7]_1 ,
    DOADO,
    \q0_reg[0]_1 ,
    grp_ByteXor_143_fu_475_dst_d0,
    \q0_reg[0]_2 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[3]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 ,
    ram_reg_0_15_7_7_i_1__3_0,
    ram_reg_0_15_7_7_i_1__3_1,
    ram_reg_0_15_0_0_i_3__8,
    icmp_ln234_reg_1506,
    E,
    ap_clk,
    \q0_reg[7]_4 ,
    p_0_in__3,
    \q0_reg[7]_5 ,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 );
  output [7:0]d0;
  output [7:0]\ap_CS_fsm_reg[108] ;
  output [7:0]\ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[100] ;
  output \ap_CS_fsm_reg[104] ;
  output \ap_CS_fsm_reg[30] ;
  output [7:0]q0;
  output \ap_CS_fsm_reg[112] ;
  output \ap_CS_fsm_reg[108]_0 ;
  input [12:0]Q;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[0]_0 ;
  input [7:0]\q0_reg[7]_1 ;
  input [7:0]DOADO;
  input \q0_reg[0]_1 ;
  input [7:0]grp_ByteXor_143_fu_475_dst_d0;
  input \q0_reg[0]_2 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[1]_1 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[2]_1 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[4]_1 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[5]_1 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[6]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;
  input [7:0]ram_reg_0_15_7_7_i_1__3_0;
  input [7:0]ram_reg_0_15_7_7_i_1__3_1;
  input ram_reg_0_15_0_0_i_3__8;
  input icmp_ln234_reg_1506;
  input [0:0]E;
  input ap_clk;
  input [7:0]\q0_reg[7]_4 ;
  input p_0_in__3;
  input \q0_reg[7]_5 ;
  input \q0_reg[7]_6 ;
  input \q0_reg[7]_7 ;
  input \q0_reg[7]_8 ;

  wire [7:0]DOADO;
  wire [0:0]E;
  wire [12:0]Q;
  wire \ap_CS_fsm_reg[100] ;
  wire \ap_CS_fsm_reg[104] ;
  wire [7:0]\ap_CS_fsm_reg[108] ;
  wire \ap_CS_fsm_reg[108]_0 ;
  wire \ap_CS_fsm_reg[112] ;
  wire \ap_CS_fsm_reg[30] ;
  wire [7:0]\ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [7:0]grp_ByteXor_143_fu_475_dst_d0;
  wire icmp_ln234_reg_1506;
  wire p_0_in__3;
  wire [7:0]q0;
  wire [7:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [7:0]\q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire \q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire ram_reg_0_15_0_0_i_3__8;
  wire ram_reg_0_15_0_0_i_7__7_n_0;
  wire ram_reg_0_15_1_1_i_2__1_n_0;
  wire ram_reg_0_15_2_2_i_2__1_n_0;
  wire ram_reg_0_15_3_3_i_2__0_n_0;
  wire ram_reg_0_15_4_4_i_2__1_n_0;
  wire ram_reg_0_15_5_5_i_2__1_n_0;
  wire ram_reg_0_15_6_6_i_2__1_n_0;
  wire [7:0]ram_reg_0_15_7_7_i_1__3_0;
  wire [7:0]ram_reg_0_15_7_7_i_1__3_1;
  wire ram_reg_0_15_7_7_i_2__1_n_0;

  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_5__2 
       (.I0(Q[7]),
        .I1(Q[10]),
        .O(\ap_CS_fsm_reg[104] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_6__1 
       (.I0(Q[5]),
        .I1(Q[8]),
        .O(\ap_CS_fsm_reg[100] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h0000545500000000)) 
    ram_reg_0_15_0_0_i_16__3
       (.I0(Q[11]),
        .I1(ram_reg_0_15_0_0_i_3__8),
        .I2(icmp_ln234_reg_1506),
        .I3(Q[12]),
        .I4(Q[9]),
        .I5(\ap_CS_fsm_reg[104] ),
        .O(\ap_CS_fsm_reg[112] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_15_0_0_i_18__0
       (.I0(Q[1]),
        .I1(Q[8]),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(ram_reg_0_15_0_0_i_7__7_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [0]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [0]),
        .I5(DOADO[0]),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_1__4
       (.I0(\q0_reg[0]_1 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_0_0_i_7__7_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[0]),
        .O(\ap_CS_fsm_reg[108] [0]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_0_0_i_1__5
       (.I0(\q0_reg[0]_2 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_0_0_i_7__7_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[0]),
        .O(\ap_CS_fsm_reg[32] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_7__7
       (.I0(q0[0]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[0]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[0]),
        .O(ram_reg_0_15_0_0_i_7__7_n_0));
  LUT5 #(
    .INIT(32'h00005551)) 
    ram_reg_0_15_0_0_i_9__7
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(icmp_ln234_reg_1506),
        .I3(ram_reg_0_15_0_0_i_3__8),
        .I4(Q[11]),
        .O(\ap_CS_fsm_reg[108]_0 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_1_1_i_1__3
       (.I0(ram_reg_0_15_1_1_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [1]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [1]),
        .I5(DOADO[1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_1_1_i_1__4
       (.I0(\q0_reg[1]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_1_1_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[1]),
        .O(\ap_CS_fsm_reg[108] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_1_1_i_1__5
       (.I0(\q0_reg[1]_1 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_1_1_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[1]),
        .O(\ap_CS_fsm_reg[32] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_1_1_i_2__1
       (.I0(q0[1]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[1]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[1]),
        .O(ram_reg_0_15_1_1_i_2__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_2_2_i_1__3
       (.I0(ram_reg_0_15_2_2_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [2]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [2]),
        .I5(DOADO[2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_2_2_i_1__4
       (.I0(\q0_reg[2]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_2_2_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[2]),
        .O(\ap_CS_fsm_reg[108] [2]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_2_2_i_1__5
       (.I0(\q0_reg[2]_1 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_2_2_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[2]),
        .O(\ap_CS_fsm_reg[32] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_2_2_i_2__1
       (.I0(q0[2]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[2]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[2]),
        .O(ram_reg_0_15_2_2_i_2__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_3_3_i_1__3
       (.I0(ram_reg_0_15_3_3_i_2__0_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [3]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [3]),
        .I5(DOADO[3]),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_3_3_i_1__4
       (.I0(\q0_reg[3]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_3_3_i_2__0_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[3]),
        .O(\ap_CS_fsm_reg[108] [3]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_3_3_i_1__5
       (.I0(\q0_reg[3]_0 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_3_3_i_2__0_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[3]),
        .O(\ap_CS_fsm_reg[32] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_3_3_i_2__0
       (.I0(q0[3]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[3]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[3]),
        .O(ram_reg_0_15_3_3_i_2__0_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_4_4_i_1__3
       (.I0(ram_reg_0_15_4_4_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [4]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [4]),
        .I5(DOADO[4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_4_4_i_1__4
       (.I0(\q0_reg[4]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_4_4_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[4]),
        .O(\ap_CS_fsm_reg[108] [4]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_4_4_i_1__5
       (.I0(\q0_reg[4]_1 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_4_4_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[4]),
        .O(\ap_CS_fsm_reg[32] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_4_4_i_2__1
       (.I0(q0[4]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[4]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[4]),
        .O(ram_reg_0_15_4_4_i_2__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_5_5_i_1__3
       (.I0(ram_reg_0_15_5_5_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [5]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [5]),
        .I5(DOADO[5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_5_5_i_1__4
       (.I0(\q0_reg[5]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_5_5_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[5]),
        .O(\ap_CS_fsm_reg[108] [5]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_5_5_i_1__5
       (.I0(\q0_reg[5]_1 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_5_5_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[5]),
        .O(\ap_CS_fsm_reg[32] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_5_5_i_2__1
       (.I0(q0[5]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[5]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[5]),
        .O(ram_reg_0_15_5_5_i_2__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_6_6_i_1__3
       (.I0(ram_reg_0_15_6_6_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [6]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [6]),
        .I5(DOADO[6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_6_6_i_1__4
       (.I0(\q0_reg[6]_0 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_6_6_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[6]),
        .O(\ap_CS_fsm_reg[108] [6]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_6_6_i_1__5
       (.I0(\q0_reg[6]_1 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_6_6_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[6]),
        .O(\ap_CS_fsm_reg[32] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_6_6_i_2__1
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[6]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[6]),
        .O(ram_reg_0_15_6_6_i_2__1_n_0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(\q0_reg[7]_5 ),
        .A1(\q0_reg[7]_6 ),
        .A2(\q0_reg[7]_7 ),
        .A3(\q0_reg[7]_8 ),
        .A4(1'b0),
        .D(\q0_reg[7]_4 [7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__3));
  LUT6 #(
    .INIT(64'h888BBB8BBBB888B8)) 
    ram_reg_0_15_7_7_i_1__3
       (.I0(ram_reg_0_15_7_7_i_2__1_n_0),
        .I1(Q[4]),
        .I2(\q0_reg[7]_0 [7]),
        .I3(\q0_reg[0]_0 ),
        .I4(\q0_reg[7]_1 [7]),
        .I5(DOADO[7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_7_7_i_1__4
       (.I0(\q0_reg[7]_2 ),
        .I1(Q[9]),
        .I2(ram_reg_0_15_7_7_i_2__1_n_0),
        .I3(Q[7]),
        .I4(Q[10]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[7]),
        .O(\ap_CS_fsm_reg[108] [7]));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    ram_reg_0_15_7_7_i_1__5
       (.I0(\q0_reg[7]_3 ),
        .I1(Q[2]),
        .I2(ram_reg_0_15_7_7_i_2__1_n_0),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(grp_ByteXor_143_fu_475_dst_d0[7]),
        .O(\ap_CS_fsm_reg[32] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_7_7_i_2__1
       (.I0(q0[7]),
        .I1(Q[6]),
        .I2(ram_reg_0_15_7_7_i_1__3_0[7]),
        .I3(Q[4]),
        .I4(ram_reg_0_15_7_7_i_1__3_1[7]),
        .O(ram_reg_0_15_7_7_i_2__1_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_2
   (grp_ByteCpy_119_fu_491_dst_offset,
    q0,
    \add_ln117_4_reg_152_reg[2] ,
    icmp_ln234_reg_1506,
    Q,
    \add_ln117_4_reg_152_reg[2]_0 ,
    icmp_ln197_reg_1350,
    E,
    ap_clk,
    d0,
    p_0_in__4,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[7]_3 );
  output [0:0]grp_ByteCpy_119_fu_491_dst_offset;
  output [7:0]q0;
  input \add_ln117_4_reg_152_reg[2] ;
  input icmp_ln234_reg_1506;
  input [1:0]Q;
  input \add_ln117_4_reg_152_reg[2]_0 ;
  input icmp_ln197_reg_1350;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__4;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[7]_3 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire \add_ln117_4_reg_152_reg[2] ;
  wire \add_ln117_4_reg_152_reg[2]_0 ;
  wire ap_clk;
  wire [7:0]d0;
  wire [0:0]grp_ByteCpy_119_fu_491_dst_offset;
  wire icmp_ln197_reg_1350;
  wire icmp_ln234_reg_1506;
  wire p_0_in__4;
  wire [7:0]q0;
  wire [7:0]q00;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire \q0_reg[7]_3 ;

  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \add_ln117_4_reg_152[2]_i_2 
       (.I0(\add_ln117_4_reg_152_reg[2] ),
        .I1(icmp_ln234_reg_1506),
        .I2(Q[1]),
        .I3(\add_ln117_4_reg_152_reg[2]_0 ),
        .I4(icmp_ln197_reg_1350),
        .I5(Q[0]),
        .O(grp_ByteCpy_119_fu_491_dst_offset));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(\q0_reg[7]_0 ),
        .A1(\q0_reg[7]_1 ),
        .A2(\q0_reg[7]_2 ),
        .A3(\q0_reg[7]_3 ),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__4));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_3
   (\q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[5]_0 ,
    \q0_reg[5]_1 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[2]_1 ,
    \q0_reg[1]_0 ,
    \q0_reg[1]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[3]_0 ,
    d0,
    q0,
    ram_reg_0_15_0_0_i_1__5,
    \q1_reg[7] ,
    Q,
    \q0_reg[0]_2 ,
    \q0_reg[7]_3 ,
    \q0_reg[7]_4 ,
    ram_reg_0_15_7_7_i_1__4,
    E,
    ap_clk,
    \q0_reg[7]_5 ,
    p_0_in__5,
    \q0_reg[7]_6 ,
    \q0_reg[7]_7 ,
    \q0_reg[7]_8 ,
    \q0_reg[7]_9 );
  output \q0_reg[7]_0 ;
  output \q0_reg[7]_1 ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[5]_0 ;
  output \q0_reg[5]_1 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[4]_1 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[2]_1 ;
  output \q0_reg[1]_0 ;
  output \q0_reg[1]_1 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output [7:0]\q0_reg[7]_2 ;
  output [0:0]\q0_reg[3]_0 ;
  output [7:0]d0;
  input [6:0]q0;
  input ram_reg_0_15_0_0_i_1__5;
  input [7:0]\q1_reg[7] ;
  input [2:0]Q;
  input \q0_reg[0]_2 ;
  input [7:0]\q0_reg[7]_3 ;
  input [7:0]\q0_reg[7]_4 ;
  input [6:0]ram_reg_0_15_7_7_i_1__4;
  input [0:0]E;
  input ap_clk;
  input [7:0]\q0_reg[7]_5 ;
  input p_0_in__5;
  input \q0_reg[7]_6 ;
  input \q0_reg[7]_7 ;
  input \q0_reg[7]_8 ;
  input \q0_reg[7]_9 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in__5;
  wire [6:0]q0;
  wire [7:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire [7:0]\q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire [7:0]\q0_reg[7]_4 ;
  wire [7:0]\q0_reg[7]_5 ;
  wire \q0_reg[7]_6 ;
  wire \q0_reg[7]_7 ;
  wire \q0_reg[7]_8 ;
  wire \q0_reg[7]_9 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire [7:0]\q1_reg[7] ;
  wire ram_reg_0_15_0_0_i_1__5;
  wire [6:0]ram_reg_0_15_7_7_i_1__4;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_0_0_i_1__8
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [0]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [0]),
        .O(\q0_reg[7]_2 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__9
       (.I0(\q0_reg_n_0_[0] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [0]),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_0_0_i_7__3
       (.I0(\q0_reg[0]_1 ),
        .I1(q0[0]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [0]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_0_0_i_7__5
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[0]),
        .O(\q0_reg[0]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_1_1_i_1__8
       (.I0(\q0_reg_n_0_[1] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [1]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [1]),
        .O(\q0_reg[7]_2 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__9
       (.I0(\q0_reg_n_0_[1] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [1]),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_1_1_i_2
       (.I0(\q0_reg[1]_1 ),
        .I1(q0[1]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [1]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_1_1_i_2__0
       (.I0(\q0_reg_n_0_[1] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[1]),
        .O(\q0_reg[1]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_2_2_i_1__8
       (.I0(\q0_reg_n_0_[2] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [2]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [2]),
        .O(\q0_reg[7]_2 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__9
       (.I0(\q0_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [2]),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_2_2_i_2
       (.I0(\q0_reg[2]_1 ),
        .I1(q0[2]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [2]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_2_2_i_2__0
       (.I0(\q0_reg_n_0_[2] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[2]),
        .O(\q0_reg[2]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_3_3_i_1__8
       (.I0(\q0_reg[3]_0 ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [3]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [3]),
        .O(\q0_reg[7]_2 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__9
       (.I0(\q0_reg[3]_0 ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [3]),
        .O(d0[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_4_4_i_1__8
       (.I0(\q0_reg_n_0_[4] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [4]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [4]),
        .O(\q0_reg[7]_2 [4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__9
       (.I0(\q0_reg_n_0_[4] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [4]),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_4_4_i_2
       (.I0(\q0_reg[4]_1 ),
        .I1(q0[3]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [4]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_4_4_i_2__0
       (.I0(\q0_reg_n_0_[4] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[3]),
        .O(\q0_reg[4]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_5_5_i_1__8
       (.I0(\q0_reg_n_0_[5] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [5]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [5]),
        .O(\q0_reg[7]_2 [5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__9
       (.I0(\q0_reg_n_0_[5] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [5]),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_5_5_i_2
       (.I0(\q0_reg[5]_1 ),
        .I1(q0[4]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [5]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_5_5_i_2__0
       (.I0(\q0_reg_n_0_[5] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[4]),
        .O(\q0_reg[5]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_6_6_i_1__8
       (.I0(\q0_reg_n_0_[6] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [6]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [6]),
        .O(\q0_reg[7]_2 [6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__9
       (.I0(\q0_reg_n_0_[6] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [6]),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_6_6_i_2
       (.I0(\q0_reg[6]_1 ),
        .I1(q0[5]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [6]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_6_6_i_2__0
       (.I0(\q0_reg_n_0_[6] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[5]),
        .O(\q0_reg[6]_1 ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "fout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(\q0_reg[7]_6 ),
        .A1(\q0_reg[7]_7 ),
        .A2(\q0_reg[7]_8 ),
        .A3(\q0_reg[7]_9 ),
        .A4(1'b0),
        .D(\q0_reg[7]_5 [7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_0_15_7_7_i_1__8
       (.I0(\q0_reg_n_0_[7] ),
        .I1(\q0_reg[0]_2 ),
        .I2(\q0_reg[7]_3 [7]),
        .I3(Q[0]),
        .I4(\q0_reg[7]_4 [7]),
        .O(\q0_reg[7]_2 [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1__9
       (.I0(\q0_reg_n_0_[7] ),
        .I1(Q[2]),
        .I2(\q1_reg[7] [7]),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFEA)) 
    ram_reg_0_15_7_7_i_2
       (.I0(\q0_reg[7]_1 ),
        .I1(q0[6]),
        .I2(ram_reg_0_15_0_0_i_1__5),
        .I3(\q1_reg[7] [7]),
        .I4(Q[1]),
        .I5(\q0_reg[0]_2 ),
        .O(\q0_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_15_7_7_i_2__0
       (.I0(\q0_reg_n_0_[7] ),
        .I1(\q0_reg[0]_2 ),
        .I2(Q[1]),
        .I3(ram_reg_0_15_7_7_i_1__4[6]),
        .O(\q0_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_4
   (\ap_CS_fsm_reg[89] ,
    \ap_CS_fsm_reg[87] ,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[18] ,
    q0,
    Q,
    E,
    ap_clk,
    d0,
    p_0_in,
    rin_1_address0);
  output \ap_CS_fsm_reg[89] ;
  output \ap_CS_fsm_reg[87] ;
  output \ap_CS_fsm_reg[82] ;
  output \ap_CS_fsm_reg[18] ;
  output [7:0]q0;
  input [17:0]Q;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in;
  input [3:0]rin_1_address0;

  wire [0:0]E;
  wire [17:0]Q;
  wire \ap_CS_fsm[15]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[87] ;
  wire \ap_CS_fsm_reg[89] ;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [3:0]rin_1_address0;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[15]_i_2 
       (.I0(\ap_CS_fsm_reg[87] ),
        .I1(Q[16]),
        .I2(Q[3]),
        .I3(Q[15]),
        .I4(Q[7]),
        .I5(\ap_CS_fsm[15]_i_5_n_0 ),
        .O(\ap_CS_fsm_reg[89] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[15]_i_4 
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[10]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[87] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[15]_i_5 
       (.I0(Q[6]),
        .I1(Q[11]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm_reg[82] ),
        .O(\ap_CS_fsm[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_63
       (.I0(Q[9]),
        .I1(Q[4]),
        .I2(Q[13]),
        .I3(Q[17]),
        .O(\ap_CS_fsm_reg[82] ));
  LUT2 #(
    .INIT(4'h1)) 
    \q0[7]_i_2__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[18] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rin_1_address0[0]),
        .A1(rin_1_address0[1]),
        .A2(rin_1_address0[2]),
        .A3(rin_1_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "clefia_fin_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_fin_RAM_AUTO_1R1W_5
   (d0,
    q0,
    \ap_CS_fsm_reg[94] ,
    Q,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q0_reg[7]_2 ,
    \q0_reg[6]_0 ,
    \q0_reg[5]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_0 ,
    \q0_reg[0]_0 ,
    E,
    ap_clk,
    \q0_reg[7]_3 ,
    p_0_in__0,
    rin_address0);
  output [7:0]d0;
  output [7:0]q0;
  output \ap_CS_fsm_reg[94] ;
  input [2:0]Q;
  input [7:0]\q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \q0_reg[7]_2 ;
  input \q0_reg[6]_0 ;
  input \q0_reg[5]_0 ;
  input \q0_reg[4]_0 ;
  input \q0_reg[3]_0 ;
  input \q0_reg[2]_0 ;
  input \q0_reg[1]_0 ;
  input \q0_reg[0]_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]\q0_reg[7]_3 ;
  input p_0_in__0;
  input [3:0]rin_address0;

  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[94] ;
  wire ap_clk;
  wire [7:0]d0;
  wire p_0_in__0;
  wire [7:0]q0;
  wire [7:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg[7]_2 ;
  wire [7:0]\q0_reg[7]_3 ;
  wire [3:0]rin_address0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_0_0_i_1__7
       (.I0(q0[0]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [0]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[0]_0 ),
        .O(d0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_15_0_0_i_7__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\ap_CS_fsm_reg[94] ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_1_1_i_1__7
       (.I0(q0[1]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [1]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[1]_0 ),
        .O(d0[1]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_2_2_i_1__7
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [2]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[2]_0 ),
        .O(d0[2]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_3_3_i_1__7
       (.I0(q0[3]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [3]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[3]_0 ),
        .O(d0[3]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_4_4_i_1__7
       (.I0(q0[4]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [4]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[4]_0 ),
        .O(d0[4]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_5_5_i_1__7
       (.I0(q0[5]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [5]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[5]_0 ),
        .O(d0[5]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_6_6_i_1__7
       (.I0(q0[6]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [6]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[6]_0 ),
        .O(d0[6]));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rin_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rin_address0[0]),
        .A1(rin_address0[1]),
        .A2(rin_address0[2]),
        .A3(rin_address0[3]),
        .A4(1'b0),
        .D(\q0_reg[7]_3 [7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ram_reg_0_15_7_7_i_1__7
       (.I0(q0[7]),
        .I1(Q[2]),
        .I2(\q0_reg[7]_0 [7]),
        .I3(\q0_reg[7]_1 ),
        .I4(\q0_reg[7]_2 ),
        .O(d0[7]));
endmodule

(* ORIG_REF_NAME = "clefia_mux_42_8_1_1" *) 
module design_1_clefia_0_0_clefia_mux_42_8_1_1
   (D,
    \tmp_reg_224_reg[7] ,
    \tmp_reg_224_reg[7]_0 ,
    \tmp_reg_224_reg[0] ,
    \tmp_reg_224_reg[7]_1 ,
    Q,
    \tmp_reg_224_reg[0]_0 ,
    \tmp_reg_224_reg[1] ,
    \tmp_reg_224_reg[1]_0 ,
    \tmp_reg_224_reg[2] ,
    \tmp_reg_224_reg[2]_0 ,
    \tmp_reg_224_reg[3] ,
    \tmp_reg_224_reg[3]_0 ,
    \tmp_reg_224_reg[4] ,
    \tmp_reg_224_reg[4]_0 ,
    \tmp_reg_224_reg[5] ,
    \tmp_reg_224_reg[5]_0 ,
    \tmp_reg_224_reg[6] ,
    \tmp_reg_224_reg[6]_0 ,
    \tmp_reg_224_reg[7]_2 ,
    \tmp_reg_224_reg[7]_3 ,
    \tmp_reg_224_reg[7]_4 ,
    \tmp_reg_224_reg[0]_1 ,
    \tmp_reg_224_reg[7]_5 ,
    \tmp_reg_224_reg[0]_2 ,
    \tmp_reg_224_reg[1]_1 ,
    \tmp_reg_224_reg[1]_2 ,
    \tmp_reg_224_reg[2]_1 ,
    \tmp_reg_224_reg[2]_2 ,
    \tmp_reg_224_reg[3]_1 ,
    \tmp_reg_224_reg[3]_2 ,
    \tmp_reg_224_reg[4]_1 ,
    \tmp_reg_224_reg[4]_2 ,
    \tmp_reg_224_reg[5]_1 ,
    \tmp_reg_224_reg[5]_2 ,
    \tmp_reg_224_reg[6]_1 ,
    \tmp_reg_224_reg[6]_2 ,
    \tmp_reg_224_reg[7]_6 ,
    \tmp_reg_224_reg[7]_7 );
  output [7:0]D;
  input [1:0]\tmp_reg_224_reg[7] ;
  input [7:0]\tmp_reg_224_reg[7]_0 ;
  input \tmp_reg_224_reg[0] ;
  input [7:0]\tmp_reg_224_reg[7]_1 ;
  input [0:0]Q;
  input \tmp_reg_224_reg[0]_0 ;
  input \tmp_reg_224_reg[1] ;
  input \tmp_reg_224_reg[1]_0 ;
  input \tmp_reg_224_reg[2] ;
  input \tmp_reg_224_reg[2]_0 ;
  input \tmp_reg_224_reg[3] ;
  input \tmp_reg_224_reg[3]_0 ;
  input \tmp_reg_224_reg[4] ;
  input \tmp_reg_224_reg[4]_0 ;
  input \tmp_reg_224_reg[5] ;
  input \tmp_reg_224_reg[5]_0 ;
  input \tmp_reg_224_reg[6] ;
  input \tmp_reg_224_reg[6]_0 ;
  input \tmp_reg_224_reg[7]_2 ;
  input \tmp_reg_224_reg[7]_3 ;
  input [7:0]\tmp_reg_224_reg[7]_4 ;
  input \tmp_reg_224_reg[0]_1 ;
  input [7:0]\tmp_reg_224_reg[7]_5 ;
  input \tmp_reg_224_reg[0]_2 ;
  input \tmp_reg_224_reg[1]_1 ;
  input \tmp_reg_224_reg[1]_2 ;
  input \tmp_reg_224_reg[2]_1 ;
  input \tmp_reg_224_reg[2]_2 ;
  input \tmp_reg_224_reg[3]_1 ;
  input \tmp_reg_224_reg[3]_2 ;
  input \tmp_reg_224_reg[4]_1 ;
  input \tmp_reg_224_reg[4]_2 ;
  input \tmp_reg_224_reg[5]_1 ;
  input \tmp_reg_224_reg[5]_2 ;
  input \tmp_reg_224_reg[6]_1 ;
  input \tmp_reg_224_reg[6]_2 ;
  input \tmp_reg_224_reg[7]_6 ;
  input \tmp_reg_224_reg[7]_7 ;

  wire [7:0]D;
  wire [0:0]Q;
  wire [7:0]mux_1_0;
  wire [7:0]mux_1_1;
  wire \tmp_reg_224_reg[0] ;
  wire \tmp_reg_224_reg[0]_0 ;
  wire \tmp_reg_224_reg[0]_1 ;
  wire \tmp_reg_224_reg[0]_2 ;
  wire \tmp_reg_224_reg[1] ;
  wire \tmp_reg_224_reg[1]_0 ;
  wire \tmp_reg_224_reg[1]_1 ;
  wire \tmp_reg_224_reg[1]_2 ;
  wire \tmp_reg_224_reg[2] ;
  wire \tmp_reg_224_reg[2]_0 ;
  wire \tmp_reg_224_reg[2]_1 ;
  wire \tmp_reg_224_reg[2]_2 ;
  wire \tmp_reg_224_reg[3] ;
  wire \tmp_reg_224_reg[3]_0 ;
  wire \tmp_reg_224_reg[3]_1 ;
  wire \tmp_reg_224_reg[3]_2 ;
  wire \tmp_reg_224_reg[4] ;
  wire \tmp_reg_224_reg[4]_0 ;
  wire \tmp_reg_224_reg[4]_1 ;
  wire \tmp_reg_224_reg[4]_2 ;
  wire \tmp_reg_224_reg[5] ;
  wire \tmp_reg_224_reg[5]_0 ;
  wire \tmp_reg_224_reg[5]_1 ;
  wire \tmp_reg_224_reg[5]_2 ;
  wire \tmp_reg_224_reg[6] ;
  wire \tmp_reg_224_reg[6]_0 ;
  wire \tmp_reg_224_reg[6]_1 ;
  wire \tmp_reg_224_reg[6]_2 ;
  wire [1:0]\tmp_reg_224_reg[7] ;
  wire [7:0]\tmp_reg_224_reg[7]_0 ;
  wire [7:0]\tmp_reg_224_reg[7]_1 ;
  wire \tmp_reg_224_reg[7]_2 ;
  wire \tmp_reg_224_reg[7]_3 ;
  wire [7:0]\tmp_reg_224_reg[7]_4 ;
  wire [7:0]\tmp_reg_224_reg[7]_5 ;
  wire \tmp_reg_224_reg[7]_6 ;
  wire \tmp_reg_224_reg[7]_7 ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [0]),
        .I1(\tmp_reg_224_reg[0]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [0]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[0]_2 ),
        .O(mux_1_0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[0]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [0]),
        .I1(\tmp_reg_224_reg[0] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [0]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[0]_0 ),
        .O(mux_1_1[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [1]),
        .I1(\tmp_reg_224_reg[1]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [1]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[1]_2 ),
        .O(mux_1_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[1]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [1]),
        .I1(\tmp_reg_224_reg[1] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [1]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[1]_0 ),
        .O(mux_1_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [2]),
        .I1(\tmp_reg_224_reg[2]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [2]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[2]_2 ),
        .O(mux_1_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[2]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [2]),
        .I1(\tmp_reg_224_reg[2] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [2]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[2]_0 ),
        .O(mux_1_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [3]),
        .I1(\tmp_reg_224_reg[3]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [3]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[3]_2 ),
        .O(mux_1_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[3]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [3]),
        .I1(\tmp_reg_224_reg[3] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [3]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[3]_0 ),
        .O(mux_1_1[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [4]),
        .I1(\tmp_reg_224_reg[4]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [4]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[4]_2 ),
        .O(mux_1_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[4]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [4]),
        .I1(\tmp_reg_224_reg[4] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [4]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[4]_0 ),
        .O(mux_1_1[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [5]),
        .I1(\tmp_reg_224_reg[5]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [5]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[5]_2 ),
        .O(mux_1_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[5]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [5]),
        .I1(\tmp_reg_224_reg[5] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [5]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[5]_0 ),
        .O(mux_1_1[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [6]),
        .I1(\tmp_reg_224_reg[6]_1 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [6]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[6]_2 ),
        .O(mux_1_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[6]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [6]),
        .I1(\tmp_reg_224_reg[6] ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [6]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[6]_0 ),
        .O(mux_1_1[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_2 
       (.I0(\tmp_reg_224_reg[7]_4 [7]),
        .I1(\tmp_reg_224_reg[7]_6 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_5 [7]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[7]_7 ),
        .O(mux_1_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_224[7]_i_3 
       (.I0(\tmp_reg_224_reg[7]_0 [7]),
        .I1(\tmp_reg_224_reg[7]_2 ),
        .I2(\tmp_reg_224_reg[7] [0]),
        .I3(\tmp_reg_224_reg[7]_1 [7]),
        .I4(Q),
        .I5(\tmp_reg_224_reg[7]_3 ),
        .O(mux_1_1[7]));
  MUXF7 \tmp_reg_224_reg[0]_i_1 
       (.I0(mux_1_0[0]),
        .I1(mux_1_1[0]),
        .O(D[0]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[1]_i_1 
       (.I0(mux_1_0[1]),
        .I1(mux_1_1[1]),
        .O(D[1]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[2]_i_1 
       (.I0(mux_1_0[2]),
        .I1(mux_1_1[2]),
        .O(D[2]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[3]_i_1 
       (.I0(mux_1_0[3]),
        .I1(mux_1_1[3]),
        .O(D[3]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[4]_i_1 
       (.I0(mux_1_0[4]),
        .I1(mux_1_1[4]),
        .O(D[4]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[5]_i_1 
       (.I0(mux_1_0[5]),
        .I1(mux_1_1[5]),
        .O(D[5]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[6]_i_1 
       (.I0(mux_1_0[6]),
        .I1(mux_1_1[6]),
        .O(D[6]),
        .S(\tmp_reg_224_reg[7] [1]));
  MUXF7 \tmp_reg_224_reg[7]_i_1 
       (.I0(mux_1_0[7]),
        .I1(mux_1_1[7]),
        .O(D[7]),
        .S(\tmp_reg_224_reg[7] [1]));
endmodule

(* ORIG_REF_NAME = "clefia_rk_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_rk_RAM_AUTO_1R1W
   (ram_reg_0,
    D,
    \ap_CS_fsm_reg[144] ,
    \ap_CS_fsm_reg[68] ,
    \ap_CS_fsm_reg[142] ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[96] ,
    grp_ByteXor_11151_fu_384_b_offset,
    \ap_CS_fsm_reg[30] ,
    grp_ByteXor_112_2_fu_366_b_offset,
    \add_ln224_reg_1399_reg[0] ,
    ap_clk,
    rk_ce0,
    rk_ce1,
    ADDRARDADDR,
    grp_ByteXor_1_fu_524_b_address0,
    DIADI,
    WEA,
    Q,
    ram_reg_i_29__2,
    ram_reg_i_29__2_0,
    add_ln433_reg_1373,
    add_ln432_reg_1368_reg,
    ram_reg_i_80_0,
    add_ln188_cast_reg_1249);
  output [7:0]ram_reg_0;
  output [7:0]D;
  output \ap_CS_fsm_reg[144] ;
  output \ap_CS_fsm_reg[68] ;
  output [0:0]\ap_CS_fsm_reg[142] ;
  output \ap_CS_fsm_reg[16] ;
  output \ap_CS_fsm_reg[96] ;
  output [7:0]grp_ByteXor_11151_fu_384_b_offset;
  output \ap_CS_fsm_reg[30] ;
  output [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  output \add_ln224_reg_1399_reg[0] ;
  input ap_clk;
  input rk_ce0;
  input rk_ce1;
  input [7:0]ADDRARDADDR;
  input [5:0]grp_ByteXor_1_fu_524_b_address0;
  input [7:0]DIADI;
  input [0:0]WEA;
  input [21:0]Q;
  input [6:0]ram_reg_i_29__2;
  input [7:0]ram_reg_i_29__2_0;
  input [1:0]add_ln433_reg_1373;
  input [1:0]add_ln432_reg_1368_reg;
  input [7:0]ram_reg_i_80_0;
  input [7:0]add_ln188_cast_reg_1249;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DIADI;
  wire [21:0]Q;
  wire [0:0]WEA;
  wire [7:0]add_ln188_cast_reg_1249;
  wire \add_ln224_reg_1399_reg[0] ;
  wire [1:0]add_ln432_reg_1368_reg;
  wire [1:0]add_ln433_reg_1373;
  wire [0:0]\ap_CS_fsm_reg[142] ;
  wire \ap_CS_fsm_reg[144] ;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[68] ;
  wire \ap_CS_fsm_reg[96] ;
  wire ap_clk;
  wire [7:0]grp_ByteXor_11151_fu_384_b_offset;
  wire [1:0]grp_ByteXor_112_2_fu_366_b_offset;
  wire [5:0]grp_ByteXor_1_fu_524_b_address0;
  wire [7:0]ram_reg_0;
  wire ram_reg_i_100_n_0;
  wire ram_reg_i_122_n_0;
  wire ram_reg_i_126_n_0;
  wire [6:0]ram_reg_i_29__2;
  wire [7:0]ram_reg_i_29__2_0;
  wire [7:0]ram_reg_i_80_0;
  wire ram_reg_i_85_n_0;
  wire ram_reg_i_90_n_0;
  wire ram_reg_i_98_n_0;
  wire rk_ce0;
  wire rk_ce1;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \b_offset_read_reg_307[3]_i_1 
       (.I0(Q[19]),
        .I1(Q[16]),
        .O(\ap_CS_fsm_reg[142] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1792" *) 
  (* RTL_RAM_NAME = "inst/rk_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,grp_ByteXor_1_fu_524_b_address0[5:3],grp_ByteXor_1_fu_524_b_address0[5],grp_ByteXor_1_fu_524_b_address0[2:0],1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],ram_reg_0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(rk_ce0),
        .ENBWREN(rk_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_100
       (.I0(ram_reg_i_29__2_0[3]),
        .I1(Q[14]),
        .I2(ram_reg_i_80_0[3]),
        .I3(Q[4]),
        .I4(add_ln188_cast_reg_1249[3]),
        .O(ram_reg_i_100_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_106
       (.I0(ram_reg_i_29__2[0]),
        .I1(Q[15]),
        .I2(\add_ln224_reg_1399_reg[0] ),
        .O(grp_ByteXor_11151_fu_384_b_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_122
       (.I0(ram_reg_i_80_0[7]),
        .I1(Q[4]),
        .I2(add_ln188_cast_reg_1249[7]),
        .O(ram_reg_i_122_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_126
       (.I0(ram_reg_i_29__2_0[1]),
        .I1(Q[14]),
        .I2(ram_reg_i_80_0[1]),
        .I3(Q[4]),
        .I4(add_ln188_cast_reg_1249[1]),
        .O(ram_reg_i_126_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    ram_reg_i_127
       (.I0(ram_reg_i_29__2_0[0]),
        .I1(Q[14]),
        .I2(ram_reg_i_80_0[0]),
        .I3(Q[4]),
        .I4(add_ln188_cast_reg_1249[0]),
        .O(\add_ln224_reg_1399_reg[0] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_26__2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_27__2
       (.I0(\ap_CS_fsm_reg[68] ),
        .I1(Q[21]),
        .I2(Q[20]),
        .I3(Q[18]),
        .I4(Q[17]),
        .I5(\ap_CS_fsm_reg[142] ),
        .O(\ap_CS_fsm_reg[144] ));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_i_32__1
       (.I0(ram_reg_i_85_n_0),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ram_reg_i_29__2[5]),
        .I4(ram_reg_i_29__2_0[6]),
        .O(grp_ByteXor_11151_fu_384_b_offset[6]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_i_35__2
       (.I0(ram_reg_i_90_n_0),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ram_reg_i_29__2[4]),
        .I4(ram_reg_i_29__2_0[5]),
        .O(grp_ByteXor_11151_fu_384_b_offset[5]));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_i_38__1
       (.I0(ram_reg_i_98_n_0),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ram_reg_i_29__2[3]),
        .I4(ram_reg_i_29__2_0[4]),
        .O(grp_ByteXor_11151_fu_384_b_offset[4]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_41__1
       (.I0(ram_reg_i_29__2[2]),
        .I1(Q[15]),
        .I2(ram_reg_i_100_n_0),
        .O(grp_ByteXor_11151_fu_384_b_offset[3]));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_47__1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[96] ));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_72
       (.I0(Q[0]),
        .I1(Q[11]),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_75
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\ap_CS_fsm_reg[68] ));
  LUT5 #(
    .INIT(32'hFE0EF202)) 
    ram_reg_i_80
       (.I0(ram_reg_i_122_n_0),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ram_reg_i_29__2[6]),
        .I4(ram_reg_i_29__2_0[7]),
        .O(grp_ByteXor_11151_fu_384_b_offset[7]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_85
       (.I0(ram_reg_i_80_0[6]),
        .I1(Q[4]),
        .I2(add_ln188_cast_reg_1249[6]),
        .O(ram_reg_i_85_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_89
       (.I0(add_ln433_reg_1373[0]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(add_ln432_reg_1368_reg[0]),
        .O(grp_ByteXor_112_2_fu_366_b_offset[0]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_90
       (.I0(ram_reg_i_80_0[5]),
        .I1(Q[4]),
        .I2(add_ln188_cast_reg_1249[5]),
        .O(ram_reg_i_90_n_0));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_i_94
       (.I0(add_ln433_reg_1373[1]),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(add_ln432_reg_1368_reg[1]),
        .O(grp_ByteXor_112_2_fu_366_b_offset[1]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_95
       (.I0(ram_reg_i_29__2[1]),
        .I1(Q[15]),
        .I2(ram_reg_i_126_n_0),
        .O(grp_ByteXor_11151_fu_384_b_offset[1]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    ram_reg_i_97
       (.I0(Q[15]),
        .I1(add_ln188_cast_reg_1249[2]),
        .I2(Q[4]),
        .I3(ram_reg_i_80_0[2]),
        .I4(Q[14]),
        .I5(ram_reg_i_29__2_0[2]),
        .O(grp_ByteXor_11151_fu_384_b_offset[2]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_98
       (.I0(ram_reg_i_80_0[4]),
        .I1(Q[4]),
        .I2(add_ln188_cast_reg_1249[4]),
        .O(ram_reg_i_98_n_0));
endmodule

(* ORIG_REF_NAME = "clefia_rout_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W
   (\q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    \q1_reg[7]_2 ,
    \q1_reg[7]_3 ,
    \ap_CS_fsm_reg[41] ,
    grp_ByteCpy_2_fu_516_src_q1,
    D,
    Q,
    reg_3631,
    \reg_363_reg[0] ,
    \reg_363_reg[7] ,
    reg_3571,
    \reg_375_reg[7] ,
    \q1_reg[7]_4 ,
    \q1_reg[7]_5 ,
    E,
    ap_clk,
    d0,
    p_0_in__6,
    rout_1_address0,
    grp_ByteCpy_2_fu_516_src_address1,
    \q0_reg[7]_0 );
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q1_reg[7]_1 ;
  output [7:0]\q1_reg[7]_2 ;
  output [7:0]\q1_reg[7]_3 ;
  output \ap_CS_fsm_reg[41] ;
  output [7:0]grp_ByteCpy_2_fu_516_src_q1;
  output [7:0]D;
  input [7:0]Q;
  input reg_3631;
  input \reg_363_reg[0] ;
  input [7:0]\reg_363_reg[7] ;
  input reg_3571;
  input [1:0]\reg_375_reg[7] ;
  input [4:0]\q1_reg[7]_4 ;
  input \q1_reg[7]_5 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__6;
  input [3:0]rout_1_address0;
  input [2:0]grp_ByteCpy_2_fu_516_src_address1;
  input [0:0]\q0_reg[7]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[41] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [2:0]grp_ByteCpy_2_fu_516_src_address1;
  wire [7:0]grp_ByteCpy_2_fu_516_src_q1;
  wire p_0_in__6;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire \q0_reg_n_0_[0] ;
  wire \q0_reg_n_0_[1] ;
  wire \q0_reg_n_0_[2] ;
  wire \q0_reg_n_0_[3] ;
  wire \q0_reg_n_0_[4] ;
  wire \q0_reg_n_0_[5] ;
  wire \q0_reg_n_0_[6] ;
  wire \q0_reg_n_0_[7] ;
  wire [7:0]q10;
  wire [7:0]\q1_reg[7]_0 ;
  wire [7:0]\q1_reg[7]_1 ;
  wire [7:0]\q1_reg[7]_2 ;
  wire [7:0]\q1_reg[7]_3 ;
  wire [4:0]\q1_reg[7]_4 ;
  wire \q1_reg[7]_5 ;
  wire \q1_reg_n_0_[0] ;
  wire \q1_reg_n_0_[1] ;
  wire \q1_reg_n_0_[2] ;
  wire \q1_reg_n_0_[3] ;
  wire \q1_reg_n_0_[4] ;
  wire \q1_reg_n_0_[5] ;
  wire \q1_reg_n_0_[6] ;
  wire \q1_reg_n_0_[7] ;
  wire reg_3571;
  wire reg_3631;
  wire \reg_363_reg[0] ;
  wire [7:0]\reg_363_reg[7] ;
  wire [1:0]\reg_375_reg[7] ;
  wire [3:0]rout_1_address0;

  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_125
       (.I0(\q1_reg_n_0_[7] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[7]),
        .O(grp_ByteCpy_2_fu_516_src_q1[7]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_133
       (.I0(\q1_reg_n_0_[6] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[6]),
        .O(grp_ByteCpy_2_fu_516_src_q1[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_134
       (.I0(\q1_reg_n_0_[5] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[5]),
        .O(grp_ByteCpy_2_fu_516_src_q1[5]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_135
       (.I0(\q1_reg_n_0_[4] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[4]),
        .O(grp_ByteCpy_2_fu_516_src_q1[4]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_136
       (.I0(\q1_reg_n_0_[3] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[3]),
        .O(grp_ByteCpy_2_fu_516_src_q1[3]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_137
       (.I0(\q1_reg_n_0_[2] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[2]),
        .O(grp_ByteCpy_2_fu_516_src_q1[2]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_138
       (.I0(\q1_reg_n_0_[1] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[1]),
        .O(grp_ByteCpy_2_fu_516_src_q1[1]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_139
       (.I0(\q1_reg_n_0_[0] ),
        .I1(\reg_363_reg[0] ),
        .I2(Q[0]),
        .O(grp_ByteCpy_2_fu_516_src_q1[0]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(\q0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(\q0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(\q0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(\q0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(\q0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(\q0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(\q0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(\q0_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \q1[7]_i_3__1 
       (.I0(\q1_reg[7]_4 [0]),
        .I1(\q1_reg[7]_5 ),
        .I2(\q1_reg[7]_4 [3]),
        .I3(\q1_reg[7]_4 [1]),
        .I4(\q1_reg[7]_4 [2]),
        .I5(\q1_reg[7]_4 [4]),
        .O(\ap_CS_fsm_reg[41] ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(\q1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(\q1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(\q1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(\q1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(\q1_reg_n_0_[7] ),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rout_1_address0[0]),
        .A1(rout_1_address0[1]),
        .A2(rout_1_address0[2]),
        .A3(rout_1_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__6));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[0]_i_1 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[0] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [0]),
        .O(\q1_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[1]_i_1 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[1] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [1]),
        .O(\q1_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[2]_i_1 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[2] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [2]),
        .O(\q1_reg[7]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[3]_i_1 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[3] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [3]),
        .O(\q1_reg[7]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[4]_i_1 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[4] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [4]),
        .O(\q1_reg[7]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[5]_i_1 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[5] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [5]),
        .O(\q1_reg[7]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[6]_i_1 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[6] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [6]),
        .O(\q1_reg[7]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_357[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(reg_3571),
        .I3(\q0_reg_n_0_[7] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [7]),
        .O(\q1_reg[7]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[0]_i_1 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[0] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [0]),
        .O(\q1_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[1]_i_1 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[1] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [1]),
        .O(\q1_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[2]_i_1 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[2] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [2]),
        .O(\q1_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[3]_i_1 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[3] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [3]),
        .O(\q1_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[4]_i_1 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[4] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [4]),
        .O(\q1_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[5]_i_1 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[5] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [5]),
        .O(\q1_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[6]_i_1 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[6] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [6]),
        .O(\q1_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_363[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(reg_3631),
        .I3(\q0_reg_n_0_[7] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [7]),
        .O(\q1_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[0]_i_1 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[0] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [0]),
        .O(\q1_reg[7]_3 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[1]_i_1 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[1] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [1]),
        .O(\q1_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[2]_i_1 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[2] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [2]),
        .O(\q1_reg[7]_3 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[3]_i_1 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[3] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [3]),
        .O(\q1_reg[7]_3 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[4]_i_1 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[4] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [4]),
        .O(\q1_reg[7]_3 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[5]_i_1 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[5] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [5]),
        .O(\q1_reg[7]_3 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[6]_i_1 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[6] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [6]),
        .O(\q1_reg[7]_3 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_369[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\reg_375_reg[7] [0]),
        .I3(\q0_reg_n_0_[7] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [7]),
        .O(\q1_reg[7]_3 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[0]_i_1 
       (.I0(\q1_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[0] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [0]),
        .O(\q1_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[1]_i_1 
       (.I0(\q1_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[1] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [1]),
        .O(\q1_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[2]_i_1 
       (.I0(\q1_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[2] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [2]),
        .O(\q1_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[3]_i_1 
       (.I0(\q1_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[3] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [3]),
        .O(\q1_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[4]_i_1 
       (.I0(\q1_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[4] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [4]),
        .O(\q1_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[5]_i_1 
       (.I0(\q1_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[5] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [5]),
        .O(\q1_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[6]_i_1 
       (.I0(\q1_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[6] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [6]),
        .O(\q1_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_375[7]_i_2 
       (.I0(\q1_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\reg_375_reg[7] [1]),
        .I3(\q0_reg_n_0_[7] ),
        .I4(\reg_363_reg[0] ),
        .I5(\reg_363_reg[7] [7]),
        .O(\q1_reg[7]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[0]_i_1 
       (.I0(\q0_reg_n_0_[0] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[1]_i_1 
       (.I0(\q0_reg_n_0_[1] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[2]_i_1 
       (.I0(\q0_reg_n_0_[2] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[3]_i_1 
       (.I0(\q0_reg_n_0_[3] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[4]_i_1 
       (.I0(\q0_reg_n_0_[4] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[5]_i_1 
       (.I0(\q0_reg_n_0_[5] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[6]_i_1 
       (.I0(\q0_reg_n_0_[6] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_load_15_reg_476[7]_i_2 
       (.I0(\q0_reg_n_0_[7] ),
        .I1(\reg_363_reg[0] ),
        .I2(\reg_363_reg[7] [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "clefia_rout_RAM_AUTO_1R1W" *) 
module design_1_clefia_0_0_clefia_rout_RAM_AUTO_1R1W_6
   (\ap_CS_fsm_reg[117] ,
    q1,
    q0,
    ram_reg_0_15_0_0_i_2__7,
    Q,
    E,
    ap_clk,
    d0,
    p_0_in__7,
    rout_address0,
    grp_ByteCpy_2_fu_516_src_address1,
    \q0_reg[7]_0 );
  output \ap_CS_fsm_reg[117] ;
  output [7:0]q1;
  output [7:0]q0;
  input ram_reg_0_15_0_0_i_2__7;
  input [0:0]Q;
  input [0:0]E;
  input ap_clk;
  input [7:0]d0;
  input p_0_in__7;
  input [3:0]rout_address0;
  input [2:0]grp_ByteCpy_2_fu_516_src_address1;
  input [0:0]\q0_reg[7]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[117] ;
  wire ap_clk;
  wire [7:0]d0;
  wire [2:0]grp_ByteCpy_2_fu_516_src_address1;
  wire p_0_in__7;
  wire [7:0]q0;
  wire [7:0]q00;
  wire [0:0]\q0_reg[7]_0 ;
  wire [7:0]q1;
  wire [7:0]q10;
  wire ram_reg_0_15_0_0_i_2__7;
  wire [3:0]rout_address0;

  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[4]),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[5]),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[6]),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_0 ),
        .D(q00[7]),
        .Q(q0[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(q1[5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(q1[6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(q1[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .DPO(q10[0]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_15_0_0_i_6__10
       (.I0(ram_reg_0_15_0_0_i_2__7),
        .I1(Q),
        .O(\ap_CS_fsm_reg[117] ));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .DPO(q10[1]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .DPO(q10[2]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .DPO(q10[3]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .DPO(q10[4]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .DPO(q10[5]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .DPO(q10[6]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "rout_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(rout_address0[0]),
        .A1(rout_address0[1]),
        .A2(rout_address0[2]),
        .A3(rout_address0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .DPO(q10[7]),
        .DPRA0(1'b0),
        .DPRA1(grp_ByteCpy_2_fu_516_src_address1[0]),
        .DPRA2(grp_ByteCpy_2_fu_516_src_address1[1]),
        .DPRA3(grp_ByteCpy_2_fu_516_src_address1[2]),
        .DPRA4(1'b0),
        .SPO(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in__7));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
