// Seed: 3339727834
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2,
    id_3,
    id_4[id_1 :-1],
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire _id_1;
  wire id_7;
  ;
  parameter id_8 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  inout reg id_1;
  if ((1)) always_comb id_1 <= -1;
  wire [-1 : id_2] id_4;
endmodule
