\doxysection{stm32g4xx\+\_\+hal\+\_\+tim.\+c}
\label{stm32g4xx__hal__tim_8c_source}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Src/stm32g4xx\_hal\_tim.c@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Src/stm32g4xx\_hal\_tim.c}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001 }
\DoxyCodeLine{00190 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00191 \textcolor{preprocessor}{\#include "{}stm32g4xx\_hal.h"{}}}
\DoxyCodeLine{00192 }
\DoxyCodeLine{00202 \textcolor{preprocessor}{\#ifdef HAL\_TIM\_MODULE\_ENABLED}}
\DoxyCodeLine{00203 }
\DoxyCodeLine{00204 \textcolor{comment}{/* Private typedef -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00205 \textcolor{comment}{/* Private define -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00209 \textcolor{preprocessor}{\#define TIMx\_AF2\_OCRSEL TIM1\_AF2\_OCRSEL}}
\DoxyCodeLine{00210 }
\DoxyCodeLine{00214 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00215 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00216 \textcolor{comment}{/* Private function prototypes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00220 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC1\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config);}
\DoxyCodeLine{00221 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC3\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config);}
\DoxyCodeLine{00222 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC4\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config);}
\DoxyCodeLine{00223 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC5\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config);}
\DoxyCodeLine{00224 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC6\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config);}
\DoxyCodeLine{00225 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI1\_ConfigInputStage(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{00226 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{00227                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{00228 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_ConfigInputStage(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{00229 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI3\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{00230                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{00231 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI4\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{00232                               uint32\_t TIM\_ICFilter);}
\DoxyCodeLine{00233 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_ITRx\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t InputTriggerSource);}
\DoxyCodeLine{00234 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedCplt(DMA\_HandleTypeDef *hdma);}
\DoxyCodeLine{00235 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedHalfCplt(DMA\_HandleTypeDef *hdma);}
\DoxyCodeLine{00236 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseCplt(DMA\_HandleTypeDef *hdma);}
\DoxyCodeLine{00237 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerCplt(DMA\_HandleTypeDef *hdma);}
\DoxyCodeLine{00238 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerHalfCplt(DMA\_HandleTypeDef *hdma);}
\DoxyCodeLine{00239 \textcolor{keyword}{static} HAL\_StatusTypeDef TIM\_SlaveTimer\_SetConfig(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{00240                                                   TIM\_SlaveConfigTypeDef *sSlaveConfig);}
\DoxyCodeLine{00244 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00245 }
\DoxyCodeLine{00281 HAL\_StatusTypeDef HAL\_TIM\_Base\_Init(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00282 \{}
\DoxyCodeLine{00283   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{00284   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{00285   \{}
\DoxyCodeLine{00286     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00287   \}}
\DoxyCodeLine{00288 }
\DoxyCodeLine{00289   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00290   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00291   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{00292   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{00293   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{00294 }
\DoxyCodeLine{00295   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{00296   \{}
\DoxyCodeLine{00297     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{00298     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{00299 }
\DoxyCodeLine{00300 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{00301     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{00302     TIM\_ResetCallback(htim);}
\DoxyCodeLine{00303 }
\DoxyCodeLine{00304     \textcolor{keywordflow}{if} (htim-\/>Base\_MspInitCallback == NULL)}
\DoxyCodeLine{00305     \{}
\DoxyCodeLine{00306       htim-\/>Base\_MspInitCallback = HAL\_TIM\_Base\_MspInit;}
\DoxyCodeLine{00307     \}}
\DoxyCodeLine{00308     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{00309     htim-\/>Base\_MspInitCallback(htim);}
\DoxyCodeLine{00310 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00311     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{00312     HAL\_TIM\_Base\_MspInit(htim);}
\DoxyCodeLine{00313 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00314   \}}
\DoxyCodeLine{00315 }
\DoxyCodeLine{00316   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00317   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00318 }
\DoxyCodeLine{00319   \textcolor{comment}{/* Set the Time Base configuration */}}
\DoxyCodeLine{00320   TIM\_Base\_SetConfig(htim-\/>Instance, \&htim-\/>Init);}
\DoxyCodeLine{00321 }
\DoxyCodeLine{00322   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{00323   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{00324 }
\DoxyCodeLine{00325   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{00326   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{00327   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{00328 }
\DoxyCodeLine{00329   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{00330   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{00331 }
\DoxyCodeLine{00332   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00333 \}}
\DoxyCodeLine{00334 }
\DoxyCodeLine{00340 HAL\_StatusTypeDef HAL\_TIM\_Base\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00341 \{}
\DoxyCodeLine{00342   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00343   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00344 }
\DoxyCodeLine{00345   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00346 }
\DoxyCodeLine{00347   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{00348   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00349 }
\DoxyCodeLine{00350 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{00351   \textcolor{keywordflow}{if} (htim-\/>Base\_MspDeInitCallback == NULL)}
\DoxyCodeLine{00352   \{}
\DoxyCodeLine{00353     htim-\/>Base\_MspDeInitCallback = HAL\_TIM\_Base\_MspDeInit;}
\DoxyCodeLine{00354   \}}
\DoxyCodeLine{00355   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{00356   htim-\/>Base\_MspDeInitCallback(htim);}
\DoxyCodeLine{00357 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00358   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{00359   HAL\_TIM\_Base\_MspDeInit(htim);}
\DoxyCodeLine{00360 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00361 }
\DoxyCodeLine{00362   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{00363   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{00364 }
\DoxyCodeLine{00365   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{00366   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{00367   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{00368 }
\DoxyCodeLine{00369   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{00370   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{00371 }
\DoxyCodeLine{00372   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{00373   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{00374 }
\DoxyCodeLine{00375   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00376 \}}
\DoxyCodeLine{00377 }
\DoxyCodeLine{00383 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_Base\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00384 \{}
\DoxyCodeLine{00385   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{00386   UNUSED(htim);}
\DoxyCodeLine{00387 }
\DoxyCodeLine{00388   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{00389 \textcolor{comment}{            the HAL\_TIM\_Base\_MspInit could be implemented in the user file}}
\DoxyCodeLine{00390 \textcolor{comment}{   */}}
\DoxyCodeLine{00391 \}}
\DoxyCodeLine{00392 }
\DoxyCodeLine{00398 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_Base\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00399 \{}
\DoxyCodeLine{00400   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{00401   UNUSED(htim);}
\DoxyCodeLine{00402 }
\DoxyCodeLine{00403   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{00404 \textcolor{comment}{            the HAL\_TIM\_Base\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{00405 \textcolor{comment}{   */}}
\DoxyCodeLine{00406 \}}
\DoxyCodeLine{00407 }
\DoxyCodeLine{00408 }
\DoxyCodeLine{00414 HAL\_StatusTypeDef HAL\_TIM\_Base\_Start(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00415 \{}
\DoxyCodeLine{00416   uint32\_t tmpsmcr;}
\DoxyCodeLine{00417 }
\DoxyCodeLine{00418   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00419   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00420 }
\DoxyCodeLine{00421   \textcolor{comment}{/* Check the TIM state */}}
\DoxyCodeLine{00422   \textcolor{keywordflow}{if} (htim-\/>State != HAL\_TIM\_STATE\_READY)}
\DoxyCodeLine{00423   \{}
\DoxyCodeLine{00424     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00425   \}}
\DoxyCodeLine{00426 }
\DoxyCodeLine{00427   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00428   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00429 }
\DoxyCodeLine{00430   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{00431   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{00432   \{}
\DoxyCodeLine{00433     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{00434     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{00435     \{}
\DoxyCodeLine{00436       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00437     \}}
\DoxyCodeLine{00438   \}}
\DoxyCodeLine{00439   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00440   \{}
\DoxyCodeLine{00441     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00442   \}}
\DoxyCodeLine{00443 }
\DoxyCodeLine{00444   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00445   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00446 \}}
\DoxyCodeLine{00447 }
\DoxyCodeLine{00453 HAL\_StatusTypeDef HAL\_TIM\_Base\_Stop(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00454 \{}
\DoxyCodeLine{00455   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00456   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00457 }
\DoxyCodeLine{00458   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{00459   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00460 }
\DoxyCodeLine{00461   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00462   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{00463 }
\DoxyCodeLine{00464   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00465   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00466 \}}
\DoxyCodeLine{00467 }
\DoxyCodeLine{00473 HAL\_StatusTypeDef HAL\_TIM\_Base\_Start\_IT(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00474 \{}
\DoxyCodeLine{00475   uint32\_t tmpsmcr;}
\DoxyCodeLine{00476 }
\DoxyCodeLine{00477   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00478   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00479 }
\DoxyCodeLine{00480   \textcolor{comment}{/* Check the TIM state */}}
\DoxyCodeLine{00481   \textcolor{keywordflow}{if} (htim-\/>State != HAL\_TIM\_STATE\_READY)}
\DoxyCodeLine{00482   \{}
\DoxyCodeLine{00483     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00484   \}}
\DoxyCodeLine{00485 }
\DoxyCodeLine{00486   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00487   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00488 }
\DoxyCodeLine{00489   \textcolor{comment}{/* Enable the TIM Update interrupt */}}
\DoxyCodeLine{00490   \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_UPDATE);}
\DoxyCodeLine{00491 }
\DoxyCodeLine{00492   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{00493   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{00494   \{}
\DoxyCodeLine{00495     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{00496     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{00497     \{}
\DoxyCodeLine{00498       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00499     \}}
\DoxyCodeLine{00500   \}}
\DoxyCodeLine{00501   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00502   \{}
\DoxyCodeLine{00503     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00504   \}}
\DoxyCodeLine{00505 }
\DoxyCodeLine{00506   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00507   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00508 \}}
\DoxyCodeLine{00509 }
\DoxyCodeLine{00515 HAL\_StatusTypeDef HAL\_TIM\_Base\_Stop\_IT(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00516 \{}
\DoxyCodeLine{00517   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00518   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00519 }
\DoxyCodeLine{00520   \textcolor{comment}{/* Disable the TIM Update interrupt */}}
\DoxyCodeLine{00521   \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_UPDATE);}
\DoxyCodeLine{00522 }
\DoxyCodeLine{00523   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{00524   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00525 }
\DoxyCodeLine{00526   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00527   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{00528 }
\DoxyCodeLine{00529   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00530   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00531 \}}
\DoxyCodeLine{00532 }
\DoxyCodeLine{00540 HAL\_StatusTypeDef HAL\_TIM\_Base\_Start\_DMA(TIM\_HandleTypeDef *htim, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{00541 \{}
\DoxyCodeLine{00542   uint32\_t tmpsmcr;}
\DoxyCodeLine{00543 }
\DoxyCodeLine{00544   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00545   assert\_param(IS\_TIM\_DMA\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00546 }
\DoxyCodeLine{00547   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00548   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_BUSY)}
\DoxyCodeLine{00549   \{}
\DoxyCodeLine{00550     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{00551   \}}
\DoxyCodeLine{00552   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_READY)}
\DoxyCodeLine{00553   \{}
\DoxyCodeLine{00554     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{00555     \{}
\DoxyCodeLine{00556       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00557     \}}
\DoxyCodeLine{00558     \textcolor{keywordflow}{else}}
\DoxyCodeLine{00559     \{}
\DoxyCodeLine{00560       htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00561     \}}
\DoxyCodeLine{00562   \}}
\DoxyCodeLine{00563   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00564   \{}
\DoxyCodeLine{00565     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00566   \}}
\DoxyCodeLine{00567 }
\DoxyCodeLine{00568   \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{00569   htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferCpltCallback = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{00570   htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferHalfCpltCallback = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{00571 }
\DoxyCodeLine{00572   \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{00573   htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{00574 }
\DoxyCodeLine{00575   \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{00576   \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>ARR,}
\DoxyCodeLine{00577                        Length) != HAL\_OK)}
\DoxyCodeLine{00578   \{}
\DoxyCodeLine{00579     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{00580     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00581   \}}
\DoxyCodeLine{00582 }
\DoxyCodeLine{00583   \textcolor{comment}{/* Enable the TIM Update DMA request */}}
\DoxyCodeLine{00584   \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_UPDATE);}
\DoxyCodeLine{00585 }
\DoxyCodeLine{00586   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{00587   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{00588   \{}
\DoxyCodeLine{00589     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{00590     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{00591     \{}
\DoxyCodeLine{00592       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00593     \}}
\DoxyCodeLine{00594   \}}
\DoxyCodeLine{00595   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00596   \{}
\DoxyCodeLine{00597     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00598   \}}
\DoxyCodeLine{00599 }
\DoxyCodeLine{00600   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00601   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00602 \}}
\DoxyCodeLine{00603 }
\DoxyCodeLine{00609 HAL\_StatusTypeDef HAL\_TIM\_Base\_Stop\_DMA(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00610 \{}
\DoxyCodeLine{00611   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00612   assert\_param(IS\_TIM\_DMA\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00613 }
\DoxyCodeLine{00614   \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{00615   \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_UPDATE);}
\DoxyCodeLine{00616 }
\DoxyCodeLine{00617   (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]);}
\DoxyCodeLine{00618 }
\DoxyCodeLine{00619   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{00620   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00621 }
\DoxyCodeLine{00622   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00623   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{00624 }
\DoxyCodeLine{00625   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00626   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00627 \}}
\DoxyCodeLine{00628 }
\DoxyCodeLine{00664 HAL\_StatusTypeDef HAL\_TIM\_OC\_Init(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00665 \{}
\DoxyCodeLine{00666   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{00667   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{00668   \{}
\DoxyCodeLine{00669     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00670   \}}
\DoxyCodeLine{00671 }
\DoxyCodeLine{00672   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00673   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00674   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{00675   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{00676   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{00677 }
\DoxyCodeLine{00678   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{00679   \{}
\DoxyCodeLine{00680     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{00681     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{00682 }
\DoxyCodeLine{00683 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{00684     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{00685     TIM\_ResetCallback(htim);}
\DoxyCodeLine{00686 }
\DoxyCodeLine{00687     \textcolor{keywordflow}{if} (htim-\/>OC\_MspInitCallback == NULL)}
\DoxyCodeLine{00688     \{}
\DoxyCodeLine{00689       htim-\/>OC\_MspInitCallback = HAL\_TIM\_OC\_MspInit;}
\DoxyCodeLine{00690     \}}
\DoxyCodeLine{00691     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{00692     htim-\/>OC\_MspInitCallback(htim);}
\DoxyCodeLine{00693 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00694     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{00695     HAL\_TIM\_OC\_MspInit(htim);}
\DoxyCodeLine{00696 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00697   \}}
\DoxyCodeLine{00698 }
\DoxyCodeLine{00699   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{00700   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00701 }
\DoxyCodeLine{00702   \textcolor{comment}{/* Init the base time for the Output Compare */}}
\DoxyCodeLine{00703   TIM\_Base\_SetConfig(htim-\/>Instance,  \&htim-\/>Init);}
\DoxyCodeLine{00704 }
\DoxyCodeLine{00705   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{00706   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{00707 }
\DoxyCodeLine{00708   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{00709   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{00710   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{00711 }
\DoxyCodeLine{00712   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{00713   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{00714 }
\DoxyCodeLine{00715   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00716 \}}
\DoxyCodeLine{00717 }
\DoxyCodeLine{00723 HAL\_StatusTypeDef HAL\_TIM\_OC\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00724 \{}
\DoxyCodeLine{00725   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00726   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{00727 }
\DoxyCodeLine{00728   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{00729 }
\DoxyCodeLine{00730   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{00731   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00732 }
\DoxyCodeLine{00733 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{00734   \textcolor{keywordflow}{if} (htim-\/>OC\_MspDeInitCallback == NULL)}
\DoxyCodeLine{00735   \{}
\DoxyCodeLine{00736     htim-\/>OC\_MspDeInitCallback = HAL\_TIM\_OC\_MspDeInit;}
\DoxyCodeLine{00737   \}}
\DoxyCodeLine{00738   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{00739   htim-\/>OC\_MspDeInitCallback(htim);}
\DoxyCodeLine{00740 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00741   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{00742   HAL\_TIM\_OC\_MspDeInit(htim);}
\DoxyCodeLine{00743 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00744 }
\DoxyCodeLine{00745   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{00746   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{00747 }
\DoxyCodeLine{00748   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{00749   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{00750   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{00751 }
\DoxyCodeLine{00752   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{00753   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{00754 }
\DoxyCodeLine{00755   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{00756   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{00757 }
\DoxyCodeLine{00758   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00759 \}}
\DoxyCodeLine{00760 }
\DoxyCodeLine{00766 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00767 \{}
\DoxyCodeLine{00768   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{00769   UNUSED(htim);}
\DoxyCodeLine{00770 }
\DoxyCodeLine{00771   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{00772 \textcolor{comment}{            the HAL\_TIM\_OC\_MspInit could be implemented in the user file}}
\DoxyCodeLine{00773 \textcolor{comment}{   */}}
\DoxyCodeLine{00774 \}}
\DoxyCodeLine{00775 }
\DoxyCodeLine{00781 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_OC\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{00782 \{}
\DoxyCodeLine{00783   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{00784   UNUSED(htim);}
\DoxyCodeLine{00785 }
\DoxyCodeLine{00786   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{00787 \textcolor{comment}{            the HAL\_TIM\_OC\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{00788 \textcolor{comment}{   */}}
\DoxyCodeLine{00789 \}}
\DoxyCodeLine{00790 }
\DoxyCodeLine{00804 HAL\_StatusTypeDef HAL\_TIM\_OC\_Start(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{00805 \{}
\DoxyCodeLine{00806   uint32\_t tmpsmcr;}
\DoxyCodeLine{00807 }
\DoxyCodeLine{00808   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00809   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{00810 }
\DoxyCodeLine{00811   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{00812   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{00813   \{}
\DoxyCodeLine{00814     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00815   \}}
\DoxyCodeLine{00816 }
\DoxyCodeLine{00817   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{00818   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{00819 }
\DoxyCodeLine{00820   \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{00821   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{00822 }
\DoxyCodeLine{00823   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{00824   \{}
\DoxyCodeLine{00825     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{00826     \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{00827   \}}
\DoxyCodeLine{00828 }
\DoxyCodeLine{00829   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{00830   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{00831   \{}
\DoxyCodeLine{00832     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{00833     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{00834     \{}
\DoxyCodeLine{00835       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00836     \}}
\DoxyCodeLine{00837   \}}
\DoxyCodeLine{00838   \textcolor{keywordflow}{else}}
\DoxyCodeLine{00839   \{}
\DoxyCodeLine{00840     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00841   \}}
\DoxyCodeLine{00842 }
\DoxyCodeLine{00843   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00844   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00845 \}}
\DoxyCodeLine{00846 }
\DoxyCodeLine{00860 HAL\_StatusTypeDef HAL\_TIM\_OC\_Stop(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{00861 \{}
\DoxyCodeLine{00862   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00863   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{00864 }
\DoxyCodeLine{00865   \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{00866   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{00867 }
\DoxyCodeLine{00868   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{00869   \{}
\DoxyCodeLine{00870     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{00871     \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{00872   \}}
\DoxyCodeLine{00873 }
\DoxyCodeLine{00874   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{00875   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{00876 }
\DoxyCodeLine{00877   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{00878   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{00879 }
\DoxyCodeLine{00880   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00881   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{00882 \}}
\DoxyCodeLine{00883 }
\DoxyCodeLine{00895 HAL\_StatusTypeDef HAL\_TIM\_OC\_Start\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{00896 \{}
\DoxyCodeLine{00897   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{00898   uint32\_t tmpsmcr;}
\DoxyCodeLine{00899 }
\DoxyCodeLine{00900   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00901   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{00902 }
\DoxyCodeLine{00903   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{00904   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{00905   \{}
\DoxyCodeLine{00906     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{00907   \}}
\DoxyCodeLine{00908 }
\DoxyCodeLine{00909   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{00910   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{00911 }
\DoxyCodeLine{00912   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{00913   \{}
\DoxyCodeLine{00914     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{00915     \{}
\DoxyCodeLine{00916       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{00917       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{00918       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00919     \}}
\DoxyCodeLine{00920 }
\DoxyCodeLine{00921     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{00922     \{}
\DoxyCodeLine{00923       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{00924       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{00925       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00926     \}}
\DoxyCodeLine{00927 }
\DoxyCodeLine{00928     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{00929     \{}
\DoxyCodeLine{00930       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{00931       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{00932       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00933     \}}
\DoxyCodeLine{00934 }
\DoxyCodeLine{00935     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{00936     \{}
\DoxyCodeLine{00937       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{00938       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{00939       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00940     \}}
\DoxyCodeLine{00941 }
\DoxyCodeLine{00942     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{00943       status = HAL\_ERROR;}
\DoxyCodeLine{00944       \textcolor{keywordflow}{break};}
\DoxyCodeLine{00945   \}}
\DoxyCodeLine{00946 }
\DoxyCodeLine{00947   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{00948   \{}
\DoxyCodeLine{00949     \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{00950     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{00951 }
\DoxyCodeLine{00952     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{00953     \{}
\DoxyCodeLine{00954       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{00955       \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{00956     \}}
\DoxyCodeLine{00957 }
\DoxyCodeLine{00958     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{00959     \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{00960     \{}
\DoxyCodeLine{00961       tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{00962       \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{00963       \{}
\DoxyCodeLine{00964         \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00965       \}}
\DoxyCodeLine{00966     \}}
\DoxyCodeLine{00967     \textcolor{keywordflow}{else}}
\DoxyCodeLine{00968     \{}
\DoxyCodeLine{00969       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{00970     \}}
\DoxyCodeLine{00971   \}}
\DoxyCodeLine{00972 }
\DoxyCodeLine{00973   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{00974   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{00975 \}}
\DoxyCodeLine{00976 }
\DoxyCodeLine{00988 HAL\_StatusTypeDef HAL\_TIM\_OC\_Stop\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{00989 \{}
\DoxyCodeLine{00990   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{00991 }
\DoxyCodeLine{00992   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{00993   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{00994 }
\DoxyCodeLine{00995   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{00996   \{}
\DoxyCodeLine{00997     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{00998     \{}
\DoxyCodeLine{00999       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{01000       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{01001       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01002     \}}
\DoxyCodeLine{01003 }
\DoxyCodeLine{01004     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01005     \{}
\DoxyCodeLine{01006       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{01007       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{01008       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01009     \}}
\DoxyCodeLine{01010 }
\DoxyCodeLine{01011     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01012     \{}
\DoxyCodeLine{01013       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{01014       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{01015       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01016     \}}
\DoxyCodeLine{01017 }
\DoxyCodeLine{01018     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01019     \{}
\DoxyCodeLine{01020       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{01021       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{01022       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01023     \}}
\DoxyCodeLine{01024 }
\DoxyCodeLine{01025     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01026       status = HAL\_ERROR;}
\DoxyCodeLine{01027       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01028   \}}
\DoxyCodeLine{01029 }
\DoxyCodeLine{01030   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01031   \{}
\DoxyCodeLine{01032     \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{01033     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{01034 }
\DoxyCodeLine{01035     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01036     \{}
\DoxyCodeLine{01037       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{01038       \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{01039     \}}
\DoxyCodeLine{01040 }
\DoxyCodeLine{01041     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{01042     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01043 }
\DoxyCodeLine{01044     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01045     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01046   \}}
\DoxyCodeLine{01047 }
\DoxyCodeLine{01048   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01049   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01050 \}}
\DoxyCodeLine{01051 }
\DoxyCodeLine{01065 HAL\_StatusTypeDef HAL\_TIM\_OC\_Start\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{01066 \{}
\DoxyCodeLine{01067   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01068   uint32\_t tmpsmcr;}
\DoxyCodeLine{01069 }
\DoxyCodeLine{01070   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01071   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01072 }
\DoxyCodeLine{01073   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01074   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{01075   \{}
\DoxyCodeLine{01076     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{01077   \}}
\DoxyCodeLine{01078   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{01079   \{}
\DoxyCodeLine{01080     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{01081     \{}
\DoxyCodeLine{01082       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01083     \}}
\DoxyCodeLine{01084     \textcolor{keywordflow}{else}}
\DoxyCodeLine{01085     \{}
\DoxyCodeLine{01086       TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{01087     \}}
\DoxyCodeLine{01088   \}}
\DoxyCodeLine{01089   \textcolor{keywordflow}{else}}
\DoxyCodeLine{01090   \{}
\DoxyCodeLine{01091     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01092   \}}
\DoxyCodeLine{01093 }
\DoxyCodeLine{01094   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01095   \{}
\DoxyCodeLine{01096     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01097     \{}
\DoxyCodeLine{01098       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01099       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01100       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01101 }
\DoxyCodeLine{01102       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01103       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01104 }
\DoxyCodeLine{01105       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01106       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR1,}
\DoxyCodeLine{01107                            Length) != HAL\_OK)}
\DoxyCodeLine{01108       \{}
\DoxyCodeLine{01109         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01110         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01111       \}}
\DoxyCodeLine{01112 }
\DoxyCodeLine{01113       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{01114       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{01115       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01116     \}}
\DoxyCodeLine{01117 }
\DoxyCodeLine{01118     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01119     \{}
\DoxyCodeLine{01120       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01121       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01122       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01123 }
\DoxyCodeLine{01124       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01125       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01126 }
\DoxyCodeLine{01127       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01128       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR2,}
\DoxyCodeLine{01129                            Length) != HAL\_OK)}
\DoxyCodeLine{01130       \{}
\DoxyCodeLine{01131         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01132         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01133       \}}
\DoxyCodeLine{01134 }
\DoxyCodeLine{01135       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{01136       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{01137       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01138     \}}
\DoxyCodeLine{01139 }
\DoxyCodeLine{01140     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01141     \{}
\DoxyCodeLine{01142       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01143       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01144       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01145 }
\DoxyCodeLine{01146       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01147       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01148 }
\DoxyCodeLine{01149       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01150       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR3,}
\DoxyCodeLine{01151                            Length) != HAL\_OK)}
\DoxyCodeLine{01152       \{}
\DoxyCodeLine{01153         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01154         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01155       \}}
\DoxyCodeLine{01156       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{01157       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{01158       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01159     \}}
\DoxyCodeLine{01160 }
\DoxyCodeLine{01161     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01162     \{}
\DoxyCodeLine{01163       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01164       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01165       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01166 }
\DoxyCodeLine{01167       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01168       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01169 }
\DoxyCodeLine{01170       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01171       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR4,}
\DoxyCodeLine{01172                            Length) != HAL\_OK)}
\DoxyCodeLine{01173       \{}
\DoxyCodeLine{01174         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01175         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01176       \}}
\DoxyCodeLine{01177       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 DMA request */}}
\DoxyCodeLine{01178       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{01179       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01180     \}}
\DoxyCodeLine{01181 }
\DoxyCodeLine{01182     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01183       status = HAL\_ERROR;}
\DoxyCodeLine{01184       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01185   \}}
\DoxyCodeLine{01186 }
\DoxyCodeLine{01187   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01188   \{}
\DoxyCodeLine{01189     \textcolor{comment}{/* Enable the Output compare channel */}}
\DoxyCodeLine{01190     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{01191 }
\DoxyCodeLine{01192     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01193     \{}
\DoxyCodeLine{01194       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{01195       \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{01196     \}}
\DoxyCodeLine{01197 }
\DoxyCodeLine{01198     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{01199     \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{01200     \{}
\DoxyCodeLine{01201       tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{01202       \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{01203       \{}
\DoxyCodeLine{01204         \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01205       \}}
\DoxyCodeLine{01206     \}}
\DoxyCodeLine{01207     \textcolor{keywordflow}{else}}
\DoxyCodeLine{01208     \{}
\DoxyCodeLine{01209       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01210     \}}
\DoxyCodeLine{01211   \}}
\DoxyCodeLine{01212 }
\DoxyCodeLine{01213   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01214   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01215 \}}
\DoxyCodeLine{01216 }
\DoxyCodeLine{01228 HAL\_StatusTypeDef HAL\_TIM\_OC\_Stop\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01229 \{}
\DoxyCodeLine{01230   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01231 }
\DoxyCodeLine{01232   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01233   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01234 }
\DoxyCodeLine{01235   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01236   \{}
\DoxyCodeLine{01237     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01238     \{}
\DoxyCodeLine{01239       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{01240       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{01241       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{01242       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01243     \}}
\DoxyCodeLine{01244 }
\DoxyCodeLine{01245     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01246     \{}
\DoxyCodeLine{01247       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{01248       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{01249       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{01250       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01251     \}}
\DoxyCodeLine{01252 }
\DoxyCodeLine{01253     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01254     \{}
\DoxyCodeLine{01255       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{01256       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{01257       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3]);}
\DoxyCodeLine{01258       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01259     \}}
\DoxyCodeLine{01260 }
\DoxyCodeLine{01261     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01262     \{}
\DoxyCodeLine{01263       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{01264       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{01265       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4]);}
\DoxyCodeLine{01266       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01267     \}}
\DoxyCodeLine{01268 }
\DoxyCodeLine{01269     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01270       status = HAL\_ERROR;}
\DoxyCodeLine{01271       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01272   \}}
\DoxyCodeLine{01273 }
\DoxyCodeLine{01274   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01275   \{}
\DoxyCodeLine{01276     \textcolor{comment}{/* Disable the Output compare channel */}}
\DoxyCodeLine{01277     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{01278 }
\DoxyCodeLine{01279     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01280     \{}
\DoxyCodeLine{01281       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{01282       \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{01283     \}}
\DoxyCodeLine{01284 }
\DoxyCodeLine{01285     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{01286     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01287 }
\DoxyCodeLine{01288     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01289     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01290   \}}
\DoxyCodeLine{01291 }
\DoxyCodeLine{01292   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01293   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01294 \}}
\DoxyCodeLine{01295 }
\DoxyCodeLine{01331 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Init(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{01332 \{}
\DoxyCodeLine{01333   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{01334   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{01335   \{}
\DoxyCodeLine{01336     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01337   \}}
\DoxyCodeLine{01338 }
\DoxyCodeLine{01339   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01340   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{01341   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{01342   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{01343   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{01344 }
\DoxyCodeLine{01345   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{01346   \{}
\DoxyCodeLine{01347     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{01348     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{01349 }
\DoxyCodeLine{01350 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{01351     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{01352     TIM\_ResetCallback(htim);}
\DoxyCodeLine{01353 }
\DoxyCodeLine{01354     \textcolor{keywordflow}{if} (htim-\/>PWM\_MspInitCallback == NULL)}
\DoxyCodeLine{01355     \{}
\DoxyCodeLine{01356       htim-\/>PWM\_MspInitCallback = HAL\_TIM\_PWM\_MspInit;}
\DoxyCodeLine{01357     \}}
\DoxyCodeLine{01358     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{01359     htim-\/>PWM\_MspInitCallback(htim);}
\DoxyCodeLine{01360 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01361     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{01362     HAL\_TIM\_PWM\_MspInit(htim);}
\DoxyCodeLine{01363 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01364   \}}
\DoxyCodeLine{01365 }
\DoxyCodeLine{01366   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{01367   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{01368 }
\DoxyCodeLine{01369   \textcolor{comment}{/* Init the base time for the PWM */}}
\DoxyCodeLine{01370   TIM\_Base\_SetConfig(htim-\/>Instance, \&htim-\/>Init);}
\DoxyCodeLine{01371 }
\DoxyCodeLine{01372   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{01373   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{01374 }
\DoxyCodeLine{01375   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{01376   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01377   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01378 }
\DoxyCodeLine{01379   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{01380   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{01381 }
\DoxyCodeLine{01382   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{01383 \}}
\DoxyCodeLine{01384 }
\DoxyCodeLine{01390 HAL\_StatusTypeDef HAL\_TIM\_PWM\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{01391 \{}
\DoxyCodeLine{01392   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01393   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{01394 }
\DoxyCodeLine{01395   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{01396 }
\DoxyCodeLine{01397   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{01398   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01399 }
\DoxyCodeLine{01400 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{01401   \textcolor{keywordflow}{if} (htim-\/>PWM\_MspDeInitCallback == NULL)}
\DoxyCodeLine{01402   \{}
\DoxyCodeLine{01403     htim-\/>PWM\_MspDeInitCallback = HAL\_TIM\_PWM\_MspDeInit;}
\DoxyCodeLine{01404   \}}
\DoxyCodeLine{01405   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{01406   htim-\/>PWM\_MspDeInitCallback(htim);}
\DoxyCodeLine{01407 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01408   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{01409   HAL\_TIM\_PWM\_MspDeInit(htim);}
\DoxyCodeLine{01410 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01411 }
\DoxyCodeLine{01412   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{01413   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{01414 }
\DoxyCodeLine{01415   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{01416   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{01417   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{01418 }
\DoxyCodeLine{01419   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{01420   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{01421 }
\DoxyCodeLine{01422   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{01423   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{01424 }
\DoxyCodeLine{01425   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{01426 \}}
\DoxyCodeLine{01427 }
\DoxyCodeLine{01433 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{01434 \{}
\DoxyCodeLine{01435   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{01436   UNUSED(htim);}
\DoxyCodeLine{01437 }
\DoxyCodeLine{01438   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{01439 \textcolor{comment}{            the HAL\_TIM\_PWM\_MspInit could be implemented in the user file}}
\DoxyCodeLine{01440 \textcolor{comment}{   */}}
\DoxyCodeLine{01441 \}}
\DoxyCodeLine{01442 }
\DoxyCodeLine{01448 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{01449 \{}
\DoxyCodeLine{01450   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{01451   UNUSED(htim);}
\DoxyCodeLine{01452 }
\DoxyCodeLine{01453   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{01454 \textcolor{comment}{            the HAL\_TIM\_PWM\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{01455 \textcolor{comment}{   */}}
\DoxyCodeLine{01456 \}}
\DoxyCodeLine{01457 }
\DoxyCodeLine{01471 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Start(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01472 \{}
\DoxyCodeLine{01473   uint32\_t tmpsmcr;}
\DoxyCodeLine{01474 }
\DoxyCodeLine{01475   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01476   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01477 }
\DoxyCodeLine{01478   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{01479   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{01480   \{}
\DoxyCodeLine{01481     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01482   \}}
\DoxyCodeLine{01483 }
\DoxyCodeLine{01484   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01485   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{01486 }
\DoxyCodeLine{01487   \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{01488   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{01489 }
\DoxyCodeLine{01490   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01491   \{}
\DoxyCodeLine{01492     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{01493     \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{01494   \}}
\DoxyCodeLine{01495 }
\DoxyCodeLine{01496   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{01497   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{01498   \{}
\DoxyCodeLine{01499     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{01500     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{01501     \{}
\DoxyCodeLine{01502       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01503     \}}
\DoxyCodeLine{01504   \}}
\DoxyCodeLine{01505   \textcolor{keywordflow}{else}}
\DoxyCodeLine{01506   \{}
\DoxyCodeLine{01507     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01508   \}}
\DoxyCodeLine{01509 }
\DoxyCodeLine{01510   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01511   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{01512 \}}
\DoxyCodeLine{01513 }
\DoxyCodeLine{01527 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Stop(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01528 \{}
\DoxyCodeLine{01529   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01530   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01531 }
\DoxyCodeLine{01532   \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{01533   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{01534 }
\DoxyCodeLine{01535   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01536   \{}
\DoxyCodeLine{01537     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{01538     \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{01539   \}}
\DoxyCodeLine{01540 }
\DoxyCodeLine{01541   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{01542   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01543 }
\DoxyCodeLine{01544   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01545   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01546 }
\DoxyCodeLine{01547   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01548   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{01549 \}}
\DoxyCodeLine{01550 }
\DoxyCodeLine{01562 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Start\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01563 \{}
\DoxyCodeLine{01564   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01565   uint32\_t tmpsmcr;}
\DoxyCodeLine{01566 }
\DoxyCodeLine{01567   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01568   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01569 }
\DoxyCodeLine{01570   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{01571   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{01572   \{}
\DoxyCodeLine{01573     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01574   \}}
\DoxyCodeLine{01575 }
\DoxyCodeLine{01576   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01577   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{01578 }
\DoxyCodeLine{01579   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01580   \{}
\DoxyCodeLine{01581     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01582     \{}
\DoxyCodeLine{01583       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{01584       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{01585       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01586     \}}
\DoxyCodeLine{01587 }
\DoxyCodeLine{01588     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01589     \{}
\DoxyCodeLine{01590       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{01591       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{01592       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01593     \}}
\DoxyCodeLine{01594 }
\DoxyCodeLine{01595     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01596     \{}
\DoxyCodeLine{01597       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{01598       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{01599       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01600     \}}
\DoxyCodeLine{01601 }
\DoxyCodeLine{01602     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01603     \{}
\DoxyCodeLine{01604       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{01605       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{01606       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01607     \}}
\DoxyCodeLine{01608 }
\DoxyCodeLine{01609     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01610       status = HAL\_ERROR;}
\DoxyCodeLine{01611       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01612   \}}
\DoxyCodeLine{01613 }
\DoxyCodeLine{01614   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01615   \{}
\DoxyCodeLine{01616     \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{01617     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{01618 }
\DoxyCodeLine{01619     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01620     \{}
\DoxyCodeLine{01621       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{01622       \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{01623     \}}
\DoxyCodeLine{01624 }
\DoxyCodeLine{01625     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{01626     \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{01627     \{}
\DoxyCodeLine{01628       tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{01629       \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{01630       \{}
\DoxyCodeLine{01631         \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01632       \}}
\DoxyCodeLine{01633     \}}
\DoxyCodeLine{01634     \textcolor{keywordflow}{else}}
\DoxyCodeLine{01635     \{}
\DoxyCodeLine{01636       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01637     \}}
\DoxyCodeLine{01638   \}}
\DoxyCodeLine{01639 }
\DoxyCodeLine{01640   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01641   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01642 \}}
\DoxyCodeLine{01643 }
\DoxyCodeLine{01655 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Stop\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01656 \{}
\DoxyCodeLine{01657   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01658 }
\DoxyCodeLine{01659   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01660   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01661 }
\DoxyCodeLine{01662   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01663   \{}
\DoxyCodeLine{01664     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01665     \{}
\DoxyCodeLine{01666       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{01667       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{01668       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01669     \}}
\DoxyCodeLine{01670 }
\DoxyCodeLine{01671     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01672     \{}
\DoxyCodeLine{01673       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{01674       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{01675       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01676     \}}
\DoxyCodeLine{01677 }
\DoxyCodeLine{01678     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01679     \{}
\DoxyCodeLine{01680       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{01681       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{01682       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01683     \}}
\DoxyCodeLine{01684 }
\DoxyCodeLine{01685     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01686     \{}
\DoxyCodeLine{01687       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{01688       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{01689       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01690     \}}
\DoxyCodeLine{01691 }
\DoxyCodeLine{01692     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01693       status = HAL\_ERROR;}
\DoxyCodeLine{01694       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01695   \}}
\DoxyCodeLine{01696 }
\DoxyCodeLine{01697   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01698   \{}
\DoxyCodeLine{01699     \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{01700     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{01701 }
\DoxyCodeLine{01702     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01703     \{}
\DoxyCodeLine{01704       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{01705       \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{01706     \}}
\DoxyCodeLine{01707 }
\DoxyCodeLine{01708     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{01709     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01710 }
\DoxyCodeLine{01711     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01712     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01713   \}}
\DoxyCodeLine{01714 }
\DoxyCodeLine{01715   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01716   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01717 \}}
\DoxyCodeLine{01718 }
\DoxyCodeLine{01732 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Start\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{01733 \{}
\DoxyCodeLine{01734   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01735   uint32\_t tmpsmcr;}
\DoxyCodeLine{01736 }
\DoxyCodeLine{01737   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01738   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01739 }
\DoxyCodeLine{01740   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01741   \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{01742   \{}
\DoxyCodeLine{01743     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{01744   \}}
\DoxyCodeLine{01745   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (TIM\_CHANNEL\_STATE\_GET(htim, Channel) == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{01746   \{}
\DoxyCodeLine{01747     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{01748     \{}
\DoxyCodeLine{01749       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01750     \}}
\DoxyCodeLine{01751     \textcolor{keywordflow}{else}}
\DoxyCodeLine{01752     \{}
\DoxyCodeLine{01753       TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{01754     \}}
\DoxyCodeLine{01755   \}}
\DoxyCodeLine{01756   \textcolor{keywordflow}{else}}
\DoxyCodeLine{01757   \{}
\DoxyCodeLine{01758     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01759   \}}
\DoxyCodeLine{01760 }
\DoxyCodeLine{01761   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01762   \{}
\DoxyCodeLine{01763     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01764     \{}
\DoxyCodeLine{01765       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01766       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01767       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01768 }
\DoxyCodeLine{01769       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01770       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01771 }
\DoxyCodeLine{01772       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01773       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR1,}
\DoxyCodeLine{01774                            Length) != HAL\_OK)}
\DoxyCodeLine{01775       \{}
\DoxyCodeLine{01776         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01777         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01778       \}}
\DoxyCodeLine{01779 }
\DoxyCodeLine{01780       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{01781       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{01782       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01783     \}}
\DoxyCodeLine{01784 }
\DoxyCodeLine{01785     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01786     \{}
\DoxyCodeLine{01787       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01788       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01789       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01790 }
\DoxyCodeLine{01791       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01792       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01793 }
\DoxyCodeLine{01794       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01795       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR2,}
\DoxyCodeLine{01796                            Length) != HAL\_OK)}
\DoxyCodeLine{01797       \{}
\DoxyCodeLine{01798         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01799         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01800       \}}
\DoxyCodeLine{01801       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{01802       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{01803       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01804     \}}
\DoxyCodeLine{01805 }
\DoxyCodeLine{01806     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01807     \{}
\DoxyCodeLine{01808       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01809       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01810       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01811 }
\DoxyCodeLine{01812       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01813       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01814 }
\DoxyCodeLine{01815       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01816       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR3,}
\DoxyCodeLine{01817                            Length) != HAL\_OK)}
\DoxyCodeLine{01818       \{}
\DoxyCodeLine{01819         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01820         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01821       \}}
\DoxyCodeLine{01822       \textcolor{comment}{/* Enable the TIM Output Capture/Compare 3 request */}}
\DoxyCodeLine{01823       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{01824       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01825     \}}
\DoxyCodeLine{01826 }
\DoxyCodeLine{01827     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01828     \{}
\DoxyCodeLine{01829       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{01830       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{01831       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{01832 }
\DoxyCodeLine{01833       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{01834       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{01835 }
\DoxyCodeLine{01836       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{01837       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4], (uint32\_t)pData, (uint32\_t)\&htim-\/>Instance-\/>CCR4,}
\DoxyCodeLine{01838                            Length) != HAL\_OK)}
\DoxyCodeLine{01839       \{}
\DoxyCodeLine{01840         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{01841         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{01842       \}}
\DoxyCodeLine{01843       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 DMA request */}}
\DoxyCodeLine{01844       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{01845       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01846     \}}
\DoxyCodeLine{01847 }
\DoxyCodeLine{01848     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01849       status = HAL\_ERROR;}
\DoxyCodeLine{01850       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01851   \}}
\DoxyCodeLine{01852 }
\DoxyCodeLine{01853   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01854   \{}
\DoxyCodeLine{01855     \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{01856     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{01857 }
\DoxyCodeLine{01858     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01859     \{}
\DoxyCodeLine{01860       \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{01861       \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{01862     \}}
\DoxyCodeLine{01863 }
\DoxyCodeLine{01864     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{01865     \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{01866     \{}
\DoxyCodeLine{01867       tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{01868       \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{01869       \{}
\DoxyCodeLine{01870         \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01871       \}}
\DoxyCodeLine{01872     \}}
\DoxyCodeLine{01873     \textcolor{keywordflow}{else}}
\DoxyCodeLine{01874     \{}
\DoxyCodeLine{01875       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{01876     \}}
\DoxyCodeLine{01877   \}}
\DoxyCodeLine{01878 }
\DoxyCodeLine{01879   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01880   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01881 \}}
\DoxyCodeLine{01882 }
\DoxyCodeLine{01894 HAL\_StatusTypeDef HAL\_TIM\_PWM\_Stop\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{01895 \{}
\DoxyCodeLine{01896   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{01897 }
\DoxyCodeLine{01898   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{01899   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{01900 }
\DoxyCodeLine{01901   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{01902   \{}
\DoxyCodeLine{01903     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{01904     \{}
\DoxyCodeLine{01905       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{01906       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{01907       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{01908       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01909     \}}
\DoxyCodeLine{01910 }
\DoxyCodeLine{01911     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{01912     \{}
\DoxyCodeLine{01913       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{01914       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{01915       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{01916       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01917     \}}
\DoxyCodeLine{01918 }
\DoxyCodeLine{01919     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{01920     \{}
\DoxyCodeLine{01921       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 DMA request */}}
\DoxyCodeLine{01922       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{01923       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3]);}
\DoxyCodeLine{01924       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01925     \}}
\DoxyCodeLine{01926 }
\DoxyCodeLine{01927     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{01928     \{}
\DoxyCodeLine{01929       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{01930       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{01931       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4]);}
\DoxyCodeLine{01932       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01933     \}}
\DoxyCodeLine{01934 }
\DoxyCodeLine{01935     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{01936       status = HAL\_ERROR;}
\DoxyCodeLine{01937       \textcolor{keywordflow}{break};}
\DoxyCodeLine{01938   \}}
\DoxyCodeLine{01939 }
\DoxyCodeLine{01940   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{01941   \{}
\DoxyCodeLine{01942     \textcolor{comment}{/* Disable the Capture compare channel */}}
\DoxyCodeLine{01943     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{01944 }
\DoxyCodeLine{01945     \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{01946     \{}
\DoxyCodeLine{01947       \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{01948       \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{01949     \}}
\DoxyCodeLine{01950 }
\DoxyCodeLine{01951     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{01952     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{01953 }
\DoxyCodeLine{01954     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{01955     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{01956   \}}
\DoxyCodeLine{01957 }
\DoxyCodeLine{01958   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{01959   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{01960 \}}
\DoxyCodeLine{01961 }
\DoxyCodeLine{01997 HAL\_StatusTypeDef HAL\_TIM\_IC\_Init(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{01998 \{}
\DoxyCodeLine{01999   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{02000   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{02001   \{}
\DoxyCodeLine{02002     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02003   \}}
\DoxyCodeLine{02004 }
\DoxyCodeLine{02005   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02006   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02007   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{02008   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{02009   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{02010 }
\DoxyCodeLine{02011   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{02012   \{}
\DoxyCodeLine{02013     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{02014     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{02015 }
\DoxyCodeLine{02016 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{02017     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{02018     TIM\_ResetCallback(htim);}
\DoxyCodeLine{02019 }
\DoxyCodeLine{02020     \textcolor{keywordflow}{if} (htim-\/>IC\_MspInitCallback == NULL)}
\DoxyCodeLine{02021     \{}
\DoxyCodeLine{02022       htim-\/>IC\_MspInitCallback = HAL\_TIM\_IC\_MspInit;}
\DoxyCodeLine{02023     \}}
\DoxyCodeLine{02024     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{02025     htim-\/>IC\_MspInitCallback(htim);}
\DoxyCodeLine{02026 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02027     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{02028     HAL\_TIM\_IC\_MspInit(htim);}
\DoxyCodeLine{02029 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02030   \}}
\DoxyCodeLine{02031 }
\DoxyCodeLine{02032   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{02033   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{02034 }
\DoxyCodeLine{02035   \textcolor{comment}{/* Init the base time for the input capture */}}
\DoxyCodeLine{02036   TIM\_Base\_SetConfig(htim-\/>Instance, \&htim-\/>Init);}
\DoxyCodeLine{02037 }
\DoxyCodeLine{02038   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{02039   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{02040 }
\DoxyCodeLine{02041   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{02042   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02043   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02044 }
\DoxyCodeLine{02045   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{02046   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{02047 }
\DoxyCodeLine{02048   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02049 \}}
\DoxyCodeLine{02050 }
\DoxyCodeLine{02056 HAL\_StatusTypeDef HAL\_TIM\_IC\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02057 \{}
\DoxyCodeLine{02058   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02059   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02060 }
\DoxyCodeLine{02061   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{02062 }
\DoxyCodeLine{02063   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{02064   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02065 }
\DoxyCodeLine{02066 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{02067   \textcolor{keywordflow}{if} (htim-\/>IC\_MspDeInitCallback == NULL)}
\DoxyCodeLine{02068   \{}
\DoxyCodeLine{02069     htim-\/>IC\_MspDeInitCallback = HAL\_TIM\_IC\_MspDeInit;}
\DoxyCodeLine{02070   \}}
\DoxyCodeLine{02071   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{02072   htim-\/>IC\_MspDeInitCallback(htim);}
\DoxyCodeLine{02073 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02074   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{02075   HAL\_TIM\_IC\_MspDeInit(htim);}
\DoxyCodeLine{02076 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02077 }
\DoxyCodeLine{02078   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{02079   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{02080 }
\DoxyCodeLine{02081   \textcolor{comment}{/* Change the TIM channels state */}}
\DoxyCodeLine{02082   TIM\_CHANNEL\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02083   TIM\_CHANNEL\_N\_STATE\_SET\_ALL(htim, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02084 }
\DoxyCodeLine{02085   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{02086   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{02087 }
\DoxyCodeLine{02088   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{02089   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{02090 }
\DoxyCodeLine{02091   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02092 \}}
\DoxyCodeLine{02093 }
\DoxyCodeLine{02099 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02100 \{}
\DoxyCodeLine{02101   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02102   UNUSED(htim);}
\DoxyCodeLine{02103 }
\DoxyCodeLine{02104   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{02105 \textcolor{comment}{            the HAL\_TIM\_IC\_MspInit could be implemented in the user file}}
\DoxyCodeLine{02106 \textcolor{comment}{   */}}
\DoxyCodeLine{02107 \}}
\DoxyCodeLine{02108 }
\DoxyCodeLine{02114 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_IC\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02115 \{}
\DoxyCodeLine{02116   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02117   UNUSED(htim);}
\DoxyCodeLine{02118 }
\DoxyCodeLine{02119   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{02120 \textcolor{comment}{            the HAL\_TIM\_IC\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{02121 \textcolor{comment}{   */}}
\DoxyCodeLine{02122 \}}
\DoxyCodeLine{02123 }
\DoxyCodeLine{02135 HAL\_StatusTypeDef HAL\_TIM\_IC\_Start(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{02136 \{}
\DoxyCodeLine{02137   uint32\_t tmpsmcr;}
\DoxyCodeLine{02138   HAL\_TIM\_ChannelStateTypeDef channel\_state = TIM\_CHANNEL\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02139   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02140 }
\DoxyCodeLine{02141   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02142   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02143 }
\DoxyCodeLine{02144   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{02145   \textcolor{keywordflow}{if} ((channel\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02146       || (complementary\_channel\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{02147   \{}
\DoxyCodeLine{02148     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02149   \}}
\DoxyCodeLine{02150 }
\DoxyCodeLine{02151   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02152   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02153   TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02154 }
\DoxyCodeLine{02155   \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{02156   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02157 }
\DoxyCodeLine{02158   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{02159   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{02160   \{}
\DoxyCodeLine{02161     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{02162     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{02163     \{}
\DoxyCodeLine{02164       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02165     \}}
\DoxyCodeLine{02166   \}}
\DoxyCodeLine{02167   \textcolor{keywordflow}{else}}
\DoxyCodeLine{02168   \{}
\DoxyCodeLine{02169     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02170   \}}
\DoxyCodeLine{02171 }
\DoxyCodeLine{02172   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02173   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02174 \}}
\DoxyCodeLine{02175 }
\DoxyCodeLine{02187 HAL\_StatusTypeDef HAL\_TIM\_IC\_Stop(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{02188 \{}
\DoxyCodeLine{02189   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02190   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02191 }
\DoxyCodeLine{02192   \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{02193   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02194 }
\DoxyCodeLine{02195   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{02196   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02197 }
\DoxyCodeLine{02198   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02199   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02200   TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02201 }
\DoxyCodeLine{02202   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02203   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02204 \}}
\DoxyCodeLine{02205 }
\DoxyCodeLine{02217 HAL\_StatusTypeDef HAL\_TIM\_IC\_Start\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{02218 \{}
\DoxyCodeLine{02219   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{02220   uint32\_t tmpsmcr;}
\DoxyCodeLine{02221 }
\DoxyCodeLine{02222   HAL\_TIM\_ChannelStateTypeDef channel\_state = TIM\_CHANNEL\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02223   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02224 }
\DoxyCodeLine{02225   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02226   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02227 }
\DoxyCodeLine{02228   \textcolor{comment}{/* Check the TIM channel state */}}
\DoxyCodeLine{02229   \textcolor{keywordflow}{if} ((channel\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02230       || (complementary\_channel\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{02231   \{}
\DoxyCodeLine{02232     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02233   \}}
\DoxyCodeLine{02234 }
\DoxyCodeLine{02235   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02236   TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02237   TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02238 }
\DoxyCodeLine{02239   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{02240   \{}
\DoxyCodeLine{02241     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{02242     \{}
\DoxyCodeLine{02243       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{02244       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{02245       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02246     \}}
\DoxyCodeLine{02247 }
\DoxyCodeLine{02248     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{02249     \{}
\DoxyCodeLine{02250       \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{02251       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{02252       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02253     \}}
\DoxyCodeLine{02254 }
\DoxyCodeLine{02255     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{02256     \{}
\DoxyCodeLine{02257       \textcolor{comment}{/* Enable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{02258       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{02259       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02260     \}}
\DoxyCodeLine{02261 }
\DoxyCodeLine{02262     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{02263     \{}
\DoxyCodeLine{02264       \textcolor{comment}{/* Enable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{02265       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{02266       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02267     \}}
\DoxyCodeLine{02268 }
\DoxyCodeLine{02269     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{02270       status = HAL\_ERROR;}
\DoxyCodeLine{02271       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02272   \}}
\DoxyCodeLine{02273 }
\DoxyCodeLine{02274   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{02275   \{}
\DoxyCodeLine{02276     \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{02277     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02278 }
\DoxyCodeLine{02279     \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{02280     \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{02281     \{}
\DoxyCodeLine{02282       tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{02283       \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{02284       \{}
\DoxyCodeLine{02285         \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02286       \}}
\DoxyCodeLine{02287     \}}
\DoxyCodeLine{02288     \textcolor{keywordflow}{else}}
\DoxyCodeLine{02289     \{}
\DoxyCodeLine{02290       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02291     \}}
\DoxyCodeLine{02292   \}}
\DoxyCodeLine{02293 }
\DoxyCodeLine{02294   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02295   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{02296 \}}
\DoxyCodeLine{02297 }
\DoxyCodeLine{02309 HAL\_StatusTypeDef HAL\_TIM\_IC\_Stop\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{02310 \{}
\DoxyCodeLine{02311   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{02312 }
\DoxyCodeLine{02313   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02314   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02315 }
\DoxyCodeLine{02316   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{02317   \{}
\DoxyCodeLine{02318     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{02319     \{}
\DoxyCodeLine{02320       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{02321       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{02322       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02323     \}}
\DoxyCodeLine{02324 }
\DoxyCodeLine{02325     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{02326     \{}
\DoxyCodeLine{02327       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{02328       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{02329       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02330     \}}
\DoxyCodeLine{02331 }
\DoxyCodeLine{02332     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{02333     \{}
\DoxyCodeLine{02334       \textcolor{comment}{/* Disable the TIM Capture/Compare 3 interrupt */}}
\DoxyCodeLine{02335       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{02336       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02337     \}}
\DoxyCodeLine{02338 }
\DoxyCodeLine{02339     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{02340     \{}
\DoxyCodeLine{02341       \textcolor{comment}{/* Disable the TIM Capture/Compare 4 interrupt */}}
\DoxyCodeLine{02342       \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{02343       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02344     \}}
\DoxyCodeLine{02345 }
\DoxyCodeLine{02346     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{02347       status = HAL\_ERROR;}
\DoxyCodeLine{02348       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02349   \}}
\DoxyCodeLine{02350 }
\DoxyCodeLine{02351   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{02352   \{}
\DoxyCodeLine{02353     \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{02354     TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02355 }
\DoxyCodeLine{02356     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{02357     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02358 }
\DoxyCodeLine{02359     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02360     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02361     TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02362   \}}
\DoxyCodeLine{02363 }
\DoxyCodeLine{02364   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02365   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{02366 \}}
\DoxyCodeLine{02367 }
\DoxyCodeLine{02381 HAL\_StatusTypeDef HAL\_TIM\_IC\_Start\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel, uint32\_t *pData, uint16\_t Length)}
\DoxyCodeLine{02382 \{}
\DoxyCodeLine{02383   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{02384   uint32\_t tmpsmcr;}
\DoxyCodeLine{02385 }
\DoxyCodeLine{02386   HAL\_TIM\_ChannelStateTypeDef channel\_state = TIM\_CHANNEL\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02387   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{02388 }
\DoxyCodeLine{02389   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02390   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02391   assert\_param(IS\_TIM\_DMA\_CC\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02392 }
\DoxyCodeLine{02393   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02394   \textcolor{keywordflow}{if} ((channel\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{02395       || (complementary\_channel\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY))}
\DoxyCodeLine{02396   \{}
\DoxyCodeLine{02397     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{02398   \}}
\DoxyCodeLine{02399   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02400            \&\& (complementary\_channel\_state == HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{02401   \{}
\DoxyCodeLine{02402     \textcolor{keywordflow}{if} ((pData == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{02403     \{}
\DoxyCodeLine{02404       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02405     \}}
\DoxyCodeLine{02406     \textcolor{keywordflow}{else}}
\DoxyCodeLine{02407     \{}
\DoxyCodeLine{02408       TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02409       TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02410     \}}
\DoxyCodeLine{02411   \}}
\DoxyCodeLine{02412   \textcolor{keywordflow}{else}}
\DoxyCodeLine{02413   \{}
\DoxyCodeLine{02414     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02415   \}}
\DoxyCodeLine{02416 }
\DoxyCodeLine{02417   \textcolor{comment}{/* Enable the Input Capture channel */}}
\DoxyCodeLine{02418   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02419 }
\DoxyCodeLine{02420   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{02421   \{}
\DoxyCodeLine{02422     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{02423     \{}
\DoxyCodeLine{02424       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{02425       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{02426       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{02427 }
\DoxyCodeLine{02428       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{02429       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{02430 }
\DoxyCodeLine{02431       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{02432       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)\&htim-\/>Instance-\/>CCR1, (uint32\_t)pData,}
\DoxyCodeLine{02433                            Length) != HAL\_OK)}
\DoxyCodeLine{02434       \{}
\DoxyCodeLine{02435         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{02436         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02437       \}}
\DoxyCodeLine{02438       \textcolor{comment}{/* Enable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{02439       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{02440       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02441     \}}
\DoxyCodeLine{02442 }
\DoxyCodeLine{02443     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{02444     \{}
\DoxyCodeLine{02445       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{02446       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{02447       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{02448 }
\DoxyCodeLine{02449       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{02450       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{02451 }
\DoxyCodeLine{02452       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{02453       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)\&htim-\/>Instance-\/>CCR2, (uint32\_t)pData,}
\DoxyCodeLine{02454                            Length) != HAL\_OK)}
\DoxyCodeLine{02455       \{}
\DoxyCodeLine{02456         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{02457         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02458       \}}
\DoxyCodeLine{02459       \textcolor{comment}{/* Enable the TIM Capture/Compare 2  DMA request */}}
\DoxyCodeLine{02460       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{02461       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02462     \}}
\DoxyCodeLine{02463 }
\DoxyCodeLine{02464     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{02465     \{}
\DoxyCodeLine{02466       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{02467       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{02468       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{02469 }
\DoxyCodeLine{02470       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{02471       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{02472 }
\DoxyCodeLine{02473       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{02474       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3], (uint32\_t)\&htim-\/>Instance-\/>CCR3, (uint32\_t)pData,}
\DoxyCodeLine{02475                            Length) != HAL\_OK)}
\DoxyCodeLine{02476       \{}
\DoxyCodeLine{02477         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{02478         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02479       \}}
\DoxyCodeLine{02480       \textcolor{comment}{/* Enable the TIM Capture/Compare 3  DMA request */}}
\DoxyCodeLine{02481       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{02482       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02483     \}}
\DoxyCodeLine{02484 }
\DoxyCodeLine{02485     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{02486     \{}
\DoxyCodeLine{02487       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{02488       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{02489       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{02490 }
\DoxyCodeLine{02491       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{02492       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{02493 }
\DoxyCodeLine{02494       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{02495       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4], (uint32\_t)\&htim-\/>Instance-\/>CCR4, (uint32\_t)pData,}
\DoxyCodeLine{02496                            Length) != HAL\_OK)}
\DoxyCodeLine{02497       \{}
\DoxyCodeLine{02498         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{02499         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02500       \}}
\DoxyCodeLine{02501       \textcolor{comment}{/* Enable the TIM Capture/Compare 4  DMA request */}}
\DoxyCodeLine{02502       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{02503       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02504     \}}
\DoxyCodeLine{02505 }
\DoxyCodeLine{02506     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{02507       status = HAL\_ERROR;}
\DoxyCodeLine{02508       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02509   \}}
\DoxyCodeLine{02510 }
\DoxyCodeLine{02511   \textcolor{comment}{/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */}}
\DoxyCodeLine{02512   \textcolor{keywordflow}{if} (IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{02513   \{}
\DoxyCodeLine{02514     tmpsmcr = htim-\/>Instance-\/>SMCR \& TIM\_SMCR\_SMS;}
\DoxyCodeLine{02515     \textcolor{keywordflow}{if} (!IS\_TIM\_SLAVEMODE\_TRIGGER\_ENABLED(tmpsmcr))}
\DoxyCodeLine{02516     \{}
\DoxyCodeLine{02517       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02518     \}}
\DoxyCodeLine{02519   \}}
\DoxyCodeLine{02520   \textcolor{keywordflow}{else}}
\DoxyCodeLine{02521   \{}
\DoxyCodeLine{02522     \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{02523   \}}
\DoxyCodeLine{02524 }
\DoxyCodeLine{02525   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02526   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{02527 \}}
\DoxyCodeLine{02528 }
\DoxyCodeLine{02540 HAL\_StatusTypeDef HAL\_TIM\_IC\_Stop\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{02541 \{}
\DoxyCodeLine{02542   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{02543 }
\DoxyCodeLine{02544   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02545   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{02546   assert\_param(IS\_TIM\_DMA\_CC\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02547 }
\DoxyCodeLine{02548   \textcolor{comment}{/* Disable the Input Capture channel */}}
\DoxyCodeLine{02549   TIM\_CCxChannelCmd(htim-\/>Instance, Channel, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02550 }
\DoxyCodeLine{02551   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{02552   \{}
\DoxyCodeLine{02553     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{02554     \{}
\DoxyCodeLine{02555       \textcolor{comment}{/* Disable the TIM Capture/Compare 1 DMA request */}}
\DoxyCodeLine{02556       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{02557       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{02558       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02559     \}}
\DoxyCodeLine{02560 }
\DoxyCodeLine{02561     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{02562     \{}
\DoxyCodeLine{02563       \textcolor{comment}{/* Disable the TIM Capture/Compare 2 DMA request */}}
\DoxyCodeLine{02564       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{02565       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{02566       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02567     \}}
\DoxyCodeLine{02568 }
\DoxyCodeLine{02569     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{02570     \{}
\DoxyCodeLine{02571       \textcolor{comment}{/* Disable the TIM Capture/Compare 3  DMA request */}}
\DoxyCodeLine{02572       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC3);}
\DoxyCodeLine{02573       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3]);}
\DoxyCodeLine{02574       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02575     \}}
\DoxyCodeLine{02576 }
\DoxyCodeLine{02577     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{02578     \{}
\DoxyCodeLine{02579       \textcolor{comment}{/* Disable the TIM Capture/Compare 4  DMA request */}}
\DoxyCodeLine{02580       \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC4);}
\DoxyCodeLine{02581       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4]);}
\DoxyCodeLine{02582       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02583     \}}
\DoxyCodeLine{02584 }
\DoxyCodeLine{02585     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{02586       status = HAL\_ERROR;}
\DoxyCodeLine{02587       \textcolor{keywordflow}{break};}
\DoxyCodeLine{02588   \}}
\DoxyCodeLine{02589 }
\DoxyCodeLine{02590   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{02591   \{}
\DoxyCodeLine{02592     \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{02593     \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02594 }
\DoxyCodeLine{02595     \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02596     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02597     TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02598   \}}
\DoxyCodeLine{02599 }
\DoxyCodeLine{02600   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02601   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{02602 \}}
\DoxyCodeLine{02645 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_Init(TIM\_HandleTypeDef *htim, uint32\_t OnePulseMode)}
\DoxyCodeLine{02646 \{}
\DoxyCodeLine{02647   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{02648   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{02649   \{}
\DoxyCodeLine{02650     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02651   \}}
\DoxyCodeLine{02652 }
\DoxyCodeLine{02653   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02654   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02655   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{02656   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{02657   assert\_param(IS\_TIM\_OPM\_MODE(OnePulseMode));}
\DoxyCodeLine{02658   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{02659 }
\DoxyCodeLine{02660   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{02661   \{}
\DoxyCodeLine{02662     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{02663     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{02664 }
\DoxyCodeLine{02665 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{02666     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{02667     TIM\_ResetCallback(htim);}
\DoxyCodeLine{02668 }
\DoxyCodeLine{02669     \textcolor{keywordflow}{if} (htim-\/>OnePulse\_MspInitCallback == NULL)}
\DoxyCodeLine{02670     \{}
\DoxyCodeLine{02671       htim-\/>OnePulse\_MspInitCallback = HAL\_TIM\_OnePulse\_MspInit;}
\DoxyCodeLine{02672     \}}
\DoxyCodeLine{02673     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{02674     htim-\/>OnePulse\_MspInitCallback(htim);}
\DoxyCodeLine{02675 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02676     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{02677     HAL\_TIM\_OnePulse\_MspInit(htim);}
\DoxyCodeLine{02678 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02679   \}}
\DoxyCodeLine{02680 }
\DoxyCodeLine{02681   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{02682   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{02683 }
\DoxyCodeLine{02684   \textcolor{comment}{/* Configure the Time base in the One Pulse Mode */}}
\DoxyCodeLine{02685   TIM\_Base\_SetConfig(htim-\/>Instance, \&htim-\/>Init);}
\DoxyCodeLine{02686 }
\DoxyCodeLine{02687   \textcolor{comment}{/* Reset the OPM Bit */}}
\DoxyCodeLine{02688   htim-\/>Instance-\/>CR1 \&= \string~TIM\_CR1\_OPM;}
\DoxyCodeLine{02689 }
\DoxyCodeLine{02690   \textcolor{comment}{/* Configure the OPM Mode */}}
\DoxyCodeLine{02691   htim-\/>Instance-\/>CR1 |= OnePulseMode;}
\DoxyCodeLine{02692 }
\DoxyCodeLine{02693   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{02694   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{02695 }
\DoxyCodeLine{02696   \textcolor{comment}{/* Initialize the TIM channels state */}}
\DoxyCodeLine{02697   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02698   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02699   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02700   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02701 }
\DoxyCodeLine{02702   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{02703   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{02704 }
\DoxyCodeLine{02705   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02706 \}}
\DoxyCodeLine{02707 }
\DoxyCodeLine{02713 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02714 \{}
\DoxyCodeLine{02715   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{02716   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{02717 }
\DoxyCodeLine{02718   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{02719 }
\DoxyCodeLine{02720   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{02721   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02722 }
\DoxyCodeLine{02723 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{02724   \textcolor{keywordflow}{if} (htim-\/>OnePulse\_MspDeInitCallback == NULL)}
\DoxyCodeLine{02725   \{}
\DoxyCodeLine{02726     htim-\/>OnePulse\_MspDeInitCallback = HAL\_TIM\_OnePulse\_MspDeInit;}
\DoxyCodeLine{02727   \}}
\DoxyCodeLine{02728   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{02729   htim-\/>OnePulse\_MspDeInitCallback(htim);}
\DoxyCodeLine{02730 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02731   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{02732   HAL\_TIM\_OnePulse\_MspDeInit(htim);}
\DoxyCodeLine{02733 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02734 }
\DoxyCodeLine{02735   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{02736   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{02737 }
\DoxyCodeLine{02738   \textcolor{comment}{/* Set the TIM channel state */}}
\DoxyCodeLine{02739   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02740   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02741   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02742   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{02743 }
\DoxyCodeLine{02744   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{02745   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{02746 }
\DoxyCodeLine{02747   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{02748   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{02749 }
\DoxyCodeLine{02750   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02751 \}}
\DoxyCodeLine{02752 }
\DoxyCodeLine{02758 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02759 \{}
\DoxyCodeLine{02760   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02761   UNUSED(htim);}
\DoxyCodeLine{02762 }
\DoxyCodeLine{02763   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{02764 \textcolor{comment}{            the HAL\_TIM\_OnePulse\_MspInit could be implemented in the user file}}
\DoxyCodeLine{02765 \textcolor{comment}{   */}}
\DoxyCodeLine{02766 \}}
\DoxyCodeLine{02767 }
\DoxyCodeLine{02773 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_OnePulse\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{02774 \{}
\DoxyCodeLine{02775   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02776   UNUSED(htim);}
\DoxyCodeLine{02777 }
\DoxyCodeLine{02778   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{02779 \textcolor{comment}{            the HAL\_TIM\_OnePulse\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{02780 \textcolor{comment}{   */}}
\DoxyCodeLine{02781 \}}
\DoxyCodeLine{02782 }
\DoxyCodeLine{02793 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_Start(TIM\_HandleTypeDef *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{02794 \{}
\DoxyCodeLine{02795   HAL\_TIM\_ChannelStateTypeDef channel\_1\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{02796   HAL\_TIM\_ChannelStateTypeDef channel\_2\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{02797   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_1\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{02798   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_2\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{02799 }
\DoxyCodeLine{02800   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02801   UNUSED(OutputChannel);}
\DoxyCodeLine{02802 }
\DoxyCodeLine{02803   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{02804   \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02805       || (channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02806       || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02807       || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{02808   \{}
\DoxyCodeLine{02809     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02810   \}}
\DoxyCodeLine{02811 }
\DoxyCodeLine{02812   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{02813   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02814   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02815   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02816   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02817 }
\DoxyCodeLine{02818   \textcolor{comment}{/* Enable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{02819 \textcolor{comment}{    (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{02820 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{02821 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{02822 \textcolor{comment}{    whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be enabled together}}
\DoxyCodeLine{02823 \textcolor{comment}{}}
\DoxyCodeLine{02824 \textcolor{comment}{    No need to enable the counter, it's enabled automatically by hardware}}
\DoxyCodeLine{02825 \textcolor{comment}{    (the counter starts in response to a stimulus and generate a pulse */}}
\DoxyCodeLine{02826 }
\DoxyCodeLine{02827   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02828   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02829 }
\DoxyCodeLine{02830   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{02831   \{}
\DoxyCodeLine{02832     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{02833     \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{02834   \}}
\DoxyCodeLine{02835 }
\DoxyCodeLine{02836   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02837   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02838 \}}
\DoxyCodeLine{02839 }
\DoxyCodeLine{02850 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_Stop(TIM\_HandleTypeDef *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{02851 \{}
\DoxyCodeLine{02852   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02853   UNUSED(OutputChannel);}
\DoxyCodeLine{02854 }
\DoxyCodeLine{02855   \textcolor{comment}{/* Disable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{02856 \textcolor{comment}{  (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{02857 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{02858 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{02859 \textcolor{comment}{  whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be disabled together */}}
\DoxyCodeLine{02860 }
\DoxyCodeLine{02861   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02862   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02863 }
\DoxyCodeLine{02864   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{02865   \{}
\DoxyCodeLine{02866     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{02867     \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{02868   \}}
\DoxyCodeLine{02869 }
\DoxyCodeLine{02870   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{02871   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02872 }
\DoxyCodeLine{02873   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{02874   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02875   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02876   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02877   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02878 }
\DoxyCodeLine{02879   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02880   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02881 \}}
\DoxyCodeLine{02882 }
\DoxyCodeLine{02893 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_Start\_IT(TIM\_HandleTypeDef *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{02894 \{}
\DoxyCodeLine{02895   HAL\_TIM\_ChannelStateTypeDef channel\_1\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{02896   HAL\_TIM\_ChannelStateTypeDef channel\_2\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{02897   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_1\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{02898   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_2\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{02899 }
\DoxyCodeLine{02900   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02901   UNUSED(OutputChannel);}
\DoxyCodeLine{02902 }
\DoxyCodeLine{02903   \textcolor{comment}{/* Check the TIM channels state */}}
\DoxyCodeLine{02904   \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02905       || (channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02906       || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{02907       || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{02908   \{}
\DoxyCodeLine{02909     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{02910   \}}
\DoxyCodeLine{02911 }
\DoxyCodeLine{02912   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{02913   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02914   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02915   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02916   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{02917 }
\DoxyCodeLine{02918   \textcolor{comment}{/* Enable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{02919 \textcolor{comment}{    (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{02920 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{02921 \textcolor{comment}{    if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{02922 \textcolor{comment}{    whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be enabled together}}
\DoxyCodeLine{02923 \textcolor{comment}{}}
\DoxyCodeLine{02924 \textcolor{comment}{    No need to enable the counter, it's enabled automatically by hardware}}
\DoxyCodeLine{02925 \textcolor{comment}{    (the counter starts in response to a stimulus and generate a pulse */}}
\DoxyCodeLine{02926 }
\DoxyCodeLine{02927   \textcolor{comment}{/* Enable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{02928   \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{02929 }
\DoxyCodeLine{02930   \textcolor{comment}{/* Enable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{02931   \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{02932 }
\DoxyCodeLine{02933   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02934   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{02935 }
\DoxyCodeLine{02936   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{02937   \{}
\DoxyCodeLine{02938     \textcolor{comment}{/* Enable the main output */}}
\DoxyCodeLine{02939     \_\_HAL\_TIM\_MOE\_ENABLE(htim);}
\DoxyCodeLine{02940   \}}
\DoxyCodeLine{02941 }
\DoxyCodeLine{02942   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02943   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02944 \}}
\DoxyCodeLine{02945 }
\DoxyCodeLine{02956 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_Stop\_IT(TIM\_HandleTypeDef *htim, uint32\_t OutputChannel)}
\DoxyCodeLine{02957 \{}
\DoxyCodeLine{02958   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{02959   UNUSED(OutputChannel);}
\DoxyCodeLine{02960 }
\DoxyCodeLine{02961   \textcolor{comment}{/* Disable the TIM Capture/Compare 1 interrupt */}}
\DoxyCodeLine{02962   \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{02963 }
\DoxyCodeLine{02964   \textcolor{comment}{/* Disable the TIM Capture/Compare 2 interrupt */}}
\DoxyCodeLine{02965   \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{02966 }
\DoxyCodeLine{02967   \textcolor{comment}{/* Disable the Capture compare and the Input Capture channels}}
\DoxyCodeLine{02968 \textcolor{comment}{  (in the OPM Mode the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2)}}
\DoxyCodeLine{02969 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as output, the TIM\_CHANNEL\_2 will be used as input and}}
\DoxyCodeLine{02970 \textcolor{comment}{  if TIM\_CHANNEL\_1 is used as input, the TIM\_CHANNEL\_2 will be used as output}}
\DoxyCodeLine{02971 \textcolor{comment}{  whatever the combination, the TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2 should be disabled together */}}
\DoxyCodeLine{02972   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02973   TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{02974 }
\DoxyCodeLine{02975   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(htim-\/>Instance) != RESET)}
\DoxyCodeLine{02976   \{}
\DoxyCodeLine{02977     \textcolor{comment}{/* Disable the Main Output */}}
\DoxyCodeLine{02978     \_\_HAL\_TIM\_MOE\_DISABLE(htim);}
\DoxyCodeLine{02979   \}}
\DoxyCodeLine{02980 }
\DoxyCodeLine{02981   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{02982   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{02983 }
\DoxyCodeLine{02984   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{02985   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02986   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02987   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02988   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{02989 }
\DoxyCodeLine{02990   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{02991   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{02992 \}}
\DoxyCodeLine{02993 }
\DoxyCodeLine{03035 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Init(TIM\_HandleTypeDef *htim,  TIM\_Encoder\_InitTypeDef *sConfig)}
\DoxyCodeLine{03036 \{}
\DoxyCodeLine{03037   uint32\_t tmpsmcr;}
\DoxyCodeLine{03038   uint32\_t tmpccmr1;}
\DoxyCodeLine{03039   uint32\_t tmpccer;}
\DoxyCodeLine{03040 }
\DoxyCodeLine{03041   \textcolor{comment}{/* Check the TIM handle allocation */}}
\DoxyCodeLine{03042   \textcolor{keywordflow}{if} (htim == NULL)}
\DoxyCodeLine{03043   \{}
\DoxyCodeLine{03044     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03045   \}}
\DoxyCodeLine{03046 }
\DoxyCodeLine{03047   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03048   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03049   assert\_param(IS\_TIM\_COUNTER\_MODE(htim-\/>Init.CounterMode));}
\DoxyCodeLine{03050   assert\_param(IS\_TIM\_CLOCKDIVISION\_DIV(htim-\/>Init.ClockDivision));}
\DoxyCodeLine{03051   assert\_param(IS\_TIM\_AUTORELOAD\_PRELOAD(htim-\/>Init.AutoReloadPreload));}
\DoxyCodeLine{03052   assert\_param(IS\_TIM\_ENCODER\_MODE(sConfig-\/>EncoderMode));}
\DoxyCodeLine{03053   assert\_param(IS\_TIM\_IC\_SELECTION(sConfig-\/>IC1Selection));}
\DoxyCodeLine{03054   assert\_param(IS\_TIM\_IC\_SELECTION(sConfig-\/>IC2Selection));}
\DoxyCodeLine{03055   assert\_param(IS\_TIM\_ENCODERINPUT\_POLARITY(sConfig-\/>IC1Polarity));}
\DoxyCodeLine{03056   assert\_param(IS\_TIM\_ENCODERINPUT\_POLARITY(sConfig-\/>IC2Polarity));}
\DoxyCodeLine{03057   assert\_param(IS\_TIM\_IC\_PRESCALER(sConfig-\/>IC1Prescaler));}
\DoxyCodeLine{03058   assert\_param(IS\_TIM\_IC\_PRESCALER(sConfig-\/>IC2Prescaler));}
\DoxyCodeLine{03059   assert\_param(IS\_TIM\_IC\_FILTER(sConfig-\/>IC1Filter));}
\DoxyCodeLine{03060   assert\_param(IS\_TIM\_IC\_FILTER(sConfig-\/>IC2Filter));}
\DoxyCodeLine{03061 }
\DoxyCodeLine{03062   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{03063   \{}
\DoxyCodeLine{03064     \textcolor{comment}{/* Allocate lock resource and initialize it */}}
\DoxyCodeLine{03065     htim-\/>Lock = HAL\_UNLOCKED;}
\DoxyCodeLine{03066 }
\DoxyCodeLine{03067 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03068     \textcolor{comment}{/* Reset interrupt callbacks to legacy weak callbacks */}}
\DoxyCodeLine{03069     TIM\_ResetCallback(htim);}
\DoxyCodeLine{03070 }
\DoxyCodeLine{03071     \textcolor{keywordflow}{if} (htim-\/>Encoder\_MspInitCallback == NULL)}
\DoxyCodeLine{03072     \{}
\DoxyCodeLine{03073       htim-\/>Encoder\_MspInitCallback = HAL\_TIM\_Encoder\_MspInit;}
\DoxyCodeLine{03074     \}}
\DoxyCodeLine{03075     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{03076     htim-\/>Encoder\_MspInitCallback(htim);}
\DoxyCodeLine{03077 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03078     \textcolor{comment}{/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */}}
\DoxyCodeLine{03079     HAL\_TIM\_Encoder\_MspInit(htim);}
\DoxyCodeLine{03080 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03081   \}}
\DoxyCodeLine{03082 }
\DoxyCodeLine{03083   \textcolor{comment}{/* Set the TIM state */}}
\DoxyCodeLine{03084   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{03085 }
\DoxyCodeLine{03086   \textcolor{comment}{/* Reset the SMS and ECE bits */}}
\DoxyCodeLine{03087   htim-\/>Instance-\/>SMCR \&= \string~(TIM\_SMCR\_SMS | TIM\_SMCR\_ECE);}
\DoxyCodeLine{03088 }
\DoxyCodeLine{03089   \textcolor{comment}{/* Configure the Time base in the Encoder Mode */}}
\DoxyCodeLine{03090   TIM\_Base\_SetConfig(htim-\/>Instance, \&htim-\/>Init);}
\DoxyCodeLine{03091 }
\DoxyCodeLine{03092   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{03093   tmpsmcr = htim-\/>Instance-\/>SMCR;}
\DoxyCodeLine{03094 }
\DoxyCodeLine{03095   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{03096   tmpccmr1 = htim-\/>Instance-\/>CCMR1;}
\DoxyCodeLine{03097 }
\DoxyCodeLine{03098   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{03099   tmpccer = htim-\/>Instance-\/>CCER;}
\DoxyCodeLine{03100 }
\DoxyCodeLine{03101   \textcolor{comment}{/* Set the encoder Mode */}}
\DoxyCodeLine{03102   tmpsmcr |= sConfig-\/>EncoderMode;}
\DoxyCodeLine{03103 }
\DoxyCodeLine{03104   \textcolor{comment}{/* Select the Capture Compare 1 and the Capture Compare 2 as input */}}
\DoxyCodeLine{03105   tmpccmr1 \&= \string~(TIM\_CCMR1\_CC1S | TIM\_CCMR1\_CC2S);}
\DoxyCodeLine{03106   tmpccmr1 |= (sConfig-\/>IC1Selection | (sConfig-\/>IC2Selection << 8U));}
\DoxyCodeLine{03107 }
\DoxyCodeLine{03108   \textcolor{comment}{/* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */}}
\DoxyCodeLine{03109   tmpccmr1 \&= \string~(TIM\_CCMR1\_IC1PSC | TIM\_CCMR1\_IC2PSC);}
\DoxyCodeLine{03110   tmpccmr1 \&= \string~(TIM\_CCMR1\_IC1F | TIM\_CCMR1\_IC2F);}
\DoxyCodeLine{03111   tmpccmr1 |= sConfig-\/>IC1Prescaler | (sConfig-\/>IC2Prescaler << 8U);}
\DoxyCodeLine{03112   tmpccmr1 |= (sConfig-\/>IC1Filter << 4U) | (sConfig-\/>IC2Filter << 12U);}
\DoxyCodeLine{03113 }
\DoxyCodeLine{03114   \textcolor{comment}{/* Set the TI1 and the TI2 Polarities */}}
\DoxyCodeLine{03115   tmpccer \&= \string~(TIM\_CCER\_CC1P | TIM\_CCER\_CC2P);}
\DoxyCodeLine{03116   tmpccer \&= \string~(TIM\_CCER\_CC1NP | TIM\_CCER\_CC2NP);}
\DoxyCodeLine{03117   tmpccer |= sConfig-\/>IC1Polarity | (sConfig-\/>IC2Polarity << 4U);}
\DoxyCodeLine{03118 }
\DoxyCodeLine{03119   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{03120   htim-\/>Instance-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{03121 }
\DoxyCodeLine{03122   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{03123   htim-\/>Instance-\/>CCMR1 = tmpccmr1;}
\DoxyCodeLine{03124 }
\DoxyCodeLine{03125   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{03126   htim-\/>Instance-\/>CCER = tmpccer;}
\DoxyCodeLine{03127 }
\DoxyCodeLine{03128   \textcolor{comment}{/* Initialize the DMA burst operation state */}}
\DoxyCodeLine{03129   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{03130 }
\DoxyCodeLine{03131   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{03132   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03133   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03134   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03135   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03136 }
\DoxyCodeLine{03137   \textcolor{comment}{/* Initialize the TIM state*/}}
\DoxyCodeLine{03138   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{03139 }
\DoxyCodeLine{03140   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03141 \}}
\DoxyCodeLine{03142 }
\DoxyCodeLine{03143 }
\DoxyCodeLine{03149 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_DeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{03150 \{}
\DoxyCodeLine{03151   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03152   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03153 }
\DoxyCodeLine{03154   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{03155 }
\DoxyCodeLine{03156   \textcolor{comment}{/* Disable the TIM Peripheral Clock */}}
\DoxyCodeLine{03157   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{03158 }
\DoxyCodeLine{03159 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03160   \textcolor{keywordflow}{if} (htim-\/>Encoder\_MspDeInitCallback == NULL)}
\DoxyCodeLine{03161   \{}
\DoxyCodeLine{03162     htim-\/>Encoder\_MspDeInitCallback = HAL\_TIM\_Encoder\_MspDeInit;}
\DoxyCodeLine{03163   \}}
\DoxyCodeLine{03164   \textcolor{comment}{/* DeInit the low level hardware */}}
\DoxyCodeLine{03165   htim-\/>Encoder\_MspDeInitCallback(htim);}
\DoxyCodeLine{03166 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03167   \textcolor{comment}{/* DeInit the low level hardware: GPIO, CLOCK, NVIC */}}
\DoxyCodeLine{03168   HAL\_TIM\_Encoder\_MspDeInit(htim);}
\DoxyCodeLine{03169 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03170 }
\DoxyCodeLine{03171   \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{03172   htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_RESET;}
\DoxyCodeLine{03173 }
\DoxyCodeLine{03174   \textcolor{comment}{/* Set the TIM channels state */}}
\DoxyCodeLine{03175   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{03176   TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{03177   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{03178   TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_RESET);}
\DoxyCodeLine{03179 }
\DoxyCodeLine{03180   \textcolor{comment}{/* Change TIM state */}}
\DoxyCodeLine{03181   htim-\/>State = HAL\_TIM\_STATE\_RESET;}
\DoxyCodeLine{03182 }
\DoxyCodeLine{03183   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{03184   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{03185 }
\DoxyCodeLine{03186   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03187 \}}
\DoxyCodeLine{03188 }
\DoxyCodeLine{03194 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{03195 \{}
\DoxyCodeLine{03196   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{03197   UNUSED(htim);}
\DoxyCodeLine{03198 }
\DoxyCodeLine{03199   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{03200 \textcolor{comment}{            the HAL\_TIM\_Encoder\_MspInit could be implemented in the user file}}
\DoxyCodeLine{03201 \textcolor{comment}{   */}}
\DoxyCodeLine{03202 \}}
\DoxyCodeLine{03203 }
\DoxyCodeLine{03209 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_Encoder\_MspDeInit(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{03210 \{}
\DoxyCodeLine{03211   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{03212   UNUSED(htim);}
\DoxyCodeLine{03213 }
\DoxyCodeLine{03214   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{03215 \textcolor{comment}{            the HAL\_TIM\_Encoder\_MspDeInit could be implemented in the user file}}
\DoxyCodeLine{03216 \textcolor{comment}{   */}}
\DoxyCodeLine{03217 \}}
\DoxyCodeLine{03218 }
\DoxyCodeLine{03229 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Start(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{03230 \{}
\DoxyCodeLine{03231   HAL\_TIM\_ChannelStateTypeDef channel\_1\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03232   HAL\_TIM\_ChannelStateTypeDef channel\_2\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03233   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_1\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03234   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_2\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03235 }
\DoxyCodeLine{03236   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03237   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03238 }
\DoxyCodeLine{03239   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03240   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{03241   \{}
\DoxyCodeLine{03242     \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03243         || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03244     \{}
\DoxyCodeLine{03245       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03246     \}}
\DoxyCodeLine{03247     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03248     \{}
\DoxyCodeLine{03249       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03250       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03251     \}}
\DoxyCodeLine{03252   \}}
\DoxyCodeLine{03253   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{03254   \{}
\DoxyCodeLine{03255     \textcolor{keywordflow}{if} ((channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03256         || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03257     \{}
\DoxyCodeLine{03258       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03259     \}}
\DoxyCodeLine{03260     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03261     \{}
\DoxyCodeLine{03262       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03263       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03264     \}}
\DoxyCodeLine{03265   \}}
\DoxyCodeLine{03266   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03267   \{}
\DoxyCodeLine{03268     \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03269         || (channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03270         || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03271         || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03272     \{}
\DoxyCodeLine{03273       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03274     \}}
\DoxyCodeLine{03275     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03276     \{}
\DoxyCodeLine{03277       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03278       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03279       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03280       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03281     \}}
\DoxyCodeLine{03282   \}}
\DoxyCodeLine{03283 }
\DoxyCodeLine{03284   \textcolor{comment}{/* Enable the encoder interface channels */}}
\DoxyCodeLine{03285   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{03286   \{}
\DoxyCodeLine{03287     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{03288     \{}
\DoxyCodeLine{03289       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03290       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03291     \}}
\DoxyCodeLine{03292 }
\DoxyCodeLine{03293     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{03294     \{}
\DoxyCodeLine{03295       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03296       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03297     \}}
\DoxyCodeLine{03298 }
\DoxyCodeLine{03299     default :}
\DoxyCodeLine{03300     \{}
\DoxyCodeLine{03301       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03302       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03303       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03304     \}}
\DoxyCodeLine{03305   \}}
\DoxyCodeLine{03306   \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{03307   \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{03308 }
\DoxyCodeLine{03309   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03310   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03311 \}}
\DoxyCodeLine{03312 }
\DoxyCodeLine{03323 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Stop(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{03324 \{}
\DoxyCodeLine{03325   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03326   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03327 }
\DoxyCodeLine{03328   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{03329 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{03330   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{03331   \{}
\DoxyCodeLine{03332     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{03333     \{}
\DoxyCodeLine{03334       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03335       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03336     \}}
\DoxyCodeLine{03337 }
\DoxyCodeLine{03338     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{03339     \{}
\DoxyCodeLine{03340       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03341       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03342     \}}
\DoxyCodeLine{03343 }
\DoxyCodeLine{03344     default :}
\DoxyCodeLine{03345     \{}
\DoxyCodeLine{03346       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03347       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03348       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03349     \}}
\DoxyCodeLine{03350   \}}
\DoxyCodeLine{03351 }
\DoxyCodeLine{03352   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{03353   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{03354 }
\DoxyCodeLine{03355   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03356   \textcolor{keywordflow}{if} ((Channel == TIM\_CHANNEL\_1) || (Channel == TIM\_CHANNEL\_2))}
\DoxyCodeLine{03357   \{}
\DoxyCodeLine{03358     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03359     TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03360   \}}
\DoxyCodeLine{03361   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03362   \{}
\DoxyCodeLine{03363     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03364     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03365     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03366     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03367   \}}
\DoxyCodeLine{03368 }
\DoxyCodeLine{03369   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03370   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03371 \}}
\DoxyCodeLine{03372 }
\DoxyCodeLine{03383 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Start\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{03384 \{}
\DoxyCodeLine{03385   HAL\_TIM\_ChannelStateTypeDef channel\_1\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03386   HAL\_TIM\_ChannelStateTypeDef channel\_2\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03387   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_1\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03388   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_2\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03389 }
\DoxyCodeLine{03390   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03391   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03392 }
\DoxyCodeLine{03393   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03394   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{03395   \{}
\DoxyCodeLine{03396     \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03397         || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03398     \{}
\DoxyCodeLine{03399       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03400     \}}
\DoxyCodeLine{03401     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03402     \{}
\DoxyCodeLine{03403       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03404       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03405     \}}
\DoxyCodeLine{03406   \}}
\DoxyCodeLine{03407   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{03408   \{}
\DoxyCodeLine{03409     \textcolor{keywordflow}{if} ((channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03410         || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03411     \{}
\DoxyCodeLine{03412       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03413     \}}
\DoxyCodeLine{03414     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03415     \{}
\DoxyCodeLine{03416       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03417       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03418     \}}
\DoxyCodeLine{03419   \}}
\DoxyCodeLine{03420   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03421   \{}
\DoxyCodeLine{03422     \textcolor{keywordflow}{if} ((channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03423         || (channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03424         || (complementary\_channel\_1\_state != HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03425         || (complementary\_channel\_2\_state != HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03426     \{}
\DoxyCodeLine{03427       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03428     \}}
\DoxyCodeLine{03429     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03430     \{}
\DoxyCodeLine{03431       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03432       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03433       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03434       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03435     \}}
\DoxyCodeLine{03436   \}}
\DoxyCodeLine{03437 }
\DoxyCodeLine{03438   \textcolor{comment}{/* Enable the encoder interface channels */}}
\DoxyCodeLine{03439   \textcolor{comment}{/* Enable the capture compare Interrupts 1 and/or 2 */}}
\DoxyCodeLine{03440   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{03441   \{}
\DoxyCodeLine{03442     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{03443     \{}
\DoxyCodeLine{03444       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03445       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{03446       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03447     \}}
\DoxyCodeLine{03448 }
\DoxyCodeLine{03449     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{03450     \{}
\DoxyCodeLine{03451       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03452       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{03453       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03454     \}}
\DoxyCodeLine{03455 }
\DoxyCodeLine{03456     default :}
\DoxyCodeLine{03457     \{}
\DoxyCodeLine{03458       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03459       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03460       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{03461       \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{03462       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03463     \}}
\DoxyCodeLine{03464   \}}
\DoxyCodeLine{03465 }
\DoxyCodeLine{03466   \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{03467   \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{03468 }
\DoxyCodeLine{03469   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03470   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03471 \}}
\DoxyCodeLine{03472 }
\DoxyCodeLine{03483 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Stop\_IT(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{03484 \{}
\DoxyCodeLine{03485   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03486   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03487 }
\DoxyCodeLine{03488   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{03489 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{03490   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{03491   \{}
\DoxyCodeLine{03492     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03493 }
\DoxyCodeLine{03494     \textcolor{comment}{/* Disable the capture compare Interrupts 1 */}}
\DoxyCodeLine{03495     \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{03496   \}}
\DoxyCodeLine{03497   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{03498   \{}
\DoxyCodeLine{03499     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03500 }
\DoxyCodeLine{03501     \textcolor{comment}{/* Disable the capture compare Interrupts 2 */}}
\DoxyCodeLine{03502     \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{03503   \}}
\DoxyCodeLine{03504   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03505   \{}
\DoxyCodeLine{03506     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03507     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03508 }
\DoxyCodeLine{03509     \textcolor{comment}{/* Disable the capture compare Interrupts 1 and 2 */}}
\DoxyCodeLine{03510     \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{03511     \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{03512   \}}
\DoxyCodeLine{03513 }
\DoxyCodeLine{03514   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{03515   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{03516 }
\DoxyCodeLine{03517   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03518   \textcolor{keywordflow}{if} ((Channel == TIM\_CHANNEL\_1) || (Channel == TIM\_CHANNEL\_2))}
\DoxyCodeLine{03519   \{}
\DoxyCodeLine{03520     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03521     TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03522   \}}
\DoxyCodeLine{03523   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03524   \{}
\DoxyCodeLine{03525     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03526     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03527     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03528     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03529   \}}
\DoxyCodeLine{03530 }
\DoxyCodeLine{03531   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03532   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03533 \}}
\DoxyCodeLine{03534 }
\DoxyCodeLine{03548 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Start\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel, uint32\_t *pData1,}
\DoxyCodeLine{03549                                             uint32\_t *pData2, uint16\_t Length)}
\DoxyCodeLine{03550 \{}
\DoxyCodeLine{03551   HAL\_TIM\_ChannelStateTypeDef channel\_1\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03552   HAL\_TIM\_ChannelStateTypeDef channel\_2\_state = TIM\_CHANNEL\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03553   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_1\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_1);}
\DoxyCodeLine{03554   HAL\_TIM\_ChannelStateTypeDef complementary\_channel\_2\_state = TIM\_CHANNEL\_N\_STATE\_GET(htim, TIM\_CHANNEL\_2);}
\DoxyCodeLine{03555 }
\DoxyCodeLine{03556   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03557   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03558 }
\DoxyCodeLine{03559   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03560   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{03561   \{}
\DoxyCodeLine{03562     \textcolor{keywordflow}{if} ((channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{03563         || (complementary\_channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY))}
\DoxyCodeLine{03564     \{}
\DoxyCodeLine{03565       \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{03566     \}}
\DoxyCodeLine{03567     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03568              \&\& (complementary\_channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03569     \{}
\DoxyCodeLine{03570       \textcolor{keywordflow}{if} ((pData1 == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{03571       \{}
\DoxyCodeLine{03572         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03573       \}}
\DoxyCodeLine{03574       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03575       \{}
\DoxyCodeLine{03576         TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03577         TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03578       \}}
\DoxyCodeLine{03579     \}}
\DoxyCodeLine{03580     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03581     \{}
\DoxyCodeLine{03582       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03583     \}}
\DoxyCodeLine{03584   \}}
\DoxyCodeLine{03585   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{03586   \{}
\DoxyCodeLine{03587     \textcolor{keywordflow}{if} ((channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{03588         || (complementary\_channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY))}
\DoxyCodeLine{03589     \{}
\DoxyCodeLine{03590       \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{03591     \}}
\DoxyCodeLine{03592     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03593              \&\& (complementary\_channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03594     \{}
\DoxyCodeLine{03595       \textcolor{keywordflow}{if} ((pData2 == NULL) \&\& (Length > 0U))}
\DoxyCodeLine{03596       \{}
\DoxyCodeLine{03597         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03598       \}}
\DoxyCodeLine{03599       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03600       \{}
\DoxyCodeLine{03601         TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03602         TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03603       \}}
\DoxyCodeLine{03604     \}}
\DoxyCodeLine{03605     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03606     \{}
\DoxyCodeLine{03607       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03608     \}}
\DoxyCodeLine{03609   \}}
\DoxyCodeLine{03610   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03611   \{}
\DoxyCodeLine{03612     \textcolor{keywordflow}{if} ((channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{03613         || (channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{03614         || (complementary\_channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY)}
\DoxyCodeLine{03615         || (complementary\_channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_BUSY))}
\DoxyCodeLine{03616     \{}
\DoxyCodeLine{03617       \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{03618     \}}
\DoxyCodeLine{03619     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03620              \&\& (channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03621              \&\& (complementary\_channel\_1\_state == HAL\_TIM\_CHANNEL\_STATE\_READY)}
\DoxyCodeLine{03622              \&\& (complementary\_channel\_2\_state == HAL\_TIM\_CHANNEL\_STATE\_READY))}
\DoxyCodeLine{03623     \{}
\DoxyCodeLine{03624       \textcolor{keywordflow}{if} ((((pData1 == NULL) || (pData2 == NULL))) \&\& (Length > 0U))}
\DoxyCodeLine{03625       \{}
\DoxyCodeLine{03626         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03627       \}}
\DoxyCodeLine{03628       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03629       \{}
\DoxyCodeLine{03630         TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03631         TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03632         TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03633         TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_BUSY);}
\DoxyCodeLine{03634       \}}
\DoxyCodeLine{03635     \}}
\DoxyCodeLine{03636     \textcolor{keywordflow}{else}}
\DoxyCodeLine{03637     \{}
\DoxyCodeLine{03638       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03639     \}}
\DoxyCodeLine{03640   \}}
\DoxyCodeLine{03641 }
\DoxyCodeLine{03642   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{03643   \{}
\DoxyCodeLine{03644     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{03645     \{}
\DoxyCodeLine{03646       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{03647       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{03648       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{03649 }
\DoxyCodeLine{03650       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{03651       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{03652 }
\DoxyCodeLine{03653       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{03654       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)\&htim-\/>Instance-\/>CCR1, (uint32\_t)pData1,}
\DoxyCodeLine{03655                            Length) != HAL\_OK)}
\DoxyCodeLine{03656       \{}
\DoxyCodeLine{03657         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{03658         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03659       \}}
\DoxyCodeLine{03660       \textcolor{comment}{/* Enable the TIM Input Capture DMA request */}}
\DoxyCodeLine{03661       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{03662 }
\DoxyCodeLine{03663       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{03664       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03665 }
\DoxyCodeLine{03666       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{03667       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{03668 }
\DoxyCodeLine{03669       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03670     \}}
\DoxyCodeLine{03671 }
\DoxyCodeLine{03672     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{03673     \{}
\DoxyCodeLine{03674       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{03675       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{03676       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{03677 }
\DoxyCodeLine{03678       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{03679       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError;}
\DoxyCodeLine{03680       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{03681       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)\&htim-\/>Instance-\/>CCR2, (uint32\_t)pData2,}
\DoxyCodeLine{03682                            Length) != HAL\_OK)}
\DoxyCodeLine{03683       \{}
\DoxyCodeLine{03684         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{03685         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03686       \}}
\DoxyCodeLine{03687       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{03688       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{03689 }
\DoxyCodeLine{03690       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{03691       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03692 }
\DoxyCodeLine{03693       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{03694       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{03695 }
\DoxyCodeLine{03696       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03697     \}}
\DoxyCodeLine{03698 }
\DoxyCodeLine{03699     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{03700     \{}
\DoxyCodeLine{03701       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{03702       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{03703       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{03704 }
\DoxyCodeLine{03705       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{03706       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{03707 }
\DoxyCodeLine{03708       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{03709       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)\&htim-\/>Instance-\/>CCR1, (uint32\_t)pData1,}
\DoxyCodeLine{03710                            Length) != HAL\_OK)}
\DoxyCodeLine{03711       \{}
\DoxyCodeLine{03712         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{03713         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03714       \}}
\DoxyCodeLine{03715 }
\DoxyCodeLine{03716       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{03717       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{03718       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{03719 }
\DoxyCodeLine{03720       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{03721       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{03722 }
\DoxyCodeLine{03723       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{03724       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)\&htim-\/>Instance-\/>CCR2, (uint32\_t)pData2,}
\DoxyCodeLine{03725                            Length) != HAL\_OK)}
\DoxyCodeLine{03726       \{}
\DoxyCodeLine{03727         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{03728         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{03729       \}}
\DoxyCodeLine{03730 }
\DoxyCodeLine{03731       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{03732       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{03733       \textcolor{comment}{/* Enable the TIM Input Capture  DMA request */}}
\DoxyCodeLine{03734       \_\_HAL\_TIM\_ENABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{03735 }
\DoxyCodeLine{03736       \textcolor{comment}{/* Enable the Capture compare channel */}}
\DoxyCodeLine{03737       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03738       TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_ENABLE);}
\DoxyCodeLine{03739 }
\DoxyCodeLine{03740       \textcolor{comment}{/* Enable the Peripheral */}}
\DoxyCodeLine{03741       \_\_HAL\_TIM\_ENABLE(htim);}
\DoxyCodeLine{03742 }
\DoxyCodeLine{03743       \textcolor{keywordflow}{break};}
\DoxyCodeLine{03744     \}}
\DoxyCodeLine{03745   \}}
\DoxyCodeLine{03746 }
\DoxyCodeLine{03747   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03748   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03749 \}}
\DoxyCodeLine{03750 }
\DoxyCodeLine{03761 HAL\_StatusTypeDef HAL\_TIM\_Encoder\_Stop\_DMA(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{03762 \{}
\DoxyCodeLine{03763   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{03764   assert\_param(IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{03765 }
\DoxyCodeLine{03766   \textcolor{comment}{/* Disable the Input Capture channels 1 and 2}}
\DoxyCodeLine{03767 \textcolor{comment}{    (in the EncoderInterface the two possible channels that can be used are TIM\_CHANNEL\_1 and TIM\_CHANNEL\_2) */}}
\DoxyCodeLine{03768   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{03769   \{}
\DoxyCodeLine{03770     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03771 }
\DoxyCodeLine{03772     \textcolor{comment}{/* Disable the capture compare DMA Request 1 */}}
\DoxyCodeLine{03773     \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{03774     (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{03775   \}}
\DoxyCodeLine{03776   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{03777   \{}
\DoxyCodeLine{03778     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03779 }
\DoxyCodeLine{03780     \textcolor{comment}{/* Disable the capture compare DMA Request 2 */}}
\DoxyCodeLine{03781     \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{03782     (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{03783   \}}
\DoxyCodeLine{03784   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03785   \{}
\DoxyCodeLine{03786     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_1, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03787     TIM\_CCxChannelCmd(htim-\/>Instance, TIM\_CHANNEL\_2, TIM\_CCx\_DISABLE);}
\DoxyCodeLine{03788 }
\DoxyCodeLine{03789     \textcolor{comment}{/* Disable the capture compare DMA Request 1 and 2 */}}
\DoxyCodeLine{03790     \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC1);}
\DoxyCodeLine{03791     \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_CC2);}
\DoxyCodeLine{03792     (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{03793     (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{03794   \}}
\DoxyCodeLine{03795 }
\DoxyCodeLine{03796   \textcolor{comment}{/* Disable the Peripheral */}}
\DoxyCodeLine{03797   \_\_HAL\_TIM\_DISABLE(htim);}
\DoxyCodeLine{03798 }
\DoxyCodeLine{03799   \textcolor{comment}{/* Set the TIM channel(s) state */}}
\DoxyCodeLine{03800   \textcolor{keywordflow}{if} ((Channel == TIM\_CHANNEL\_1) || (Channel == TIM\_CHANNEL\_2))}
\DoxyCodeLine{03801   \{}
\DoxyCodeLine{03802     TIM\_CHANNEL\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03803     TIM\_CHANNEL\_N\_STATE\_SET(htim, Channel, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03804   \}}
\DoxyCodeLine{03805   \textcolor{keywordflow}{else}}
\DoxyCodeLine{03806   \{}
\DoxyCodeLine{03807     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03808     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03809     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03810     TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{03811   \}}
\DoxyCodeLine{03812 }
\DoxyCodeLine{03813   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{03814   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{03815 \}}
\DoxyCodeLine{03816 }
\DoxyCodeLine{03838 \textcolor{keywordtype}{void} HAL\_TIM\_IRQHandler(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{03839 \{}
\DoxyCodeLine{03840   \textcolor{comment}{/* Capture compare 1 event */}}
\DoxyCodeLine{03841   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_CC1) != RESET)}
\DoxyCodeLine{03842   \{}
\DoxyCodeLine{03843     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_CC1) != RESET)}
\DoxyCodeLine{03844     \{}
\DoxyCodeLine{03845       \{}
\DoxyCodeLine{03846         \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_CC1);}
\DoxyCodeLine{03847         htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{03848 }
\DoxyCodeLine{03849         \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{03850         \textcolor{keywordflow}{if} ((htim-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_CC1S) != 0x00U)}
\DoxyCodeLine{03851         \{}
\DoxyCodeLine{03852 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03853           htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{03854 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03855           HAL\_TIM\_IC\_CaptureCallback(htim);}
\DoxyCodeLine{03856 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03857         \}}
\DoxyCodeLine{03858         \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{03859         \textcolor{keywordflow}{else}}
\DoxyCodeLine{03860         \{}
\DoxyCodeLine{03861 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03862           htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03863           htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03864 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03865           HAL\_TIM\_OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03866           HAL\_TIM\_PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03867 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03868         \}}
\DoxyCodeLine{03869         htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{03870       \}}
\DoxyCodeLine{03871     \}}
\DoxyCodeLine{03872   \}}
\DoxyCodeLine{03873   \textcolor{comment}{/* Capture compare 2 event */}}
\DoxyCodeLine{03874   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_CC2) != RESET)}
\DoxyCodeLine{03875   \{}
\DoxyCodeLine{03876     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_CC2) != RESET)}
\DoxyCodeLine{03877     \{}
\DoxyCodeLine{03878       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_CC2);}
\DoxyCodeLine{03879       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{03880       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{03881       \textcolor{keywordflow}{if} ((htim-\/>Instance-\/>CCMR1 \& TIM\_CCMR1\_CC2S) != 0x00U)}
\DoxyCodeLine{03882       \{}
\DoxyCodeLine{03883 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03884         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{03885 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03886         HAL\_TIM\_IC\_CaptureCallback(htim);}
\DoxyCodeLine{03887 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03888       \}}
\DoxyCodeLine{03889       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{03890       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03891       \{}
\DoxyCodeLine{03892 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03893         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03894         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03895 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03896         HAL\_TIM\_OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03897         HAL\_TIM\_PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03898 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03899       \}}
\DoxyCodeLine{03900       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{03901     \}}
\DoxyCodeLine{03902   \}}
\DoxyCodeLine{03903   \textcolor{comment}{/* Capture compare 3 event */}}
\DoxyCodeLine{03904   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_CC3) != RESET)}
\DoxyCodeLine{03905   \{}
\DoxyCodeLine{03906     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_CC3) != RESET)}
\DoxyCodeLine{03907     \{}
\DoxyCodeLine{03908       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_CC3);}
\DoxyCodeLine{03909       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{03910       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{03911       \textcolor{keywordflow}{if} ((htim-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_CC3S) != 0x00U)}
\DoxyCodeLine{03912       \{}
\DoxyCodeLine{03913 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03914         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{03915 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03916         HAL\_TIM\_IC\_CaptureCallback(htim);}
\DoxyCodeLine{03917 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03918       \}}
\DoxyCodeLine{03919       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{03920       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03921       \{}
\DoxyCodeLine{03922 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03923         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03924         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03925 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03926         HAL\_TIM\_OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03927         HAL\_TIM\_PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03928 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03929       \}}
\DoxyCodeLine{03930       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{03931     \}}
\DoxyCodeLine{03932   \}}
\DoxyCodeLine{03933   \textcolor{comment}{/* Capture compare 4 event */}}
\DoxyCodeLine{03934   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_CC4) != RESET)}
\DoxyCodeLine{03935   \{}
\DoxyCodeLine{03936     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_CC4) != RESET)}
\DoxyCodeLine{03937     \{}
\DoxyCodeLine{03938       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_CC4);}
\DoxyCodeLine{03939       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{03940       \textcolor{comment}{/* Input capture event */}}
\DoxyCodeLine{03941       \textcolor{keywordflow}{if} ((htim-\/>Instance-\/>CCMR2 \& TIM\_CCMR2\_CC4S) != 0x00U)}
\DoxyCodeLine{03942       \{}
\DoxyCodeLine{03943 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03944         htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{03945 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03946         HAL\_TIM\_IC\_CaptureCallback(htim);}
\DoxyCodeLine{03947 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03948       \}}
\DoxyCodeLine{03949       \textcolor{comment}{/* Output compare event */}}
\DoxyCodeLine{03950       \textcolor{keywordflow}{else}}
\DoxyCodeLine{03951       \{}
\DoxyCodeLine{03952 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03953         htim-\/>OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03954         htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03955 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03956         HAL\_TIM\_OC\_DelayElapsedCallback(htim);}
\DoxyCodeLine{03957         HAL\_TIM\_PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{03958 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03959       \}}
\DoxyCodeLine{03960       htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{03961     \}}
\DoxyCodeLine{03962   \}}
\DoxyCodeLine{03963   \textcolor{comment}{/* TIM Update event */}}
\DoxyCodeLine{03964   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_UPDATE) != RESET)}
\DoxyCodeLine{03965   \{}
\DoxyCodeLine{03966     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_UPDATE) != RESET)}
\DoxyCodeLine{03967     \{}
\DoxyCodeLine{03968       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_UPDATE);}
\DoxyCodeLine{03969 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03970       htim-\/>PeriodElapsedCallback(htim);}
\DoxyCodeLine{03971 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03972       HAL\_TIM\_PeriodElapsedCallback(htim);}
\DoxyCodeLine{03973 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03974     \}}
\DoxyCodeLine{03975   \}}
\DoxyCodeLine{03976   \textcolor{comment}{/* TIM Break input event */}}
\DoxyCodeLine{03977   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_BREAK) != RESET)}
\DoxyCodeLine{03978   \{}
\DoxyCodeLine{03979     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_BREAK) != RESET)}
\DoxyCodeLine{03980     \{}
\DoxyCodeLine{03981       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_BREAK);}
\DoxyCodeLine{03982 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03983       htim-\/>BreakCallback(htim);}
\DoxyCodeLine{03984 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03985       HAL\_TIMEx\_BreakCallback(htim);}
\DoxyCodeLine{03986 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03987     \}}
\DoxyCodeLine{03988   \}}
\DoxyCodeLine{03989   \textcolor{comment}{/* TIM Break2 input event */}}
\DoxyCodeLine{03990   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_BREAK2) != RESET)}
\DoxyCodeLine{03991   \{}
\DoxyCodeLine{03992     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_BREAK) != RESET)}
\DoxyCodeLine{03993     \{}
\DoxyCodeLine{03994       \_\_HAL\_TIM\_CLEAR\_FLAG(htim, TIM\_FLAG\_BREAK2);}
\DoxyCodeLine{03995 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{03996       htim-\/>Break2Callback(htim);}
\DoxyCodeLine{03997 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03998       HAL\_TIMEx\_Break2Callback(htim);}
\DoxyCodeLine{03999 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04000     \}}
\DoxyCodeLine{04001   \}}
\DoxyCodeLine{04002   \textcolor{comment}{/* TIM Trigger detection event */}}
\DoxyCodeLine{04003   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_TRIGGER) != RESET)}
\DoxyCodeLine{04004   \{}
\DoxyCodeLine{04005     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_TRIGGER) != RESET)}
\DoxyCodeLine{04006     \{}
\DoxyCodeLine{04007       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_IT\_TRIGGER);}
\DoxyCodeLine{04008 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04009       htim-\/>TriggerCallback(htim);}
\DoxyCodeLine{04010 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04011       HAL\_TIM\_TriggerCallback(htim);}
\DoxyCodeLine{04012 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04013     \}}
\DoxyCodeLine{04014   \}}
\DoxyCodeLine{04015   \textcolor{comment}{/* TIM commutation event */}}
\DoxyCodeLine{04016   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_COM) != RESET)}
\DoxyCodeLine{04017   \{}
\DoxyCodeLine{04018     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_COM) != RESET)}
\DoxyCodeLine{04019     \{}
\DoxyCodeLine{04020       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_FLAG\_COM);}
\DoxyCodeLine{04021 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04022       htim-\/>CommutationCallback(htim);}
\DoxyCodeLine{04023 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04024       HAL\_TIMEx\_CommutCallback(htim);}
\DoxyCodeLine{04025 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04026     \}}
\DoxyCodeLine{04027   \}}
\DoxyCodeLine{04028   \textcolor{comment}{/* TIM Encoder index event */}}
\DoxyCodeLine{04029   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_IDX) != RESET)}
\DoxyCodeLine{04030   \{}
\DoxyCodeLine{04031     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_IDX) != RESET)}
\DoxyCodeLine{04032     \{}
\DoxyCodeLine{04033       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_FLAG\_IDX);}
\DoxyCodeLine{04034 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04035       htim-\/>EncoderIndexCallback(htim);}
\DoxyCodeLine{04036 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04037       HAL\_TIMEx\_EncoderIndexCallback(htim);}
\DoxyCodeLine{04038 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04039     \}}
\DoxyCodeLine{04040   \}}
\DoxyCodeLine{04041   \textcolor{comment}{/* TIM Direction change event */}}
\DoxyCodeLine{04042   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_DIR) != RESET)}
\DoxyCodeLine{04043   \{}
\DoxyCodeLine{04044     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_DIR) != RESET)}
\DoxyCodeLine{04045     \{}
\DoxyCodeLine{04046       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_FLAG\_DIR);}
\DoxyCodeLine{04047 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04048       htim-\/>DirectionChangeCallback(htim);}
\DoxyCodeLine{04049 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04050       HAL\_TIMEx\_DirectionChangeCallback(htim);}
\DoxyCodeLine{04051 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04052     \}}
\DoxyCodeLine{04053   \}}
\DoxyCodeLine{04054   \textcolor{comment}{/* TIM Index error event */}}
\DoxyCodeLine{04055   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_IERR) != RESET)}
\DoxyCodeLine{04056   \{}
\DoxyCodeLine{04057     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_IERR) != RESET)}
\DoxyCodeLine{04058     \{}
\DoxyCodeLine{04059       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_FLAG\_IERR);}
\DoxyCodeLine{04060 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04061       htim-\/>IndexErrorCallback(htim);}
\DoxyCodeLine{04062 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04063       HAL\_TIMEx\_IndexErrorCallback(htim);}
\DoxyCodeLine{04064 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04065     \}}
\DoxyCodeLine{04066   \}}
\DoxyCodeLine{04067   \textcolor{comment}{/* TIM Transition error event */}}
\DoxyCodeLine{04068   \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_FLAG(htim, TIM\_FLAG\_TERR) != RESET)}
\DoxyCodeLine{04069   \{}
\DoxyCodeLine{04070     \textcolor{keywordflow}{if} (\_\_HAL\_TIM\_GET\_IT\_SOURCE(htim, TIM\_IT\_TERR) != RESET)}
\DoxyCodeLine{04071     \{}
\DoxyCodeLine{04072       \_\_HAL\_TIM\_CLEAR\_IT(htim, TIM\_FLAG\_TERR);}
\DoxyCodeLine{04073 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{04074       htim-\/>TransitionErrorCallback(htim);}
\DoxyCodeLine{04075 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{04076       HAL\_TIMEx\_TransitionErrorCallback(htim);}
\DoxyCodeLine{04077 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04078     \}}
\DoxyCodeLine{04079   \}}
\DoxyCodeLine{04080 \}}
\DoxyCodeLine{04081 }
\DoxyCodeLine{04120 HAL\_StatusTypeDef HAL\_TIM\_OC\_ConfigChannel(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{04121                                            TIM\_OC\_InitTypeDef *sConfig,}
\DoxyCodeLine{04122                                            uint32\_t Channel)}
\DoxyCodeLine{04123 \{}
\DoxyCodeLine{04124   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04125 }
\DoxyCodeLine{04126   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04127   assert\_param(IS\_TIM\_CHANNELS(Channel));}
\DoxyCodeLine{04128   assert\_param(IS\_TIM\_OC\_CHANNEL\_MODE(sConfig-\/>OCMode, Channel));}
\DoxyCodeLine{04129   assert\_param(IS\_TIM\_OC\_POLARITY(sConfig-\/>OCPolarity));}
\DoxyCodeLine{04130 }
\DoxyCodeLine{04131   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{04132   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{04133 }
\DoxyCodeLine{04134   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{04135   \{}
\DoxyCodeLine{04136     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{04137     \{}
\DoxyCodeLine{04138       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04139       assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04140 }
\DoxyCodeLine{04141       \textcolor{comment}{/* Configure the TIM Channel 1 in Output Compare */}}
\DoxyCodeLine{04142       TIM\_OC1\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04143       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04144     \}}
\DoxyCodeLine{04145 }
\DoxyCodeLine{04146     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{04147     \{}
\DoxyCodeLine{04148       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04149       assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04150 }
\DoxyCodeLine{04151       \textcolor{comment}{/* Configure the TIM Channel 2 in Output Compare */}}
\DoxyCodeLine{04152       TIM\_OC2\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04153       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04154     \}}
\DoxyCodeLine{04155 }
\DoxyCodeLine{04156     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{04157     \{}
\DoxyCodeLine{04158       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04159       assert\_param(IS\_TIM\_CC3\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04160 }
\DoxyCodeLine{04161       \textcolor{comment}{/* Configure the TIM Channel 3 in Output Compare */}}
\DoxyCodeLine{04162       TIM\_OC3\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04163       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04164     \}}
\DoxyCodeLine{04165 }
\DoxyCodeLine{04166     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{04167     \{}
\DoxyCodeLine{04168       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04169       assert\_param(IS\_TIM\_CC4\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04170 }
\DoxyCodeLine{04171       \textcolor{comment}{/* Configure the TIM Channel 4 in Output Compare */}}
\DoxyCodeLine{04172       TIM\_OC4\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04173       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04174     \}}
\DoxyCodeLine{04175 }
\DoxyCodeLine{04176     \textcolor{keywordflow}{case} TIM\_CHANNEL\_5:}
\DoxyCodeLine{04177     \{}
\DoxyCodeLine{04178       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04179       assert\_param(IS\_TIM\_CC5\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04180 }
\DoxyCodeLine{04181       \textcolor{comment}{/* Configure the TIM Channel 5 in Output Compare */}}
\DoxyCodeLine{04182       TIM\_OC5\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04183       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04184     \}}
\DoxyCodeLine{04185 }
\DoxyCodeLine{04186     \textcolor{keywordflow}{case} TIM\_CHANNEL\_6:}
\DoxyCodeLine{04187     \{}
\DoxyCodeLine{04188       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04189       assert\_param(IS\_TIM\_CC6\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04190 }
\DoxyCodeLine{04191       \textcolor{comment}{/* Configure the TIM Channel 6 in Output Compare */}}
\DoxyCodeLine{04192       TIM\_OC6\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04193       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04194     \}}
\DoxyCodeLine{04195 }
\DoxyCodeLine{04196     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04197       status = HAL\_ERROR;}
\DoxyCodeLine{04198       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04199   \}}
\DoxyCodeLine{04200 }
\DoxyCodeLine{04201   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{04202 }
\DoxyCodeLine{04203   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04204 \}}
\DoxyCodeLine{04205 }
\DoxyCodeLine{04219 HAL\_StatusTypeDef HAL\_TIM\_IC\_ConfigChannel(TIM\_HandleTypeDef *htim, TIM\_IC\_InitTypeDef *sConfig, uint32\_t Channel)}
\DoxyCodeLine{04220 \{}
\DoxyCodeLine{04221   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04222 }
\DoxyCodeLine{04223   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04224   assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04225   assert\_param(IS\_TIM\_IC\_POLARITY(sConfig-\/>ICPolarity));}
\DoxyCodeLine{04226   assert\_param(IS\_TIM\_IC\_SELECTION(sConfig-\/>ICSelection));}
\DoxyCodeLine{04227   assert\_param(IS\_TIM\_IC\_PRESCALER(sConfig-\/>ICPrescaler));}
\DoxyCodeLine{04228   assert\_param(IS\_TIM\_IC\_FILTER(sConfig-\/>ICFilter));}
\DoxyCodeLine{04229 }
\DoxyCodeLine{04230   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{04231   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{04232 }
\DoxyCodeLine{04233   \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_1)}
\DoxyCodeLine{04234   \{}
\DoxyCodeLine{04235     \textcolor{comment}{/* TI1 Configuration */}}
\DoxyCodeLine{04236     TIM\_TI1\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{04237                       sConfig-\/>ICPolarity,}
\DoxyCodeLine{04238                       sConfig-\/>ICSelection,}
\DoxyCodeLine{04239                       sConfig-\/>ICFilter);}
\DoxyCodeLine{04240 }
\DoxyCodeLine{04241     \textcolor{comment}{/* Reset the IC1PSC Bits */}}
\DoxyCodeLine{04242     htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{04243 }
\DoxyCodeLine{04244     \textcolor{comment}{/* Set the IC1PSC value */}}
\DoxyCodeLine{04245     htim-\/>Instance-\/>CCMR1 |= sConfig-\/>ICPrescaler;}
\DoxyCodeLine{04246   \}}
\DoxyCodeLine{04247   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_2)}
\DoxyCodeLine{04248   \{}
\DoxyCodeLine{04249     \textcolor{comment}{/* TI2 Configuration */}}
\DoxyCodeLine{04250     assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04251 }
\DoxyCodeLine{04252     TIM\_TI2\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{04253                       sConfig-\/>ICPolarity,}
\DoxyCodeLine{04254                       sConfig-\/>ICSelection,}
\DoxyCodeLine{04255                       sConfig-\/>ICFilter);}
\DoxyCodeLine{04256 }
\DoxyCodeLine{04257     \textcolor{comment}{/* Reset the IC2PSC Bits */}}
\DoxyCodeLine{04258     htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC2PSC;}
\DoxyCodeLine{04259 }
\DoxyCodeLine{04260     \textcolor{comment}{/* Set the IC2PSC value */}}
\DoxyCodeLine{04261     htim-\/>Instance-\/>CCMR1 |= (sConfig-\/>ICPrescaler << 8U);}
\DoxyCodeLine{04262   \}}
\DoxyCodeLine{04263   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_3)}
\DoxyCodeLine{04264   \{}
\DoxyCodeLine{04265     \textcolor{comment}{/* TI3 Configuration */}}
\DoxyCodeLine{04266     assert\_param(IS\_TIM\_CC3\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04267 }
\DoxyCodeLine{04268     TIM\_TI3\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{04269                       sConfig-\/>ICPolarity,}
\DoxyCodeLine{04270                       sConfig-\/>ICSelection,}
\DoxyCodeLine{04271                       sConfig-\/>ICFilter);}
\DoxyCodeLine{04272 }
\DoxyCodeLine{04273     \textcolor{comment}{/* Reset the IC3PSC Bits */}}
\DoxyCodeLine{04274     htim-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC3PSC;}
\DoxyCodeLine{04275 }
\DoxyCodeLine{04276     \textcolor{comment}{/* Set the IC3PSC value */}}
\DoxyCodeLine{04277     htim-\/>Instance-\/>CCMR2 |= sConfig-\/>ICPrescaler;}
\DoxyCodeLine{04278   \}}
\DoxyCodeLine{04279   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (Channel == TIM\_CHANNEL\_4)}
\DoxyCodeLine{04280   \{}
\DoxyCodeLine{04281     \textcolor{comment}{/* TI4 Configuration */}}
\DoxyCodeLine{04282     assert\_param(IS\_TIM\_CC4\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04283 }
\DoxyCodeLine{04284     TIM\_TI4\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{04285                       sConfig-\/>ICPolarity,}
\DoxyCodeLine{04286                       sConfig-\/>ICSelection,}
\DoxyCodeLine{04287                       sConfig-\/>ICFilter);}
\DoxyCodeLine{04288 }
\DoxyCodeLine{04289     \textcolor{comment}{/* Reset the IC4PSC Bits */}}
\DoxyCodeLine{04290     htim-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_IC4PSC;}
\DoxyCodeLine{04291 }
\DoxyCodeLine{04292     \textcolor{comment}{/* Set the IC4PSC value */}}
\DoxyCodeLine{04293     htim-\/>Instance-\/>CCMR2 |= (sConfig-\/>ICPrescaler << 8U);}
\DoxyCodeLine{04294   \}}
\DoxyCodeLine{04295   \textcolor{keywordflow}{else}}
\DoxyCodeLine{04296   \{}
\DoxyCodeLine{04297     status = HAL\_ERROR;}
\DoxyCodeLine{04298   \}}
\DoxyCodeLine{04299 }
\DoxyCodeLine{04300   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{04301 }
\DoxyCodeLine{04302   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04303 \}}
\DoxyCodeLine{04304 }
\DoxyCodeLine{04320 HAL\_StatusTypeDef HAL\_TIM\_PWM\_ConfigChannel(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{04321                                             TIM\_OC\_InitTypeDef *sConfig,}
\DoxyCodeLine{04322                                             uint32\_t Channel)}
\DoxyCodeLine{04323 \{}
\DoxyCodeLine{04324   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04325 }
\DoxyCodeLine{04326   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04327   assert\_param(IS\_TIM\_CHANNELS(Channel));}
\DoxyCodeLine{04328   assert\_param(IS\_TIM\_PWM\_MODE(sConfig-\/>OCMode));}
\DoxyCodeLine{04329   assert\_param(IS\_TIM\_OC\_POLARITY(sConfig-\/>OCPolarity));}
\DoxyCodeLine{04330   assert\_param(IS\_TIM\_FAST\_STATE(sConfig-\/>OCFastMode));}
\DoxyCodeLine{04331 }
\DoxyCodeLine{04332   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{04333   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{04334 }
\DoxyCodeLine{04335   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{04336   \{}
\DoxyCodeLine{04337     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{04338     \{}
\DoxyCodeLine{04339       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04340       assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04341 }
\DoxyCodeLine{04342       \textcolor{comment}{/* Configure the Channel 1 in PWM mode */}}
\DoxyCodeLine{04343       TIM\_OC1\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04344 }
\DoxyCodeLine{04345       \textcolor{comment}{/* Set the Preload enable bit for channel1 */}}
\DoxyCodeLine{04346       htim-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC1PE;}
\DoxyCodeLine{04347 }
\DoxyCodeLine{04348       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04349       htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC1FE;}
\DoxyCodeLine{04350       htim-\/>Instance-\/>CCMR1 |= sConfig-\/>OCFastMode;}
\DoxyCodeLine{04351       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04352     \}}
\DoxyCodeLine{04353 }
\DoxyCodeLine{04354     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{04355     \{}
\DoxyCodeLine{04356       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04357       assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04358 }
\DoxyCodeLine{04359       \textcolor{comment}{/* Configure the Channel 2 in PWM mode */}}
\DoxyCodeLine{04360       TIM\_OC2\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04361 }
\DoxyCodeLine{04362       \textcolor{comment}{/* Set the Preload enable bit for channel2 */}}
\DoxyCodeLine{04363       htim-\/>Instance-\/>CCMR1 |= TIM\_CCMR1\_OC2PE;}
\DoxyCodeLine{04364 }
\DoxyCodeLine{04365       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04366       htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_OC2FE;}
\DoxyCodeLine{04367       htim-\/>Instance-\/>CCMR1 |= sConfig-\/>OCFastMode << 8U;}
\DoxyCodeLine{04368       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04369     \}}
\DoxyCodeLine{04370 }
\DoxyCodeLine{04371     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{04372     \{}
\DoxyCodeLine{04373       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04374       assert\_param(IS\_TIM\_CC3\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04375 }
\DoxyCodeLine{04376       \textcolor{comment}{/* Configure the Channel 3 in PWM mode */}}
\DoxyCodeLine{04377       TIM\_OC3\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04378 }
\DoxyCodeLine{04379       \textcolor{comment}{/* Set the Preload enable bit for channel3 */}}
\DoxyCodeLine{04380       htim-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC3PE;}
\DoxyCodeLine{04381 }
\DoxyCodeLine{04382       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04383       htim-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC3FE;}
\DoxyCodeLine{04384       htim-\/>Instance-\/>CCMR2 |= sConfig-\/>OCFastMode;}
\DoxyCodeLine{04385       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04386     \}}
\DoxyCodeLine{04387 }
\DoxyCodeLine{04388     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{04389     \{}
\DoxyCodeLine{04390       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04391       assert\_param(IS\_TIM\_CC4\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04392 }
\DoxyCodeLine{04393       \textcolor{comment}{/* Configure the Channel 4 in PWM mode */}}
\DoxyCodeLine{04394       TIM\_OC4\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04395 }
\DoxyCodeLine{04396       \textcolor{comment}{/* Set the Preload enable bit for channel4 */}}
\DoxyCodeLine{04397       htim-\/>Instance-\/>CCMR2 |= TIM\_CCMR2\_OC4PE;}
\DoxyCodeLine{04398 }
\DoxyCodeLine{04399       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04400       htim-\/>Instance-\/>CCMR2 \&= \string~TIM\_CCMR2\_OC4FE;}
\DoxyCodeLine{04401       htim-\/>Instance-\/>CCMR2 |= sConfig-\/>OCFastMode << 8U;}
\DoxyCodeLine{04402       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04403     \}}
\DoxyCodeLine{04404 }
\DoxyCodeLine{04405     \textcolor{keywordflow}{case} TIM\_CHANNEL\_5:}
\DoxyCodeLine{04406     \{}
\DoxyCodeLine{04407       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04408       assert\_param(IS\_TIM\_CC5\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04409 }
\DoxyCodeLine{04410       \textcolor{comment}{/* Configure the Channel 5 in PWM mode */}}
\DoxyCodeLine{04411       TIM\_OC5\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04412 }
\DoxyCodeLine{04413       \textcolor{comment}{/* Set the Preload enable bit for channel5*/}}
\DoxyCodeLine{04414       htim-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC5PE;}
\DoxyCodeLine{04415 }
\DoxyCodeLine{04416       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04417       htim-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC5FE;}
\DoxyCodeLine{04418       htim-\/>Instance-\/>CCMR3 |= sConfig-\/>OCFastMode;}
\DoxyCodeLine{04419       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04420     \}}
\DoxyCodeLine{04421 }
\DoxyCodeLine{04422     \textcolor{keywordflow}{case} TIM\_CHANNEL\_6:}
\DoxyCodeLine{04423     \{}
\DoxyCodeLine{04424       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04425       assert\_param(IS\_TIM\_CC6\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04426 }
\DoxyCodeLine{04427       \textcolor{comment}{/* Configure the Channel 6 in PWM mode */}}
\DoxyCodeLine{04428       TIM\_OC6\_SetConfig(htim-\/>Instance, sConfig);}
\DoxyCodeLine{04429 }
\DoxyCodeLine{04430       \textcolor{comment}{/* Set the Preload enable bit for channel6 */}}
\DoxyCodeLine{04431       htim-\/>Instance-\/>CCMR3 |= TIM\_CCMR3\_OC6PE;}
\DoxyCodeLine{04432 }
\DoxyCodeLine{04433       \textcolor{comment}{/* Configure the Output Fast mode */}}
\DoxyCodeLine{04434       htim-\/>Instance-\/>CCMR3 \&= \string~TIM\_CCMR3\_OC6FE;}
\DoxyCodeLine{04435       htim-\/>Instance-\/>CCMR3 |= sConfig-\/>OCFastMode << 8U;}
\DoxyCodeLine{04436       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04437     \}}
\DoxyCodeLine{04438 }
\DoxyCodeLine{04439     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04440       status = HAL\_ERROR;}
\DoxyCodeLine{04441       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04442   \}}
\DoxyCodeLine{04443 }
\DoxyCodeLine{04444   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{04445 }
\DoxyCodeLine{04446   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04447 \}}
\DoxyCodeLine{04448 }
\DoxyCodeLine{04468 HAL\_StatusTypeDef HAL\_TIM\_OnePulse\_ConfigChannel(TIM\_HandleTypeDef *htim,  TIM\_OnePulse\_InitTypeDef *sConfig,}
\DoxyCodeLine{04469                                                  uint32\_t OutputChannel,  uint32\_t InputChannel)}
\DoxyCodeLine{04470 \{}
\DoxyCodeLine{04471   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04472   TIM\_OC\_InitTypeDef temp1;}
\DoxyCodeLine{04473 }
\DoxyCodeLine{04474   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04475   assert\_param(IS\_TIM\_OPM\_CHANNELS(OutputChannel));}
\DoxyCodeLine{04476   assert\_param(IS\_TIM\_OPM\_CHANNELS(InputChannel));}
\DoxyCodeLine{04477 }
\DoxyCodeLine{04478   \textcolor{keywordflow}{if} (OutputChannel != InputChannel)}
\DoxyCodeLine{04479   \{}
\DoxyCodeLine{04480     \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{04481     \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{04482 }
\DoxyCodeLine{04483     htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{04484 }
\DoxyCodeLine{04485     \textcolor{comment}{/* Extract the Output compare configuration from sConfig structure */}}
\DoxyCodeLine{04486     temp1.OCMode = sConfig-\/>OCMode;}
\DoxyCodeLine{04487     temp1.Pulse = sConfig-\/>Pulse;}
\DoxyCodeLine{04488     temp1.OCPolarity = sConfig-\/>OCPolarity;}
\DoxyCodeLine{04489     temp1.OCNPolarity = sConfig-\/>OCNPolarity;}
\DoxyCodeLine{04490     temp1.OCIdleState = sConfig-\/>OCIdleState;}
\DoxyCodeLine{04491     temp1.OCNIdleState = sConfig-\/>OCNIdleState;}
\DoxyCodeLine{04492 }
\DoxyCodeLine{04493     \textcolor{keywordflow}{switch} (OutputChannel)}
\DoxyCodeLine{04494     \{}
\DoxyCodeLine{04495       \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{04496       \{}
\DoxyCodeLine{04497         assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04498 }
\DoxyCodeLine{04499         TIM\_OC1\_SetConfig(htim-\/>Instance, \&temp1);}
\DoxyCodeLine{04500         \textcolor{keywordflow}{break};}
\DoxyCodeLine{04501       \}}
\DoxyCodeLine{04502 }
\DoxyCodeLine{04503       \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{04504       \{}
\DoxyCodeLine{04505         assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04506 }
\DoxyCodeLine{04507         TIM\_OC2\_SetConfig(htim-\/>Instance, \&temp1);}
\DoxyCodeLine{04508         \textcolor{keywordflow}{break};}
\DoxyCodeLine{04509       \}}
\DoxyCodeLine{04510 }
\DoxyCodeLine{04511       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04512         status = HAL\_ERROR;}
\DoxyCodeLine{04513         \textcolor{keywordflow}{break};}
\DoxyCodeLine{04514     \}}
\DoxyCodeLine{04515 }
\DoxyCodeLine{04516     \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{04517     \{}
\DoxyCodeLine{04518       \textcolor{keywordflow}{switch} (InputChannel)}
\DoxyCodeLine{04519       \{}
\DoxyCodeLine{04520         \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{04521         \{}
\DoxyCodeLine{04522           assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04523 }
\DoxyCodeLine{04524           TIM\_TI1\_SetConfig(htim-\/>Instance, sConfig-\/>ICPolarity,}
\DoxyCodeLine{04525                             sConfig-\/>ICSelection, sConfig-\/>ICFilter);}
\DoxyCodeLine{04526 }
\DoxyCodeLine{04527           \textcolor{comment}{/* Reset the IC1PSC Bits */}}
\DoxyCodeLine{04528           htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC1PSC;}
\DoxyCodeLine{04529 }
\DoxyCodeLine{04530           \textcolor{comment}{/* Select the Trigger source */}}
\DoxyCodeLine{04531           htim-\/>Instance-\/>SMCR \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{04532           htim-\/>Instance-\/>SMCR |= TIM\_TS\_TI1FP1;}
\DoxyCodeLine{04533 }
\DoxyCodeLine{04534           \textcolor{comment}{/* Select the Slave Mode */}}
\DoxyCodeLine{04535           htim-\/>Instance-\/>SMCR \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{04536           htim-\/>Instance-\/>SMCR |= TIM\_SLAVEMODE\_TRIGGER;}
\DoxyCodeLine{04537           \textcolor{keywordflow}{break};}
\DoxyCodeLine{04538         \}}
\DoxyCodeLine{04539 }
\DoxyCodeLine{04540         \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{04541         \{}
\DoxyCodeLine{04542           assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04543 }
\DoxyCodeLine{04544           TIM\_TI2\_SetConfig(htim-\/>Instance, sConfig-\/>ICPolarity,}
\DoxyCodeLine{04545                             sConfig-\/>ICSelection, sConfig-\/>ICFilter);}
\DoxyCodeLine{04546 }
\DoxyCodeLine{04547           \textcolor{comment}{/* Reset the IC2PSC Bits */}}
\DoxyCodeLine{04548           htim-\/>Instance-\/>CCMR1 \&= \string~TIM\_CCMR1\_IC2PSC;}
\DoxyCodeLine{04549 }
\DoxyCodeLine{04550           \textcolor{comment}{/* Select the Trigger source */}}
\DoxyCodeLine{04551           htim-\/>Instance-\/>SMCR \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{04552           htim-\/>Instance-\/>SMCR |= TIM\_TS\_TI2FP2;}
\DoxyCodeLine{04553 }
\DoxyCodeLine{04554           \textcolor{comment}{/* Select the Slave Mode */}}
\DoxyCodeLine{04555           htim-\/>Instance-\/>SMCR \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{04556           htim-\/>Instance-\/>SMCR |= TIM\_SLAVEMODE\_TRIGGER;}
\DoxyCodeLine{04557           \textcolor{keywordflow}{break};}
\DoxyCodeLine{04558         \}}
\DoxyCodeLine{04559 }
\DoxyCodeLine{04560         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04561           status = HAL\_ERROR;}
\DoxyCodeLine{04562           \textcolor{keywordflow}{break};}
\DoxyCodeLine{04563       \}}
\DoxyCodeLine{04564     \}}
\DoxyCodeLine{04565 }
\DoxyCodeLine{04566     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{04567 }
\DoxyCodeLine{04568     \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{04569 }
\DoxyCodeLine{04570     \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04571   \}}
\DoxyCodeLine{04572   \textcolor{keywordflow}{else}}
\DoxyCodeLine{04573   \{}
\DoxyCodeLine{04574     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04575   \}}
\DoxyCodeLine{04576 \}}
\DoxyCodeLine{04577 }
\DoxyCodeLine{04625 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_WriteStart(TIM\_HandleTypeDef *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{04626                                               uint32\_t BurstRequestSrc, uint32\_t *BurstBuffer, uint32\_t  BurstLength)}
\DoxyCodeLine{04627 \{}
\DoxyCodeLine{04628   HAL\_StatusTypeDef status;}
\DoxyCodeLine{04629 }
\DoxyCodeLine{04630   status = HAL\_TIM\_DMABurst\_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,}
\DoxyCodeLine{04631                                             ((BurstLength) >> 8U) + 1U);}
\DoxyCodeLine{04632 }
\DoxyCodeLine{04633 }
\DoxyCodeLine{04634 }
\DoxyCodeLine{04635   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04636 \}}
\DoxyCodeLine{04637 }
\DoxyCodeLine{04686 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_MultiWriteStart(TIM\_HandleTypeDef *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{04687                                                    uint32\_t BurstRequestSrc, uint32\_t *BurstBuffer,}
\DoxyCodeLine{04688                                                    uint32\_t  BurstLength,  uint32\_t  DataLength)}
\DoxyCodeLine{04689 \{}
\DoxyCodeLine{04690   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04691 }
\DoxyCodeLine{04692   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04693   assert\_param(IS\_TIM\_DMABURST\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{04694   assert\_param(IS\_TIM\_DMA\_BASE(BurstBaseAddress));}
\DoxyCodeLine{04695   assert\_param(IS\_TIM\_DMA\_SOURCE(BurstRequestSrc));}
\DoxyCodeLine{04696   assert\_param(IS\_TIM\_DMA\_LENGTH(BurstLength));}
\DoxyCodeLine{04697   assert\_param(IS\_TIM\_DMA\_DATA\_LENGTH(DataLength));}
\DoxyCodeLine{04698 }
\DoxyCodeLine{04699   \textcolor{keywordflow}{if} (htim-\/>DMABurstState == HAL\_DMA\_BURST\_STATE\_BUSY)}
\DoxyCodeLine{04700   \{}
\DoxyCodeLine{04701     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{04702   \}}
\DoxyCodeLine{04703   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>DMABurstState == HAL\_DMA\_BURST\_STATE\_READY)}
\DoxyCodeLine{04704   \{}
\DoxyCodeLine{04705     \textcolor{keywordflow}{if} ((BurstBuffer == NULL) \&\& (BurstLength > 0U))}
\DoxyCodeLine{04706     \{}
\DoxyCodeLine{04707       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04708     \}}
\DoxyCodeLine{04709     \textcolor{keywordflow}{else}}
\DoxyCodeLine{04710     \{}
\DoxyCodeLine{04711       htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_BUSY;}
\DoxyCodeLine{04712     \}}
\DoxyCodeLine{04713   \}}
\DoxyCodeLine{04714   \textcolor{keywordflow}{else}}
\DoxyCodeLine{04715   \{}
\DoxyCodeLine{04716     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{04717   \}}
\DoxyCodeLine{04718 }
\DoxyCodeLine{04719   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{04720   \{}
\DoxyCodeLine{04721     \textcolor{keywordflow}{case} TIM\_DMA\_UPDATE:}
\DoxyCodeLine{04722     \{}
\DoxyCodeLine{04723       \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{04724       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferCpltCallback = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{04725       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferHalfCpltCallback = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{04726 }
\DoxyCodeLine{04727       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04728       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04729 }
\DoxyCodeLine{04730       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04731       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04732                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04733       \{}
\DoxyCodeLine{04734         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04735         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04736       \}}
\DoxyCodeLine{04737       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04738     \}}
\DoxyCodeLine{04739     \textcolor{keywordflow}{case} TIM\_DMA\_CC1:}
\DoxyCodeLine{04740     \{}
\DoxyCodeLine{04741       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{04742       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{04743       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{04744 }
\DoxyCodeLine{04745       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04746       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04747 }
\DoxyCodeLine{04748       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04749       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04750                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04751       \{}
\DoxyCodeLine{04752         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04753         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04754       \}}
\DoxyCodeLine{04755       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04756     \}}
\DoxyCodeLine{04757     \textcolor{keywordflow}{case} TIM\_DMA\_CC2:}
\DoxyCodeLine{04758     \{}
\DoxyCodeLine{04759       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{04760       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{04761       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{04762 }
\DoxyCodeLine{04763       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04764       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04765 }
\DoxyCodeLine{04766       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04767       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04768                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04769       \{}
\DoxyCodeLine{04770         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04771         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04772       \}}
\DoxyCodeLine{04773       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04774     \}}
\DoxyCodeLine{04775     \textcolor{keywordflow}{case} TIM\_DMA\_CC3:}
\DoxyCodeLine{04776     \{}
\DoxyCodeLine{04777       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{04778       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{04779       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{04780 }
\DoxyCodeLine{04781       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04782       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04783 }
\DoxyCodeLine{04784       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04785       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04786                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04787       \{}
\DoxyCodeLine{04788         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04789         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04790       \}}
\DoxyCodeLine{04791       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04792     \}}
\DoxyCodeLine{04793     \textcolor{keywordflow}{case} TIM\_DMA\_CC4:}
\DoxyCodeLine{04794     \{}
\DoxyCodeLine{04795       \textcolor{comment}{/* Set the DMA compare callbacks */}}
\DoxyCodeLine{04796       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferCpltCallback = TIM\_DMADelayPulseCplt;}
\DoxyCodeLine{04797       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferHalfCpltCallback = TIM\_DMADelayPulseHalfCplt;}
\DoxyCodeLine{04798 }
\DoxyCodeLine{04799       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04800       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04801 }
\DoxyCodeLine{04802       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04803       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04804                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04805       \{}
\DoxyCodeLine{04806         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04807         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04808       \}}
\DoxyCodeLine{04809       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04810     \}}
\DoxyCodeLine{04811     \textcolor{keywordflow}{case} TIM\_DMA\_COM:}
\DoxyCodeLine{04812     \{}
\DoxyCodeLine{04813       \textcolor{comment}{/* Set the DMA commutation callbacks */}}
\DoxyCodeLine{04814       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferCpltCallback =  TIMEx\_DMACommutationCplt;}
\DoxyCodeLine{04815       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferHalfCpltCallback =  TIMEx\_DMACommutationHalfCplt;}
\DoxyCodeLine{04816 }
\DoxyCodeLine{04817       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04818       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04819 }
\DoxyCodeLine{04820       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04821       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04822                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04823       \{}
\DoxyCodeLine{04824         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04825         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04826       \}}
\DoxyCodeLine{04827       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04828     \}}
\DoxyCodeLine{04829     \textcolor{keywordflow}{case} TIM\_DMA\_TRIGGER:}
\DoxyCodeLine{04830     \{}
\DoxyCodeLine{04831       \textcolor{comment}{/* Set the DMA trigger callbacks */}}
\DoxyCodeLine{04832       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferCpltCallback = TIM\_DMATriggerCplt;}
\DoxyCodeLine{04833       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferHalfCpltCallback = TIM\_DMATriggerHalfCplt;}
\DoxyCodeLine{04834 }
\DoxyCodeLine{04835       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{04836       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{04837 }
\DoxyCodeLine{04838       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{04839       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER], (uint32\_t)BurstBuffer,}
\DoxyCodeLine{04840                            (uint32\_t)\&htim-\/>Instance-\/>DMAR, DataLength) != HAL\_OK)}
\DoxyCodeLine{04841       \{}
\DoxyCodeLine{04842         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{04843         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{04844       \}}
\DoxyCodeLine{04845       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04846     \}}
\DoxyCodeLine{04847     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04848       status = HAL\_ERROR;}
\DoxyCodeLine{04849       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04850   \}}
\DoxyCodeLine{04851 }
\DoxyCodeLine{04852   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{04853   \{}
\DoxyCodeLine{04854     \textcolor{comment}{/* Configure the DMA Burst Mode */}}
\DoxyCodeLine{04855     htim-\/>Instance-\/>DCR = (BurstBaseAddress | BurstLength);}
\DoxyCodeLine{04856     \textcolor{comment}{/* Enable the TIM DMA Request */}}
\DoxyCodeLine{04857     \_\_HAL\_TIM\_ENABLE\_DMA(htim, BurstRequestSrc);}
\DoxyCodeLine{04858   \}}
\DoxyCodeLine{04859 }
\DoxyCodeLine{04860   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{04861   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04862 \}}
\DoxyCodeLine{04863 }
\DoxyCodeLine{04870 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_WriteStop(TIM\_HandleTypeDef *htim, uint32\_t BurstRequestSrc)}
\DoxyCodeLine{04871 \{}
\DoxyCodeLine{04872   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{04873 }
\DoxyCodeLine{04874   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{04875   assert\_param(IS\_TIM\_DMA\_SOURCE(BurstRequestSrc));}
\DoxyCodeLine{04876 }
\DoxyCodeLine{04877   \textcolor{comment}{/* Abort the DMA transfer (at least disable the DMA channel) */}}
\DoxyCodeLine{04878   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{04879   \{}
\DoxyCodeLine{04880     \textcolor{keywordflow}{case} TIM\_DMA\_UPDATE:}
\DoxyCodeLine{04881     \{}
\DoxyCodeLine{04882       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]);}
\DoxyCodeLine{04883       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04884     \}}
\DoxyCodeLine{04885     \textcolor{keywordflow}{case} TIM\_DMA\_CC1:}
\DoxyCodeLine{04886     \{}
\DoxyCodeLine{04887       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{04888       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04889     \}}
\DoxyCodeLine{04890     \textcolor{keywordflow}{case} TIM\_DMA\_CC2:}
\DoxyCodeLine{04891     \{}
\DoxyCodeLine{04892       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{04893       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04894     \}}
\DoxyCodeLine{04895     \textcolor{keywordflow}{case} TIM\_DMA\_CC3:}
\DoxyCodeLine{04896     \{}
\DoxyCodeLine{04897       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3]);}
\DoxyCodeLine{04898       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04899     \}}
\DoxyCodeLine{04900     \textcolor{keywordflow}{case} TIM\_DMA\_CC4:}
\DoxyCodeLine{04901     \{}
\DoxyCodeLine{04902       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4]);}
\DoxyCodeLine{04903       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04904     \}}
\DoxyCodeLine{04905     \textcolor{keywordflow}{case} TIM\_DMA\_COM:}
\DoxyCodeLine{04906     \{}
\DoxyCodeLine{04907       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]);}
\DoxyCodeLine{04908       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04909     \}}
\DoxyCodeLine{04910     \textcolor{keywordflow}{case} TIM\_DMA\_TRIGGER:}
\DoxyCodeLine{04911     \{}
\DoxyCodeLine{04912       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]);}
\DoxyCodeLine{04913       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04914     \}}
\DoxyCodeLine{04915     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{04916       status = HAL\_ERROR;}
\DoxyCodeLine{04917       \textcolor{keywordflow}{break};}
\DoxyCodeLine{04918   \}}
\DoxyCodeLine{04919 }
\DoxyCodeLine{04920   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{04921   \{}
\DoxyCodeLine{04922     \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{04923     \_\_HAL\_TIM\_DISABLE\_DMA(htim, BurstRequestSrc);}
\DoxyCodeLine{04924 }
\DoxyCodeLine{04925     \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{04926     htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{04927   \}}
\DoxyCodeLine{04928 }
\DoxyCodeLine{04929   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{04930   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04931 \}}
\DoxyCodeLine{04932 }
\DoxyCodeLine{04980 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_ReadStart(TIM\_HandleTypeDef *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{04981                                              uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer, uint32\_t  BurstLength)}
\DoxyCodeLine{04982 \{}
\DoxyCodeLine{04983   HAL\_StatusTypeDef status;}
\DoxyCodeLine{04984 }
\DoxyCodeLine{04985   status = HAL\_TIM\_DMABurst\_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,}
\DoxyCodeLine{04986                                            ((BurstLength) >> 8U) + 1U);}
\DoxyCodeLine{04987 }
\DoxyCodeLine{04988 }
\DoxyCodeLine{04989   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{04990 \}}
\DoxyCodeLine{04991 }
\DoxyCodeLine{05040 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_MultiReadStart(TIM\_HandleTypeDef *htim, uint32\_t BurstBaseAddress,}
\DoxyCodeLine{05041                                                   uint32\_t BurstRequestSrc, uint32\_t  *BurstBuffer,}
\DoxyCodeLine{05042                                                   uint32\_t  BurstLength, uint32\_t  DataLength)}
\DoxyCodeLine{05043 \{}
\DoxyCodeLine{05044   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{05045 }
\DoxyCodeLine{05046   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05047   assert\_param(IS\_TIM\_DMABURST\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05048   assert\_param(IS\_TIM\_DMA\_BASE(BurstBaseAddress));}
\DoxyCodeLine{05049   assert\_param(IS\_TIM\_DMA\_SOURCE(BurstRequestSrc));}
\DoxyCodeLine{05050   assert\_param(IS\_TIM\_DMA\_LENGTH(BurstLength));}
\DoxyCodeLine{05051   assert\_param(IS\_TIM\_DMA\_DATA\_LENGTH(DataLength));}
\DoxyCodeLine{05052 }
\DoxyCodeLine{05053   \textcolor{keywordflow}{if} (htim-\/>DMABurstState == HAL\_DMA\_BURST\_STATE\_BUSY)}
\DoxyCodeLine{05054   \{}
\DoxyCodeLine{05055     \textcolor{keywordflow}{return} HAL\_BUSY;}
\DoxyCodeLine{05056   \}}
\DoxyCodeLine{05057   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>DMABurstState == HAL\_DMA\_BURST\_STATE\_READY)}
\DoxyCodeLine{05058   \{}
\DoxyCodeLine{05059     \textcolor{keywordflow}{if} ((BurstBuffer == NULL) \&\& (BurstLength > 0U))}
\DoxyCodeLine{05060     \{}
\DoxyCodeLine{05061       \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05062     \}}
\DoxyCodeLine{05063     \textcolor{keywordflow}{else}}
\DoxyCodeLine{05064     \{}
\DoxyCodeLine{05065       htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_BUSY;}
\DoxyCodeLine{05066     \}}
\DoxyCodeLine{05067   \}}
\DoxyCodeLine{05068   \textcolor{keywordflow}{else}}
\DoxyCodeLine{05069   \{}
\DoxyCodeLine{05070     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{05071   \}}
\DoxyCodeLine{05072   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{05073   \{}
\DoxyCodeLine{05074     \textcolor{keywordflow}{case} TIM\_DMA\_UPDATE:}
\DoxyCodeLine{05075     \{}
\DoxyCodeLine{05076       \textcolor{comment}{/* Set the DMA Period elapsed callbacks */}}
\DoxyCodeLine{05077       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferCpltCallback = TIM\_DMAPeriodElapsedCplt;}
\DoxyCodeLine{05078       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferHalfCpltCallback = TIM\_DMAPeriodElapsedHalfCplt;}
\DoxyCodeLine{05079 }
\DoxyCodeLine{05080       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05081       htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05082 }
\DoxyCodeLine{05083       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05084       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05085                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05086       \{}
\DoxyCodeLine{05087         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05088         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05089       \}}
\DoxyCodeLine{05090       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05091     \}}
\DoxyCodeLine{05092     \textcolor{keywordflow}{case} TIM\_DMA\_CC1:}
\DoxyCodeLine{05093     \{}
\DoxyCodeLine{05094       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{05095       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{05096       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{05097 }
\DoxyCodeLine{05098       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05099       htim-\/>hdma[TIM\_DMA\_ID\_CC1]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05100 }
\DoxyCodeLine{05101       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05102       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05103                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05104       \{}
\DoxyCodeLine{05105         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05106         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05107       \}}
\DoxyCodeLine{05108       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05109     \}}
\DoxyCodeLine{05110     \textcolor{keywordflow}{case} TIM\_DMA\_CC2:}
\DoxyCodeLine{05111     \{}
\DoxyCodeLine{05112       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{05113       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{05114       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{05115 }
\DoxyCodeLine{05116       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05117       htim-\/>hdma[TIM\_DMA\_ID\_CC2]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05118 }
\DoxyCodeLine{05119       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05120       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05121                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05122       \{}
\DoxyCodeLine{05123         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05124         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05125       \}}
\DoxyCodeLine{05126       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05127     \}}
\DoxyCodeLine{05128     \textcolor{keywordflow}{case} TIM\_DMA\_CC3:}
\DoxyCodeLine{05129     \{}
\DoxyCodeLine{05130       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{05131       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{05132       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{05133 }
\DoxyCodeLine{05134       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05135       htim-\/>hdma[TIM\_DMA\_ID\_CC3]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05136 }
\DoxyCodeLine{05137       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05138       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05139                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05140       \{}
\DoxyCodeLine{05141         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05142         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05143       \}}
\DoxyCodeLine{05144       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05145     \}}
\DoxyCodeLine{05146     \textcolor{keywordflow}{case} TIM\_DMA\_CC4:}
\DoxyCodeLine{05147     \{}
\DoxyCodeLine{05148       \textcolor{comment}{/* Set the DMA capture callbacks */}}
\DoxyCodeLine{05149       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferCpltCallback = TIM\_DMACaptureCplt;}
\DoxyCodeLine{05150       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferHalfCpltCallback = TIM\_DMACaptureHalfCplt;}
\DoxyCodeLine{05151 }
\DoxyCodeLine{05152       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05153       htim-\/>hdma[TIM\_DMA\_ID\_CC4]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05154 }
\DoxyCodeLine{05155       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05156       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05157                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05158       \{}
\DoxyCodeLine{05159         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05160         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05161       \}}
\DoxyCodeLine{05162       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05163     \}}
\DoxyCodeLine{05164     \textcolor{keywordflow}{case} TIM\_DMA\_COM:}
\DoxyCodeLine{05165     \{}
\DoxyCodeLine{05166       \textcolor{comment}{/* Set the DMA commutation callbacks */}}
\DoxyCodeLine{05167       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferCpltCallback =  TIMEx\_DMACommutationCplt;}
\DoxyCodeLine{05168       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferHalfCpltCallback =  TIMEx\_DMACommutationHalfCplt;}
\DoxyCodeLine{05169 }
\DoxyCodeLine{05170       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05171       htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05172 }
\DoxyCodeLine{05173       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05174       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05175                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05176       \{}
\DoxyCodeLine{05177         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05178         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05179       \}}
\DoxyCodeLine{05180       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05181     \}}
\DoxyCodeLine{05182     \textcolor{keywordflow}{case} TIM\_DMA\_TRIGGER:}
\DoxyCodeLine{05183     \{}
\DoxyCodeLine{05184       \textcolor{comment}{/* Set the DMA trigger callbacks */}}
\DoxyCodeLine{05185       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferCpltCallback = TIM\_DMATriggerCplt;}
\DoxyCodeLine{05186       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferHalfCpltCallback = TIM\_DMATriggerHalfCplt;}
\DoxyCodeLine{05187 }
\DoxyCodeLine{05188       \textcolor{comment}{/* Set the DMA error callback */}}
\DoxyCodeLine{05189       htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>XferErrorCallback = TIM\_DMAError ;}
\DoxyCodeLine{05190 }
\DoxyCodeLine{05191       \textcolor{comment}{/* Enable the DMA channel */}}
\DoxyCodeLine{05192       \textcolor{keywordflow}{if} (HAL\_DMA\_Start\_IT(htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER], (uint32\_t)\&htim-\/>Instance-\/>DMAR, (uint32\_t)BurstBuffer,}
\DoxyCodeLine{05193                            DataLength) != HAL\_OK)}
\DoxyCodeLine{05194       \{}
\DoxyCodeLine{05195         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{05196         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05197       \}}
\DoxyCodeLine{05198       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05199     \}}
\DoxyCodeLine{05200     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05201       status = HAL\_ERROR;}
\DoxyCodeLine{05202       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05203   \}}
\DoxyCodeLine{05204 }
\DoxyCodeLine{05205   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{05206   \{}
\DoxyCodeLine{05207     \textcolor{comment}{/* Configure the DMA Burst Mode */}}
\DoxyCodeLine{05208     htim-\/>Instance-\/>DCR = (BurstBaseAddress | BurstLength);}
\DoxyCodeLine{05209 }
\DoxyCodeLine{05210     \textcolor{comment}{/* Enable the TIM DMA Request */}}
\DoxyCodeLine{05211     \_\_HAL\_TIM\_ENABLE\_DMA(htim, BurstRequestSrc);}
\DoxyCodeLine{05212   \}}
\DoxyCodeLine{05213 }
\DoxyCodeLine{05214   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{05215   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{05216 \}}
\DoxyCodeLine{05217 }
\DoxyCodeLine{05224 HAL\_StatusTypeDef HAL\_TIM\_DMABurst\_ReadStop(TIM\_HandleTypeDef *htim, uint32\_t BurstRequestSrc)}
\DoxyCodeLine{05225 \{}
\DoxyCodeLine{05226   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{05227 }
\DoxyCodeLine{05228   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05229   assert\_param(IS\_TIM\_DMA\_SOURCE(BurstRequestSrc));}
\DoxyCodeLine{05230 }
\DoxyCodeLine{05231   \textcolor{comment}{/* Abort the DMA transfer (at least disable the DMA channel) */}}
\DoxyCodeLine{05232   \textcolor{keywordflow}{switch} (BurstRequestSrc)}
\DoxyCodeLine{05233   \{}
\DoxyCodeLine{05234     \textcolor{keywordflow}{case} TIM\_DMA\_UPDATE:}
\DoxyCodeLine{05235     \{}
\DoxyCodeLine{05236       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]);}
\DoxyCodeLine{05237       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05238     \}}
\DoxyCodeLine{05239     \textcolor{keywordflow}{case} TIM\_DMA\_CC1:}
\DoxyCodeLine{05240     \{}
\DoxyCodeLine{05241       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC1]);}
\DoxyCodeLine{05242       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05243     \}}
\DoxyCodeLine{05244     \textcolor{keywordflow}{case} TIM\_DMA\_CC2:}
\DoxyCodeLine{05245     \{}
\DoxyCodeLine{05246       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC2]);}
\DoxyCodeLine{05247       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05248     \}}
\DoxyCodeLine{05249     \textcolor{keywordflow}{case} TIM\_DMA\_CC3:}
\DoxyCodeLine{05250     \{}
\DoxyCodeLine{05251       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC3]);}
\DoxyCodeLine{05252       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05253     \}}
\DoxyCodeLine{05254     \textcolor{keywordflow}{case} TIM\_DMA\_CC4:}
\DoxyCodeLine{05255     \{}
\DoxyCodeLine{05256       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_CC4]);}
\DoxyCodeLine{05257       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05258     \}}
\DoxyCodeLine{05259     \textcolor{keywordflow}{case} TIM\_DMA\_COM:}
\DoxyCodeLine{05260     \{}
\DoxyCodeLine{05261       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_COMMUTATION]);}
\DoxyCodeLine{05262       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05263     \}}
\DoxyCodeLine{05264     \textcolor{keywordflow}{case} TIM\_DMA\_TRIGGER:}
\DoxyCodeLine{05265     \{}
\DoxyCodeLine{05266       (void)HAL\_DMA\_Abort\_IT(htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]);}
\DoxyCodeLine{05267       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05268     \}}
\DoxyCodeLine{05269     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05270       status = HAL\_ERROR;}
\DoxyCodeLine{05271       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05272   \}}
\DoxyCodeLine{05273 }
\DoxyCodeLine{05274   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{05275   \{}
\DoxyCodeLine{05276     \textcolor{comment}{/* Disable the TIM Update DMA request */}}
\DoxyCodeLine{05277     \_\_HAL\_TIM\_DISABLE\_DMA(htim, BurstRequestSrc);}
\DoxyCodeLine{05278 }
\DoxyCodeLine{05279     \textcolor{comment}{/* Change the DMA burst operation state */}}
\DoxyCodeLine{05280     htim-\/>DMABurstState = HAL\_DMA\_BURST\_STATE\_READY;}
\DoxyCodeLine{05281   \}}
\DoxyCodeLine{05282 }
\DoxyCodeLine{05283   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{05284   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{05285 \}}
\DoxyCodeLine{05286 }
\DoxyCodeLine{05308 HAL\_StatusTypeDef HAL\_TIM\_GenerateEvent(TIM\_HandleTypeDef *htim, uint32\_t EventSource)}
\DoxyCodeLine{05309 \{}
\DoxyCodeLine{05310   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05311   assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05312   assert\_param(IS\_TIM\_EVENT\_SOURCE(EventSource));}
\DoxyCodeLine{05313 }
\DoxyCodeLine{05314   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{05315   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{05316 }
\DoxyCodeLine{05317   \textcolor{comment}{/* Change the TIM state */}}
\DoxyCodeLine{05318   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{05319 }
\DoxyCodeLine{05320   \textcolor{comment}{/* Set the event sources */}}
\DoxyCodeLine{05321   htim-\/>Instance-\/>EGR = EventSource;}
\DoxyCodeLine{05322 }
\DoxyCodeLine{05323   \textcolor{comment}{/* Change the TIM state */}}
\DoxyCodeLine{05324   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05325 }
\DoxyCodeLine{05326   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05327 }
\DoxyCodeLine{05328   \textcolor{comment}{/* Return function status */}}
\DoxyCodeLine{05329   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{05330 \}}
\DoxyCodeLine{05331 }
\DoxyCodeLine{05347 HAL\_StatusTypeDef HAL\_TIM\_ConfigOCrefClear(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{05348                                            TIM\_ClearInputConfigTypeDef *sClearInputConfig,}
\DoxyCodeLine{05349                                            uint32\_t Channel)}
\DoxyCodeLine{05350 \{}
\DoxyCodeLine{05351   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{05352 }
\DoxyCodeLine{05353   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05354   assert\_param(IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05355   assert\_param(IS\_TIM\_CLEARINPUT\_SOURCE(sClearInputConfig-\/>ClearInputSource));}
\DoxyCodeLine{05356 }
\DoxyCodeLine{05357   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{05358   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{05359 }
\DoxyCodeLine{05360   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{05361 }
\DoxyCodeLine{05362   \textcolor{keywordflow}{switch} (sClearInputConfig-\/>ClearInputSource)}
\DoxyCodeLine{05363   \{}
\DoxyCodeLine{05364     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_NONE:}
\DoxyCodeLine{05365     \{}
\DoxyCodeLine{05366       \textcolor{comment}{/* Clear the OCREF clear selection bit and the the ETR Bits */}}
\DoxyCodeLine{05367       \textcolor{keywordflow}{if} (IS\_TIM\_OCCS\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{05368       \{}
\DoxyCodeLine{05369         CLEAR\_BIT(htim-\/>Instance-\/>SMCR, (TIM\_SMCR\_OCCS | TIM\_SMCR\_ETF | TIM\_SMCR\_ETPS | TIM\_SMCR\_ECE | TIM\_SMCR\_ETP));}
\DoxyCodeLine{05370 }
\DoxyCodeLine{05371         \textcolor{comment}{/* Clear TIMx\_AF2\_OCRSEL (reset value) */}}
\DoxyCodeLine{05372         CLEAR\_BIT(htim-\/>Instance-\/>AF2, TIMx\_AF2\_OCRSEL);}
\DoxyCodeLine{05373       \}}
\DoxyCodeLine{05374       \textcolor{keywordflow}{else}}
\DoxyCodeLine{05375       \{}
\DoxyCodeLine{05376         CLEAR\_BIT(htim-\/>Instance-\/>SMCR, (TIM\_SMCR\_ETF | TIM\_SMCR\_ETPS | TIM\_SMCR\_ECE | TIM\_SMCR\_ETP));}
\DoxyCodeLine{05377       \}}
\DoxyCodeLine{05378       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05379     \}}
\DoxyCodeLine{05380 }
\DoxyCodeLine{05381     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP1:}
\DoxyCodeLine{05382     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP2:}
\DoxyCodeLine{05383     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP3:}
\DoxyCodeLine{05384     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP4:}
\DoxyCodeLine{05385 \textcolor{preprocessor}{\#if defined (COMP5)}}
\DoxyCodeLine{05386     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP5:}
\DoxyCodeLine{05387 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05388 \textcolor{preprocessor}{\#if defined (COMP6)}}
\DoxyCodeLine{05389     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP6:}
\DoxyCodeLine{05390 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP6 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05391 \textcolor{preprocessor}{\#if defined (COMP7)}}
\DoxyCodeLine{05392     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_COMP7:}
\DoxyCodeLine{05393 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* COMP7 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05394     \{}
\DoxyCodeLine{05395       \textcolor{keywordflow}{if} (IS\_TIM\_OCCS\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{05396       \{}
\DoxyCodeLine{05397         \textcolor{comment}{/* Clear the OCREF clear selection bit */}}
\DoxyCodeLine{05398         CLEAR\_BIT(htim-\/>Instance-\/>SMCR, TIM\_SMCR\_OCCS);}
\DoxyCodeLine{05399 }
\DoxyCodeLine{05400         \textcolor{comment}{/* Clear TIM1\_AF2\_OCRSEL (reset value) */}}
\DoxyCodeLine{05401         MODIFY\_REG(htim-\/>Instance-\/>AF2, TIMx\_AF2\_OCRSEL, sClearInputConfig-\/>ClearInputSource);}
\DoxyCodeLine{05402       \}}
\DoxyCodeLine{05403       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05404     \}}
\DoxyCodeLine{05405 }
\DoxyCodeLine{05406     \textcolor{keywordflow}{case} TIM\_CLEARINPUTSOURCE\_ETR:}
\DoxyCodeLine{05407     \{}
\DoxyCodeLine{05408       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05409       assert\_param(IS\_TIM\_CLEARINPUT\_POLARITY(sClearInputConfig-\/>ClearInputPolarity));}
\DoxyCodeLine{05410       assert\_param(IS\_TIM\_CLEARINPUT\_PRESCALER(sClearInputConfig-\/>ClearInputPrescaler));}
\DoxyCodeLine{05411       assert\_param(IS\_TIM\_CLEARINPUT\_FILTER(sClearInputConfig-\/>ClearInputFilter));}
\DoxyCodeLine{05412 }
\DoxyCodeLine{05413       \textcolor{comment}{/* When OCRef clear feature is used with ETR source, ETR prescaler must be off */}}
\DoxyCodeLine{05414       \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputPrescaler != TIM\_CLEARINPUTPRESCALER\_DIV1)}
\DoxyCodeLine{05415       \{}
\DoxyCodeLine{05416         htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05417         \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05418         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05419       \}}
\DoxyCodeLine{05420 }
\DoxyCodeLine{05421       TIM\_ETR\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{05422                         sClearInputConfig-\/>ClearInputPrescaler,}
\DoxyCodeLine{05423                         sClearInputConfig-\/>ClearInputPolarity,}
\DoxyCodeLine{05424                         sClearInputConfig-\/>ClearInputFilter);}
\DoxyCodeLine{05425 }
\DoxyCodeLine{05426       \textcolor{keywordflow}{if} (IS\_TIM\_OCCS\_INSTANCE(htim-\/>Instance))}
\DoxyCodeLine{05427       \{}
\DoxyCodeLine{05428         \textcolor{comment}{/* Set the OCREF clear selection bit */}}
\DoxyCodeLine{05429         SET\_BIT(htim-\/>Instance-\/>SMCR, TIM\_SMCR\_OCCS);}
\DoxyCodeLine{05430 }
\DoxyCodeLine{05431         \textcolor{comment}{/* Clear TIMx\_AF2\_OCRSEL (reset value) */}}
\DoxyCodeLine{05432         CLEAR\_BIT(htim-\/>Instance-\/>AF2, TIMx\_AF2\_OCRSEL);}
\DoxyCodeLine{05433       \}}
\DoxyCodeLine{05434       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05435     \}}
\DoxyCodeLine{05436 }
\DoxyCodeLine{05437     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05438       status = HAL\_ERROR;}
\DoxyCodeLine{05439       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05440   \}}
\DoxyCodeLine{05441 }
\DoxyCodeLine{05442   \textcolor{keywordflow}{if} (status == HAL\_OK)}
\DoxyCodeLine{05443   \{}
\DoxyCodeLine{05444     \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{05445     \{}
\DoxyCodeLine{05446       \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{05447       \{}
\DoxyCodeLine{05448         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05449         \{}
\DoxyCodeLine{05450           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 1 */}}
\DoxyCodeLine{05451           SET\_BIT(htim-\/>Instance-\/>CCMR1, TIM\_CCMR1\_OC1CE);}
\DoxyCodeLine{05452         \}}
\DoxyCodeLine{05453         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05454         \{}
\DoxyCodeLine{05455           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 1 */}}
\DoxyCodeLine{05456           CLEAR\_BIT(htim-\/>Instance-\/>CCMR1, TIM\_CCMR1\_OC1CE);}
\DoxyCodeLine{05457         \}}
\DoxyCodeLine{05458         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05459       \}}
\DoxyCodeLine{05460       \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{05461       \{}
\DoxyCodeLine{05462         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05463         \{}
\DoxyCodeLine{05464           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 2 */}}
\DoxyCodeLine{05465           SET\_BIT(htim-\/>Instance-\/>CCMR1, TIM\_CCMR1\_OC2CE);}
\DoxyCodeLine{05466         \}}
\DoxyCodeLine{05467         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05468         \{}
\DoxyCodeLine{05469           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 2 */}}
\DoxyCodeLine{05470           CLEAR\_BIT(htim-\/>Instance-\/>CCMR1, TIM\_CCMR1\_OC2CE);}
\DoxyCodeLine{05471         \}}
\DoxyCodeLine{05472         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05473       \}}
\DoxyCodeLine{05474       \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{05475       \{}
\DoxyCodeLine{05476         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05477         \{}
\DoxyCodeLine{05478           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 3 */}}
\DoxyCodeLine{05479           SET\_BIT(htim-\/>Instance-\/>CCMR2, TIM\_CCMR2\_OC3CE);}
\DoxyCodeLine{05480         \}}
\DoxyCodeLine{05481         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05482         \{}
\DoxyCodeLine{05483           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 3 */}}
\DoxyCodeLine{05484           CLEAR\_BIT(htim-\/>Instance-\/>CCMR2, TIM\_CCMR2\_OC3CE);}
\DoxyCodeLine{05485         \}}
\DoxyCodeLine{05486         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05487       \}}
\DoxyCodeLine{05488       \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{05489       \{}
\DoxyCodeLine{05490         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05491         \{}
\DoxyCodeLine{05492           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 4 */}}
\DoxyCodeLine{05493           SET\_BIT(htim-\/>Instance-\/>CCMR2, TIM\_CCMR2\_OC4CE);}
\DoxyCodeLine{05494         \}}
\DoxyCodeLine{05495         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05496         \{}
\DoxyCodeLine{05497           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 4 */}}
\DoxyCodeLine{05498           CLEAR\_BIT(htim-\/>Instance-\/>CCMR2, TIM\_CCMR2\_OC4CE);}
\DoxyCodeLine{05499         \}}
\DoxyCodeLine{05500         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05501       \}}
\DoxyCodeLine{05502       \textcolor{keywordflow}{case} TIM\_CHANNEL\_5:}
\DoxyCodeLine{05503       \{}
\DoxyCodeLine{05504         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05505         \{}
\DoxyCodeLine{05506           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 5 */}}
\DoxyCodeLine{05507           SET\_BIT(htim-\/>Instance-\/>CCMR3, TIM\_CCMR3\_OC5CE);}
\DoxyCodeLine{05508         \}}
\DoxyCodeLine{05509         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05510         \{}
\DoxyCodeLine{05511           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 5 */}}
\DoxyCodeLine{05512           CLEAR\_BIT(htim-\/>Instance-\/>CCMR3, TIM\_CCMR3\_OC5CE);}
\DoxyCodeLine{05513         \}}
\DoxyCodeLine{05514         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05515       \}}
\DoxyCodeLine{05516       \textcolor{keywordflow}{case} TIM\_CHANNEL\_6:}
\DoxyCodeLine{05517       \{}
\DoxyCodeLine{05518         \textcolor{keywordflow}{if} (sClearInputConfig-\/>ClearInputState != (uint32\_t)DISABLE)}
\DoxyCodeLine{05519         \{}
\DoxyCodeLine{05520           \textcolor{comment}{/* Enable the OCREF clear feature for Channel 6 */}}
\DoxyCodeLine{05521           SET\_BIT(htim-\/>Instance-\/>CCMR3, TIM\_CCMR3\_OC6CE);}
\DoxyCodeLine{05522         \}}
\DoxyCodeLine{05523         \textcolor{keywordflow}{else}}
\DoxyCodeLine{05524         \{}
\DoxyCodeLine{05525           \textcolor{comment}{/* Disable the OCREF clear feature for Channel 6 */}}
\DoxyCodeLine{05526           CLEAR\_BIT(htim-\/>Instance-\/>CCMR3, TIM\_CCMR3\_OC6CE);}
\DoxyCodeLine{05527         \}}
\DoxyCodeLine{05528         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05529       \}}
\DoxyCodeLine{05530       \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05531         \textcolor{keywordflow}{break};}
\DoxyCodeLine{05532     \}}
\DoxyCodeLine{05533   \}}
\DoxyCodeLine{05534 }
\DoxyCodeLine{05535   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05536 }
\DoxyCodeLine{05537   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05538 }
\DoxyCodeLine{05539   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{05540 \}}
\DoxyCodeLine{05541 }
\DoxyCodeLine{05549 HAL\_StatusTypeDef HAL\_TIM\_ConfigClockSource(TIM\_HandleTypeDef *htim, TIM\_ClockConfigTypeDef *sClockSourceConfig)}
\DoxyCodeLine{05550 \{}
\DoxyCodeLine{05551   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{05552   uint32\_t tmpsmcr;}
\DoxyCodeLine{05553 }
\DoxyCodeLine{05554   \textcolor{comment}{/* Process Locked */}}
\DoxyCodeLine{05555   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{05556 }
\DoxyCodeLine{05557   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{05558 }
\DoxyCodeLine{05559   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05560   assert\_param(IS\_TIM\_CLOCKSOURCE(sClockSourceConfig-\/>ClockSource));}
\DoxyCodeLine{05561 }
\DoxyCodeLine{05562   \textcolor{comment}{/* Reset the SMS, TS, ECE, ETPS and ETRF bits */}}
\DoxyCodeLine{05563   tmpsmcr = htim-\/>Instance-\/>SMCR;}
\DoxyCodeLine{05564   tmpsmcr \&= \string~(TIM\_SMCR\_SMS | TIM\_SMCR\_TS);}
\DoxyCodeLine{05565   tmpsmcr \&= \string~(TIM\_SMCR\_ETF | TIM\_SMCR\_ETPS | TIM\_SMCR\_ECE | TIM\_SMCR\_ETP);}
\DoxyCodeLine{05566   htim-\/>Instance-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{05567 }
\DoxyCodeLine{05568   \textcolor{keywordflow}{switch} (sClockSourceConfig-\/>ClockSource)}
\DoxyCodeLine{05569   \{}
\DoxyCodeLine{05570     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_INTERNAL:}
\DoxyCodeLine{05571     \{}
\DoxyCodeLine{05572       assert\_param(IS\_TIM\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05573       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05574     \}}
\DoxyCodeLine{05575 }
\DoxyCodeLine{05576     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ETRMODE1:}
\DoxyCodeLine{05577     \{}
\DoxyCodeLine{05578       \textcolor{comment}{/* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/}}
\DoxyCodeLine{05579       assert\_param(IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05580 }
\DoxyCodeLine{05581       \textcolor{comment}{/* Check ETR input conditioning related parameters */}}
\DoxyCodeLine{05582       assert\_param(IS\_TIM\_CLOCKPRESCALER(sClockSourceConfig-\/>ClockPrescaler));}
\DoxyCodeLine{05583       assert\_param(IS\_TIM\_CLOCKPOLARITY(sClockSourceConfig-\/>ClockPolarity));}
\DoxyCodeLine{05584       assert\_param(IS\_TIM\_CLOCKFILTER(sClockSourceConfig-\/>ClockFilter));}
\DoxyCodeLine{05585 }
\DoxyCodeLine{05586       \textcolor{comment}{/* Configure the ETR Clock source */}}
\DoxyCodeLine{05587       TIM\_ETR\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{05588                         sClockSourceConfig-\/>ClockPrescaler,}
\DoxyCodeLine{05589                         sClockSourceConfig-\/>ClockPolarity,}
\DoxyCodeLine{05590                         sClockSourceConfig-\/>ClockFilter);}
\DoxyCodeLine{05591 }
\DoxyCodeLine{05592       \textcolor{comment}{/* Select the External clock mode1 and the ETRF trigger */}}
\DoxyCodeLine{05593       tmpsmcr = htim-\/>Instance-\/>SMCR;}
\DoxyCodeLine{05594       tmpsmcr |= (TIM\_SLAVEMODE\_EXTERNAL1 | TIM\_CLOCKSOURCE\_ETRMODE1);}
\DoxyCodeLine{05595       \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{05596       htim-\/>Instance-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{05597       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05598     \}}
\DoxyCodeLine{05599 }
\DoxyCodeLine{05600     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ETRMODE2:}
\DoxyCodeLine{05601     \{}
\DoxyCodeLine{05602       \textcolor{comment}{/* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/}}
\DoxyCodeLine{05603       assert\_param(IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05604 }
\DoxyCodeLine{05605       \textcolor{comment}{/* Check ETR input conditioning related parameters */}}
\DoxyCodeLine{05606       assert\_param(IS\_TIM\_CLOCKPRESCALER(sClockSourceConfig-\/>ClockPrescaler));}
\DoxyCodeLine{05607       assert\_param(IS\_TIM\_CLOCKPOLARITY(sClockSourceConfig-\/>ClockPolarity));}
\DoxyCodeLine{05608       assert\_param(IS\_TIM\_CLOCKFILTER(sClockSourceConfig-\/>ClockFilter));}
\DoxyCodeLine{05609 }
\DoxyCodeLine{05610       \textcolor{comment}{/* Configure the ETR Clock source */}}
\DoxyCodeLine{05611       TIM\_ETR\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{05612                         sClockSourceConfig-\/>ClockPrescaler,}
\DoxyCodeLine{05613                         sClockSourceConfig-\/>ClockPolarity,}
\DoxyCodeLine{05614                         sClockSourceConfig-\/>ClockFilter);}
\DoxyCodeLine{05615       \textcolor{comment}{/* Enable the External clock mode2 */}}
\DoxyCodeLine{05616       htim-\/>Instance-\/>SMCR |= TIM\_SMCR\_ECE;}
\DoxyCodeLine{05617       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05618     \}}
\DoxyCodeLine{05619 }
\DoxyCodeLine{05620     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_TI1:}
\DoxyCodeLine{05621     \{}
\DoxyCodeLine{05622       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 */}}
\DoxyCodeLine{05623       assert\_param(IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05624 }
\DoxyCodeLine{05625       \textcolor{comment}{/* Check TI1 input conditioning related parameters */}}
\DoxyCodeLine{05626       assert\_param(IS\_TIM\_CLOCKPOLARITY(sClockSourceConfig-\/>ClockPolarity));}
\DoxyCodeLine{05627       assert\_param(IS\_TIM\_CLOCKFILTER(sClockSourceConfig-\/>ClockFilter));}
\DoxyCodeLine{05628 }
\DoxyCodeLine{05629       TIM\_TI1\_ConfigInputStage(htim-\/>Instance,}
\DoxyCodeLine{05630                                sClockSourceConfig-\/>ClockPolarity,}
\DoxyCodeLine{05631                                sClockSourceConfig-\/>ClockFilter);}
\DoxyCodeLine{05632       TIM\_ITRx\_SetConfig(htim-\/>Instance, TIM\_CLOCKSOURCE\_TI1);}
\DoxyCodeLine{05633       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05634     \}}
\DoxyCodeLine{05635 }
\DoxyCodeLine{05636     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_TI2:}
\DoxyCodeLine{05637     \{}
\DoxyCodeLine{05638       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/}}
\DoxyCodeLine{05639       assert\_param(IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05640 }
\DoxyCodeLine{05641       \textcolor{comment}{/* Check TI2 input conditioning related parameters */}}
\DoxyCodeLine{05642       assert\_param(IS\_TIM\_CLOCKPOLARITY(sClockSourceConfig-\/>ClockPolarity));}
\DoxyCodeLine{05643       assert\_param(IS\_TIM\_CLOCKFILTER(sClockSourceConfig-\/>ClockFilter));}
\DoxyCodeLine{05644 }
\DoxyCodeLine{05645       TIM\_TI2\_ConfigInputStage(htim-\/>Instance,}
\DoxyCodeLine{05646                                sClockSourceConfig-\/>ClockPolarity,}
\DoxyCodeLine{05647                                sClockSourceConfig-\/>ClockFilter);}
\DoxyCodeLine{05648       TIM\_ITRx\_SetConfig(htim-\/>Instance, TIM\_CLOCKSOURCE\_TI2);}
\DoxyCodeLine{05649       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05650     \}}
\DoxyCodeLine{05651 }
\DoxyCodeLine{05652     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_TI1ED:}
\DoxyCodeLine{05653     \{}
\DoxyCodeLine{05654       \textcolor{comment}{/* Check whether or not the timer instance supports external clock mode 1 */}}
\DoxyCodeLine{05655       assert\_param(IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05656 }
\DoxyCodeLine{05657       \textcolor{comment}{/* Check TI1 input conditioning related parameters */}}
\DoxyCodeLine{05658       assert\_param(IS\_TIM\_CLOCKPOLARITY(sClockSourceConfig-\/>ClockPolarity));}
\DoxyCodeLine{05659       assert\_param(IS\_TIM\_CLOCKFILTER(sClockSourceConfig-\/>ClockFilter));}
\DoxyCodeLine{05660 }
\DoxyCodeLine{05661       TIM\_TI1\_ConfigInputStage(htim-\/>Instance,}
\DoxyCodeLine{05662                                sClockSourceConfig-\/>ClockPolarity,}
\DoxyCodeLine{05663                                sClockSourceConfig-\/>ClockFilter);}
\DoxyCodeLine{05664       TIM\_ITRx\_SetConfig(htim-\/>Instance, TIM\_CLOCKSOURCE\_TI1ED);}
\DoxyCodeLine{05665       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05666     \}}
\DoxyCodeLine{05667 }
\DoxyCodeLine{05668     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR0:}
\DoxyCodeLine{05669     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR1:}
\DoxyCodeLine{05670     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR2:}
\DoxyCodeLine{05671     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR3:}
\DoxyCodeLine{05672 \textcolor{preprocessor}{\#if defined (TIM5)}}
\DoxyCodeLine{05673     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR4:}
\DoxyCodeLine{05674 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05675     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR5:}
\DoxyCodeLine{05676     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR6:}
\DoxyCodeLine{05677     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR7:}
\DoxyCodeLine{05678     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR8:}
\DoxyCodeLine{05679 \textcolor{preprocessor}{\#if defined (TIM20)}}
\DoxyCodeLine{05680     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR9:}
\DoxyCodeLine{05681 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05682 \textcolor{preprocessor}{\#if defined (HRTIM1)}}
\DoxyCodeLine{05683     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR10:}
\DoxyCodeLine{05684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{05685     \textcolor{keywordflow}{case} TIM\_CLOCKSOURCE\_ITR11:}
\DoxyCodeLine{05686     \{}
\DoxyCodeLine{05687       \textcolor{comment}{/* Check whether or not the timer instance supports internal trigger input */}}
\DoxyCodeLine{05688       assert\_param(IS\_TIM\_CLOCKSOURCE\_INSTANCE((htim-\/>Instance), sClockSourceConfig-\/>ClockSource));}
\DoxyCodeLine{05689 }
\DoxyCodeLine{05690       TIM\_ITRx\_SetConfig(htim-\/>Instance, sClockSourceConfig-\/>ClockSource);}
\DoxyCodeLine{05691       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05692     \}}
\DoxyCodeLine{05693 }
\DoxyCodeLine{05694     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05695       status = HAL\_ERROR;}
\DoxyCodeLine{05696       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05697   \}}
\DoxyCodeLine{05698   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05699 }
\DoxyCodeLine{05700   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05701 }
\DoxyCodeLine{05702   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{05703 \}}
\DoxyCodeLine{05704 }
\DoxyCodeLine{05717 HAL\_StatusTypeDef HAL\_TIM\_ConfigTI1Input(TIM\_HandleTypeDef *htim, uint32\_t TI1\_Selection)}
\DoxyCodeLine{05718 \{}
\DoxyCodeLine{05719   uint32\_t tmpcr2;}
\DoxyCodeLine{05720 }
\DoxyCodeLine{05721   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05722   assert\_param(IS\_TIM\_XOR\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05723   assert\_param(IS\_TIM\_TI1SELECTION(TI1\_Selection));}
\DoxyCodeLine{05724 }
\DoxyCodeLine{05725   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{05726   tmpcr2 = htim-\/>Instance-\/>CR2;}
\DoxyCodeLine{05727 }
\DoxyCodeLine{05728   \textcolor{comment}{/* Reset the TI1 selection */}}
\DoxyCodeLine{05729   tmpcr2 \&= \string~TIM\_CR2\_TI1S;}
\DoxyCodeLine{05730 }
\DoxyCodeLine{05731   \textcolor{comment}{/* Set the TI1 selection */}}
\DoxyCodeLine{05732   tmpcr2 |= TI1\_Selection;}
\DoxyCodeLine{05733 }
\DoxyCodeLine{05734   \textcolor{comment}{/* Write to TIMxCR2 */}}
\DoxyCodeLine{05735   htim-\/>Instance-\/>CR2 = tmpcr2;}
\DoxyCodeLine{05736 }
\DoxyCodeLine{05737   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{05738 \}}
\DoxyCodeLine{05739 }
\DoxyCodeLine{05749 HAL\_StatusTypeDef HAL\_TIM\_SlaveConfigSynchro(TIM\_HandleTypeDef *htim, TIM\_SlaveConfigTypeDef *sSlaveConfig)}
\DoxyCodeLine{05750 \{}
\DoxyCodeLine{05751   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05752   assert\_param(IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05753   assert\_param(IS\_TIM\_SLAVE\_MODE(sSlaveConfig-\/>SlaveMode));}
\DoxyCodeLine{05754   assert\_param(IS\_TIM\_TRIGGER\_INSTANCE(htim-\/>Instance, sSlaveConfig-\/>InputTrigger));}
\DoxyCodeLine{05755 }
\DoxyCodeLine{05756   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{05757 }
\DoxyCodeLine{05758   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{05759 }
\DoxyCodeLine{05760   \textcolor{keywordflow}{if} (TIM\_SlaveTimer\_SetConfig(htim, sSlaveConfig) != HAL\_OK)}
\DoxyCodeLine{05761   \{}
\DoxyCodeLine{05762     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05763     \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05764     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05765   \}}
\DoxyCodeLine{05766 }
\DoxyCodeLine{05767   \textcolor{comment}{/* Disable Trigger Interrupt */}}
\DoxyCodeLine{05768   \_\_HAL\_TIM\_DISABLE\_IT(htim, TIM\_IT\_TRIGGER);}
\DoxyCodeLine{05769 }
\DoxyCodeLine{05770   \textcolor{comment}{/* Disable Trigger DMA request */}}
\DoxyCodeLine{05771   \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_TRIGGER);}
\DoxyCodeLine{05772 }
\DoxyCodeLine{05773   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05774 }
\DoxyCodeLine{05775   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05776 }
\DoxyCodeLine{05777   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{05778 \}}
\DoxyCodeLine{05779 }
\DoxyCodeLine{05789 HAL\_StatusTypeDef HAL\_TIM\_SlaveConfigSynchro\_IT(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{05790                                                 TIM\_SlaveConfigTypeDef *sSlaveConfig)}
\DoxyCodeLine{05791 \{}
\DoxyCodeLine{05792   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05793   assert\_param(IS\_TIM\_SLAVE\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05794   assert\_param(IS\_TIM\_SLAVE\_MODE(sSlaveConfig-\/>SlaveMode));}
\DoxyCodeLine{05795   assert\_param(IS\_TIM\_TRIGGER\_INSTANCE(htim-\/>Instance, sSlaveConfig-\/>InputTrigger));}
\DoxyCodeLine{05796 }
\DoxyCodeLine{05797   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{05798 }
\DoxyCodeLine{05799   htim-\/>State = HAL\_TIM\_STATE\_BUSY;}
\DoxyCodeLine{05800 }
\DoxyCodeLine{05801   \textcolor{keywordflow}{if} (TIM\_SlaveTimer\_SetConfig(htim, sSlaveConfig) != HAL\_OK)}
\DoxyCodeLine{05802   \{}
\DoxyCodeLine{05803     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05804     \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05805     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{05806   \}}
\DoxyCodeLine{05807 }
\DoxyCodeLine{05808   \textcolor{comment}{/* Enable Trigger Interrupt */}}
\DoxyCodeLine{05809   \_\_HAL\_TIM\_ENABLE\_IT(htim, TIM\_IT\_TRIGGER);}
\DoxyCodeLine{05810 }
\DoxyCodeLine{05811   \textcolor{comment}{/* Disable Trigger DMA request */}}
\DoxyCodeLine{05812   \_\_HAL\_TIM\_DISABLE\_DMA(htim, TIM\_DMA\_TRIGGER);}
\DoxyCodeLine{05813 }
\DoxyCodeLine{05814   htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{05815 }
\DoxyCodeLine{05816   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{05817 }
\DoxyCodeLine{05818   \textcolor{keywordflow}{return} HAL\_OK;}
\DoxyCodeLine{05819 \}}
\DoxyCodeLine{05820 }
\DoxyCodeLine{05832 uint32\_t HAL\_TIM\_ReadCapturedValue(TIM\_HandleTypeDef *htim, uint32\_t Channel)}
\DoxyCodeLine{05833 \{}
\DoxyCodeLine{05834   uint32\_t tmpreg = 0U;}
\DoxyCodeLine{05835 }
\DoxyCodeLine{05836   \textcolor{keywordflow}{switch} (Channel)}
\DoxyCodeLine{05837   \{}
\DoxyCodeLine{05838     \textcolor{keywordflow}{case} TIM\_CHANNEL\_1:}
\DoxyCodeLine{05839     \{}
\DoxyCodeLine{05840       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05841       assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05842 }
\DoxyCodeLine{05843       \textcolor{comment}{/* Return the capture 1 value */}}
\DoxyCodeLine{05844       tmpreg =  htim-\/>Instance-\/>CCR1;}
\DoxyCodeLine{05845 }
\DoxyCodeLine{05846       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05847     \}}
\DoxyCodeLine{05848     \textcolor{keywordflow}{case} TIM\_CHANNEL\_2:}
\DoxyCodeLine{05849     \{}
\DoxyCodeLine{05850       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05851       assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05852 }
\DoxyCodeLine{05853       \textcolor{comment}{/* Return the capture 2 value */}}
\DoxyCodeLine{05854       tmpreg =   htim-\/>Instance-\/>CCR2;}
\DoxyCodeLine{05855 }
\DoxyCodeLine{05856       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05857     \}}
\DoxyCodeLine{05858 }
\DoxyCodeLine{05859     \textcolor{keywordflow}{case} TIM\_CHANNEL\_3:}
\DoxyCodeLine{05860     \{}
\DoxyCodeLine{05861       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05862       assert\_param(IS\_TIM\_CC3\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05863 }
\DoxyCodeLine{05864       \textcolor{comment}{/* Return the capture 3 value */}}
\DoxyCodeLine{05865       tmpreg =   htim-\/>Instance-\/>CCR3;}
\DoxyCodeLine{05866 }
\DoxyCodeLine{05867       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05868     \}}
\DoxyCodeLine{05869 }
\DoxyCodeLine{05870     \textcolor{keywordflow}{case} TIM\_CHANNEL\_4:}
\DoxyCodeLine{05871     \{}
\DoxyCodeLine{05872       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{05873       assert\_param(IS\_TIM\_CC4\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{05874 }
\DoxyCodeLine{05875       \textcolor{comment}{/* Return the capture 4 value */}}
\DoxyCodeLine{05876       tmpreg =   htim-\/>Instance-\/>CCR4;}
\DoxyCodeLine{05877 }
\DoxyCodeLine{05878       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05879     \}}
\DoxyCodeLine{05880 }
\DoxyCodeLine{05881     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{05882       \textcolor{keywordflow}{break};}
\DoxyCodeLine{05883   \}}
\DoxyCodeLine{05884 }
\DoxyCodeLine{05885   \textcolor{keywordflow}{return} tmpreg;}
\DoxyCodeLine{05886 \}}
\DoxyCodeLine{05887 }
\DoxyCodeLine{05920 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PeriodElapsedCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05921 \{}
\DoxyCodeLine{05922   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05923   UNUSED(htim);}
\DoxyCodeLine{05924 }
\DoxyCodeLine{05925   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{05926 \textcolor{comment}{            the HAL\_TIM\_PeriodElapsedCallback could be implemented in the user file}}
\DoxyCodeLine{05927 \textcolor{comment}{   */}}
\DoxyCodeLine{05928 \}}
\DoxyCodeLine{05929 }
\DoxyCodeLine{05935 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PeriodElapsedHalfCpltCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05936 \{}
\DoxyCodeLine{05937   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05938   UNUSED(htim);}
\DoxyCodeLine{05939 }
\DoxyCodeLine{05940   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{05941 \textcolor{comment}{            the HAL\_TIM\_PeriodElapsedHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{05942 \textcolor{comment}{   */}}
\DoxyCodeLine{05943 \}}
\DoxyCodeLine{05944 }
\DoxyCodeLine{05950 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_OC\_DelayElapsedCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05951 \{}
\DoxyCodeLine{05952   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05953   UNUSED(htim);}
\DoxyCodeLine{05954 }
\DoxyCodeLine{05955   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{05956 \textcolor{comment}{            the HAL\_TIM\_OC\_DelayElapsedCallback could be implemented in the user file}}
\DoxyCodeLine{05957 \textcolor{comment}{   */}}
\DoxyCodeLine{05958 \}}
\DoxyCodeLine{05959 }
\DoxyCodeLine{05965 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_IC\_CaptureCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05966 \{}
\DoxyCodeLine{05967   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05968   UNUSED(htim);}
\DoxyCodeLine{05969 }
\DoxyCodeLine{05970   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{05971 \textcolor{comment}{            the HAL\_TIM\_IC\_CaptureCallback could be implemented in the user file}}
\DoxyCodeLine{05972 \textcolor{comment}{   */}}
\DoxyCodeLine{05973 \}}
\DoxyCodeLine{05974 }
\DoxyCodeLine{05980 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_IC\_CaptureHalfCpltCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05981 \{}
\DoxyCodeLine{05982   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05983   UNUSED(htim);}
\DoxyCodeLine{05984 }
\DoxyCodeLine{05985   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{05986 \textcolor{comment}{            the HAL\_TIM\_IC\_CaptureHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{05987 \textcolor{comment}{   */}}
\DoxyCodeLine{05988 \}}
\DoxyCodeLine{05989 }
\DoxyCodeLine{05995 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_PulseFinishedCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{05996 \{}
\DoxyCodeLine{05997   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{05998   UNUSED(htim);}
\DoxyCodeLine{05999 }
\DoxyCodeLine{06000   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{06001 \textcolor{comment}{            the HAL\_TIM\_PWM\_PulseFinishedCallback could be implemented in the user file}}
\DoxyCodeLine{06002 \textcolor{comment}{   */}}
\DoxyCodeLine{06003 \}}
\DoxyCodeLine{06004 }
\DoxyCodeLine{06010 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06011 \{}
\DoxyCodeLine{06012   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{06013   UNUSED(htim);}
\DoxyCodeLine{06014 }
\DoxyCodeLine{06015   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{06016 \textcolor{comment}{            the HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{06017 \textcolor{comment}{   */}}
\DoxyCodeLine{06018 \}}
\DoxyCodeLine{06019 }
\DoxyCodeLine{06025 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_TriggerCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06026 \{}
\DoxyCodeLine{06027   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{06028   UNUSED(htim);}
\DoxyCodeLine{06029 }
\DoxyCodeLine{06030   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{06031 \textcolor{comment}{            the HAL\_TIM\_TriggerCallback could be implemented in the user file}}
\DoxyCodeLine{06032 \textcolor{comment}{   */}}
\DoxyCodeLine{06033 \}}
\DoxyCodeLine{06034 }
\DoxyCodeLine{06040 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_TriggerHalfCpltCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06041 \{}
\DoxyCodeLine{06042   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{06043   UNUSED(htim);}
\DoxyCodeLine{06044 }
\DoxyCodeLine{06045   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{06046 \textcolor{comment}{            the HAL\_TIM\_TriggerHalfCpltCallback could be implemented in the user file}}
\DoxyCodeLine{06047 \textcolor{comment}{   */}}
\DoxyCodeLine{06048 \}}
\DoxyCodeLine{06049 }
\DoxyCodeLine{06055 \_\_weak \textcolor{keywordtype}{void} HAL\_TIM\_ErrorCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06056 \{}
\DoxyCodeLine{06057   \textcolor{comment}{/* Prevent unused argument(s) compilation warning */}}
\DoxyCodeLine{06058   UNUSED(htim);}
\DoxyCodeLine{06059 }
\DoxyCodeLine{06060   \textcolor{comment}{/* NOTE : This function should not be modified, when the callback is needed,}}
\DoxyCodeLine{06061 \textcolor{comment}{            the HAL\_TIM\_ErrorCallback could be implemented in the user file}}
\DoxyCodeLine{06062 \textcolor{comment}{   */}}
\DoxyCodeLine{06063 \}}
\DoxyCodeLine{06064 }
\DoxyCodeLine{06065 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{06106 HAL\_StatusTypeDef HAL\_TIM\_RegisterCallback(TIM\_HandleTypeDef *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID,}
\DoxyCodeLine{06107                                            pTIM\_CallbackTypeDef pCallback)}
\DoxyCodeLine{06108 \{}
\DoxyCodeLine{06109   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{06110 }
\DoxyCodeLine{06111   \textcolor{keywordflow}{if} (pCallback == NULL)}
\DoxyCodeLine{06112   \{}
\DoxyCodeLine{06113     \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{06114   \}}
\DoxyCodeLine{06115   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{06116   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{06117 }
\DoxyCodeLine{06118   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_READY)}
\DoxyCodeLine{06119   \{}
\DoxyCodeLine{06120     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{06121     \{}
\DoxyCodeLine{06122       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06123         htim-\/>Base\_MspInitCallback                 = pCallback;}
\DoxyCodeLine{06124         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06125 }
\DoxyCodeLine{06126       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06127         htim-\/>Base\_MspDeInitCallback               = pCallback;}
\DoxyCodeLine{06128         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06129 }
\DoxyCodeLine{06130       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06131         htim-\/>IC\_MspInitCallback                   = pCallback;}
\DoxyCodeLine{06132         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06133 }
\DoxyCodeLine{06134       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06135         htim-\/>IC\_MspDeInitCallback                 = pCallback;}
\DoxyCodeLine{06136         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06137 }
\DoxyCodeLine{06138       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06139         htim-\/>OC\_MspInitCallback                   = pCallback;}
\DoxyCodeLine{06140         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06141 }
\DoxyCodeLine{06142       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06143         htim-\/>OC\_MspDeInitCallback                 = pCallback;}
\DoxyCodeLine{06144         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06145 }
\DoxyCodeLine{06146       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06147         htim-\/>PWM\_MspInitCallback                  = pCallback;}
\DoxyCodeLine{06148         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06149 }
\DoxyCodeLine{06150       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06151         htim-\/>PWM\_MspDeInitCallback                = pCallback;}
\DoxyCodeLine{06152         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06153 }
\DoxyCodeLine{06154       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06155         htim-\/>OnePulse\_MspInitCallback             = pCallback;}
\DoxyCodeLine{06156         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06157 }
\DoxyCodeLine{06158       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06159         htim-\/>OnePulse\_MspDeInitCallback           = pCallback;}
\DoxyCodeLine{06160         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06161 }
\DoxyCodeLine{06162       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06163         htim-\/>Encoder\_MspInitCallback              = pCallback;}
\DoxyCodeLine{06164         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06165 }
\DoxyCodeLine{06166       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06167         htim-\/>Encoder\_MspDeInitCallback            = pCallback;}
\DoxyCodeLine{06168         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06169 }
\DoxyCodeLine{06170       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06171         htim-\/>HallSensor\_MspInitCallback           = pCallback;}
\DoxyCodeLine{06172         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06173 }
\DoxyCodeLine{06174       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06175         htim-\/>HallSensor\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{06176         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06177 }
\DoxyCodeLine{06178       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{06179         htim-\/>PeriodElapsedCallback                = pCallback;}
\DoxyCodeLine{06180         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06181 }
\DoxyCodeLine{06182       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID :}
\DoxyCodeLine{06183         htim-\/>PeriodElapsedHalfCpltCallback        = pCallback;}
\DoxyCodeLine{06184         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06185 }
\DoxyCodeLine{06186       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_CB\_ID :}
\DoxyCodeLine{06187         htim-\/>TriggerCallback                      = pCallback;}
\DoxyCodeLine{06188         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06189 }
\DoxyCodeLine{06190       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_HALF\_CB\_ID :}
\DoxyCodeLine{06191         htim-\/>TriggerHalfCpltCallback              = pCallback;}
\DoxyCodeLine{06192         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06193 }
\DoxyCodeLine{06194       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_CB\_ID :}
\DoxyCodeLine{06195         htim-\/>IC\_CaptureCallback                   = pCallback;}
\DoxyCodeLine{06196         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06197 }
\DoxyCodeLine{06198       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID :}
\DoxyCodeLine{06199         htim-\/>IC\_CaptureHalfCpltCallback           = pCallback;}
\DoxyCodeLine{06200         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06201 }
\DoxyCodeLine{06202       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{06203         htim-\/>OC\_DelayElapsedCallback              = pCallback;}
\DoxyCodeLine{06204         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06205 }
\DoxyCodeLine{06206       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID :}
\DoxyCodeLine{06207         htim-\/>PWM\_PulseFinishedCallback            = pCallback;}
\DoxyCodeLine{06208         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06209 }
\DoxyCodeLine{06210       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID :}
\DoxyCodeLine{06211         htim-\/>PWM\_PulseFinishedHalfCpltCallback    = pCallback;}
\DoxyCodeLine{06212         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06213 }
\DoxyCodeLine{06214       \textcolor{keywordflow}{case} HAL\_TIM\_ERROR\_CB\_ID :}
\DoxyCodeLine{06215         htim-\/>ErrorCallback                        = pCallback;}
\DoxyCodeLine{06216         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06217 }
\DoxyCodeLine{06218       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_CB\_ID :}
\DoxyCodeLine{06219         htim-\/>CommutationCallback                  = pCallback;}
\DoxyCodeLine{06220         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06221 }
\DoxyCodeLine{06222       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID :}
\DoxyCodeLine{06223         htim-\/>CommutationHalfCpltCallback          = pCallback;}
\DoxyCodeLine{06224         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06225 }
\DoxyCodeLine{06226       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK\_CB\_ID :}
\DoxyCodeLine{06227         htim-\/>BreakCallback                        = pCallback;}
\DoxyCodeLine{06228         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06229 }
\DoxyCodeLine{06230       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK2\_CB\_ID :}
\DoxyCodeLine{06231         htim-\/>Break2Callback                       = pCallback;}
\DoxyCodeLine{06232         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06233 }
\DoxyCodeLine{06234       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_INDEX\_CB\_ID :}
\DoxyCodeLine{06235         htim-\/>EncoderIndexCallback                 = pCallback;}
\DoxyCodeLine{06236         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06237 }
\DoxyCodeLine{06238       \textcolor{keywordflow}{case} HAL\_TIM\_DIRECTION\_CHANGE\_CB\_ID :}
\DoxyCodeLine{06239         htim-\/>DirectionChangeCallback              = pCallback;}
\DoxyCodeLine{06240         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06241 }
\DoxyCodeLine{06242       \textcolor{keywordflow}{case} HAL\_TIM\_INDEX\_ERROR\_CB\_ID :}
\DoxyCodeLine{06243         htim-\/>IndexErrorCallback                   = pCallback;}
\DoxyCodeLine{06244         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06245 }
\DoxyCodeLine{06246       \textcolor{keywordflow}{case} HAL\_TIM\_TRANSITION\_ERROR\_CB\_ID :}
\DoxyCodeLine{06247         htim-\/>TransitionErrorCallback              = pCallback;}
\DoxyCodeLine{06248         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06249 }
\DoxyCodeLine{06250       default :}
\DoxyCodeLine{06251         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06252         status = HAL\_ERROR;}
\DoxyCodeLine{06253         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06254     \}}
\DoxyCodeLine{06255   \}}
\DoxyCodeLine{06256   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{06257   \{}
\DoxyCodeLine{06258     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{06259     \{}
\DoxyCodeLine{06260       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06261         htim-\/>Base\_MspInitCallback         = pCallback;}
\DoxyCodeLine{06262         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06263 }
\DoxyCodeLine{06264       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06265         htim-\/>Base\_MspDeInitCallback       = pCallback;}
\DoxyCodeLine{06266         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06267 }
\DoxyCodeLine{06268       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06269         htim-\/>IC\_MspInitCallback           = pCallback;}
\DoxyCodeLine{06270         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06271 }
\DoxyCodeLine{06272       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06273         htim-\/>IC\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{06274         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06275 }
\DoxyCodeLine{06276       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06277         htim-\/>OC\_MspInitCallback           = pCallback;}
\DoxyCodeLine{06278         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06279 }
\DoxyCodeLine{06280       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06281         htim-\/>OC\_MspDeInitCallback         = pCallback;}
\DoxyCodeLine{06282         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06283 }
\DoxyCodeLine{06284       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06285         htim-\/>PWM\_MspInitCallback          = pCallback;}
\DoxyCodeLine{06286         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06287 }
\DoxyCodeLine{06288       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06289         htim-\/>PWM\_MspDeInitCallback        = pCallback;}
\DoxyCodeLine{06290         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06291 }
\DoxyCodeLine{06292       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06293         htim-\/>OnePulse\_MspInitCallback     = pCallback;}
\DoxyCodeLine{06294         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06295 }
\DoxyCodeLine{06296       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06297         htim-\/>OnePulse\_MspDeInitCallback   = pCallback;}
\DoxyCodeLine{06298         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06299 }
\DoxyCodeLine{06300       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06301         htim-\/>Encoder\_MspInitCallback      = pCallback;}
\DoxyCodeLine{06302         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06303 }
\DoxyCodeLine{06304       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06305         htim-\/>Encoder\_MspDeInitCallback    = pCallback;}
\DoxyCodeLine{06306         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06307 }
\DoxyCodeLine{06308       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06309         htim-\/>HallSensor\_MspInitCallback   = pCallback;}
\DoxyCodeLine{06310         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06311 }
\DoxyCodeLine{06312       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06313         htim-\/>HallSensor\_MspDeInitCallback = pCallback;}
\DoxyCodeLine{06314         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06315 }
\DoxyCodeLine{06316       default :}
\DoxyCodeLine{06317         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06318         status = HAL\_ERROR;}
\DoxyCodeLine{06319         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06320     \}}
\DoxyCodeLine{06321   \}}
\DoxyCodeLine{06322   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06323   \{}
\DoxyCodeLine{06324     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06325     status = HAL\_ERROR;}
\DoxyCodeLine{06326   \}}
\DoxyCodeLine{06327 }
\DoxyCodeLine{06328   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{06329   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{06330 }
\DoxyCodeLine{06331   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{06332 \}}
\DoxyCodeLine{06333 }
\DoxyCodeLine{06374 HAL\_StatusTypeDef HAL\_TIM\_UnRegisterCallback(TIM\_HandleTypeDef *htim, HAL\_TIM\_CallbackIDTypeDef CallbackID)}
\DoxyCodeLine{06375 \{}
\DoxyCodeLine{06376   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{06377 }
\DoxyCodeLine{06378   \textcolor{comment}{/* Process locked */}}
\DoxyCodeLine{06379   \_\_HAL\_LOCK(htim);}
\DoxyCodeLine{06380 }
\DoxyCodeLine{06381   \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_READY)}
\DoxyCodeLine{06382   \{}
\DoxyCodeLine{06383     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{06384     \{}
\DoxyCodeLine{06385       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06386         \textcolor{comment}{/* Legacy weak Base MspInit Callback */}}
\DoxyCodeLine{06387         htim-\/>Base\_MspInitCallback              = HAL\_TIM\_Base\_MspInit;}
\DoxyCodeLine{06388         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06389 }
\DoxyCodeLine{06390       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06391         \textcolor{comment}{/* Legacy weak Base Msp DeInit Callback */}}
\DoxyCodeLine{06392         htim-\/>Base\_MspDeInitCallback            = HAL\_TIM\_Base\_MspDeInit;}
\DoxyCodeLine{06393         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06394 }
\DoxyCodeLine{06395       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06396         \textcolor{comment}{/* Legacy weak IC Msp Init Callback */}}
\DoxyCodeLine{06397         htim-\/>IC\_MspInitCallback                = HAL\_TIM\_IC\_MspInit;}
\DoxyCodeLine{06398         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06399 }
\DoxyCodeLine{06400       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06401         \textcolor{comment}{/* Legacy weak IC Msp DeInit Callback */}}
\DoxyCodeLine{06402         htim-\/>IC\_MspDeInitCallback              = HAL\_TIM\_IC\_MspDeInit;}
\DoxyCodeLine{06403         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06404 }
\DoxyCodeLine{06405       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06406         \textcolor{comment}{/* Legacy weak OC Msp Init Callback */}}
\DoxyCodeLine{06407         htim-\/>OC\_MspInitCallback                = HAL\_TIM\_OC\_MspInit;}
\DoxyCodeLine{06408         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06409 }
\DoxyCodeLine{06410       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06411         \textcolor{comment}{/* Legacy weak OC Msp DeInit Callback */}}
\DoxyCodeLine{06412         htim-\/>OC\_MspDeInitCallback              = HAL\_TIM\_OC\_MspDeInit;}
\DoxyCodeLine{06413         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06414 }
\DoxyCodeLine{06415       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06416         \textcolor{comment}{/* Legacy weak PWM Msp Init Callback */}}
\DoxyCodeLine{06417         htim-\/>PWM\_MspInitCallback               = HAL\_TIM\_PWM\_MspInit;}
\DoxyCodeLine{06418         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06419 }
\DoxyCodeLine{06420       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06421         \textcolor{comment}{/* Legacy weak PWM Msp DeInit Callback */}}
\DoxyCodeLine{06422         htim-\/>PWM\_MspDeInitCallback             = HAL\_TIM\_PWM\_MspDeInit;}
\DoxyCodeLine{06423         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06424 }
\DoxyCodeLine{06425       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06426         \textcolor{comment}{/* Legacy weak One Pulse Msp Init Callback */}}
\DoxyCodeLine{06427         htim-\/>OnePulse\_MspInitCallback          = HAL\_TIM\_OnePulse\_MspInit;}
\DoxyCodeLine{06428         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06429 }
\DoxyCodeLine{06430       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06431         \textcolor{comment}{/* Legacy weak One Pulse Msp DeInit Callback */}}
\DoxyCodeLine{06432         htim-\/>OnePulse\_MspDeInitCallback        = HAL\_TIM\_OnePulse\_MspDeInit;}
\DoxyCodeLine{06433         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06434 }
\DoxyCodeLine{06435       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06436         \textcolor{comment}{/* Legacy weak Encoder Msp Init Callback */}}
\DoxyCodeLine{06437         htim-\/>Encoder\_MspInitCallback           = HAL\_TIM\_Encoder\_MspInit;}
\DoxyCodeLine{06438         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06439 }
\DoxyCodeLine{06440       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06441         \textcolor{comment}{/* Legacy weak Encoder Msp DeInit Callback */}}
\DoxyCodeLine{06442         htim-\/>Encoder\_MspDeInitCallback         = HAL\_TIM\_Encoder\_MspDeInit;}
\DoxyCodeLine{06443         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06444 }
\DoxyCodeLine{06445       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06446         \textcolor{comment}{/* Legacy weak Hall Sensor Msp Init Callback */}}
\DoxyCodeLine{06447         htim-\/>HallSensor\_MspInitCallback        = HAL\_TIMEx\_HallSensor\_MspInit;}
\DoxyCodeLine{06448         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06449 }
\DoxyCodeLine{06450       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06451         \textcolor{comment}{/* Legacy weak Hall Sensor Msp DeInit Callback */}}
\DoxyCodeLine{06452         htim-\/>HallSensor\_MspDeInitCallback      = HAL\_TIMEx\_HallSensor\_MspDeInit;}
\DoxyCodeLine{06453         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06454 }
\DoxyCodeLine{06455       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{06456         \textcolor{comment}{/* Legacy weak Period Elapsed Callback */}}
\DoxyCodeLine{06457         htim-\/>PeriodElapsedCallback             = HAL\_TIM\_PeriodElapsedCallback;}
\DoxyCodeLine{06458         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06459 }
\DoxyCodeLine{06460       \textcolor{keywordflow}{case} HAL\_TIM\_PERIOD\_ELAPSED\_HALF\_CB\_ID :}
\DoxyCodeLine{06461         \textcolor{comment}{/* Legacy weak Period Elapsed half complete Callback */}}
\DoxyCodeLine{06462         htim-\/>PeriodElapsedHalfCpltCallback     = HAL\_TIM\_PeriodElapsedHalfCpltCallback;}
\DoxyCodeLine{06463         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06464 }
\DoxyCodeLine{06465       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_CB\_ID :}
\DoxyCodeLine{06466         \textcolor{comment}{/* Legacy weak Trigger Callback */}}
\DoxyCodeLine{06467         htim-\/>TriggerCallback                   = HAL\_TIM\_TriggerCallback;}
\DoxyCodeLine{06468         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06469 }
\DoxyCodeLine{06470       \textcolor{keywordflow}{case} HAL\_TIM\_TRIGGER\_HALF\_CB\_ID :}
\DoxyCodeLine{06471         \textcolor{comment}{/* Legacy weak Trigger half complete Callback */}}
\DoxyCodeLine{06472         htim-\/>TriggerHalfCpltCallback           = HAL\_TIM\_TriggerHalfCpltCallback;}
\DoxyCodeLine{06473         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06474 }
\DoxyCodeLine{06475       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_CB\_ID :}
\DoxyCodeLine{06476         \textcolor{comment}{/* Legacy weak IC Capture Callback */}}
\DoxyCodeLine{06477         htim-\/>IC\_CaptureCallback                = HAL\_TIM\_IC\_CaptureCallback;}
\DoxyCodeLine{06478         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06479 }
\DoxyCodeLine{06480       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_CAPTURE\_HALF\_CB\_ID :}
\DoxyCodeLine{06481         \textcolor{comment}{/* Legacy weak IC Capture half complete Callback */}}
\DoxyCodeLine{06482         htim-\/>IC\_CaptureHalfCpltCallback        = HAL\_TIM\_IC\_CaptureHalfCpltCallback;}
\DoxyCodeLine{06483         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06484 }
\DoxyCodeLine{06485       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_DELAY\_ELAPSED\_CB\_ID :}
\DoxyCodeLine{06486         \textcolor{comment}{/* Legacy weak OC Delay Elapsed Callback */}}
\DoxyCodeLine{06487         htim-\/>OC\_DelayElapsedCallback           = HAL\_TIM\_OC\_DelayElapsedCallback;}
\DoxyCodeLine{06488         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06489 }
\DoxyCodeLine{06490       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_CB\_ID :}
\DoxyCodeLine{06491         \textcolor{comment}{/* Legacy weak PWM Pulse Finished Callback */}}
\DoxyCodeLine{06492         htim-\/>PWM\_PulseFinishedCallback         = HAL\_TIM\_PWM\_PulseFinishedCallback;}
\DoxyCodeLine{06493         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06494 }
\DoxyCodeLine{06495       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_PULSE\_FINISHED\_HALF\_CB\_ID :}
\DoxyCodeLine{06496         \textcolor{comment}{/* Legacy weak PWM Pulse Finished half complete Callback */}}
\DoxyCodeLine{06497         htim-\/>PWM\_PulseFinishedHalfCpltCallback = HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback;}
\DoxyCodeLine{06498         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06499 }
\DoxyCodeLine{06500       \textcolor{keywordflow}{case} HAL\_TIM\_ERROR\_CB\_ID :}
\DoxyCodeLine{06501         \textcolor{comment}{/* Legacy weak Error Callback */}}
\DoxyCodeLine{06502         htim-\/>ErrorCallback                     = HAL\_TIM\_ErrorCallback;}
\DoxyCodeLine{06503         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06504 }
\DoxyCodeLine{06505       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_CB\_ID :}
\DoxyCodeLine{06506         \textcolor{comment}{/* Legacy weak Commutation Callback */}}
\DoxyCodeLine{06507         htim-\/>CommutationCallback               = HAL\_TIMEx\_CommutCallback;}
\DoxyCodeLine{06508         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06509 }
\DoxyCodeLine{06510       \textcolor{keywordflow}{case} HAL\_TIM\_COMMUTATION\_HALF\_CB\_ID :}
\DoxyCodeLine{06511         \textcolor{comment}{/* Legacy weak Commutation half complete Callback */}}
\DoxyCodeLine{06512         htim-\/>CommutationHalfCpltCallback       = HAL\_TIMEx\_CommutHalfCpltCallback;}
\DoxyCodeLine{06513         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06514 }
\DoxyCodeLine{06515       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK\_CB\_ID :}
\DoxyCodeLine{06516         \textcolor{comment}{/* Legacy weak Break Callback */}}
\DoxyCodeLine{06517         htim-\/>BreakCallback                     = HAL\_TIMEx\_BreakCallback;}
\DoxyCodeLine{06518         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06519 }
\DoxyCodeLine{06520       \textcolor{keywordflow}{case} HAL\_TIM\_BREAK2\_CB\_ID :}
\DoxyCodeLine{06521         \textcolor{comment}{/* Legacy weak Break2 Callback */}}
\DoxyCodeLine{06522         htim-\/>Break2Callback                    = HAL\_TIMEx\_Break2Callback;}
\DoxyCodeLine{06523         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06524 }
\DoxyCodeLine{06525       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_INDEX\_CB\_ID :}
\DoxyCodeLine{06526         \textcolor{comment}{/* Legacy weak Encoder Index Callback */}}
\DoxyCodeLine{06527         htim-\/>EncoderIndexCallback              = HAL\_TIMEx\_EncoderIndexCallback;}
\DoxyCodeLine{06528         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06529 }
\DoxyCodeLine{06530       \textcolor{keywordflow}{case} HAL\_TIM\_DIRECTION\_CHANGE\_CB\_ID :}
\DoxyCodeLine{06531         \textcolor{comment}{/* Legacy weak Direction Change Callback */}}
\DoxyCodeLine{06532         htim-\/>DirectionChangeCallback           = HAL\_TIMEx\_DirectionChangeCallback;}
\DoxyCodeLine{06533         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06534 }
\DoxyCodeLine{06535       \textcolor{keywordflow}{case} HAL\_TIM\_INDEX\_ERROR\_CB\_ID :}
\DoxyCodeLine{06536         \textcolor{comment}{/* Legacy weak Index Error Callback */}}
\DoxyCodeLine{06537         htim-\/>IndexErrorCallback                = HAL\_TIMEx\_IndexErrorCallback;}
\DoxyCodeLine{06538         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06539 }
\DoxyCodeLine{06540       \textcolor{keywordflow}{case} HAL\_TIM\_TRANSITION\_ERROR\_CB\_ID :}
\DoxyCodeLine{06541         \textcolor{comment}{/* Legacy weak Transition Error Callback */}}
\DoxyCodeLine{06542         htim-\/>TransitionErrorCallback           = HAL\_TIMEx\_TransitionErrorCallback;}
\DoxyCodeLine{06543         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06544 }
\DoxyCodeLine{06545       default :}
\DoxyCodeLine{06546         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06547         status = HAL\_ERROR;}
\DoxyCodeLine{06548         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06549     \}}
\DoxyCodeLine{06550   \}}
\DoxyCodeLine{06551   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (htim-\/>State == HAL\_TIM\_STATE\_RESET)}
\DoxyCodeLine{06552   \{}
\DoxyCodeLine{06553     \textcolor{keywordflow}{switch} (CallbackID)}
\DoxyCodeLine{06554     \{}
\DoxyCodeLine{06555       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06556         \textcolor{comment}{/* Legacy weak Base MspInit Callback */}}
\DoxyCodeLine{06557         htim-\/>Base\_MspInitCallback         = HAL\_TIM\_Base\_MspInit;}
\DoxyCodeLine{06558         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06559 }
\DoxyCodeLine{06560       \textcolor{keywordflow}{case} HAL\_TIM\_BASE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06561         \textcolor{comment}{/* Legacy weak Base Msp DeInit Callback */}}
\DoxyCodeLine{06562         htim-\/>Base\_MspDeInitCallback       = HAL\_TIM\_Base\_MspDeInit;}
\DoxyCodeLine{06563         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06564 }
\DoxyCodeLine{06565       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06566         \textcolor{comment}{/* Legacy weak IC Msp Init Callback */}}
\DoxyCodeLine{06567         htim-\/>IC\_MspInitCallback           = HAL\_TIM\_IC\_MspInit;}
\DoxyCodeLine{06568         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06569 }
\DoxyCodeLine{06570       \textcolor{keywordflow}{case} HAL\_TIM\_IC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06571         \textcolor{comment}{/* Legacy weak IC Msp DeInit Callback */}}
\DoxyCodeLine{06572         htim-\/>IC\_MspDeInitCallback         = HAL\_TIM\_IC\_MspDeInit;}
\DoxyCodeLine{06573         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06574 }
\DoxyCodeLine{06575       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06576         \textcolor{comment}{/* Legacy weak OC Msp Init Callback */}}
\DoxyCodeLine{06577         htim-\/>OC\_MspInitCallback           = HAL\_TIM\_OC\_MspInit;}
\DoxyCodeLine{06578         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06579 }
\DoxyCodeLine{06580       \textcolor{keywordflow}{case} HAL\_TIM\_OC\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06581         \textcolor{comment}{/* Legacy weak OC Msp DeInit Callback */}}
\DoxyCodeLine{06582         htim-\/>OC\_MspDeInitCallback         = HAL\_TIM\_OC\_MspDeInit;}
\DoxyCodeLine{06583         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06584 }
\DoxyCodeLine{06585       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06586         \textcolor{comment}{/* Legacy weak PWM Msp Init Callback */}}
\DoxyCodeLine{06587         htim-\/>PWM\_MspInitCallback          = HAL\_TIM\_PWM\_MspInit;}
\DoxyCodeLine{06588         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06589 }
\DoxyCodeLine{06590       \textcolor{keywordflow}{case} HAL\_TIM\_PWM\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06591         \textcolor{comment}{/* Legacy weak PWM Msp DeInit Callback */}}
\DoxyCodeLine{06592         htim-\/>PWM\_MspDeInitCallback        = HAL\_TIM\_PWM\_MspDeInit;}
\DoxyCodeLine{06593         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06594 }
\DoxyCodeLine{06595       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06596         \textcolor{comment}{/* Legacy weak One Pulse Msp Init Callback */}}
\DoxyCodeLine{06597         htim-\/>OnePulse\_MspInitCallback     = HAL\_TIM\_OnePulse\_MspInit;}
\DoxyCodeLine{06598         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06599 }
\DoxyCodeLine{06600       \textcolor{keywordflow}{case} HAL\_TIM\_ONE\_PULSE\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06601         \textcolor{comment}{/* Legacy weak One Pulse Msp DeInit Callback */}}
\DoxyCodeLine{06602         htim-\/>OnePulse\_MspDeInitCallback   = HAL\_TIM\_OnePulse\_MspDeInit;}
\DoxyCodeLine{06603         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06604 }
\DoxyCodeLine{06605       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06606         \textcolor{comment}{/* Legacy weak Encoder Msp Init Callback */}}
\DoxyCodeLine{06607         htim-\/>Encoder\_MspInitCallback      = HAL\_TIM\_Encoder\_MspInit;}
\DoxyCodeLine{06608         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06609 }
\DoxyCodeLine{06610       \textcolor{keywordflow}{case} HAL\_TIM\_ENCODER\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06611         \textcolor{comment}{/* Legacy weak Encoder Msp DeInit Callback */}}
\DoxyCodeLine{06612         htim-\/>Encoder\_MspDeInitCallback    = HAL\_TIM\_Encoder\_MspDeInit;}
\DoxyCodeLine{06613         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06614 }
\DoxyCodeLine{06615       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPINIT\_CB\_ID :}
\DoxyCodeLine{06616         \textcolor{comment}{/* Legacy weak Hall Sensor Msp Init Callback */}}
\DoxyCodeLine{06617         htim-\/>HallSensor\_MspInitCallback   = HAL\_TIMEx\_HallSensor\_MspInit;}
\DoxyCodeLine{06618         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06619 }
\DoxyCodeLine{06620       \textcolor{keywordflow}{case} HAL\_TIM\_HALL\_SENSOR\_MSPDEINIT\_CB\_ID :}
\DoxyCodeLine{06621         \textcolor{comment}{/* Legacy weak Hall Sensor Msp DeInit Callback */}}
\DoxyCodeLine{06622         htim-\/>HallSensor\_MspDeInitCallback = HAL\_TIMEx\_HallSensor\_MspDeInit;}
\DoxyCodeLine{06623         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06624 }
\DoxyCodeLine{06625       default :}
\DoxyCodeLine{06626         \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06627         status = HAL\_ERROR;}
\DoxyCodeLine{06628         \textcolor{keywordflow}{break};}
\DoxyCodeLine{06629     \}}
\DoxyCodeLine{06630   \}}
\DoxyCodeLine{06631   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06632   \{}
\DoxyCodeLine{06633     \textcolor{comment}{/* Return error status */}}
\DoxyCodeLine{06634     status = HAL\_ERROR;}
\DoxyCodeLine{06635   \}}
\DoxyCodeLine{06636 }
\DoxyCodeLine{06637   \textcolor{comment}{/* Release Lock */}}
\DoxyCodeLine{06638   \_\_HAL\_UNLOCK(htim);}
\DoxyCodeLine{06639 }
\DoxyCodeLine{06640   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{06641 \}}
\DoxyCodeLine{06642 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06643 }
\DoxyCodeLine{06668 HAL\_TIM\_StateTypeDef HAL\_TIM\_Base\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06669 \{}
\DoxyCodeLine{06670   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06671 \}}
\DoxyCodeLine{06672 }
\DoxyCodeLine{06678 HAL\_TIM\_StateTypeDef HAL\_TIM\_OC\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06679 \{}
\DoxyCodeLine{06680   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06681 \}}
\DoxyCodeLine{06682 }
\DoxyCodeLine{06688 HAL\_TIM\_StateTypeDef HAL\_TIM\_PWM\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06689 \{}
\DoxyCodeLine{06690   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06691 \}}
\DoxyCodeLine{06692 }
\DoxyCodeLine{06698 HAL\_TIM\_StateTypeDef HAL\_TIM\_IC\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06699 \{}
\DoxyCodeLine{06700   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06701 \}}
\DoxyCodeLine{06702 }
\DoxyCodeLine{06708 HAL\_TIM\_StateTypeDef HAL\_TIM\_OnePulse\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06709 \{}
\DoxyCodeLine{06710   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06711 \}}
\DoxyCodeLine{06712 }
\DoxyCodeLine{06718 HAL\_TIM\_StateTypeDef HAL\_TIM\_Encoder\_GetState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06719 \{}
\DoxyCodeLine{06720   \textcolor{keywordflow}{return} htim-\/>State;}
\DoxyCodeLine{06721 \}}
\DoxyCodeLine{06722 }
\DoxyCodeLine{06728 HAL\_TIM\_ActiveChannel HAL\_TIM\_GetActiveChannel(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06729 \{}
\DoxyCodeLine{06730   \textcolor{keywordflow}{return} htim-\/>Channel;}
\DoxyCodeLine{06731 \}}
\DoxyCodeLine{06732 }
\DoxyCodeLine{06746 HAL\_TIM\_ChannelStateTypeDef HAL\_TIM\_GetChannelState(TIM\_HandleTypeDef *htim,  uint32\_t Channel)}
\DoxyCodeLine{06747 \{}
\DoxyCodeLine{06748   HAL\_TIM\_ChannelStateTypeDef channel\_state;}
\DoxyCodeLine{06749 }
\DoxyCodeLine{06750   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{06751   assert\_param(IS\_TIM\_CCX\_INSTANCE(htim-\/>Instance, Channel));}
\DoxyCodeLine{06752 }
\DoxyCodeLine{06753   channel\_state = TIM\_CHANNEL\_STATE\_GET(htim, Channel);}
\DoxyCodeLine{06754 }
\DoxyCodeLine{06755   \textcolor{keywordflow}{return} channel\_state;}
\DoxyCodeLine{06756 \}}
\DoxyCodeLine{06757 }
\DoxyCodeLine{06763 HAL\_TIM\_DMABurstStateTypeDef HAL\_TIM\_DMABurstState(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{06764 \{}
\DoxyCodeLine{06765   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{06766   assert\_param(IS\_TIM\_DMABURST\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{06767 }
\DoxyCodeLine{06768   \textcolor{keywordflow}{return} htim-\/>DMABurstState;}
\DoxyCodeLine{06769 \}}
\DoxyCodeLine{06770 }
\DoxyCodeLine{06788 \textcolor{keywordtype}{void} TIM\_DMAError(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{06789 \{}
\DoxyCodeLine{06790   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{06791 }
\DoxyCodeLine{06792   \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC1])}
\DoxyCodeLine{06793   \{}
\DoxyCodeLine{06794     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{06795     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06796   \}}
\DoxyCodeLine{06797   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC2])}
\DoxyCodeLine{06798   \{}
\DoxyCodeLine{06799     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{06800     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06801   \}}
\DoxyCodeLine{06802   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC3])}
\DoxyCodeLine{06803   \{}
\DoxyCodeLine{06804     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{06805     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_3, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06806   \}}
\DoxyCodeLine{06807   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC4])}
\DoxyCodeLine{06808   \{}
\DoxyCodeLine{06809     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{06810     TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_4, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06811   \}}
\DoxyCodeLine{06812   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06813   \{}
\DoxyCodeLine{06814     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{06815   \}}
\DoxyCodeLine{06816 }
\DoxyCodeLine{06817 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{06818   htim-\/>ErrorCallback(htim);}
\DoxyCodeLine{06819 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06820   HAL\_TIM\_ErrorCallback(htim);}
\DoxyCodeLine{06821 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06822 }
\DoxyCodeLine{06823   htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{06824 \}}
\DoxyCodeLine{06825 }
\DoxyCodeLine{06831 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMADelayPulseCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{06832 \{}
\DoxyCodeLine{06833   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{06834 }
\DoxyCodeLine{06835   \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC1])}
\DoxyCodeLine{06836   \{}
\DoxyCodeLine{06837     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{06838 }
\DoxyCodeLine{06839     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06840     \{}
\DoxyCodeLine{06841       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06842     \}}
\DoxyCodeLine{06843   \}}
\DoxyCodeLine{06844   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC2])}
\DoxyCodeLine{06845   \{}
\DoxyCodeLine{06846     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{06847 }
\DoxyCodeLine{06848     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06849     \{}
\DoxyCodeLine{06850       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06851     \}}
\DoxyCodeLine{06852   \}}
\DoxyCodeLine{06853   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC3])}
\DoxyCodeLine{06854   \{}
\DoxyCodeLine{06855     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{06856 }
\DoxyCodeLine{06857     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06858     \{}
\DoxyCodeLine{06859       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_3, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06860     \}}
\DoxyCodeLine{06861   \}}
\DoxyCodeLine{06862   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC4])}
\DoxyCodeLine{06863   \{}
\DoxyCodeLine{06864     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{06865 }
\DoxyCodeLine{06866     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06867     \{}
\DoxyCodeLine{06868       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_4, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06869     \}}
\DoxyCodeLine{06870   \}}
\DoxyCodeLine{06871   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06872   \{}
\DoxyCodeLine{06873     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{06874   \}}
\DoxyCodeLine{06875 }
\DoxyCodeLine{06876 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{06877   htim-\/>PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{06878 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06879   HAL\_TIM\_PWM\_PulseFinishedCallback(htim);}
\DoxyCodeLine{06880 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06881 }
\DoxyCodeLine{06882   htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{06883 \}}
\DoxyCodeLine{06884 }
\DoxyCodeLine{06890 \textcolor{keywordtype}{void} TIM\_DMADelayPulseHalfCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{06891 \{}
\DoxyCodeLine{06892   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{06893 }
\DoxyCodeLine{06894   \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC1])}
\DoxyCodeLine{06895   \{}
\DoxyCodeLine{06896     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{06897   \}}
\DoxyCodeLine{06898   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC2])}
\DoxyCodeLine{06899   \{}
\DoxyCodeLine{06900     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{06901   \}}
\DoxyCodeLine{06902   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC3])}
\DoxyCodeLine{06903   \{}
\DoxyCodeLine{06904     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{06905   \}}
\DoxyCodeLine{06906   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC4])}
\DoxyCodeLine{06907   \{}
\DoxyCodeLine{06908     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{06909   \}}
\DoxyCodeLine{06910   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06911   \{}
\DoxyCodeLine{06912     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{06913   \}}
\DoxyCodeLine{06914 }
\DoxyCodeLine{06915 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{06916   htim-\/>PWM\_PulseFinishedHalfCpltCallback(htim);}
\DoxyCodeLine{06917 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06918   HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback(htim);}
\DoxyCodeLine{06919 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06920 }
\DoxyCodeLine{06921   htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{06922 \}}
\DoxyCodeLine{06923 }
\DoxyCodeLine{06929 \textcolor{keywordtype}{void} TIM\_DMACaptureCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{06930 \{}
\DoxyCodeLine{06931   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{06932 }
\DoxyCodeLine{06933   \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC1])}
\DoxyCodeLine{06934   \{}
\DoxyCodeLine{06935     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{06936 }
\DoxyCodeLine{06937     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06938     \{}
\DoxyCodeLine{06939       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06940       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_1, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06941     \}}
\DoxyCodeLine{06942   \}}
\DoxyCodeLine{06943   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC2])}
\DoxyCodeLine{06944   \{}
\DoxyCodeLine{06945     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{06946 }
\DoxyCodeLine{06947     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06948     \{}
\DoxyCodeLine{06949       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06950       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_2, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06951     \}}
\DoxyCodeLine{06952   \}}
\DoxyCodeLine{06953   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC3])}
\DoxyCodeLine{06954   \{}
\DoxyCodeLine{06955     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{06956 }
\DoxyCodeLine{06957     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06958     \{}
\DoxyCodeLine{06959       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_3, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06960       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_3, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06961     \}}
\DoxyCodeLine{06962   \}}
\DoxyCodeLine{06963   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC4])}
\DoxyCodeLine{06964   \{}
\DoxyCodeLine{06965     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{06966 }
\DoxyCodeLine{06967     \textcolor{keywordflow}{if} (hdma-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{06968     \{}
\DoxyCodeLine{06969       TIM\_CHANNEL\_STATE\_SET(htim, TIM\_CHANNEL\_4, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06970       TIM\_CHANNEL\_N\_STATE\_SET(htim, TIM\_CHANNEL\_4, HAL\_TIM\_CHANNEL\_STATE\_READY);}
\DoxyCodeLine{06971     \}}
\DoxyCodeLine{06972   \}}
\DoxyCodeLine{06973   \textcolor{keywordflow}{else}}
\DoxyCodeLine{06974   \{}
\DoxyCodeLine{06975     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{06976   \}}
\DoxyCodeLine{06977 }
\DoxyCodeLine{06978 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{06979   htim-\/>IC\_CaptureCallback(htim);}
\DoxyCodeLine{06980 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{06981   HAL\_TIM\_IC\_CaptureCallback(htim);}
\DoxyCodeLine{06982 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06983 }
\DoxyCodeLine{06984   htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{06985 \}}
\DoxyCodeLine{06986 }
\DoxyCodeLine{06992 \textcolor{keywordtype}{void} TIM\_DMACaptureHalfCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{06993 \{}
\DoxyCodeLine{06994   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{06995 }
\DoxyCodeLine{06996   \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC1])}
\DoxyCodeLine{06997   \{}
\DoxyCodeLine{06998     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_1;}
\DoxyCodeLine{06999   \}}
\DoxyCodeLine{07000   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC2])}
\DoxyCodeLine{07001   \{}
\DoxyCodeLine{07002     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_2;}
\DoxyCodeLine{07003   \}}
\DoxyCodeLine{07004   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC3])}
\DoxyCodeLine{07005   \{}
\DoxyCodeLine{07006     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_3;}
\DoxyCodeLine{07007   \}}
\DoxyCodeLine{07008   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (hdma == htim-\/>hdma[TIM\_DMA\_ID\_CC4])}
\DoxyCodeLine{07009   \{}
\DoxyCodeLine{07010     htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_4;}
\DoxyCodeLine{07011   \}}
\DoxyCodeLine{07012   \textcolor{keywordflow}{else}}
\DoxyCodeLine{07013   \{}
\DoxyCodeLine{07014     \textcolor{comment}{/* nothing to do */}}
\DoxyCodeLine{07015   \}}
\DoxyCodeLine{07016 }
\DoxyCodeLine{07017 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{07018   htim-\/>IC\_CaptureHalfCpltCallback(htim);}
\DoxyCodeLine{07019 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{07020   HAL\_TIM\_IC\_CaptureHalfCpltCallback(htim);}
\DoxyCodeLine{07021 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07022 }
\DoxyCodeLine{07023   htim-\/>Channel = HAL\_TIM\_ACTIVE\_CHANNEL\_CLEARED;}
\DoxyCodeLine{07024 \}}
\DoxyCodeLine{07025 }
\DoxyCodeLine{07031 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{07032 \{}
\DoxyCodeLine{07033   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{07034 }
\DoxyCodeLine{07035   \textcolor{keywordflow}{if} (htim-\/>hdma[TIM\_DMA\_ID\_UPDATE]-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{07036   \{}
\DoxyCodeLine{07037     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{07038   \}}
\DoxyCodeLine{07039 }
\DoxyCodeLine{07040 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{07041   htim-\/>PeriodElapsedCallback(htim);}
\DoxyCodeLine{07042 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{07043   HAL\_TIM\_PeriodElapsedCallback(htim);}
\DoxyCodeLine{07044 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07045 \}}
\DoxyCodeLine{07046 }
\DoxyCodeLine{07052 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMAPeriodElapsedHalfCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{07053 \{}
\DoxyCodeLine{07054   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{07055 }
\DoxyCodeLine{07056 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{07057   htim-\/>PeriodElapsedHalfCpltCallback(htim);}
\DoxyCodeLine{07058 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{07059   HAL\_TIM\_PeriodElapsedHalfCpltCallback(htim);}
\DoxyCodeLine{07060 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07061 \}}
\DoxyCodeLine{07062 }
\DoxyCodeLine{07068 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{07069 \{}
\DoxyCodeLine{07070   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{07071 }
\DoxyCodeLine{07072   \textcolor{keywordflow}{if} (htim-\/>hdma[TIM\_DMA\_ID\_TRIGGER]-\/>Init.Mode == DMA\_NORMAL)}
\DoxyCodeLine{07073   \{}
\DoxyCodeLine{07074     htim-\/>State = HAL\_TIM\_STATE\_READY;}
\DoxyCodeLine{07075   \}}
\DoxyCodeLine{07076 }
\DoxyCodeLine{07077 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{07078   htim-\/>TriggerCallback(htim);}
\DoxyCodeLine{07079 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{07080   HAL\_TIM\_TriggerCallback(htim);}
\DoxyCodeLine{07081 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07082 \}}
\DoxyCodeLine{07083 }
\DoxyCodeLine{07089 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_DMATriggerHalfCplt(DMA\_HandleTypeDef *hdma)}
\DoxyCodeLine{07090 \{}
\DoxyCodeLine{07091   TIM\_HandleTypeDef *htim = (TIM\_HandleTypeDef *)((DMA\_HandleTypeDef *)hdma)-\/>Parent;}
\DoxyCodeLine{07092 }
\DoxyCodeLine{07093 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{07094   htim-\/>TriggerHalfCpltCallback(htim);}
\DoxyCodeLine{07095 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{07096   HAL\_TIM\_TriggerHalfCpltCallback(htim);}
\DoxyCodeLine{07097 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07098 \}}
\DoxyCodeLine{07099 }
\DoxyCodeLine{07106 \textcolor{keywordtype}{void} TIM\_Base\_SetConfig(TIM\_TypeDef *TIMx, TIM\_Base\_InitTypeDef *Structure)}
\DoxyCodeLine{07107 \{}
\DoxyCodeLine{07108   uint32\_t tmpcr1;}
\DoxyCodeLine{07109   tmpcr1 = TIMx-\/>CR1;}
\DoxyCodeLine{07110 }
\DoxyCodeLine{07111   \textcolor{comment}{/* Set TIM Time Base Unit parameters -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{07112   \textcolor{keywordflow}{if} (IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(TIMx))}
\DoxyCodeLine{07113   \{}
\DoxyCodeLine{07114     \textcolor{comment}{/* Select the Counter Mode */}}
\DoxyCodeLine{07115     tmpcr1 \&= \string~(TIM\_CR1\_DIR | TIM\_CR1\_CMS);}
\DoxyCodeLine{07116     tmpcr1 |= Structure-\/>CounterMode;}
\DoxyCodeLine{07117   \}}
\DoxyCodeLine{07118 }
\DoxyCodeLine{07119   \textcolor{keywordflow}{if} (IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(TIMx))}
\DoxyCodeLine{07120   \{}
\DoxyCodeLine{07121     \textcolor{comment}{/* Set the clock division */}}
\DoxyCodeLine{07122     tmpcr1 \&= \string~TIM\_CR1\_CKD;}
\DoxyCodeLine{07123     tmpcr1 |= (uint32\_t)Structure-\/>ClockDivision;}
\DoxyCodeLine{07124   \}}
\DoxyCodeLine{07125 }
\DoxyCodeLine{07126   \textcolor{comment}{/* Set the auto-\/reload preload */}}
\DoxyCodeLine{07127   MODIFY\_REG(tmpcr1, TIM\_CR1\_ARPE, Structure-\/>AutoReloadPreload);}
\DoxyCodeLine{07128 }
\DoxyCodeLine{07129   TIMx-\/>CR1 = tmpcr1;}
\DoxyCodeLine{07130 }
\DoxyCodeLine{07131   \textcolor{comment}{/* Set the Autoreload value */}}
\DoxyCodeLine{07132   TIMx-\/>ARR = (uint32\_t)Structure-\/>Period ;}
\DoxyCodeLine{07133 }
\DoxyCodeLine{07134   \textcolor{comment}{/* Set the Prescaler value */}}
\DoxyCodeLine{07135   TIMx-\/>PSC = Structure-\/>Prescaler;}
\DoxyCodeLine{07136 }
\DoxyCodeLine{07137   if (IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(TIMx))}
\DoxyCodeLine{07138   \{}
\DoxyCodeLine{07139     \textcolor{comment}{/* Set the Repetition Counter value */}}
\DoxyCodeLine{07140     TIMx-\/>RCR = Structure-\/>RepetitionCounter;}
\DoxyCodeLine{07141   \}}
\DoxyCodeLine{07142 }
\DoxyCodeLine{07143   \textcolor{comment}{/* Generate an update event to reload the Prescaler}}
\DoxyCodeLine{07144 \textcolor{comment}{     and the repetition counter (only for advanced timer) value immediately */}}
\DoxyCodeLine{07145   TIMx-\/>EGR = TIM\_EGR\_UG;}
\DoxyCodeLine{07146 \}}
\DoxyCodeLine{07147 }
\DoxyCodeLine{07154 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC1\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07155 \{}
\DoxyCodeLine{07156   uint32\_t tmpccmrx;}
\DoxyCodeLine{07157   uint32\_t tmpccer;}
\DoxyCodeLine{07158   uint32\_t tmpcr2;}
\DoxyCodeLine{07159 }
\DoxyCodeLine{07160   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{07161   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{07162 }
\DoxyCodeLine{07163   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07164   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07165   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07166   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07167 }
\DoxyCodeLine{07168   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{07169   tmpccmrx = TIMx-\/>CCMR1;}
\DoxyCodeLine{07170 }
\DoxyCodeLine{07171   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{07172   tmpccmrx \&= \string~TIM\_CCMR1\_OC1M;}
\DoxyCodeLine{07173   tmpccmrx \&= \string~TIM\_CCMR1\_CC1S;}
\DoxyCodeLine{07174   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07175   tmpccmrx |= OC\_Config-\/>OCMode;}
\DoxyCodeLine{07176 }
\DoxyCodeLine{07177   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07178   tmpccer \&= \string~TIM\_CCER\_CC1P;}
\DoxyCodeLine{07179   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07180   tmpccer |= OC\_Config-\/>OCPolarity;}
\DoxyCodeLine{07181 }
\DoxyCodeLine{07182   \textcolor{keywordflow}{if} (IS\_TIM\_CCXN\_INSTANCE(TIMx, TIM\_CHANNEL\_1))}
\DoxyCodeLine{07183   \{}
\DoxyCodeLine{07184     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{07185     assert\_param(IS\_TIM\_OCN\_POLARITY(OC\_Config-\/>OCNPolarity));}
\DoxyCodeLine{07186 }
\DoxyCodeLine{07187     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{07188     tmpccer \&= \string~TIM\_CCER\_CC1NP;}
\DoxyCodeLine{07189     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{07190     tmpccer |= OC\_Config-\/>OCNPolarity;}
\DoxyCodeLine{07191     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{07192     tmpccer \&= \string~TIM\_CCER\_CC1NE;}
\DoxyCodeLine{07193   \}}
\DoxyCodeLine{07194 }
\DoxyCodeLine{07195   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07196   \{}
\DoxyCodeLine{07197     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{07198     assert\_param(IS\_TIM\_OCNIDLE\_STATE(OC\_Config-\/>OCNIdleState));}
\DoxyCodeLine{07199     assert\_param(IS\_TIM\_OCIDLE\_STATE(OC\_Config-\/>OCIdleState));}
\DoxyCodeLine{07200 }
\DoxyCodeLine{07201     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{07202     tmpcr2 \&= \string~TIM\_CR2\_OIS1;}
\DoxyCodeLine{07203     tmpcr2 \&= \string~TIM\_CR2\_OIS1N;}
\DoxyCodeLine{07204     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07205     tmpcr2 |= OC\_Config-\/>OCIdleState;}
\DoxyCodeLine{07206     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{07207     tmpcr2 |= OC\_Config-\/>OCNIdleState;}
\DoxyCodeLine{07208   \}}
\DoxyCodeLine{07209 }
\DoxyCodeLine{07210   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07211   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07212 }
\DoxyCodeLine{07213   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{07214   TIMx-\/>CCMR1 = tmpccmrx;}
\DoxyCodeLine{07215 }
\DoxyCodeLine{07216   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07217   TIMx-\/>CCR1 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07218 }
\DoxyCodeLine{07219   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07220   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07221 \}}
\DoxyCodeLine{07222 }
\DoxyCodeLine{07229 \textcolor{keywordtype}{void} TIM\_OC2\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07230 \{}
\DoxyCodeLine{07231   uint32\_t tmpccmrx;}
\DoxyCodeLine{07232   uint32\_t tmpccer;}
\DoxyCodeLine{07233   uint32\_t tmpcr2;}
\DoxyCodeLine{07234 }
\DoxyCodeLine{07235   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{07236   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{07237 }
\DoxyCodeLine{07238   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07239   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07240   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07241   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07242 }
\DoxyCodeLine{07243   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{07244   tmpccmrx = TIMx-\/>CCMR1;}
\DoxyCodeLine{07245 }
\DoxyCodeLine{07246   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{07247   tmpccmrx \&= \string~TIM\_CCMR1\_OC2M;}
\DoxyCodeLine{07248   tmpccmrx \&= \string~TIM\_CCMR1\_CC2S;}
\DoxyCodeLine{07249 }
\DoxyCodeLine{07250   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07251   tmpccmrx |= (OC\_Config-\/>OCMode << 8U);}
\DoxyCodeLine{07252 }
\DoxyCodeLine{07253   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07254   tmpccer \&= \string~TIM\_CCER\_CC2P;}
\DoxyCodeLine{07255   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07256   tmpccer |= (OC\_Config-\/>OCPolarity << 4U);}
\DoxyCodeLine{07257 }
\DoxyCodeLine{07258   \textcolor{keywordflow}{if} (IS\_TIM\_CCXN\_INSTANCE(TIMx, TIM\_CHANNEL\_2))}
\DoxyCodeLine{07259   \{}
\DoxyCodeLine{07260     assert\_param(IS\_TIM\_OCN\_POLARITY(OC\_Config-\/>OCNPolarity));}
\DoxyCodeLine{07261 }
\DoxyCodeLine{07262     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{07263     tmpccer \&= \string~TIM\_CCER\_CC2NP;}
\DoxyCodeLine{07264     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{07265     tmpccer |= (OC\_Config-\/>OCNPolarity << 4U);}
\DoxyCodeLine{07266     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{07267     tmpccer \&= \string~TIM\_CCER\_CC2NE;}
\DoxyCodeLine{07268 }
\DoxyCodeLine{07269   \}}
\DoxyCodeLine{07270 }
\DoxyCodeLine{07271   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07272   \{}
\DoxyCodeLine{07273     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{07274     assert\_param(IS\_TIM\_OCNIDLE\_STATE(OC\_Config-\/>OCNIdleState));}
\DoxyCodeLine{07275     assert\_param(IS\_TIM\_OCIDLE\_STATE(OC\_Config-\/>OCIdleState));}
\DoxyCodeLine{07276 }
\DoxyCodeLine{07277     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{07278     tmpcr2 \&= \string~TIM\_CR2\_OIS2;}
\DoxyCodeLine{07279     tmpcr2 \&= \string~TIM\_CR2\_OIS2N;}
\DoxyCodeLine{07280     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07281     tmpcr2 |= (OC\_Config-\/>OCIdleState << 2U);}
\DoxyCodeLine{07282     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{07283     tmpcr2 |= (OC\_Config-\/>OCNIdleState << 2U);}
\DoxyCodeLine{07284   \}}
\DoxyCodeLine{07285 }
\DoxyCodeLine{07286   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07287   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07288 }
\DoxyCodeLine{07289   \textcolor{comment}{/* Write to TIMx CCMR1 */}}
\DoxyCodeLine{07290   TIMx-\/>CCMR1 = tmpccmrx;}
\DoxyCodeLine{07291 }
\DoxyCodeLine{07292   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07293   TIMx-\/>CCR2 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07294 }
\DoxyCodeLine{07295   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07296   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07297 \}}
\DoxyCodeLine{07298 }
\DoxyCodeLine{07305 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC3\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07306 \{}
\DoxyCodeLine{07307   uint32\_t tmpccmrx;}
\DoxyCodeLine{07308   uint32\_t tmpccer;}
\DoxyCodeLine{07309   uint32\_t tmpcr2;}
\DoxyCodeLine{07310 }
\DoxyCodeLine{07311   \textcolor{comment}{/* Disable the Channel 3: Reset the CC2E Bit */}}
\DoxyCodeLine{07312   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC3E;}
\DoxyCodeLine{07313 }
\DoxyCodeLine{07314   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07315   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07316   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07317   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07318 }
\DoxyCodeLine{07319   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}}
\DoxyCodeLine{07320   tmpccmrx = TIMx-\/>CCMR2;}
\DoxyCodeLine{07321 }
\DoxyCodeLine{07322   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{07323   tmpccmrx \&= \string~TIM\_CCMR2\_OC3M;}
\DoxyCodeLine{07324   tmpccmrx \&= \string~TIM\_CCMR2\_CC3S;}
\DoxyCodeLine{07325   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07326   tmpccmrx |= OC\_Config-\/>OCMode;}
\DoxyCodeLine{07327 }
\DoxyCodeLine{07328   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07329   tmpccer \&= \string~TIM\_CCER\_CC3P;}
\DoxyCodeLine{07330   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07331   tmpccer |= (OC\_Config-\/>OCPolarity << 8U);}
\DoxyCodeLine{07332 }
\DoxyCodeLine{07333   \textcolor{keywordflow}{if} (IS\_TIM\_CCXN\_INSTANCE(TIMx, TIM\_CHANNEL\_3))}
\DoxyCodeLine{07334   \{}
\DoxyCodeLine{07335     assert\_param(IS\_TIM\_OCN\_POLARITY(OC\_Config-\/>OCNPolarity));}
\DoxyCodeLine{07336 }
\DoxyCodeLine{07337     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{07338     tmpccer \&= \string~TIM\_CCER\_CC3NP;}
\DoxyCodeLine{07339     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{07340     tmpccer |= (OC\_Config-\/>OCNPolarity << 8U);}
\DoxyCodeLine{07341     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{07342     tmpccer \&= \string~TIM\_CCER\_CC3NE;}
\DoxyCodeLine{07343   \}}
\DoxyCodeLine{07344 }
\DoxyCodeLine{07345   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07346   \{}
\DoxyCodeLine{07347     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{07348     assert\_param(IS\_TIM\_OCNIDLE\_STATE(OC\_Config-\/>OCNIdleState));}
\DoxyCodeLine{07349     assert\_param(IS\_TIM\_OCIDLE\_STATE(OC\_Config-\/>OCIdleState));}
\DoxyCodeLine{07350 }
\DoxyCodeLine{07351     \textcolor{comment}{/* Reset the Output Compare and Output Compare N IDLE State */}}
\DoxyCodeLine{07352     tmpcr2 \&= \string~TIM\_CR2\_OIS3;}
\DoxyCodeLine{07353     tmpcr2 \&= \string~TIM\_CR2\_OIS3N;}
\DoxyCodeLine{07354     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07355     tmpcr2 |= (OC\_Config-\/>OCIdleState << 4U);}
\DoxyCodeLine{07356     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{07357     tmpcr2 |= (OC\_Config-\/>OCNIdleState << 4U);}
\DoxyCodeLine{07358   \}}
\DoxyCodeLine{07359 }
\DoxyCodeLine{07360   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07361   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07362 }
\DoxyCodeLine{07363   \textcolor{comment}{/* Write to TIMx CCMR2 */}}
\DoxyCodeLine{07364   TIMx-\/>CCMR2 = tmpccmrx;}
\DoxyCodeLine{07365 }
\DoxyCodeLine{07366   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07367   TIMx-\/>CCR3 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07368 }
\DoxyCodeLine{07369   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07370   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07371 \}}
\DoxyCodeLine{07372 }
\DoxyCodeLine{07379 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC4\_SetConfig(TIM\_TypeDef *TIMx, TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07380 \{}
\DoxyCodeLine{07381   uint32\_t tmpccmrx;}
\DoxyCodeLine{07382   uint32\_t tmpccer;}
\DoxyCodeLine{07383   uint32\_t tmpcr2;}
\DoxyCodeLine{07384 }
\DoxyCodeLine{07385   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}}
\DoxyCodeLine{07386   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC4E;}
\DoxyCodeLine{07387 }
\DoxyCodeLine{07388   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07389   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07390   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07391   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07392 }
\DoxyCodeLine{07393   \textcolor{comment}{/* Get the TIMx CCMR2 register value */}}
\DoxyCodeLine{07394   tmpccmrx = TIMx-\/>CCMR2;}
\DoxyCodeLine{07395 }
\DoxyCodeLine{07396   \textcolor{comment}{/* Reset the Output Compare mode and Capture/Compare selection Bits */}}
\DoxyCodeLine{07397   tmpccmrx \&= \string~TIM\_CCMR2\_OC4M;}
\DoxyCodeLine{07398   tmpccmrx \&= \string~TIM\_CCMR2\_CC4S;}
\DoxyCodeLine{07399 }
\DoxyCodeLine{07400   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07401   tmpccmrx |= (OC\_Config-\/>OCMode << 8U);}
\DoxyCodeLine{07402 }
\DoxyCodeLine{07403   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07404   tmpccer \&= \string~TIM\_CCER\_CC4P;}
\DoxyCodeLine{07405   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07406   tmpccer |= (OC\_Config-\/>OCPolarity << 12U);}
\DoxyCodeLine{07407 }
\DoxyCodeLine{07408   \textcolor{keywordflow}{if} (IS\_TIM\_CCXN\_INSTANCE(TIMx, TIM\_CHANNEL\_4))}
\DoxyCodeLine{07409   \{}
\DoxyCodeLine{07410     assert\_param(IS\_TIM\_OCN\_POLARITY(OC\_Config-\/>OCNPolarity));}
\DoxyCodeLine{07411 }
\DoxyCodeLine{07412     \textcolor{comment}{/* Reset the Output N Polarity level */}}
\DoxyCodeLine{07413     tmpccer \&= \string~TIM\_CCER\_CC4NP;}
\DoxyCodeLine{07414     \textcolor{comment}{/* Set the Output N Polarity */}}
\DoxyCodeLine{07415     tmpccer |= (OC\_Config-\/>OCNPolarity << 12U);}
\DoxyCodeLine{07416     \textcolor{comment}{/* Reset the Output N State */}}
\DoxyCodeLine{07417     tmpccer \&= \string~TIM\_CCER\_CC4NE;}
\DoxyCodeLine{07418   \}}
\DoxyCodeLine{07419 }
\DoxyCodeLine{07420   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07421   \{}
\DoxyCodeLine{07422     \textcolor{comment}{/* Check parameters */}}
\DoxyCodeLine{07423     assert\_param(IS\_TIM\_OCNIDLE\_STATE(OC\_Config-\/>OCNIdleState));}
\DoxyCodeLine{07424     assert\_param(IS\_TIM\_OCIDLE\_STATE(OC\_Config-\/>OCIdleState));}
\DoxyCodeLine{07425 }
\DoxyCodeLine{07426     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{07427     tmpcr2 \&= \string~TIM\_CR2\_OIS4;}
\DoxyCodeLine{07428     \textcolor{comment}{/* Reset the Output Compare N IDLE State */}}
\DoxyCodeLine{07429     tmpcr2 \&= \string~TIM\_CR2\_OIS4N;}
\DoxyCodeLine{07430 }
\DoxyCodeLine{07431     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07432     tmpcr2 |= (OC\_Config-\/>OCIdleState << 6U);}
\DoxyCodeLine{07433     \textcolor{comment}{/* Set the Output N Idle state */}}
\DoxyCodeLine{07434     tmpcr2 |= (OC\_Config-\/>OCNIdleState << 6U);}
\DoxyCodeLine{07435   \}}
\DoxyCodeLine{07436 }
\DoxyCodeLine{07437   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07438   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07439 }
\DoxyCodeLine{07440   \textcolor{comment}{/* Write to TIMx CCMR2 */}}
\DoxyCodeLine{07441   TIMx-\/>CCMR2 = tmpccmrx;}
\DoxyCodeLine{07442 }
\DoxyCodeLine{07443   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07444   TIMx-\/>CCR4 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07445 }
\DoxyCodeLine{07446   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07447   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07448 \}}
\DoxyCodeLine{07449 }
\DoxyCodeLine{07456 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC5\_SetConfig(TIM\_TypeDef *TIMx,}
\DoxyCodeLine{07457                               TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07458 \{}
\DoxyCodeLine{07459   uint32\_t tmpccmrx;}
\DoxyCodeLine{07460   uint32\_t tmpccer;}
\DoxyCodeLine{07461   uint32\_t tmpcr2;}
\DoxyCodeLine{07462 }
\DoxyCodeLine{07463   \textcolor{comment}{/* Disable the output: Reset the CCxE Bit */}}
\DoxyCodeLine{07464   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC5E;}
\DoxyCodeLine{07465 }
\DoxyCodeLine{07466   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07467   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07468   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07469   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07470   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{07471   tmpccmrx = TIMx-\/>CCMR3;}
\DoxyCodeLine{07472 }
\DoxyCodeLine{07473   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{07474   tmpccmrx \&= \string~(TIM\_CCMR3\_OC5M);}
\DoxyCodeLine{07475   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07476   tmpccmrx |= OC\_Config-\/>OCMode;}
\DoxyCodeLine{07477 }
\DoxyCodeLine{07478   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07479   tmpccer \&= \string~TIM\_CCER\_CC5P;}
\DoxyCodeLine{07480   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07481   tmpccer |= (OC\_Config-\/>OCPolarity << 16U);}
\DoxyCodeLine{07482 }
\DoxyCodeLine{07483   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07484   \{}
\DoxyCodeLine{07485     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{07486     tmpcr2 \&= \string~TIM\_CR2\_OIS5;}
\DoxyCodeLine{07487     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07488     tmpcr2 |= (OC\_Config-\/>OCIdleState << 8U);}
\DoxyCodeLine{07489   \}}
\DoxyCodeLine{07490   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07491   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07492 }
\DoxyCodeLine{07493   \textcolor{comment}{/* Write to TIMx CCMR3 */}}
\DoxyCodeLine{07494   TIMx-\/>CCMR3 = tmpccmrx;}
\DoxyCodeLine{07495 }
\DoxyCodeLine{07496   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07497   TIMx-\/>CCR5 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07498 }
\DoxyCodeLine{07499   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07500   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07501 \}}
\DoxyCodeLine{07502 }
\DoxyCodeLine{07509 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_OC6\_SetConfig(TIM\_TypeDef *TIMx,}
\DoxyCodeLine{07510                               TIM\_OC\_InitTypeDef *OC\_Config)}
\DoxyCodeLine{07511 \{}
\DoxyCodeLine{07512   uint32\_t tmpccmrx;}
\DoxyCodeLine{07513   uint32\_t tmpccer;}
\DoxyCodeLine{07514   uint32\_t tmpcr2;}
\DoxyCodeLine{07515 }
\DoxyCodeLine{07516   \textcolor{comment}{/* Disable the output: Reset the CCxE Bit */}}
\DoxyCodeLine{07517   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC6E;}
\DoxyCodeLine{07518 }
\DoxyCodeLine{07519   \textcolor{comment}{/* Get the TIMx CCER register value */}}
\DoxyCodeLine{07520   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07521   \textcolor{comment}{/* Get the TIMx CR2 register value */}}
\DoxyCodeLine{07522   tmpcr2 =  TIMx-\/>CR2;}
\DoxyCodeLine{07523   \textcolor{comment}{/* Get the TIMx CCMR1 register value */}}
\DoxyCodeLine{07524   tmpccmrx = TIMx-\/>CCMR3;}
\DoxyCodeLine{07525 }
\DoxyCodeLine{07526   \textcolor{comment}{/* Reset the Output Compare Mode Bits */}}
\DoxyCodeLine{07527   tmpccmrx \&= \string~(TIM\_CCMR3\_OC6M);}
\DoxyCodeLine{07528   \textcolor{comment}{/* Select the Output Compare Mode */}}
\DoxyCodeLine{07529   tmpccmrx |= (OC\_Config-\/>OCMode << 8U);}
\DoxyCodeLine{07530 }
\DoxyCodeLine{07531   \textcolor{comment}{/* Reset the Output Polarity level */}}
\DoxyCodeLine{07532   tmpccer \&= (uint32\_t)\string~TIM\_CCER\_CC6P;}
\DoxyCodeLine{07533   \textcolor{comment}{/* Set the Output Compare Polarity */}}
\DoxyCodeLine{07534   tmpccer |= (OC\_Config-\/>OCPolarity << 20U);}
\DoxyCodeLine{07535 }
\DoxyCodeLine{07536   \textcolor{keywordflow}{if} (IS\_TIM\_BREAK\_INSTANCE(TIMx))}
\DoxyCodeLine{07537   \{}
\DoxyCodeLine{07538     \textcolor{comment}{/* Reset the Output Compare IDLE State */}}
\DoxyCodeLine{07539     tmpcr2 \&= \string~TIM\_CR2\_OIS6;}
\DoxyCodeLine{07540     \textcolor{comment}{/* Set the Output Idle state */}}
\DoxyCodeLine{07541     tmpcr2 |= (OC\_Config-\/>OCIdleState << 10U);}
\DoxyCodeLine{07542   \}}
\DoxyCodeLine{07543 }
\DoxyCodeLine{07544   \textcolor{comment}{/* Write to TIMx CR2 */}}
\DoxyCodeLine{07545   TIMx-\/>CR2 = tmpcr2;}
\DoxyCodeLine{07546 }
\DoxyCodeLine{07547   \textcolor{comment}{/* Write to TIMx CCMR3 */}}
\DoxyCodeLine{07548   TIMx-\/>CCMR3 = tmpccmrx;}
\DoxyCodeLine{07549 }
\DoxyCodeLine{07550   \textcolor{comment}{/* Set the Capture Compare Register value */}}
\DoxyCodeLine{07551   TIMx-\/>CCR6 = OC\_Config-\/>Pulse;}
\DoxyCodeLine{07552 }
\DoxyCodeLine{07553   \textcolor{comment}{/* Write to TIMx CCER */}}
\DoxyCodeLine{07554   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07555 \}}
\DoxyCodeLine{07556 }
\DoxyCodeLine{07563 \textcolor{keyword}{static} HAL\_StatusTypeDef TIM\_SlaveTimer\_SetConfig(TIM\_HandleTypeDef *htim,}
\DoxyCodeLine{07564                                                   TIM\_SlaveConfigTypeDef *sSlaveConfig)}
\DoxyCodeLine{07565 \{}
\DoxyCodeLine{07566   HAL\_StatusTypeDef status = HAL\_OK;}
\DoxyCodeLine{07567   uint32\_t tmpsmcr;}
\DoxyCodeLine{07568   uint32\_t tmpccmr1;}
\DoxyCodeLine{07569   uint32\_t tmpccer;}
\DoxyCodeLine{07570 }
\DoxyCodeLine{07571   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{07572   tmpsmcr = htim-\/>Instance-\/>SMCR;}
\DoxyCodeLine{07573 }
\DoxyCodeLine{07574   \textcolor{comment}{/* Reset the Trigger Selection Bits */}}
\DoxyCodeLine{07575   tmpsmcr \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{07576   \textcolor{comment}{/* Set the Input Trigger source */}}
\DoxyCodeLine{07577   tmpsmcr |= sSlaveConfig-\/>InputTrigger;}
\DoxyCodeLine{07578 }
\DoxyCodeLine{07579   \textcolor{comment}{/* Reset the slave mode Bits */}}
\DoxyCodeLine{07580   tmpsmcr \&= \string~TIM\_SMCR\_SMS;}
\DoxyCodeLine{07581   \textcolor{comment}{/* Set the slave mode */}}
\DoxyCodeLine{07582   tmpsmcr |= sSlaveConfig-\/>SlaveMode;}
\DoxyCodeLine{07583 }
\DoxyCodeLine{07584   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{07585   htim-\/>Instance-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{07586 }
\DoxyCodeLine{07587   \textcolor{comment}{/* Configure the trigger prescaler, filter, and polarity */}}
\DoxyCodeLine{07588   \textcolor{keywordflow}{switch} (sSlaveConfig-\/>InputTrigger)}
\DoxyCodeLine{07589   \{}
\DoxyCodeLine{07590     \textcolor{keywordflow}{case} TIM\_TS\_ETRF:}
\DoxyCodeLine{07591     \{}
\DoxyCodeLine{07592       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{07593       assert\_param(IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{07594       assert\_param(IS\_TIM\_TRIGGERPRESCALER(sSlaveConfig-\/>TriggerPrescaler));}
\DoxyCodeLine{07595       assert\_param(IS\_TIM\_TRIGGERPOLARITY(sSlaveConfig-\/>TriggerPolarity));}
\DoxyCodeLine{07596       assert\_param(IS\_TIM\_TRIGGERFILTER(sSlaveConfig-\/>TriggerFilter));}
\DoxyCodeLine{07597       \textcolor{comment}{/* Configure the ETR Trigger source */}}
\DoxyCodeLine{07598       TIM\_ETR\_SetConfig(htim-\/>Instance,}
\DoxyCodeLine{07599                         sSlaveConfig-\/>TriggerPrescaler,}
\DoxyCodeLine{07600                         sSlaveConfig-\/>TriggerPolarity,}
\DoxyCodeLine{07601                         sSlaveConfig-\/>TriggerFilter);}
\DoxyCodeLine{07602       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07603     \}}
\DoxyCodeLine{07604 }
\DoxyCodeLine{07605     \textcolor{keywordflow}{case} TIM\_TS\_TI1F\_ED:}
\DoxyCodeLine{07606     \{}
\DoxyCodeLine{07607       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{07608       assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{07609       assert\_param(IS\_TIM\_TRIGGERFILTER(sSlaveConfig-\/>TriggerFilter));}
\DoxyCodeLine{07610 }
\DoxyCodeLine{07611       \textcolor{keywordflow}{if} ((sSlaveConfig-\/>SlaveMode == TIM\_SLAVEMODE\_GATED) || \(\backslash\)}
\DoxyCodeLine{07612           (sSlaveConfig-\/>SlaveMode == TIM\_SLAVEMODE\_COMBINED\_GATEDRESET))}
\DoxyCodeLine{07613       \{}
\DoxyCodeLine{07614         \textcolor{keywordflow}{return} HAL\_ERROR;}
\DoxyCodeLine{07615       \}}
\DoxyCodeLine{07616 }
\DoxyCodeLine{07617       \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{07618       tmpccer = htim-\/>Instance-\/>CCER;}
\DoxyCodeLine{07619       htim-\/>Instance-\/>CCER \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{07620       tmpccmr1 = htim-\/>Instance-\/>CCMR1;}
\DoxyCodeLine{07621 }
\DoxyCodeLine{07622       \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07623       tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{07624       tmpccmr1 |= ((sSlaveConfig-\/>TriggerFilter) << 4U);}
\DoxyCodeLine{07625 }
\DoxyCodeLine{07626       \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{07627       htim-\/>Instance-\/>CCMR1 = tmpccmr1;}
\DoxyCodeLine{07628       htim-\/>Instance-\/>CCER = tmpccer;}
\DoxyCodeLine{07629       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07630     \}}
\DoxyCodeLine{07631 }
\DoxyCodeLine{07632     \textcolor{keywordflow}{case} TIM\_TS\_TI1FP1:}
\DoxyCodeLine{07633     \{}
\DoxyCodeLine{07634       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{07635       assert\_param(IS\_TIM\_CC1\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{07636       assert\_param(IS\_TIM\_TRIGGERPOLARITY(sSlaveConfig-\/>TriggerPolarity));}
\DoxyCodeLine{07637       assert\_param(IS\_TIM\_TRIGGERFILTER(sSlaveConfig-\/>TriggerFilter));}
\DoxyCodeLine{07638 }
\DoxyCodeLine{07639       \textcolor{comment}{/* Configure TI1 Filter and Polarity */}}
\DoxyCodeLine{07640       TIM\_TI1\_ConfigInputStage(htim-\/>Instance,}
\DoxyCodeLine{07641                                sSlaveConfig-\/>TriggerPolarity,}
\DoxyCodeLine{07642                                sSlaveConfig-\/>TriggerFilter);}
\DoxyCodeLine{07643       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07644     \}}
\DoxyCodeLine{07645 }
\DoxyCodeLine{07646     \textcolor{keywordflow}{case} TIM\_TS\_TI2FP2:}
\DoxyCodeLine{07647     \{}
\DoxyCodeLine{07648       \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{07649       assert\_param(IS\_TIM\_CC2\_INSTANCE(htim-\/>Instance));}
\DoxyCodeLine{07650       assert\_param(IS\_TIM\_TRIGGERPOLARITY(sSlaveConfig-\/>TriggerPolarity));}
\DoxyCodeLine{07651       assert\_param(IS\_TIM\_TRIGGERFILTER(sSlaveConfig-\/>TriggerFilter));}
\DoxyCodeLine{07652 }
\DoxyCodeLine{07653       \textcolor{comment}{/* Configure TI2 Filter and Polarity */}}
\DoxyCodeLine{07654       TIM\_TI2\_ConfigInputStage(htim-\/>Instance,}
\DoxyCodeLine{07655                                sSlaveConfig-\/>TriggerPolarity,}
\DoxyCodeLine{07656                                sSlaveConfig-\/>TriggerFilter);}
\DoxyCodeLine{07657       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07658     \}}
\DoxyCodeLine{07659 }
\DoxyCodeLine{07660     \textcolor{keywordflow}{case} TIM\_TS\_ITR0:}
\DoxyCodeLine{07661     \textcolor{keywordflow}{case} TIM\_TS\_ITR1:}
\DoxyCodeLine{07662     \textcolor{keywordflow}{case} TIM\_TS\_ITR2:}
\DoxyCodeLine{07663     \textcolor{keywordflow}{case} TIM\_TS\_ITR3:}
\DoxyCodeLine{07664 \textcolor{preprocessor}{\#if defined (TIM5)}}
\DoxyCodeLine{07665     \textcolor{keywordflow}{case} TIM\_TS\_ITR4:}
\DoxyCodeLine{07666 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07667     \textcolor{keywordflow}{case} TIM\_TS\_ITR5:}
\DoxyCodeLine{07668     \textcolor{keywordflow}{case} TIM\_TS\_ITR6:}
\DoxyCodeLine{07669     \textcolor{keywordflow}{case} TIM\_TS\_ITR7:}
\DoxyCodeLine{07670     \textcolor{keywordflow}{case} TIM\_TS\_ITR8:}
\DoxyCodeLine{07671 \textcolor{preprocessor}{\#if defined (TIM20)}}
\DoxyCodeLine{07672     \textcolor{keywordflow}{case} TIM\_TS\_ITR9:}
\DoxyCodeLine{07673 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* TIM20 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07674 \textcolor{preprocessor}{\#if defined (HRTIM1)}}
\DoxyCodeLine{07675     \textcolor{keywordflow}{case} TIM\_TS\_ITR10:}
\DoxyCodeLine{07676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07677     \textcolor{keywordflow}{case} TIM\_TS\_ITR11:}
\DoxyCodeLine{07678     \{}
\DoxyCodeLine{07679       \textcolor{comment}{/* Check the parameter */}}
\DoxyCodeLine{07680       assert\_param(IS\_TIM\_INTERNAL\_TRIGGEREVENT\_INSTANCE((htim-\/>Instance), sSlaveConfig-\/>InputTrigger));}
\DoxyCodeLine{07681       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07682     \}}
\DoxyCodeLine{07683 }
\DoxyCodeLine{07684     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{07685       status = HAL\_ERROR;}
\DoxyCodeLine{07686       \textcolor{keywordflow}{break};}
\DoxyCodeLine{07687   \}}
\DoxyCodeLine{07688 }
\DoxyCodeLine{07689   \textcolor{keywordflow}{return} status;}
\DoxyCodeLine{07690 \}}
\DoxyCodeLine{07691 }
\DoxyCodeLine{07712 \textcolor{keywordtype}{void} TIM\_TI1\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{07713                        uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07714 \{}
\DoxyCodeLine{07715   uint32\_t tmpccmr1;}
\DoxyCodeLine{07716   uint32\_t tmpccer;}
\DoxyCodeLine{07717 }
\DoxyCodeLine{07718   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{07719   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{07720   tmpccmr1 = TIMx-\/>CCMR1;}
\DoxyCodeLine{07721   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07722 }
\DoxyCodeLine{07723   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{07724   \textcolor{keywordflow}{if} (IS\_TIM\_CC2\_INSTANCE(TIMx) != RESET)}
\DoxyCodeLine{07725   \{}
\DoxyCodeLine{07726     tmpccmr1 \&= \string~TIM\_CCMR1\_CC1S;}
\DoxyCodeLine{07727     tmpccmr1 |= TIM\_ICSelection;}
\DoxyCodeLine{07728   \}}
\DoxyCodeLine{07729   \textcolor{keywordflow}{else}}
\DoxyCodeLine{07730   \{}
\DoxyCodeLine{07731     tmpccmr1 |= TIM\_CCMR1\_CC1S\_0;}
\DoxyCodeLine{07732   \}}
\DoxyCodeLine{07733 }
\DoxyCodeLine{07734   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07735   tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{07736   tmpccmr1 |= ((TIM\_ICFilter << 4U) \& TIM\_CCMR1\_IC1F);}
\DoxyCodeLine{07737 }
\DoxyCodeLine{07738   \textcolor{comment}{/* Select the Polarity and set the CC1E Bit */}}
\DoxyCodeLine{07739   tmpccer \&= \string~(TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP);}
\DoxyCodeLine{07740   tmpccer |= (TIM\_ICPolarity \& (TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP));}
\DoxyCodeLine{07741 }
\DoxyCodeLine{07742   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{07743   TIMx-\/>CCMR1 = tmpccmr1;}
\DoxyCodeLine{07744   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07745 \}}
\DoxyCodeLine{07746 }
\DoxyCodeLine{07759 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI1\_ConfigInputStage(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07760 \{}
\DoxyCodeLine{07761   uint32\_t tmpccmr1;}
\DoxyCodeLine{07762   uint32\_t tmpccer;}
\DoxyCodeLine{07763 }
\DoxyCodeLine{07764   \textcolor{comment}{/* Disable the Channel 1: Reset the CC1E Bit */}}
\DoxyCodeLine{07765   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07766   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC1E;}
\DoxyCodeLine{07767   tmpccmr1 = TIMx-\/>CCMR1;}
\DoxyCodeLine{07768 }
\DoxyCodeLine{07769   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07770   tmpccmr1 \&= \string~TIM\_CCMR1\_IC1F;}
\DoxyCodeLine{07771   tmpccmr1 |= (TIM\_ICFilter << 4U);}
\DoxyCodeLine{07772 }
\DoxyCodeLine{07773   \textcolor{comment}{/* Select the Polarity and set the CC1E Bit */}}
\DoxyCodeLine{07774   tmpccer \&= \string~(TIM\_CCER\_CC1P | TIM\_CCER\_CC1NP);}
\DoxyCodeLine{07775   tmpccer |= TIM\_ICPolarity;}
\DoxyCodeLine{07776 }
\DoxyCodeLine{07777   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{07778   TIMx-\/>CCMR1 = tmpccmr1;}
\DoxyCodeLine{07779   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07780 \}}
\DoxyCodeLine{07781 }
\DoxyCodeLine{07802 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{07803                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07804 \{}
\DoxyCodeLine{07805   uint32\_t tmpccmr1;}
\DoxyCodeLine{07806   uint32\_t tmpccer;}
\DoxyCodeLine{07807 }
\DoxyCodeLine{07808   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{07809   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{07810   tmpccmr1 = TIMx-\/>CCMR1;}
\DoxyCodeLine{07811   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07812 }
\DoxyCodeLine{07813   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{07814   tmpccmr1 \&= \string~TIM\_CCMR1\_CC2S;}
\DoxyCodeLine{07815   tmpccmr1 |= (TIM\_ICSelection << 8U);}
\DoxyCodeLine{07816 }
\DoxyCodeLine{07817   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07818   tmpccmr1 \&= \string~TIM\_CCMR1\_IC2F;}
\DoxyCodeLine{07819   tmpccmr1 |= ((TIM\_ICFilter << 12U) \& TIM\_CCMR1\_IC2F);}
\DoxyCodeLine{07820 }
\DoxyCodeLine{07821   \textcolor{comment}{/* Select the Polarity and set the CC2E Bit */}}
\DoxyCodeLine{07822   tmpccer \&= \string~(TIM\_CCER\_CC2P | TIM\_CCER\_CC2NP);}
\DoxyCodeLine{07823   tmpccer |= ((TIM\_ICPolarity << 4U) \& (TIM\_CCER\_CC2P | TIM\_CCER\_CC2NP));}
\DoxyCodeLine{07824 }
\DoxyCodeLine{07825   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{07826   TIMx-\/>CCMR1 = tmpccmr1 ;}
\DoxyCodeLine{07827   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07828 \}}
\DoxyCodeLine{07829 }
\DoxyCodeLine{07842 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI2\_ConfigInputStage(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07843 \{}
\DoxyCodeLine{07844   uint32\_t tmpccmr1;}
\DoxyCodeLine{07845   uint32\_t tmpccer;}
\DoxyCodeLine{07846 }
\DoxyCodeLine{07847   \textcolor{comment}{/* Disable the Channel 2: Reset the CC2E Bit */}}
\DoxyCodeLine{07848   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC2E;}
\DoxyCodeLine{07849   tmpccmr1 = TIMx-\/>CCMR1;}
\DoxyCodeLine{07850   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07851 }
\DoxyCodeLine{07852   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07853   tmpccmr1 \&= \string~TIM\_CCMR1\_IC2F;}
\DoxyCodeLine{07854   tmpccmr1 |= (TIM\_ICFilter << 12U);}
\DoxyCodeLine{07855 }
\DoxyCodeLine{07856   \textcolor{comment}{/* Select the Polarity and set the CC2E Bit */}}
\DoxyCodeLine{07857   tmpccer \&= \string~(TIM\_CCER\_CC2P | TIM\_CCER\_CC2NP);}
\DoxyCodeLine{07858   tmpccer |= (TIM\_ICPolarity << 4U);}
\DoxyCodeLine{07859 }
\DoxyCodeLine{07860   \textcolor{comment}{/* Write to TIMx CCMR1 and CCER registers */}}
\DoxyCodeLine{07861   TIMx-\/>CCMR1 = tmpccmr1 ;}
\DoxyCodeLine{07862   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07863 \}}
\DoxyCodeLine{07864 }
\DoxyCodeLine{07885 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI3\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{07886                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07887 \{}
\DoxyCodeLine{07888   uint32\_t tmpccmr2;}
\DoxyCodeLine{07889   uint32\_t tmpccer;}
\DoxyCodeLine{07890 }
\DoxyCodeLine{07891   \textcolor{comment}{/* Disable the Channel 3: Reset the CC3E Bit */}}
\DoxyCodeLine{07892   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC3E;}
\DoxyCodeLine{07893   tmpccmr2 = TIMx-\/>CCMR2;}
\DoxyCodeLine{07894   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07895 }
\DoxyCodeLine{07896   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{07897   tmpccmr2 \&= \string~TIM\_CCMR2\_CC3S;}
\DoxyCodeLine{07898   tmpccmr2 |= TIM\_ICSelection;}
\DoxyCodeLine{07899 }
\DoxyCodeLine{07900   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07901   tmpccmr2 \&= \string~TIM\_CCMR2\_IC3F;}
\DoxyCodeLine{07902   tmpccmr2 |= ((TIM\_ICFilter << 4U) \& TIM\_CCMR2\_IC3F);}
\DoxyCodeLine{07903 }
\DoxyCodeLine{07904   \textcolor{comment}{/* Select the Polarity and set the CC3E Bit */}}
\DoxyCodeLine{07905   tmpccer \&= \string~(TIM\_CCER\_CC3P | TIM\_CCER\_CC3NP);}
\DoxyCodeLine{07906   tmpccer |= ((TIM\_ICPolarity << 8U) \& (TIM\_CCER\_CC3P | TIM\_CCER\_CC3NP));}
\DoxyCodeLine{07907 }
\DoxyCodeLine{07908   \textcolor{comment}{/* Write to TIMx CCMR2 and CCER registers */}}
\DoxyCodeLine{07909   TIMx-\/>CCMR2 = tmpccmr2;}
\DoxyCodeLine{07910   TIMx-\/>CCER = tmpccer;}
\DoxyCodeLine{07911 \}}
\DoxyCodeLine{07912 }
\DoxyCodeLine{07933 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_TI4\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ICPolarity, uint32\_t TIM\_ICSelection,}
\DoxyCodeLine{07934                               uint32\_t TIM\_ICFilter)}
\DoxyCodeLine{07935 \{}
\DoxyCodeLine{07936   uint32\_t tmpccmr2;}
\DoxyCodeLine{07937   uint32\_t tmpccer;}
\DoxyCodeLine{07938 }
\DoxyCodeLine{07939   \textcolor{comment}{/* Disable the Channel 4: Reset the CC4E Bit */}}
\DoxyCodeLine{07940   TIMx-\/>CCER \&= \string~TIM\_CCER\_CC4E;}
\DoxyCodeLine{07941   tmpccmr2 = TIMx-\/>CCMR2;}
\DoxyCodeLine{07942   tmpccer = TIMx-\/>CCER;}
\DoxyCodeLine{07943 }
\DoxyCodeLine{07944   \textcolor{comment}{/* Select the Input */}}
\DoxyCodeLine{07945   tmpccmr2 \&= \string~TIM\_CCMR2\_CC4S;}
\DoxyCodeLine{07946   tmpccmr2 |= (TIM\_ICSelection << 8U);}
\DoxyCodeLine{07947 }
\DoxyCodeLine{07948   \textcolor{comment}{/* Set the filter */}}
\DoxyCodeLine{07949   tmpccmr2 \&= \string~TIM\_CCMR2\_IC4F;}
\DoxyCodeLine{07950   tmpccmr2 |= ((TIM\_ICFilter << 12U) \& TIM\_CCMR2\_IC4F);}
\DoxyCodeLine{07951 }
\DoxyCodeLine{07952   \textcolor{comment}{/* Select the Polarity and set the CC4E Bit */}}
\DoxyCodeLine{07953   tmpccer \&= \string~(TIM\_CCER\_CC4P | TIM\_CCER\_CC4NP);}
\DoxyCodeLine{07954   tmpccer |= ((TIM\_ICPolarity << 12U) \& (TIM\_CCER\_CC4P | TIM\_CCER\_CC4NP));}
\DoxyCodeLine{07955 }
\DoxyCodeLine{07956   \textcolor{comment}{/* Write to TIMx CCMR2 and CCER registers */}}
\DoxyCodeLine{07957   TIMx-\/>CCMR2 = tmpccmr2;}
\DoxyCodeLine{07958   TIMx-\/>CCER = tmpccer ;}
\DoxyCodeLine{07959 \}}
\DoxyCodeLine{07960 }
\DoxyCodeLine{07987 \textcolor{keyword}{static} \textcolor{keywordtype}{void} TIM\_ITRx\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t InputTriggerSource)}
\DoxyCodeLine{07988 \{}
\DoxyCodeLine{07989   uint32\_t tmpsmcr;}
\DoxyCodeLine{07990 }
\DoxyCodeLine{07991   \textcolor{comment}{/* Get the TIMx SMCR register value */}}
\DoxyCodeLine{07992   tmpsmcr = TIMx-\/>SMCR;}
\DoxyCodeLine{07993   \textcolor{comment}{/* Reset the TS Bits */}}
\DoxyCodeLine{07994   tmpsmcr \&= \string~TIM\_SMCR\_TS;}
\DoxyCodeLine{07995   \textcolor{comment}{/* Set the Input Trigger source and the slave mode*/}}
\DoxyCodeLine{07996   tmpsmcr |= (InputTriggerSource | TIM\_SLAVEMODE\_EXTERNAL1);}
\DoxyCodeLine{07997   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{07998   TIMx-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{07999 \}}
\DoxyCodeLine{08017 \textcolor{keywordtype}{void} TIM\_ETR\_SetConfig(TIM\_TypeDef *TIMx, uint32\_t TIM\_ExtTRGPrescaler,}
\DoxyCodeLine{08018                        uint32\_t TIM\_ExtTRGPolarity, uint32\_t ExtTRGFilter)}
\DoxyCodeLine{08019 \{}
\DoxyCodeLine{08020   uint32\_t tmpsmcr;}
\DoxyCodeLine{08021 }
\DoxyCodeLine{08022   tmpsmcr = TIMx-\/>SMCR;}
\DoxyCodeLine{08023 }
\DoxyCodeLine{08024   \textcolor{comment}{/* Reset the ETR Bits */}}
\DoxyCodeLine{08025   tmpsmcr \&= \string~(TIM\_SMCR\_ETF | TIM\_SMCR\_ETPS | TIM\_SMCR\_ECE | TIM\_SMCR\_ETP);}
\DoxyCodeLine{08026 }
\DoxyCodeLine{08027   \textcolor{comment}{/* Set the Prescaler, the Filter value and the Polarity */}}
\DoxyCodeLine{08028   tmpsmcr |= (uint32\_t)(TIM\_ExtTRGPrescaler | (TIM\_ExtTRGPolarity | (ExtTRGFilter << 8U)));}
\DoxyCodeLine{08029 }
\DoxyCodeLine{08030   \textcolor{comment}{/* Write to TIMx SMCR */}}
\DoxyCodeLine{08031   TIMx-\/>SMCR = tmpsmcr;}
\DoxyCodeLine{08032 \}}
\DoxyCodeLine{08033 }
\DoxyCodeLine{08049 \textcolor{keywordtype}{void} TIM\_CCxChannelCmd(TIM\_TypeDef *TIMx, uint32\_t Channel, uint32\_t ChannelState)}
\DoxyCodeLine{08050 \{}
\DoxyCodeLine{08051   uint32\_t tmp;}
\DoxyCodeLine{08052 }
\DoxyCodeLine{08053   \textcolor{comment}{/* Check the parameters */}}
\DoxyCodeLine{08054   assert\_param(IS\_TIM\_CC1\_INSTANCE(TIMx));}
\DoxyCodeLine{08055   assert\_param(IS\_TIM\_CHANNELS(Channel));}
\DoxyCodeLine{08056 }
\DoxyCodeLine{08057   tmp = TIM\_CCER\_CC1E << (Channel \& 0x1FU); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{08058 }
\DoxyCodeLine{08059   \textcolor{comment}{/* Reset the CCxE Bit */}}
\DoxyCodeLine{08060   TIMx-\/>CCER \&= \string~tmp;}
\DoxyCodeLine{08061 }
\DoxyCodeLine{08062   \textcolor{comment}{/* Set or reset the CCxE Bit */}}
\DoxyCodeLine{08063   TIMx-\/>CCER |= (uint32\_t)(ChannelState << (Channel \& 0x1FU)); \textcolor{comment}{/* 0x1FU = 31 bits max shift */}}
\DoxyCodeLine{08064 \}}
\DoxyCodeLine{08065 }
\DoxyCodeLine{08066 \textcolor{preprocessor}{\#if (USE\_HAL\_TIM\_REGISTER\_CALLBACKS == 1)}}
\DoxyCodeLine{08073 \textcolor{keywordtype}{void} TIM\_ResetCallback(TIM\_HandleTypeDef *htim)}
\DoxyCodeLine{08074 \{}
\DoxyCodeLine{08075   \textcolor{comment}{/* Reset the TIM callback to the legacy weak callbacks */}}
\DoxyCodeLine{08076   htim-\/>PeriodElapsedCallback             = HAL\_TIM\_PeriodElapsedCallback;}
\DoxyCodeLine{08077   htim-\/>PeriodElapsedHalfCpltCallback     = HAL\_TIM\_PeriodElapsedHalfCpltCallback;}
\DoxyCodeLine{08078   htim-\/>TriggerCallback                   = HAL\_TIM\_TriggerCallback;}
\DoxyCodeLine{08079   htim-\/>TriggerHalfCpltCallback           = HAL\_TIM\_TriggerHalfCpltCallback;}
\DoxyCodeLine{08080   htim-\/>IC\_CaptureCallback                = HAL\_TIM\_IC\_CaptureCallback;}
\DoxyCodeLine{08081   htim-\/>IC\_CaptureHalfCpltCallback        = HAL\_TIM\_IC\_CaptureHalfCpltCallback;}
\DoxyCodeLine{08082   htim-\/>OC\_DelayElapsedCallback           = HAL\_TIM\_OC\_DelayElapsedCallback;}
\DoxyCodeLine{08083   htim-\/>PWM\_PulseFinishedCallback         = HAL\_TIM\_PWM\_PulseFinishedCallback;}
\DoxyCodeLine{08084   htim-\/>PWM\_PulseFinishedHalfCpltCallback = HAL\_TIM\_PWM\_PulseFinishedHalfCpltCallback;}
\DoxyCodeLine{08085   htim-\/>ErrorCallback                     = HAL\_TIM\_ErrorCallback;}
\DoxyCodeLine{08086   htim-\/>CommutationCallback               = HAL\_TIMEx\_CommutCallback;}
\DoxyCodeLine{08087   htim-\/>CommutationHalfCpltCallback       = HAL\_TIMEx\_CommutHalfCpltCallback;}
\DoxyCodeLine{08088   htim-\/>BreakCallback                     = HAL\_TIMEx\_BreakCallback;}
\DoxyCodeLine{08089   htim-\/>Break2Callback                    = HAL\_TIMEx\_Break2Callback;}
\DoxyCodeLine{08090   htim-\/>EncoderIndexCallback              = HAL\_TIMEx\_EncoderIndexCallback;}
\DoxyCodeLine{08091   htim-\/>DirectionChangeCallback           = HAL\_TIMEx\_DirectionChangeCallback;}
\DoxyCodeLine{08092   htim-\/>IndexErrorCallback                = HAL\_TIMEx\_IndexErrorCallback;}
\DoxyCodeLine{08093   htim-\/>TransitionErrorCallback           = HAL\_TIMEx\_TransitionErrorCallback;}
\DoxyCodeLine{08094 \}}
\DoxyCodeLine{08095 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_HAL\_TIM\_REGISTER\_CALLBACKS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08096 }
\DoxyCodeLine{08101 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HAL\_TIM\_MODULE\_ENABLED */}\textcolor{preprocessor}{}}

\end{DoxyCode}
