DAY-3
>>>>1.Problem statement
>>>>wire_decl
![Screenshot (307)](https://github.com/user-attachments/assets/6af56a63-7e60-4a23-91e6-4b15d59628f8)
Verilog Code
![Screenshot (306)](https://github.com/user-attachments/assets/afb542f1-3330-453f-8004-a0d34bef5a32)
Compile and simulate
![Screenshot (308)](https://github.com/user-attachments/assets/7904429e-9db0-472b-867a-ecefce15ef48)
>>>>2.coding for 7458 chip
![Screenshot (310)](https://github.com/user-attachments/assets/e5111088-b557-4443-9972-b7ebb382c84a)
verilog code
![Screenshot (309)](https://github.com/user-attachments/assets/f3167bcd-e436-4c0b-ad19-bf3f15c04fb7)
compile and simulate
