Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Thu Apr 02 00:25:46 2015
| Host         : rhea running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file spi_ctrl_utilization_synth.rpt -pb spi_ctrl_utilization_synth.pb
| Design       : spi_ctrl
| Device       : xc7k325t
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 3842 |     0 |    203800 |  1.88 |
|   LUT as Logic             | 3731 |     0 |    203800 |  1.83 |
|   LUT as Memory            |  111 |     0 |     64000 |  0.17 |
|     LUT as Distributed RAM |    8 |     0 |           |       |
|     LUT as Shift Register  |  103 |     0 |           |       |
| Slice Registers            | 4283 |     0 |    407600 |  1.05 |
|   Register as Flip Flop    | 4283 |     0 |    407600 |  1.05 |
|   Register as Latch        |    0 |     0 |    407600 |  0.00 |
| F7 Muxes                   |   80 |     0 |    101900 |  0.07 |
| F8 Muxes                   |   32 |     0 |     50950 |  0.06 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 11.5 |     0 |       445 |  2.58 |
|   RAMB36/FIFO*    |    9 |     0 |       445 |  2.02 |
|     RAMB36E1 only |    9 |       |           |       |
|   RAMB18          |    5 |     0 |       890 |  0.56 |
|     RAMB18E1 only |    5 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   40 |     0 |       500 |  8.00 |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        10 |  0.00 |
| PHASER_REF                  |    0 |     0 |        10 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        40 |  0.00 |
| IN_FIFO                     |    0 |     0 |        40 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        10 |  0.00 |
| IBUFGDS                     |    0 |     0 |       480 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        40 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        40 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       500 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    0 |     0 |       500 |  0.00 |
| OLOGIC                      |    1 |     0 |       500 |  0.20 |
|   ODDR                      |    1 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    0 |     0 |        10 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        10 |  0.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    0 |     0 |       168 |  0.00 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3276 |        Flop & Latch |
| LUT3     | 1022 |                 LUT |
| LUT6     |  907 |                 LUT |
| FDCE     |  841 |        Flop & Latch |
| LUT2     |  715 |                 LUT |
| LUT1     |  438 |                 LUT |
| LUT4     |  394 |                 LUT |
| LUT5     |  330 |                 LUT |
| CARRY4   |  273 |          CarryLogic |
| FDPE     |  104 |        Flop & Latch |
| SRL16E   |  103 |  Distributed Memory |
| MUXF7    |   80 |               MuxFx |
| FDSE     |   62 |        Flop & Latch |
| MUXF8    |   32 |               MuxFx |
| OBUF     |   21 |                  IO |
| IBUF     |   19 |                  IO |
| RAMB36E1 |    9 |        Block Memory |
| RAMS32   |    8 |  Distributed Memory |
| RAMB18E1 |    5 |        Block Memory |
| ODDR     |    1 |                  IO |
| OBUFT    |    1 |                  IO |
| BUFGCTRL |    1 |               Clock |
+----------+------+---------------------+


8. Black Boxes
--------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| clk_wiz_0 |    1 |
+-----------+------+


9. Instantiated Netlists
------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| SiTCP_XC7K_32K_BBT_V80 |    1 |
+------------------------+------+


