<stg><name>merge_trio_streams_FINAL_Pipeline_VITIS_LOOP_371_1</name>


<trans_list>

<trans id="268" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_req_dist = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_req_dist"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_req_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_req_id"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %output_dist_32bit_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_dist_32bit_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %output_dist_32bit_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_dist_32bit_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %output_dist_32bit_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_dist_32bit_V_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %id_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_1_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %id_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_2_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %id_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="id_3_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %stream1_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream1_read_count"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %stream2_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream2_read_count"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %stream3_read_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="stream3_read_count"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_id_output_write_resp_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_output_write_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %hiermerge_id_output_write_addr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_output_write_resp_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_dist_output_write_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %hiermerge_dist_output_write_addr, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_3_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_2_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %hiermerge_id_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %hiermerge_dist_istream_1_s, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:24 %dist_1_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dist_1_V

]]></Node>
<StgValue><ssdm name="dist_1_V_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %dist_2_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dist_2_V

]]></Node>
<StgValue><ssdm name="dist_2_V_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %dist_3_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dist_3_V

]]></Node>
<StgValue><ssdm name="dist_3_V_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %id_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_1

]]></Node>
<StgValue><ssdm name="id_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %id_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_2

]]></Node>
<StgValue><ssdm name="id_2_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %id_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %id_3

]]></Node>
<StgValue><ssdm name="id_3_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i32 1, i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i32 1, i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i32 1, i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i32 %id_3_read, i32 %id_3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i32 %id_2_read, i32 %id_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i32 %id_1_read, i32 %id_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i8 %dist_3_V_read, i8 %output_dist_32bit_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i8 %dist_2_V_read, i8 %output_dist_32bit_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i8 %dist_1_V_read, i8 %output_dist_32bit_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i32 9, i32 %i_req_id

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i32 9, i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i4 9, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:42 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %k_2 = load i4 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:10 %icmp_ln371 = icmp_eq  i4 %k_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:12 %br_ln371 = br i1 %icmp_ln371, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %k_3 = add i4 %k_2, i4 15

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln371 = store i4 %k_3, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:3 %output_dist_V = load i8 %output_dist_32bit_V

]]></Node>
<StgValue><ssdm name="output_dist_V"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:4 %dist_2_V_3 = load i8 %output_dist_32bit_V_1

]]></Node>
<StgValue><ssdm name="dist_2_V_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:5 %dist_3_V_3 = load i8 %output_dist_32bit_V_2

]]></Node>
<StgValue><ssdm name="dist_3_V_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:6 %stream1_read_count_3 = load i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="stream1_read_count_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:7 %stream2_read_count_3 = load i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="stream2_read_count_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:8 %stream3_read_count_3 = load i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="stream3_read_count_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:1 %icmp_ln1652 = icmp_slt  i8 %dist_2_V_3, i8 %output_dist_V

]]></Node>
<StgValue><ssdm name="icmp_ln1652"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:2 %xor_ln1652 = xor i1 %icmp_ln1652, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:3 %icmp_ln1652_1 = icmp_slt  i8 %dist_3_V_3, i8 %output_dist_V

]]></Node>
<StgValue><ssdm name="icmp_ln1652_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:4 %xor_ln1652_1 = xor i1 %icmp_ln1652_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split:5 %and_ln373 = and i1 %xor_ln1652, i1 %xor_ln1652_1

]]></Node>
<StgValue><ssdm name="and_ln373"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:8 %br_ln373 = br i1 %and_ln373, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:0 %icmp_ln1652_2 = icmp_slt  i8 %dist_3_V_3, i8 %dist_2_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln1652_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:1 %xor_ln1652_2 = xor i1 %icmp_ln1652_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else:2 %icmp_ln1652_3 = icmp_slt  i8 %output_dist_V, i8 %dist_2_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln1652_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:3 %xor_ln1652_3 = xor i1 %icmp_ln1652_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1652_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:4 %and_ln390 = and i1 %xor_ln1652_2, i1 %xor_ln1652_3

]]></Node>
<StgValue><ssdm name="and_ln390"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:5 %br_ln390 = br i1 %and_ln390, void %if.else78, void %if.then70

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i396:1 %tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i396:2 %br_ln131 = br i1 %tmp_6, void %if.end17.i409, void %if.then12.i400

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then12.i400:0 %empty_26 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
if.then12.i400:1 %br_ln133 = br void %if.end17.i409

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end35.i439:1 %tmp_16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end35.i439:2 %br_ln143 = br i1 %tmp_16, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451, void %if.then38.i443

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then38.i443:0 %empty_29 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.then38.i443:1 %br_ln145 = br void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451:0 %icmp_ln417 = icmp_slt  i32 %stream3_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then81:0 %stream3_read_count_4 = add i32 %stream3_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream3_read_count_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then81:1 %hiermerge_dist_istream_3_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_3_s_read"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="9">
<![CDATA[
if.then81:2 %dist_3_V_2 = trunc i9 %hiermerge_dist_istream_3_s_read

]]></Node>
<StgValue><ssdm name="dist_3_V_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:5 %store_ln422 = store i32 %stream3_read_count_4, i32 %stream3_read_count

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i536:1 %tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i536:2 %br_ln131 = br i1 %tmp_5, void %if.end17.i549, void %if.then12.i540

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then12.i540:0 %empty_20 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
if.then12.i540:1 %br_ln133 = br void %if.end17.i549

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end35.i579:1 %tmp_15 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end35.i579:2 %br_ln143 = br i1 %tmp_15, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591, void %if.then38.i583

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then38.i583:0 %empty_23 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
if.then38.i583:1 %br_ln145 = br void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591:0 %icmp_ln400 = icmp_slt  i32 %stream2_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then73:0 %stream2_read_count_4 = add i32 %stream2_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream2_read_count_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then73:1 %hiermerge_dist_istream_2_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_2_s_read"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="9">
<![CDATA[
if.then73:2 %dist_2_V_2 = trunc i9 %hiermerge_dist_istream_2_s_read

]]></Node>
<StgValue><ssdm name="dist_2_V_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then73:5 %store_ln405 = store i32 %stream2_read_count_4, i32 %stream2_read_count

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end.i682:1 %tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_dist_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i682:2 %br_ln131 = br i1 %tmp_9, void %if.end17.i695, void %if.then12.i686

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then12.i686:0 %empty_14 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
if.then12.i686:1 %br_ln133 = br void %if.end17.i695

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
if.end35.i725:1 %tmp_12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %hiermerge_id_output_write_resp_s, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end35.i725:2 %br_ln143 = br i1 %tmp_12, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737, void %if.then38.i729

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="0">
<![CDATA[
if.then38.i729:0 %empty_17 = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %hiermerge_id_output_write_resp_s

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
if.then38.i729:1 %br_ln145 = br void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737:0 %icmp_ln383 = icmp_slt  i32 %stream1_read_count_3, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then65:0 %stream1_read_count_4 = add i32 %stream1_read_count_3, i32 1

]]></Node>
<StgValue><ssdm name="stream1_read_count_4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then65:1 %hiermerge_dist_istream_1_s_read = read i9 @_ssdm_op_Read.ap_fifo.volatile.i9P0A, i9 %hiermerge_dist_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_dist_istream_1_s_read"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="9">
<![CDATA[
if.then65:2 %dist_1_V_2 = trunc i9 %hiermerge_dist_istream_1_s_read

]]></Node>
<StgValue><ssdm name="dist_1_V_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then65:5 %store_ln388 = store i32 %stream1_read_count_4, i32 %stream1_read_count

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %i_req_dist_8 = load i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="i_req_dist_8"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %i_req_id_8 = load i32 %i_req_id

]]></Node>
<StgValue><ssdm name="i_req_id_8"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:11 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln358 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln358"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:6 %icmp_ln123 = icmp_ult  i32 %i_req_dist_8, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:7 %icmp_ln135 = icmp_ult  i32 %i_req_id_8, i32 10

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
if.else78:0 %zext_ln368_2 = zext i8 %dist_3_V_3

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else78:1 %br_ln123 = br i1 %icmp_ln123, void %if.end.i396, void %land.lhs.true2.i373

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i373:0 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i373:1 %br_ln124 = br i1 %tmp_2, void %if.end.i396, void %land.lhs.true4.i378

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true4.i378:0 %tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true4.i378:1 %br_ln123 = br i1 %tmp_4, void %if.end.i396, void %if.then.i391

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
if.then.i391:0 %zext_ln127_2 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i391:1 %p_4 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i391:2 %empty_24 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_4

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i391:3 %p_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i391:4 %empty_25 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_5

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i391:5 %i_req_dist_11 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_11"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then.i391:6 %br_ln130 = br void %if.end.i396

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i396:0 %i_req_dist_3 = phi i32 %i_req_dist_11, void %if.then.i391, i32 %i_req_dist_8, void %if.else78, i32 %i_req_dist_8, void %land.lhs.true2.i373, i32 %i_req_dist_8, void %land.lhs.true4.i378

]]></Node>
<StgValue><ssdm name="i_req_dist_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end17.i409:0 %br_ln135 = br i1 %icmp_ln135, void %if.end35.i439, void %land.lhs.true21.i416

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true21.i416:0 %tmp_11 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true21.i416:1 %br_ln136 = br i1 %tmp_11, void %if.end35.i439, void %land.lhs.true24.i421

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true24.i421:0 %tmp_14 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true24.i421:1 %br_ln135 = br i1 %tmp_14, void %if.end35.i439, void %if.then27.i434

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then27.i434:0 %id_3_1_load_1 = load i32 %id_3_1

]]></Node>
<StgValue><ssdm name="id_3_1_load_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
if.then27.i434:1 %zext_ln139_2 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln139_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then27.i434:2 %p_9 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln139_2

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then27.i434:3 %empty_27 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_9

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then27.i434:4 %p_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_3_1_load_1

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then27.i434:5 %empty_28 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_10

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then27.i434:6 %i_req_id_11 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_11"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i434:7 %br_ln142 = br void %if.end35.i439

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end35.i439:0 %i_req_id_3 = phi i32 %i_req_id_11, void %if.then27.i434, i32 %i_req_id_8, void %if.end17.i409, i32 %i_req_id_8, void %land.lhs.true21.i416, i32 %i_req_id_8, void %land.lhs.true24.i421

]]></Node>
<StgValue><ssdm name="i_req_id_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451:1 %br_ln417 = br i1 %icmp_ln417, void %for.inc, void %if.then81

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then81:3 %hiermerge_id_istream_3_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_3_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_3_s_read"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="33">
<![CDATA[
if.then81:4 %id_3_2 = trunc i33 %hiermerge_id_istream_3_s_read

]]></Node>
<StgValue><ssdm name="id_3_2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:6 %store_ln422 = store i32 %id_3_2, i32 %id_3_1

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then81:7 %store_ln422 = store i8 %dist_3_V_2, i8 %output_dist_32bit_V_2

]]></Node>
<StgValue><ssdm name="store_ln422"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="0"/>
<literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.then81:8 %br_ln422 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
if.then70:0 %zext_ln368_1 = zext i8 %dist_2_V_3

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then70:1 %br_ln123 = br i1 %icmp_ln123, void %if.end.i536, void %land.lhs.true2.i513

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i513:0 %tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i513:1 %br_ln124 = br i1 %tmp_1, void %if.end.i536, void %land.lhs.true4.i518

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true4.i518:0 %tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true4.i518:1 %br_ln123 = br i1 %tmp_3, void %if.end.i536, void %if.then.i531

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
if.then.i531:0 %zext_ln127_1 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i531:1 %p_2 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i531:2 %empty_18 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_2

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i531:3 %p_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i531:4 %empty_19 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i531:5 %i_req_dist_10 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_10"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
if.then.i531:6 %br_ln130 = br void %if.end.i536

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i536:0 %i_req_dist_2 = phi i32 %i_req_dist_10, void %if.then.i531, i32 %i_req_dist_8, void %if.then70, i32 %i_req_dist_8, void %land.lhs.true2.i513, i32 %i_req_dist_8, void %land.lhs.true4.i518

]]></Node>
<StgValue><ssdm name="i_req_dist_2"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end17.i549:0 %br_ln135 = br i1 %icmp_ln135, void %if.end35.i579, void %land.lhs.true21.i556

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true21.i556:0 %tmp_10 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true21.i556:1 %br_ln136 = br i1 %tmp_10, void %if.end35.i579, void %land.lhs.true24.i561

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true24.i561:0 %tmp_13 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true24.i561:1 %br_ln135 = br i1 %tmp_13, void %if.end35.i579, void %if.then27.i574

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then27.i574:0 %id_2_1_load_1 = load i32 %id_2_1

]]></Node>
<StgValue><ssdm name="id_2_1_load_1"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="32">
<![CDATA[
if.then27.i574:1 %zext_ln139_1 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then27.i574:2 %p_7 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln139_1

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then27.i574:3 %empty_21 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_7

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then27.i574:4 %p_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_2_1_load_1

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then27.i574:5 %empty_22 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_8

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then27.i574:6 %i_req_id_10 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_10"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_10" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i574:7 %br_ln142 = br void %if.end35.i579

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end35.i579:0 %i_req_id_2 = phi i32 %i_req_id_10, void %if.then27.i574, i32 %i_req_id_8, void %if.end17.i549, i32 %i_req_id_8, void %land.lhs.true21.i556, i32 %i_req_id_8, void %land.lhs.true24.i561

]]></Node>
<StgValue><ssdm name="i_req_id_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591:1 %br_ln400 = br i1 %icmp_ln400, void %for.inc, void %if.then73

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then73:3 %hiermerge_id_istream_2_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_2_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_2_s_read"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="33">
<![CDATA[
if.then73:4 %id_2_2 = trunc i33 %hiermerge_id_istream_2_s_read

]]></Node>
<StgValue><ssdm name="id_2_2"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then73:6 %store_ln405 = store i32 %id_2_2, i32 %id_2_1

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then73:7 %store_ln405 = store i8 %dist_2_V_2, i8 %output_dist_32bit_V_1

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="0"/>
<literal name="and_ln390" val="1"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
if.then73:8 %br_ln405 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
if.then:0 %zext_ln368 = zext i8 %output_dist_V

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:1 %br_ln123 = br i1 %icmp_ln123, void %if.end.i682, void %land.lhs.true2.i659

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true2.i659:0 %tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_dist_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true2.i659:1 %br_ln124 = br i1 %tmp, void %if.end.i682, void %land.lhs.true4.i664

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true4.i664:0 %tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_dist_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true4.i664:1 %br_ln123 = br i1 %tmp_s, void %if.end.i682, void %if.then.i677

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="32">
<![CDATA[
if.then.i677:0 %zext_ln127 = zext i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then.i677:1 %p_s = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then.i677:2 %empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_dist_output_write_addr, i65 %p_s

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then.i677:3 %p_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then.i677:4 %empty_13 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_dist_output_write_data, i33 %p_1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i677:5 %i_req_dist_9 = add i32 %i_req_dist_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_dist_9"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln123" val="1"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
if.then.i677:6 %br_ln130 = br void %if.end.i682

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end.i682:0 %i_req_dist_1 = phi i32 %i_req_dist_9, void %if.then.i677, i32 %i_req_dist_8, void %if.then, i32 %i_req_dist_8, void %land.lhs.true2.i659, i32 %i_req_dist_8, void %land.lhs.true4.i664

]]></Node>
<StgValue><ssdm name="i_req_dist_1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end17.i695:0 %br_ln135 = br i1 %icmp_ln135, void %if.end35.i725, void %land.lhs.true21.i702

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
land.lhs.true21.i702:0 %tmp_7 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %hiermerge_id_output_write_addr, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true21.i702:1 %br_ln136 = br i1 %tmp_7, void %if.end35.i725, void %land.lhs.true24.i707

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
land.lhs.true24.i707:0 %tmp_8 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %hiermerge_id_output_write_data, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true24.i707:1 %br_ln135 = br i1 %tmp_8, void %if.end35.i725, void %if.then27.i720

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then27.i720:0 %id_1_1_load_1 = load i32 %id_1_1

]]></Node>
<StgValue><ssdm name="id_1_1_load_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="32">
<![CDATA[
if.then27.i720:1 %zext_ln139 = zext i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then27.i720:2 %p_6 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then27.i720:3 %empty_15 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %hiermerge_id_output_write_addr, i65 %p_6

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
if.then27.i720:4 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %id_1_1_load_1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
if.then27.i720:5 %empty_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_output_write_data, i33 %p_0

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then27.i720:6 %i_req_id_9 = add i32 %i_req_id_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="i_req_id_9"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln135" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
if.then27.i720:7 %br_ln142 = br void %if.end35.i725

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
if.end35.i725:0 %i_req_id_1 = phi i32 %i_req_id_9, void %if.then27.i720, i32 %i_req_id_8, void %if.end17.i695, i32 %i_req_id_8, void %land.lhs.true21.i702, i32 %i_req_id_8, void %land.lhs.true24.i707

]]></Node>
<StgValue><ssdm name="i_req_id_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737:1 %br_ln383 = br i1 %icmp_ln383, void %for.inc, void %if.then65

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then65:3 %hiermerge_id_istream_1_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %hiermerge_id_istream_1_s

]]></Node>
<StgValue><ssdm name="hiermerge_id_istream_1_s_read"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="33">
<![CDATA[
if.then65:4 %id_1_2 = trunc i33 %hiermerge_id_istream_1_s_read

]]></Node>
<StgValue><ssdm name="id_1_2"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then65:6 %store_ln388 = store i32 %id_1_2, i32 %id_1_1

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then65:7 %store_ln388 = store i8 %dist_1_V_2, i8 %output_dist_32bit_V

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln373" val="1"/>
<literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
if.then65:8 %br_ln388 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
for.inc:0 %i_req_dist_5 = phi i32 %i_req_dist_2, void %if.then73, i32 %i_req_dist_3, void %if.then81, i32 %i_req_dist_1, void %if.then65, i32 %i_req_dist_1, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737, i32 %i_req_dist_2, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591, i32 %i_req_dist_3, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451

]]></Node>
<StgValue><ssdm name="i_req_dist_5"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
for.inc:1 %i_req_id_5 = phi i32 %i_req_id_2, void %if.then73, i32 %i_req_id_3, void %if.then81, i32 %i_req_id_1, void %if.then65, i32 %i_req_id_1, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit737, i32 %i_req_id_2, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit591, i32 %i_req_id_3, void %_Z14write_out_mmapRN4tapa10async_mmapI7ap_uintILi32EEEERNS0_IiEE8ap_fixedILi8ELi3EL9ap_q_mode0EL9ap_o_mode0ELi0EEiRiSB_SB_SB_.exit451

]]></Node>
<StgValue><ssdm name="i_req_id_5"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln371 = store i32 %i_req_id_5, i32 %i_req_id

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln371 = store i32 %i_req_dist_5, i32 %i_req_dist

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
for.inc:6 %br_ln371 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %id_1_1_load = load i32 %id_1_1

]]></Node>
<StgValue><ssdm name="id_1_1_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:1 %id_2_1_load = load i32 %id_2_1

]]></Node>
<StgValue><ssdm name="id_2_1_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:2 %id_3_1_load = load i32 %id_3_1

]]></Node>
<StgValue><ssdm name="id_3_1_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:3 %write_ln419 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream3_read_count_out, i32 %stream3_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln419"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:4 %write_ln402 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream2_read_count_out, i32 %stream2_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:5 %write_ln385 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stream1_read_count_out, i32 %stream1_read_count_3

]]></Node>
<StgValue><ssdm name="write_ln385"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_3_1_out, i32 %id_3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_2_1_out, i32 %id_2_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %id_1_1_out, i32 %id_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:9 %write_ln141 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_req_id_out, i32 %i_req_id_8

]]></Node>
<StgValue><ssdm name="write_ln141"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:10 %write_ln129 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %i_req_dist_out, i32 %i_req_dist_8

]]></Node>
<StgValue><ssdm name="write_ln129"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end.exitStub:11 %write_ln1652 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %dist_3_V_4_out, i8 %dist_3_V_3

]]></Node>
<StgValue><ssdm name="write_ln1652"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end.exitStub:12 %write_ln1652 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %dist_2_V_4_out, i8 %dist_2_V_3

]]></Node>
<StgValue><ssdm name="write_ln1652"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.end.exitStub:13 %write_ln1652 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %dist_1_V_4_out, i8 %output_dist_V

]]></Node>
<StgValue><ssdm name="write_ln1652"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0">
<![CDATA[
for.end.exitStub:14 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
