// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module AgeDetector_21(
  input         clock,
  input         reset,
  input  [11:0] io_enq_0,
  input  [11:0] io_enq_1,
  input  [11:0] io_canIssue_0,
  output [11:0] io_out_0
);

  reg         age_0_1;
  reg         age_0_2;
  reg         age_0_3;
  reg         age_0_4;
  reg         age_0_5;
  reg         age_0_6;
  reg         age_0_7;
  reg         age_0_8;
  reg         age_0_9;
  reg         age_0_10;
  reg         age_0_11;
  reg         age_1_2;
  reg         age_1_3;
  reg         age_1_4;
  reg         age_1_5;
  reg         age_1_6;
  reg         age_1_7;
  reg         age_1_8;
  reg         age_1_9;
  reg         age_1_10;
  reg         age_1_11;
  reg         age_2_3;
  reg         age_2_4;
  reg         age_2_5;
  reg         age_2_6;
  reg         age_2_7;
  reg         age_2_8;
  reg         age_2_9;
  reg         age_2_10;
  reg         age_2_11;
  reg         age_3_4;
  reg         age_3_5;
  reg         age_3_6;
  reg         age_3_7;
  reg         age_3_8;
  reg         age_3_9;
  reg         age_3_10;
  reg         age_3_11;
  reg         age_4_5;
  reg         age_4_6;
  reg         age_4_7;
  reg         age_4_8;
  reg         age_4_9;
  reg         age_4_10;
  reg         age_4_11;
  reg         age_5_6;
  reg         age_5_7;
  reg         age_5_8;
  reg         age_5_9;
  reg         age_5_10;
  reg         age_5_11;
  reg         age_6_7;
  reg         age_6_8;
  reg         age_6_9;
  reg         age_6_10;
  reg         age_6_11;
  reg         age_7_8;
  reg         age_7_9;
  reg         age_7_10;
  reg         age_7_11;
  reg         age_8_9;
  reg         age_8_10;
  reg         age_8_11;
  reg         age_9_10;
  reg         age_9_11;
  reg         age_10_11;
  wire [11:0] _io_out_0_T_133 = ~io_canIssue_0;
  wire [11:0] _io_out_0_T_9 =
    {age_1_11,
     age_1_10,
     age_1_9,
     age_1_8,
     age_1_7,
     age_1_6,
     age_1_5,
     age_1_4,
     age_1_3,
     age_1_2,
     1'h1,
     ~age_0_1} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_17 =
    {age_2_11,
     age_2_10,
     age_2_9,
     age_2_8,
     age_2_7,
     age_2_6,
     age_2_5,
     age_2_4,
     age_2_3,
     1'h1,
     ~age_1_2,
     ~age_0_2} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_26 =
    {age_3_11,
     age_3_10,
     age_3_9,
     age_3_8,
     age_3_7,
     age_3_6,
     age_3_5,
     age_3_4,
     1'h1,
     ~age_2_3,
     ~age_1_3,
     ~age_0_3} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_36 =
    {age_4_11,
     age_4_10,
     age_4_9,
     age_4_8,
     age_4_7,
     age_4_6,
     age_4_5,
     1'h1,
     ~age_3_4,
     ~age_2_4,
     ~age_1_4,
     ~age_0_4} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_47 =
    {age_5_11,
     age_5_10,
     age_5_9,
     age_5_8,
     age_5_7,
     age_5_6,
     1'h1,
     ~age_4_5,
     ~age_3_5,
     ~age_2_5,
     ~age_1_5,
     ~age_0_5} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_59 =
    {age_6_11,
     age_6_10,
     age_6_9,
     age_6_8,
     age_6_7,
     1'h1,
     ~age_5_6,
     ~age_4_6,
     ~age_3_6,
     ~age_2_6,
     ~age_1_6,
     ~age_0_6} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_72 =
    {age_7_11,
     age_7_10,
     age_7_9,
     age_7_8,
     1'h1,
     ~age_6_7,
     ~age_5_7,
     ~age_4_7,
     ~age_3_7,
     ~age_2_7,
     ~age_1_7,
     ~age_0_7} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_86 =
    {age_8_11,
     age_8_10,
     age_8_9,
     1'h1,
     ~age_7_8,
     ~age_6_8,
     ~age_5_8,
     ~age_4_8,
     ~age_3_8,
     ~age_2_8,
     ~age_1_8,
     ~age_0_8} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_101 =
    {age_9_11,
     age_9_10,
     1'h1,
     ~age_8_9,
     ~age_7_9,
     ~age_6_9,
     ~age_5_9,
     ~age_4_9,
     ~age_3_9,
     ~age_2_9,
     ~age_1_9,
     ~age_0_9} | _io_out_0_T_133;
  wire [11:0] _io_out_0_T_117 =
    {age_10_11,
     1'h1,
     ~age_9_10,
     ~age_8_10,
     ~age_7_10,
     ~age_6_10,
     ~age_5_10,
     ~age_4_10,
     ~age_3_10,
     ~age_2_10,
     ~age_1_10,
     ~age_0_10} | _io_out_0_T_133;
  wire [1:0]  _GEN = {io_enq_1[0], io_enq_0[0]};
  wire [1:0]  _GEN_0 = {io_enq_1[1], io_enq_0[1]};
  wire        _GEN_1 = _GEN == 2'h0;
  wire [1:0]  _GEN_2 = {io_enq_1[2], io_enq_0[2]};
  wire [1:0]  _GEN_3 = {io_enq_1[3], io_enq_0[3]};
  wire [1:0]  _GEN_4 = {io_enq_1[4], io_enq_0[4]};
  wire [1:0]  _GEN_5 = {io_enq_1[5], io_enq_0[5]};
  wire [1:0]  _GEN_6 = {io_enq_1[6], io_enq_0[6]};
  wire [1:0]  _GEN_7 = {io_enq_1[7], io_enq_0[7]};
  wire [1:0]  _GEN_8 = {io_enq_1[8], io_enq_0[8]};
  wire [1:0]  _GEN_9 = {io_enq_1[9], io_enq_0[9]};
  wire [1:0]  _GEN_10 = {io_enq_1[10], io_enq_0[10]};
  wire [1:0]  _GEN_11 = {io_enq_1[11], io_enq_0[11]};
  wire        _GEN_12 = _GEN_0 == 2'h0;
  wire        _GEN_13 = _GEN_2 == 2'h0;
  wire        _GEN_14 = _GEN_3 == 2'h0;
  wire        _GEN_15 = _GEN_4 == 2'h0;
  wire        _GEN_16 = _GEN_5 == 2'h0;
  wire        _GEN_17 = _GEN_6 == 2'h0;
  wire        _GEN_18 = _GEN_7 == 2'h0;
  wire        _GEN_19 = _GEN_8 == 2'h0;
  wire        _GEN_20 = _GEN_9 == 2'h0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      age_0_1 <= 1'h0;
      age_0_2 <= 1'h0;
      age_0_3 <= 1'h0;
      age_0_4 <= 1'h0;
      age_0_5 <= 1'h0;
      age_0_6 <= 1'h0;
      age_0_7 <= 1'h0;
      age_0_8 <= 1'h0;
      age_0_9 <= 1'h0;
      age_0_10 <= 1'h0;
      age_0_11 <= 1'h0;
      age_1_2 <= 1'h0;
      age_1_3 <= 1'h0;
      age_1_4 <= 1'h0;
      age_1_5 <= 1'h0;
      age_1_6 <= 1'h0;
      age_1_7 <= 1'h0;
      age_1_8 <= 1'h0;
      age_1_9 <= 1'h0;
      age_1_10 <= 1'h0;
      age_1_11 <= 1'h0;
      age_2_3 <= 1'h0;
      age_2_4 <= 1'h0;
      age_2_5 <= 1'h0;
      age_2_6 <= 1'h0;
      age_2_7 <= 1'h0;
      age_2_8 <= 1'h0;
      age_2_9 <= 1'h0;
      age_2_10 <= 1'h0;
      age_2_11 <= 1'h0;
      age_3_4 <= 1'h0;
      age_3_5 <= 1'h0;
      age_3_6 <= 1'h0;
      age_3_7 <= 1'h0;
      age_3_8 <= 1'h0;
      age_3_9 <= 1'h0;
      age_3_10 <= 1'h0;
      age_3_11 <= 1'h0;
      age_4_5 <= 1'h0;
      age_4_6 <= 1'h0;
      age_4_7 <= 1'h0;
      age_4_8 <= 1'h0;
      age_4_9 <= 1'h0;
      age_4_10 <= 1'h0;
      age_4_11 <= 1'h0;
      age_5_6 <= 1'h0;
      age_5_7 <= 1'h0;
      age_5_8 <= 1'h0;
      age_5_9 <= 1'h0;
      age_5_10 <= 1'h0;
      age_5_11 <= 1'h0;
      age_6_7 <= 1'h0;
      age_6_8 <= 1'h0;
      age_6_9 <= 1'h0;
      age_6_10 <= 1'h0;
      age_6_11 <= 1'h0;
      age_7_8 <= 1'h0;
      age_7_9 <= 1'h0;
      age_7_10 <= 1'h0;
      age_7_11 <= 1'h0;
      age_8_9 <= 1'h0;
      age_8_10 <= 1'h0;
      age_8_11 <= 1'h0;
      age_9_10 <= 1'h0;
      age_9_11 <= 1'h0;
      age_10_11 <= 1'h0;
    end
    else begin
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[1], io_enq_0[1]})) begin
        if ((|_GEN) & (|_GEN_0))
          age_0_1 <= ~(io_enq_1[0] & io_enq_0[1]);
        else
          age_0_1 <= _GEN_1 & ((|_GEN_0) | age_0_1);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[2], io_enq_0[2]})) begin
        if ((|_GEN) & (|_GEN_2))
          age_0_2 <= ~(io_enq_1[0] & io_enq_0[2]);
        else
          age_0_2 <= _GEN_1 & ((|_GEN_2) | age_0_2);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[3], io_enq_0[3]})) begin
        if ((|_GEN) & (|_GEN_3))
          age_0_3 <= ~(io_enq_1[0] & io_enq_0[3]);
        else
          age_0_3 <= _GEN_1 & ((|_GEN_3) | age_0_3);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[4], io_enq_0[4]})) begin
        if ((|_GEN) & (|_GEN_4))
          age_0_4 <= ~(io_enq_1[0] & io_enq_0[4]);
        else
          age_0_4 <= _GEN_1 & ((|_GEN_4) | age_0_4);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[5], io_enq_0[5]})) begin
        if ((|_GEN) & (|_GEN_5))
          age_0_5 <= ~(io_enq_1[0] & io_enq_0[5]);
        else
          age_0_5 <= _GEN_1 & ((|_GEN_5) | age_0_5);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN) & (|_GEN_6))
          age_0_6 <= ~(io_enq_1[0] & io_enq_0[6]);
        else
          age_0_6 <= _GEN_1 & ((|_GEN_6) | age_0_6);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN) & (|_GEN_7))
          age_0_7 <= ~(io_enq_1[0] & io_enq_0[7]);
        else
          age_0_7 <= _GEN_1 & ((|_GEN_7) | age_0_7);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN) & (|_GEN_8))
          age_0_8 <= ~(io_enq_1[0] & io_enq_0[8]);
        else
          age_0_8 <= _GEN_1 & ((|_GEN_8) | age_0_8);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN) & (|_GEN_9))
          age_0_9 <= ~(io_enq_1[0] & io_enq_0[9]);
        else
          age_0_9 <= _GEN_1 & ((|_GEN_9) | age_0_9);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN) & (|_GEN_10))
          age_0_10 <= ~(io_enq_1[0] & io_enq_0[10]);
        else
          age_0_10 <= _GEN_1 & ((|_GEN_10) | age_0_10);
      end
      if ((|{io_enq_1[0], io_enq_0[0]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN) & (|_GEN_11))
          age_0_11 <= ~(io_enq_1[0] & io_enq_0[11]);
        else
          age_0_11 <= _GEN_1 & ((|_GEN_11) | age_0_11);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[2], io_enq_0[2]})) begin
        if ((|_GEN_0) & (|_GEN_2))
          age_1_2 <= ~(io_enq_1[1] & io_enq_0[2]);
        else
          age_1_2 <= _GEN_12 & ((|_GEN_2) | age_1_2);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[3], io_enq_0[3]})) begin
        if ((|_GEN_0) & (|_GEN_3))
          age_1_3 <= ~(io_enq_1[1] & io_enq_0[3]);
        else
          age_1_3 <= _GEN_12 & ((|_GEN_3) | age_1_3);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[4], io_enq_0[4]})) begin
        if ((|_GEN_0) & (|_GEN_4))
          age_1_4 <= ~(io_enq_1[1] & io_enq_0[4]);
        else
          age_1_4 <= _GEN_12 & ((|_GEN_4) | age_1_4);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[5], io_enq_0[5]})) begin
        if ((|_GEN_0) & (|_GEN_5))
          age_1_5 <= ~(io_enq_1[1] & io_enq_0[5]);
        else
          age_1_5 <= _GEN_12 & ((|_GEN_5) | age_1_5);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN_0) & (|_GEN_6))
          age_1_6 <= ~(io_enq_1[1] & io_enq_0[6]);
        else
          age_1_6 <= _GEN_12 & ((|_GEN_6) | age_1_6);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_0) & (|_GEN_7))
          age_1_7 <= ~(io_enq_1[1] & io_enq_0[7]);
        else
          age_1_7 <= _GEN_12 & ((|_GEN_7) | age_1_7);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_0) & (|_GEN_8))
          age_1_8 <= ~(io_enq_1[1] & io_enq_0[8]);
        else
          age_1_8 <= _GEN_12 & ((|_GEN_8) | age_1_8);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_0) & (|_GEN_9))
          age_1_9 <= ~(io_enq_1[1] & io_enq_0[9]);
        else
          age_1_9 <= _GEN_12 & ((|_GEN_9) | age_1_9);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_0) & (|_GEN_10))
          age_1_10 <= ~(io_enq_1[1] & io_enq_0[10]);
        else
          age_1_10 <= _GEN_12 & ((|_GEN_10) | age_1_10);
      end
      if ((|{io_enq_1[1], io_enq_0[1]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_0) & (|_GEN_11))
          age_1_11 <= ~(io_enq_1[1] & io_enq_0[11]);
        else
          age_1_11 <= _GEN_12 & ((|_GEN_11) | age_1_11);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[3], io_enq_0[3]})) begin
        if ((|_GEN_2) & (|_GEN_3))
          age_2_3 <= ~(io_enq_1[2] & io_enq_0[3]);
        else
          age_2_3 <= _GEN_13 & ((|_GEN_3) | age_2_3);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[4], io_enq_0[4]})) begin
        if ((|_GEN_2) & (|_GEN_4))
          age_2_4 <= ~(io_enq_1[2] & io_enq_0[4]);
        else
          age_2_4 <= _GEN_13 & ((|_GEN_4) | age_2_4);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[5], io_enq_0[5]})) begin
        if ((|_GEN_2) & (|_GEN_5))
          age_2_5 <= ~(io_enq_1[2] & io_enq_0[5]);
        else
          age_2_5 <= _GEN_13 & ((|_GEN_5) | age_2_5);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN_2) & (|_GEN_6))
          age_2_6 <= ~(io_enq_1[2] & io_enq_0[6]);
        else
          age_2_6 <= _GEN_13 & ((|_GEN_6) | age_2_6);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_2) & (|_GEN_7))
          age_2_7 <= ~(io_enq_1[2] & io_enq_0[7]);
        else
          age_2_7 <= _GEN_13 & ((|_GEN_7) | age_2_7);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_2) & (|_GEN_8))
          age_2_8 <= ~(io_enq_1[2] & io_enq_0[8]);
        else
          age_2_8 <= _GEN_13 & ((|_GEN_8) | age_2_8);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_2) & (|_GEN_9))
          age_2_9 <= ~(io_enq_1[2] & io_enq_0[9]);
        else
          age_2_9 <= _GEN_13 & ((|_GEN_9) | age_2_9);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_2) & (|_GEN_10))
          age_2_10 <= ~(io_enq_1[2] & io_enq_0[10]);
        else
          age_2_10 <= _GEN_13 & ((|_GEN_10) | age_2_10);
      end
      if ((|{io_enq_1[2], io_enq_0[2]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_2) & (|_GEN_11))
          age_2_11 <= ~(io_enq_1[2] & io_enq_0[11]);
        else
          age_2_11 <= _GEN_13 & ((|_GEN_11) | age_2_11);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[4], io_enq_0[4]})) begin
        if ((|_GEN_3) & (|_GEN_4))
          age_3_4 <= ~(io_enq_1[3] & io_enq_0[4]);
        else
          age_3_4 <= _GEN_14 & ((|_GEN_4) | age_3_4);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[5], io_enq_0[5]})) begin
        if ((|_GEN_3) & (|_GEN_5))
          age_3_5 <= ~(io_enq_1[3] & io_enq_0[5]);
        else
          age_3_5 <= _GEN_14 & ((|_GEN_5) | age_3_5);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN_3) & (|_GEN_6))
          age_3_6 <= ~(io_enq_1[3] & io_enq_0[6]);
        else
          age_3_6 <= _GEN_14 & ((|_GEN_6) | age_3_6);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_3) & (|_GEN_7))
          age_3_7 <= ~(io_enq_1[3] & io_enq_0[7]);
        else
          age_3_7 <= _GEN_14 & ((|_GEN_7) | age_3_7);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_3) & (|_GEN_8))
          age_3_8 <= ~(io_enq_1[3] & io_enq_0[8]);
        else
          age_3_8 <= _GEN_14 & ((|_GEN_8) | age_3_8);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_3) & (|_GEN_9))
          age_3_9 <= ~(io_enq_1[3] & io_enq_0[9]);
        else
          age_3_9 <= _GEN_14 & ((|_GEN_9) | age_3_9);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_3) & (|_GEN_10))
          age_3_10 <= ~(io_enq_1[3] & io_enq_0[10]);
        else
          age_3_10 <= _GEN_14 & ((|_GEN_10) | age_3_10);
      end
      if ((|{io_enq_1[3], io_enq_0[3]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_3) & (|_GEN_11))
          age_3_11 <= ~(io_enq_1[3] & io_enq_0[11]);
        else
          age_3_11 <= _GEN_14 & ((|_GEN_11) | age_3_11);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[5], io_enq_0[5]})) begin
        if ((|_GEN_4) & (|_GEN_5))
          age_4_5 <= ~(io_enq_1[4] & io_enq_0[5]);
        else
          age_4_5 <= _GEN_15 & ((|_GEN_5) | age_4_5);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN_4) & (|_GEN_6))
          age_4_6 <= ~(io_enq_1[4] & io_enq_0[6]);
        else
          age_4_6 <= _GEN_15 & ((|_GEN_6) | age_4_6);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_4) & (|_GEN_7))
          age_4_7 <= ~(io_enq_1[4] & io_enq_0[7]);
        else
          age_4_7 <= _GEN_15 & ((|_GEN_7) | age_4_7);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_4) & (|_GEN_8))
          age_4_8 <= ~(io_enq_1[4] & io_enq_0[8]);
        else
          age_4_8 <= _GEN_15 & ((|_GEN_8) | age_4_8);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_4) & (|_GEN_9))
          age_4_9 <= ~(io_enq_1[4] & io_enq_0[9]);
        else
          age_4_9 <= _GEN_15 & ((|_GEN_9) | age_4_9);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_4) & (|_GEN_10))
          age_4_10 <= ~(io_enq_1[4] & io_enq_0[10]);
        else
          age_4_10 <= _GEN_15 & ((|_GEN_10) | age_4_10);
      end
      if ((|{io_enq_1[4], io_enq_0[4]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_4) & (|_GEN_11))
          age_4_11 <= ~(io_enq_1[4] & io_enq_0[11]);
        else
          age_4_11 <= _GEN_15 & ((|_GEN_11) | age_4_11);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[6], io_enq_0[6]})) begin
        if ((|_GEN_5) & (|_GEN_6))
          age_5_6 <= ~(io_enq_1[5] & io_enq_0[6]);
        else
          age_5_6 <= _GEN_16 & ((|_GEN_6) | age_5_6);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_5) & (|_GEN_7))
          age_5_7 <= ~(io_enq_1[5] & io_enq_0[7]);
        else
          age_5_7 <= _GEN_16 & ((|_GEN_7) | age_5_7);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_5) & (|_GEN_8))
          age_5_8 <= ~(io_enq_1[5] & io_enq_0[8]);
        else
          age_5_8 <= _GEN_16 & ((|_GEN_8) | age_5_8);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_5) & (|_GEN_9))
          age_5_9 <= ~(io_enq_1[5] & io_enq_0[9]);
        else
          age_5_9 <= _GEN_16 & ((|_GEN_9) | age_5_9);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_5) & (|_GEN_10))
          age_5_10 <= ~(io_enq_1[5] & io_enq_0[10]);
        else
          age_5_10 <= _GEN_16 & ((|_GEN_10) | age_5_10);
      end
      if ((|{io_enq_1[5], io_enq_0[5]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_5) & (|_GEN_11))
          age_5_11 <= ~(io_enq_1[5] & io_enq_0[11]);
        else
          age_5_11 <= _GEN_16 & ((|_GEN_11) | age_5_11);
      end
      if ((|{io_enq_1[6], io_enq_0[6]}) | (|{io_enq_1[7], io_enq_0[7]})) begin
        if ((|_GEN_6) & (|_GEN_7))
          age_6_7 <= ~(io_enq_1[6] & io_enq_0[7]);
        else
          age_6_7 <= _GEN_17 & ((|_GEN_7) | age_6_7);
      end
      if ((|{io_enq_1[6], io_enq_0[6]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_6) & (|_GEN_8))
          age_6_8 <= ~(io_enq_1[6] & io_enq_0[8]);
        else
          age_6_8 <= _GEN_17 & ((|_GEN_8) | age_6_8);
      end
      if ((|{io_enq_1[6], io_enq_0[6]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_6) & (|_GEN_9))
          age_6_9 <= ~(io_enq_1[6] & io_enq_0[9]);
        else
          age_6_9 <= _GEN_17 & ((|_GEN_9) | age_6_9);
      end
      if ((|{io_enq_1[6], io_enq_0[6]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_6) & (|_GEN_10))
          age_6_10 <= ~(io_enq_1[6] & io_enq_0[10]);
        else
          age_6_10 <= _GEN_17 & ((|_GEN_10) | age_6_10);
      end
      if ((|{io_enq_1[6], io_enq_0[6]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_6) & (|_GEN_11))
          age_6_11 <= ~(io_enq_1[6] & io_enq_0[11]);
        else
          age_6_11 <= _GEN_17 & ((|_GEN_11) | age_6_11);
      end
      if ((|{io_enq_1[7], io_enq_0[7]}) | (|{io_enq_1[8], io_enq_0[8]})) begin
        if ((|_GEN_7) & (|_GEN_8))
          age_7_8 <= ~(io_enq_1[7] & io_enq_0[8]);
        else
          age_7_8 <= _GEN_18 & ((|_GEN_8) | age_7_8);
      end
      if ((|{io_enq_1[7], io_enq_0[7]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_7) & (|_GEN_9))
          age_7_9 <= ~(io_enq_1[7] & io_enq_0[9]);
        else
          age_7_9 <= _GEN_18 & ((|_GEN_9) | age_7_9);
      end
      if ((|{io_enq_1[7], io_enq_0[7]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_7) & (|_GEN_10))
          age_7_10 <= ~(io_enq_1[7] & io_enq_0[10]);
        else
          age_7_10 <= _GEN_18 & ((|_GEN_10) | age_7_10);
      end
      if ((|{io_enq_1[7], io_enq_0[7]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_7) & (|_GEN_11))
          age_7_11 <= ~(io_enq_1[7] & io_enq_0[11]);
        else
          age_7_11 <= _GEN_18 & ((|_GEN_11) | age_7_11);
      end
      if ((|{io_enq_1[8], io_enq_0[8]}) | (|{io_enq_1[9], io_enq_0[9]})) begin
        if ((|_GEN_8) & (|_GEN_9))
          age_8_9 <= ~(io_enq_1[8] & io_enq_0[9]);
        else
          age_8_9 <= _GEN_19 & ((|_GEN_9) | age_8_9);
      end
      if ((|{io_enq_1[8], io_enq_0[8]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_8) & (|_GEN_10))
          age_8_10 <= ~(io_enq_1[8] & io_enq_0[10]);
        else
          age_8_10 <= _GEN_19 & ((|_GEN_10) | age_8_10);
      end
      if ((|{io_enq_1[8], io_enq_0[8]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_8) & (|_GEN_11))
          age_8_11 <= ~(io_enq_1[8] & io_enq_0[11]);
        else
          age_8_11 <= _GEN_19 & ((|_GEN_11) | age_8_11);
      end
      if ((|{io_enq_1[9], io_enq_0[9]}) | (|{io_enq_1[10], io_enq_0[10]})) begin
        if ((|_GEN_9) & (|_GEN_10))
          age_9_10 <= ~(io_enq_1[9] & io_enq_0[10]);
        else
          age_9_10 <= _GEN_20 & ((|_GEN_10) | age_9_10);
      end
      if ((|{io_enq_1[9], io_enq_0[9]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_9) & (|_GEN_11))
          age_9_11 <= ~(io_enq_1[9] & io_enq_0[11]);
        else
          age_9_11 <= _GEN_20 & ((|_GEN_11) | age_9_11);
      end
      if ((|{io_enq_1[10], io_enq_0[10]}) | (|{io_enq_1[11], io_enq_0[11]})) begin
        if ((|_GEN_10) & (|_GEN_11))
          age_10_11 <= ~(io_enq_1[10] & io_enq_0[11]);
        else
          age_10_11 <= _GEN_10 == 2'h0 & ((|_GEN_11) | age_10_11);
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        age_0_1 = _RANDOM[3'h0][1];
        age_0_2 = _RANDOM[3'h0][2];
        age_0_3 = _RANDOM[3'h0][3];
        age_0_4 = _RANDOM[3'h0][4];
        age_0_5 = _RANDOM[3'h0][5];
        age_0_6 = _RANDOM[3'h0][6];
        age_0_7 = _RANDOM[3'h0][7];
        age_0_8 = _RANDOM[3'h0][8];
        age_0_9 = _RANDOM[3'h0][9];
        age_0_10 = _RANDOM[3'h0][10];
        age_0_11 = _RANDOM[3'h0][11];
        age_1_2 = _RANDOM[3'h0][14];
        age_1_3 = _RANDOM[3'h0][15];
        age_1_4 = _RANDOM[3'h0][16];
        age_1_5 = _RANDOM[3'h0][17];
        age_1_6 = _RANDOM[3'h0][18];
        age_1_7 = _RANDOM[3'h0][19];
        age_1_8 = _RANDOM[3'h0][20];
        age_1_9 = _RANDOM[3'h0][21];
        age_1_10 = _RANDOM[3'h0][22];
        age_1_11 = _RANDOM[3'h0][23];
        age_2_3 = _RANDOM[3'h0][27];
        age_2_4 = _RANDOM[3'h0][28];
        age_2_5 = _RANDOM[3'h0][29];
        age_2_6 = _RANDOM[3'h0][30];
        age_2_7 = _RANDOM[3'h0][31];
        age_2_8 = _RANDOM[3'h1][0];
        age_2_9 = _RANDOM[3'h1][1];
        age_2_10 = _RANDOM[3'h1][2];
        age_2_11 = _RANDOM[3'h1][3];
        age_3_4 = _RANDOM[3'h1][8];
        age_3_5 = _RANDOM[3'h1][9];
        age_3_6 = _RANDOM[3'h1][10];
        age_3_7 = _RANDOM[3'h1][11];
        age_3_8 = _RANDOM[3'h1][12];
        age_3_9 = _RANDOM[3'h1][13];
        age_3_10 = _RANDOM[3'h1][14];
        age_3_11 = _RANDOM[3'h1][15];
        age_4_5 = _RANDOM[3'h1][21];
        age_4_6 = _RANDOM[3'h1][22];
        age_4_7 = _RANDOM[3'h1][23];
        age_4_8 = _RANDOM[3'h1][24];
        age_4_9 = _RANDOM[3'h1][25];
        age_4_10 = _RANDOM[3'h1][26];
        age_4_11 = _RANDOM[3'h1][27];
        age_5_6 = _RANDOM[3'h2][2];
        age_5_7 = _RANDOM[3'h2][3];
        age_5_8 = _RANDOM[3'h2][4];
        age_5_9 = _RANDOM[3'h2][5];
        age_5_10 = _RANDOM[3'h2][6];
        age_5_11 = _RANDOM[3'h2][7];
        age_6_7 = _RANDOM[3'h2][15];
        age_6_8 = _RANDOM[3'h2][16];
        age_6_9 = _RANDOM[3'h2][17];
        age_6_10 = _RANDOM[3'h2][18];
        age_6_11 = _RANDOM[3'h2][19];
        age_7_8 = _RANDOM[3'h2][28];
        age_7_9 = _RANDOM[3'h2][29];
        age_7_10 = _RANDOM[3'h2][30];
        age_7_11 = _RANDOM[3'h2][31];
        age_8_9 = _RANDOM[3'h3][9];
        age_8_10 = _RANDOM[3'h3][10];
        age_8_11 = _RANDOM[3'h3][11];
        age_9_10 = _RANDOM[3'h3][22];
        age_9_11 = _RANDOM[3'h3][23];
        age_10_11 = _RANDOM[3'h4][3];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        age_0_1 = 1'h0;
        age_0_2 = 1'h0;
        age_0_3 = 1'h0;
        age_0_4 = 1'h0;
        age_0_5 = 1'h0;
        age_0_6 = 1'h0;
        age_0_7 = 1'h0;
        age_0_8 = 1'h0;
        age_0_9 = 1'h0;
        age_0_10 = 1'h0;
        age_0_11 = 1'h0;
        age_1_2 = 1'h0;
        age_1_3 = 1'h0;
        age_1_4 = 1'h0;
        age_1_5 = 1'h0;
        age_1_6 = 1'h0;
        age_1_7 = 1'h0;
        age_1_8 = 1'h0;
        age_1_9 = 1'h0;
        age_1_10 = 1'h0;
        age_1_11 = 1'h0;
        age_2_3 = 1'h0;
        age_2_4 = 1'h0;
        age_2_5 = 1'h0;
        age_2_6 = 1'h0;
        age_2_7 = 1'h0;
        age_2_8 = 1'h0;
        age_2_9 = 1'h0;
        age_2_10 = 1'h0;
        age_2_11 = 1'h0;
        age_3_4 = 1'h0;
        age_3_5 = 1'h0;
        age_3_6 = 1'h0;
        age_3_7 = 1'h0;
        age_3_8 = 1'h0;
        age_3_9 = 1'h0;
        age_3_10 = 1'h0;
        age_3_11 = 1'h0;
        age_4_5 = 1'h0;
        age_4_6 = 1'h0;
        age_4_7 = 1'h0;
        age_4_8 = 1'h0;
        age_4_9 = 1'h0;
        age_4_10 = 1'h0;
        age_4_11 = 1'h0;
        age_5_6 = 1'h0;
        age_5_7 = 1'h0;
        age_5_8 = 1'h0;
        age_5_9 = 1'h0;
        age_5_10 = 1'h0;
        age_5_11 = 1'h0;
        age_6_7 = 1'h0;
        age_6_8 = 1'h0;
        age_6_9 = 1'h0;
        age_6_10 = 1'h0;
        age_6_11 = 1'h0;
        age_7_8 = 1'h0;
        age_7_9 = 1'h0;
        age_7_10 = 1'h0;
        age_7_11 = 1'h0;
        age_8_9 = 1'h0;
        age_8_10 = 1'h0;
        age_8_11 = 1'h0;
        age_9_10 = 1'h0;
        age_9_11 = 1'h0;
        age_10_11 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_0 =
    {(&({~age_10_11,
         ~age_9_11,
         ~age_8_11,
         ~age_7_11,
         ~age_6_11,
         ~age_5_11,
         ~age_4_11,
         ~age_3_11,
         ~age_2_11,
         ~age_1_11,
         ~age_0_11} | _io_out_0_T_133[10:0])) & io_canIssue_0[11],
     (&{_io_out_0_T_117[11], _io_out_0_T_117[9:0]}) & io_canIssue_0[10],
     (&{_io_out_0_T_101[11:10], _io_out_0_T_101[8:0]}) & io_canIssue_0[9],
     (&{_io_out_0_T_86[11:9], _io_out_0_T_86[7:0]}) & io_canIssue_0[8],
     (&{_io_out_0_T_72[11:8], _io_out_0_T_72[6:0]}) & io_canIssue_0[7],
     (&{_io_out_0_T_59[11:7], _io_out_0_T_59[5:0]}) & io_canIssue_0[6],
     (&{_io_out_0_T_47[11:6], _io_out_0_T_47[4:0]}) & io_canIssue_0[5],
     (&{_io_out_0_T_36[11:5], _io_out_0_T_36[3:0]}) & io_canIssue_0[4],
     (&{_io_out_0_T_26[11:4], _io_out_0_T_26[2:0]}) & io_canIssue_0[3],
     (&{_io_out_0_T_17[11:3], _io_out_0_T_17[1:0]}) & io_canIssue_0[2],
     (&{_io_out_0_T_9[11:2], _io_out_0_T_9[0]}) & io_canIssue_0[1],
     (&({age_0_11,
         age_0_10,
         age_0_9,
         age_0_8,
         age_0_7,
         age_0_6,
         age_0_5,
         age_0_4,
         age_0_3,
         age_0_2,
         age_0_1} | _io_out_0_T_133[11:1])) & io_canIssue_0[0]};
endmodule

