$date
  Tue Dec 26 12:20:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module jkff_tb $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % q $end
$var reg 1 & qbar $end
$scope module uut $end
$var reg 1 ' clock $end
$var reg 1 ( reset $end
$var reg 1 ) j $end
$var reg 1 * k $end
$var reg 1 + q $end
$var reg 1 , qbar $end
$var reg 1 - temp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
U%
U&
0'
1(
0)
0*
U+
U,
0-
#10000000
1!
0%
1&
1'
0+
1,
#20000000
0!
1$
0'
1*
0+
1,
#30000000
1!
1'
0+
1,
#40000000
0!
1#
0$
0'
1)
0*
0+
1,
#50000000
1!
0"
1'
0(
0+
1,
#60000000
0!
1$
0'
1*
0+
1,
#70000000
1!
1'
0+
1,
#80000000
0!
0#
0$
0'
0)
0*
0+
1,
#90000000
1!
1'
0+
1,
#100000000
0+
1,
