EDA Netlist Writer report for lib_compile_test compilation.
Fri Mar 05 12:56:55 2004
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_eda --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. EDA Netlist Writer Summary
   6. Simulation Tool Settings
   7. Simulation Tool Generated Files
   8. EDA Netlist Writer Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Fri Mar 05 12:56:55 2004 ;
; Compiler Setting Name    ; lib_compile_test                      ;
; Top-level Entity Name    ; lib_compile_test                      ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S30F780C5                          ;
; Total logic elements     ; 0 / 32,470 ( 0 % )                    ;
; Total pins               ; 4 / 597 ( < 1 % )                     ;
; Total memory bits        ; 0 / 3,317,184 ( 0 % )                 ;
; DSP block 9-bit elements ; 0 / 96 ( 0 % )                        ;
; Total PLLs               ; 0 / 10 ( 0 % )                        ;
; Total DLLs               ; 0 / 2 ( 0 % )                         ;
--------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 03/05/2004 12:55:02 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; lib_compile_test    ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:03     ;
; Fitter               ; 00:01:20     ;
; Assembler            ; 00:00:09     ;
; Timing Analyzer      ; 00:00:00     ;
; EDA Netlist Writer   ; 00:00:01     ;
; Total                ; 00:01:33     ;
---------------------------------------


---------------------------------------------------------------------
; EDA Netlist Writer Summary                                        ;
---------------------------------------------------------------------
; EDA Netlist Writer Status ; Successful - Fri Mar 05 12:56:55 2004 ;
; Compiler Setting Name     ; lib_compile_test                      ;
; Top-level Entity Name     ; lib_compile_test                      ;
; Family                    ; Stratix                               ;
; Simulation Tool Writer    ; Successful                            ;
---------------------------------------------------------------------


-------------------------------------------------------------------------------------------------
; Simulation Tool Settings                                                                      ;
-------------------------------------------------------------------------------------------------
; Option                                               ; Setting                                ;
-------------------------------------------------------------------------------------------------
; Tool Name                                            ; ModelSim (VHDL output from Quartus II) ;
; Generate Netlist for Functional Simulation Only      ; Off                                    ;
; Time scale                                           ; 1 ps                                   ;
; Truncate long hierarchy paths                        ; Off                                    ;
; Map illegal Verilog HDL characters                   ; On                                     ;
; Flatten buses into individual nodes                  ; Off                                    ;
; Maintain hierarchy                                   ; Off                                    ;
; Bring out device-wide set/reset signals as ports     ; Off                                    ;
; Output Excalibur stripe as a single module or entity ; Off                                    ;
; Generate Power Input File                            ; Off                                    ;
-------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------
; Simulation Tool Generated Files                                                                        ;
----------------------------------------------------------------------------------------------------------
; Generated Files                                                                                        ;
----------------------------------------------------------------------------------------------------------
; \public_html\sc2mce\system\sys_fw\cards\library\sys_param\simulation\modelsim\lib_compile_test.vho     ;
; \public_html\sc2mce\system\sys_fw\cards\library\sys_param\simulation\modelsim\lib_compile_test_vhd.sdo ;
----------------------------------------------------------------------------------------------------------


--------------------------------
; EDA Netlist Writer Messages  ;
--------------------------------
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
  Info: Version 3.0 Build 199 06/26/2003 SJ Full Version
  Info: Processing started: Fri Mar 05 12:56:54 2004
Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off lib_compile_test -c lib_compile_test
Info: Generated files lib_compile_test.vho and lib_compile_test_vhd.sdo in directory \public_html\sc2mce\system\sys_fw\cards\library\sys_param\simulation\modelsim\ for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
  Info: Processing ended: Fri Mar 05 12:56:55 2004
  Info: Elapsed time: 00:00:01
Info: Writing report file lib_compile_test.eda.rpt


