# verilog
Verilog HDL Programs

The following programs are verilog implementations.

Syntax:  
iverilog obj file.v file-testbench.v dependencies.v  
vvp obj  
gtkwave name.vpd  

# Folder Structure
Exer1  
 -> Ex1		- halfadder
 -> Ex1-tb	- halfadder-tb
 -> Ex1a	- fulladder
 -> Ex1a-tb	- fulladder-tb
 -> Ex1b	- fouradder
 -> Ex1b-tb	- fouradder-tb
 -> Ex1c	- subtractor
 -> Ex1c-tb	- subtractor-tb
 -> Ex1d	- fourbcd
 -> Ex1d-tb	- fourbcd-tb
Exer2  
 -> 
Exer3  
 -> 
HAP - Harvard Architecture Processor  
 -> 

