run -all
# No Design Loaded!
# Compile of adder.v was successful.
# Compile of adder.v was successful.
# Compile of adder.v was successful.
# Compile of adder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim adder_tb
# vsim adder_tb 
# Start time: 17:32:42 on Apr 02,2025
# Loading work.adder_tb
# Loading work.adder
# ** Error: (vsim-3043) Unresolved reference to 'carry_out'.
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb File: D:/programare/verilog/ALU/adder_tb.v Line: 79
# ** Error (suppressible): (vsim-3389) Port 'c_in' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/uut File: D:/programare/verilog/ALU/adder_tb.v Line: 12
# Error loading design
# End time: 17:32:42 on Apr 02,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 9
# Compile of adder.v was successful.
# Compile of adder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim adder_tb
# vsim adder_tb 
# Start time: 17:33:37 on Apr 02,2025
# Loading work.adder_tb
# Loading work.adder
add wave *
run -all
# Time=0 A=00000000 B=00000000 c_in=0 sum=00000000 carry_out=0 ovr=0
# Time=10 A=00001000 B=00000101 c_in=0 sum=00000000 carry_out=0 ovr=0
# Time=15 A=00001000 B=00000101 c_in=0 sum=00001101 carry_out=0 ovr=0
# Time=20 A=11111111 B=00000001 c_in=0 sum=00001101 carry_out=0 ovr=0
# Time=25 A=11111111 B=00000001 c_in=0 sum=00000000 carry_out=1 ovr=0
# Time=30 A=00000000 B=00000000 c_in=0 sum=00000000 carry_out=1 ovr=0
# Time=35 A=00000000 B=00000000 c_in=0 sum=00000000 carry_out=0 ovr=0
# Time=40 A=01111111 B=01111111 c_in=0 sum=00000000 carry_out=0 ovr=0
# Time=45 A=01111111 B=01111111 c_in=0 sum=11111110 carry_out=0 ovr=0
# Time=50 A=00000001 B=00000001 c_in=1 sum=11111110 carry_out=0 ovr=0
# Time=55 A=00000001 B=00000001 c_in=1 sum=00000011 carry_out=0 ovr=1
# ** Note: $stop    : D:/programare/verilog/ALU/adder_tb.v(73)
#    Time: 60 ps  Iteration: 0  Instance: /adder_tb
# Break in Module adder_tb at D:/programare/verilog/ALU/adder_tb.v line 73
quit -sim
# End time: 18:22:41 on Apr 02,2025, Elapsed time: 0:49:04
# Errors: 0, Warnings: 2
# Compile of adder.v failed with 1 errors.
# Compile of adder_tb.v failed with 1 errors.
# 2 compiles, 2 failed with 2 errors.
# Compile of adder.v was successful.
# Compile of adder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim adder_tb
# vsim adder_tb 
# Start time: 18:24:22 on Apr 02,2025
# Loading work.adder_tb
# Loading work.adder
add wave *
run -all
# Time=0 A=00000000 B=00000000 c_in=0 sum=00000000 carry_out=0
# Time=10 A=00001000 B=11111011 c_in=0 sum=00000000 carry_out=0
# Time=15 A=00001000 B=11111011 c_in=0 sum=00000011 carry_out=1
# Time=20 A=11111111 B=11111111 c_in=0 sum=00000011 carry_out=1
# Time=25 A=11111111 B=11111111 c_in=0 sum=11111110 carry_out=1
# Time=30 A=10000000 B=11111111 c_in=0 sum=11111110 carry_out=1
# Time=35 A=10000000 B=11111111 c_in=0 sum=01111111 carry_out=1
# Time=40 A=01111111 B=00000001 c_in=0 sum=01111111 carry_out=1
# Time=45 A=01111111 B=00000001 c_in=0 sum=10000000 carry_out=0
# Time=50 A=11000000 B=00100000 c_in=0 sum=10000000 carry_out=0
# Time=55 A=11000000 B=00100000 c_in=0 sum=11100000 carry_out=0
# ** Note: $stop    : D:/programare/verilog/ALU/adder_tb.v(71)
#    Time: 60 ps  Iteration: 0  Instance: /adder_tb
# Break in Module adder_tb at D:/programare/verilog/ALU/adder_tb.v line 71
# WARNING: No extended dataflow license exists
quit -sim
# End time: 18:33:34 on Apr 02,2025, Elapsed time: 0:09:12
# Errors: 0, Warnings: 3
# Compile of adder.v was successful.
# Compile of adder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim adder_tb
# vsim adder_tb 
# Start time: 18:33:53 on Apr 02,2025
# Loading work.adder_tb
# Loading work.adder
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'sum'. The port definition is at: D:/programare/verilog/ALU/adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /adder_tb/uut File: D:/programare/verilog/ALU/adder_tb.v Line: 11
quit -sim
# End time: 18:34:50 on Apr 02,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 3
# Compile of adder.v was successful.
# Compile of adder_tb.v was successful.
# 2 compiles, 0 failed with no errors.
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vsim adder_tb
# vsim adder_tb 
# Start time: 18:35:10 on Apr 02,2025
# Loading work.adder_tb
# Loading work.adder
add wave *
run -all
# Time=0 A=00000000 B=00000000 c_in=0 sum=000000000 carry_out=0
# Time=10 A=00001000 B=11111011 c_in=0 sum=000000000 carry_out=0
# Time=15 A=00001000 B=11111011 c_in=0 sum=100000011 carry_out=0
# Time=20 A=11111111 B=11111111 c_in=0 sum=100000011 carry_out=0
# Time=25 A=11111111 B=11111111 c_in=0 sum=111111110 carry_out=0
# Time=30 A=10000000 B=11111111 c_in=0 sum=111111110 carry_out=0
# Time=35 A=10000000 B=11111111 c_in=0 sum=101111111 carry_out=0
# Time=40 A=01111111 B=00000001 c_in=0 sum=101111111 carry_out=0
# Time=45 A=01111111 B=00000001 c_in=0 sum=010000000 carry_out=0
# Time=50 A=11000000 B=00100000 c_in=0 sum=010000000 carry_out=0
# Time=55 A=11000000 B=00100000 c_in=0 sum=011100000 carry_out=0
# ** Note: $stop    : D:/programare/verilog/ALU/adder_tb.v(71)
#    Time: 60 ps  Iteration: 0  Instance: /adder_tb
# Break in Module adder_tb at D:/programare/verilog/ALU/adder_tb.v line 71
quit -sim
# End time: 19:20:50 on Apr 02,2025, Elapsed time: 0:45:40
# Errors: 0, Warnings: 2
quit
