library IEEE;
use IEEE.std_logic_1164.ALL;

entity tbuf is
   port(A :in    std_logic_vector(3 downto 0);
        Y:out   std_logic_vector(3 downto 0);
        E      :in    std_logic);
end tbuf;


