Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1.qsys --block-symbol-file --output-directory=/home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1 --family=Agilex --part=AGFB027R24C2E2VR2
Progress: Loading G3/qsys_top_r1.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1.qsys --synthesis=VERILOG --output-directory=/home/wisig/Videos/gokul_2/quartus/G3/qsys_top_r1 --family=Agilex --part=AGFB027R24C2E2VR2
Progress: Loading G3/qsys_top_r1.qsys
Progress: Reading input file
Progress: Parameterizing module agilex_hps
Progress: Parameterizing module axi_conduit_merger_0
Progress: Parameterizing module clk_100
Progress: Parameterizing module emif_calbus_0
Progress: Parameterizing module emif_hps
Progress: Parameterizing module onchip_memory2_0
Progress: Parameterizing module pattern_writer_1
Progress: Parameterizing module pio_0
Progress: Parameterizing module prbs_generator_1
Progress: Parameterizing module ram_controller_1
Progress: Parameterizing module rst_in
Progress: Parameterizing module user_rst_clkgate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top_r1: "Transforming system: qsys_top_r1"
Info: Interconnect is inserted between master pattern_writer_1.avalon_master and slave agilex_hps.f2h_axi_slave because the master is of type avalon and the slave is of type axi4.
Info: qsys_top_r1: "Naming system components in system: qsys_top_r1"
Info: qsys_top_r1: "Processing generation queue"
Info: qsys_top_r1: "Generating: qsys_top_r1"
Info: qsys_top_r1: "Generating: agilex_hps"
Info: qsys_top_r1: "Generating: clk_100"
Info: qsys_top_r1: "Generating: emif_calbus_0"
Info: qsys_top_r1: "Generating: emif_hps"
Info: qsys_top_r1: "Generating: qsys_top_pattern_writer_1"
Info: qsys_top_r1: "Generating: qsys_top_pio_0"
Info: qsys_top_r1: "Generating: qsys_top_prbs_generator_1"
Info: qsys_top_r1: "Generating: qsys_top_ram_controller_1"
Info: qsys_top_r1: "Generating: rst_in"
Info: qsys_top_r1: "Generating: user_rst_clkgate_0"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_mm_interconnect_1920_adt2oxa"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_mm_interconnect_1920_o523bhq"
Info: qsys_top_r1: "Generating: altera_reset_controller"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_master_translator_191_g7h47bq"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_axi_translator_1921_uetfduq"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_master_agent_191_mpbm6tq"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_axi_slave_ni_1941_5ooumii"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_router_1921_4zbrsli"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_router_1921_2t7r7zy"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_demultiplexer_1921_pcump4i"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_multiplexer_1921_fgpooby"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_demultiplexer_1921_e7g366y"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_multiplexer_1921_5p55ega"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_width_adapter_1920_vczjhya"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_width_adapter_1920_tlmozpy"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_slave_translator_191_x56fcki"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_axi_master_ni_1941_dfsyzvi"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_slave_agent_191_ncfkfri"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_router_1921_tgshxyy"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_router_1921_yx72a5q"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_burst_adapter_1923_lovcyaa"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_demultiplexer_1921_3ub3axq"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_multiplexer_1921_zybekxy"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_demultiplexer_1921_o2qhgby"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_multiplexer_1921_3szlfoa"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1941_36k3nhi"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_zxxu6ja"
Info: qsys_top_r1: "Generating: qsys_top_r1_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: qsys_top_r1: Done "qsys_top_r1" with 42 modules, 56 files
Info: Finished: Create HDL design files for synthesis
