// Seed: 3918823565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output wand  id_5,
    input  wor   id_6,
    output uwire id_7,
    output tri0  id_8
);
  tri id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11, id_12;
  id_13(
      .id_0(id_3 - id_5), .id_1(-1)
  );
  assign id_7 = 1;
  or primCall (id_5, id_0, id_2, id_1, id_6, id_10, id_4, id_3);
  wire id_14, id_15, id_16;
  wire id_17;
endmodule
