// Seed: 409659961
module module_0 (
    input tri1 id_0
);
  logic id_2;
  ;
  assign module_1._id_6 = 0;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd30,
    parameter id_1 = 32'd33,
    parameter id_6 = 32'd63,
    parameter id_7 = 32'd87
) (
    input tri0 _id_0[id_0 : id_1  - "" !=?  id_6],
    output tri0 _id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 _id_6,
    input wor _id_7
);
  logic id_9;
  logic [7:0][id_7] id_10;
  module_0 modCall_1 (id_4);
endmodule
