
---------- Begin Simulation Statistics ----------
final_tick                                34040267000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191133                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435684                       # Number of bytes of host memory used
host_op_rate                                   322246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.07                       # Real time elapsed on the host
host_tick_rate                              485820151                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13392236                       # Number of instructions simulated
sim_ops                                      22579017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034040                       # Number of seconds simulated
sim_ticks                                 34040267000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.808053                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2713                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           88                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35384898                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.146885                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763804                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.numCycles                        68080534                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32695636                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3392236                       # Number of instructions committed
system.cpu1.committedOps                      6215556                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.069493                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1970315                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     559430                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2018                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2937401                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        11040                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       57874773                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.049827                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1273378                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          193                       # TLB misses on write requests
system.cpu1.numCycles                        68080457                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3070814     49.41%     49.44% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.45% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.47% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.47% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.47% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.21%     52.76% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.15%     54.90% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     54.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2801378     45.07%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6215556                       # Class of committed instruction
system.cpu1.tickCycles                       10205684                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       562544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1126139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       735087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1470239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5105                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             201480                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       439156                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123388                       # Transaction distribution
system.membus.trans_dist::ReadExReq            362115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           362114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        201480                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1689733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1689733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1689733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64176000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            563595                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  563595    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              563595                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3119493000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2982516500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4691722                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4691722                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4691722                       # number of overall hits
system.cpu0.icache.overall_hits::total        4691722                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72018                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72018                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72018                       # number of overall misses
system.cpu0.icache.overall_misses::total        72018                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1597049500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1597049500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1597049500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1597049500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763740                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763740                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763740                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763740                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22175.699131                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22175.699131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22175.699131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22175.699131                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72002                       # number of writebacks
system.cpu0.icache.writebacks::total            72002                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72018                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72018                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1525031500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1525031500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1525031500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1525031500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015118                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015118                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015118                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015118                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21175.699131                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21175.699131                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21175.699131                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21175.699131                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72002                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4691722                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4691722                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72018                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72018                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1597049500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1597049500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763740                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22175.699131                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22175.699131                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1525031500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1525031500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015118                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21175.699131                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21175.699131                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763740                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72018                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.146519                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38181938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38181938                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1809751                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1809751                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1809808                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1809808                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       291006                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        291006                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       291063                       # number of overall misses
system.cpu0.dcache.overall_misses::total       291063                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18845857500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18845857500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18845857500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18845857500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100757                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100757                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100871                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100871                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138524                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138524                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138544                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138544                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64761.061628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64761.061628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64748.379217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64748.379217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       159847                       # number of writebacks
system.cpu0.dcache.writebacks::total           159847                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280318                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280375                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280375                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17846248000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17846248000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17847620000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17847620000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133437                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133437                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133457                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133457                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 63664.295550                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63664.295550                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 63656.246099                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63656.246099                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280359                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269894                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  17366248500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17366248500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462545                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462545                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64344.700142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64344.700142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17012934000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17012934000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183536                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 63379.406177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63379.406177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        21112                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21112                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1479609000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1479609000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.033080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.033080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70083.791209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70083.791209                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         9224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         9224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    833314000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    833314000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70097.072678                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70097.072678                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      1372000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      1372000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 24070.175439                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24070.175439                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090183                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.454955                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087343                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087343                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1264441                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1264441                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1264441                       # number of overall hits
system.cpu1.icache.overall_hits::total        1264441                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8894                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8894                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8894                       # number of overall misses
system.cpu1.icache.overall_misses::total         8894                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    231750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    231750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    231750500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    231750500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1273335                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1273335                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1273335                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1273335                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006985                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006985                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006985                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006985                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26056.948505                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26056.948505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26056.948505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26056.948505                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8878                       # number of writebacks
system.cpu1.icache.writebacks::total             8878                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8894                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8894                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8894                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    222856500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    222856500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    222856500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    222856500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006985                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006985                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006985                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006985                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25056.948505                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25056.948505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25056.948505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25056.948505                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8878                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1264441                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1264441                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8894                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    231750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    231750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1273335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1273335                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006985                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26056.948505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26056.948505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8894                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    222856500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    222856500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006985                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006985                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25056.948505                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25056.948505                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1273335                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8894                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.167866                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10195574                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10195574                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2756934                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2756934                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2756934                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2756934                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       729274                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        729274                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       729274                       # number of overall misses
system.cpu1.dcache.overall_misses::total       729274                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  60132490000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  60132490000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  60132490000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  60132490000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3486208                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3486208                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3486208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3486208                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209188                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209188                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209188                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209188                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82455.277440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82455.277440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82455.277440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82455.277440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       359603                       # number of writebacks
system.cpu1.dcache.writebacks::total           359603                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       355409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       355409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       355409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       355409                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       373865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       373865                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       373865                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       373865                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29938708000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29938708000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29938708000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29938708000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107241                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107241                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107241                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107241                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80078.926885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80078.926885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80078.926885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80078.926885                       # average overall mshr miss latency
system.cpu1.dcache.replacements                373848                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       540496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         540496                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    417097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    417097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       556894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       556894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25435.876326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25435.876326                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    387742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    387742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028901                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24090.835663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24090.835663                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2216438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2216438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       712876                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       712876                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59715392500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59715392500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2929314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2929314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83766.871798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83766.871798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       355106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       355106                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       357770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       357770                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29550966000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29550966000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82597.663303                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82597.663303                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3130798                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           373864                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.374163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28263528                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28263528                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               64036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               81613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18579                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171557                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              64036                       # number of overall hits
system.l2.overall_hits::.cpu0.data              81613                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7329                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18579                       # number of overall hits
system.l2.overall_hits::total                  171557                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7982                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            198762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            355286                       # number of demand (read+write) misses
system.l2.demand_misses::total                 563595                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7982                       # number of overall misses
system.l2.overall_misses::.cpu0.data           198762                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1565                       # number of overall misses
system.l2.overall_misses::.cpu1.data           355286                       # number of overall misses
system.l2.overall_misses::total                563595                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    685555000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16561332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    128227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  29111746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46486860500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    685555000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16561332500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    128227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  29111746000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46486860500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          373865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               735152                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         373865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              735152                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.110833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.708915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.175961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.950306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.766637                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.110833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.708915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.175961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.950306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.766637                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85887.622150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83322.428331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81934.185304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81938.905558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82482.741153                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85887.622150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83322.428331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81934.185304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81938.905558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82482.741153                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              439156                       # number of writebacks
system.l2.writebacks::total                    439156                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         7982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       198762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       355286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            563595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       198762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       355286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           563595                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    605735000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14573712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    112577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25558896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40850920500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    605735000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14573712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    112577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25558896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40850920500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.110833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.708915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.175961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.950306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766637                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.110833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.708915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.175961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.950306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.766637                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75887.622150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73322.428331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71934.185304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71938.933704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72482.758896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75887.622150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73322.428331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71934.185304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71938.933704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72482.758896                       # average overall mshr miss latency
system.l2.replacements                         567596                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       519450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           519450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       519450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       519450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80880                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80880                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80880                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80880                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            53                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7543                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         352630                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              362115                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    788415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28890151500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29678566500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       357770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            369658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.797863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985633                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83122.298366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81927.662139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81958.953647                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       352630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         362115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    693565000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  25363861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26057426500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.797863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73122.298366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71927.690497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71958.981263                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         64036                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7982                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    685555000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    128227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    813782000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.110833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.175961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.117992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85887.622150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81934.185304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85239.551692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    605735000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    112577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    718312000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.110833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.175961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75887.622150                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71934.185304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75239.551692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        79210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             92649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       189277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          191933                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15772917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    221594500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15994512000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284582                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.704976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.165020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.674438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83332.457192                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83431.664157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83333.830034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       189277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       191933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13880147500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    195034500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14075182000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.704976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.165020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.674438                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73332.457192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73431.664157                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73333.830034                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.311468                       # Cycle average of tags in use
system.l2.tags.total_refs                     1470185                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    568620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.585532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.643850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.692684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      361.291136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.088572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      629.595226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.020208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.352823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.614839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999328                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          716                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12330532                       # Number of tag accesses
system.l2.tags.data_accesses                 12330532                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        510848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      12720768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22738304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36070080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       510848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        611008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28105984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28105984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         198762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         355286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              563595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       439156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             439156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15007168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        373697656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2942398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        667982540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1059629761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15007168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2942398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17949565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      825668729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            825668729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      825668729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15007168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       373697656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2942398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       667982540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1885298491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    439153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    198083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    355281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157478500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1517590                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             412568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      563595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     439156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    563595                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   439156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    684                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            55430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             37638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             21920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37485                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7000761250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2814555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17555342500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12436.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31186.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   488427                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  401818                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                563595                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               439156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  441012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       111795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.633383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   348.943047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.832884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28006     25.05%     25.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11530     10.31%     35.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7651      6.84%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5905      5.28%     47.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3896      3.48%     50.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3650      3.26%     54.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3074      2.75%     56.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2924      2.62%     59.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45159     40.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       111795                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.641194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.859630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.888067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26912     98.68%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           284      1.04%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            46      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.102563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.094969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.522333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26095     95.69%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              255      0.94%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              349      1.28%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              459      1.68%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      0.36%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36026304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28104512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36070080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28105984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1058.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       825.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1059.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34040224500                       # Total gap between requests
system.mem_ctrls.avgGap                      33946.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       510848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12677312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22737984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28104512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15007167.834494365379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 372421050.633944809437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2942397.602227973286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 667973138.988598465919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 825625486.427588820457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       198762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       355286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       439156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    277523750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6347724000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     48419250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10881675500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 846803358750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34768.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31936.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30938.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30627.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1928251.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            429649500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            228360330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2153781000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1205386740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2686591440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14274115560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1051154880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22029039450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.146494                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2482734750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1136460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30421072250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            368595360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            195901695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1865403540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1086887520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2686591440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13967270310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1309550880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21480200745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.023274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3154110500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1136460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29749696500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            365494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       958606                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80880                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          263197                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           369658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          369657                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284582                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1121577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2205390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9217280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28174208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46941888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85470784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          567596                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28105984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1302748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003919                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062476                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1297643     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5105      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1302748                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1335449500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         561262065                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13349483                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420606412                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108046960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34040267000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
