{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701921565098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701921565098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 22:59:24 2023 " "Processing started: Wed Dec 06 22:59:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701921565098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701921565098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartProject -c uartProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701921565098 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701921565365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-rtl " "Found design unit 1: nBit_reg-rtl" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565762 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-rtl " "Found design unit 1: jk_flipflop-rtl" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565764 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-rtl " "Found design unit 1: d_flipflop-rtl" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/d_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565766 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uartproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uartProject " "Found entity 1: uartProject" {  } { { "uartProject.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uartProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_fsm-rtl " "Found design unit 1: uart_fsm-rtl" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565769 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_fsm " "Found entity 1: uart_fsm" {  } { { "uart_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565770 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_piso_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_piso_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PISO_reg-rtl " "Found design unit 1: nBit_PISO_reg-rtl" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PISO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565773 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PISO_reg " "Found entity 1: nBit_PISO_reg" {  } { { "nBit_PISO_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PISO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_pipo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_pipo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_PIPO_reg-rtl " "Found design unit 1: nBit_PIPO_reg-rtl" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PIPO_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565774 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_PIPO_reg " "Found entity 1: nBit_PIPO_reg" {  } { { "nBit_PIPO_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_PIPO_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_8bit is.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_8bit is.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_8Bit-rtl " "Found design unit 1: parity_8Bit-rtl" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/parity_8Bit is.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565776 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_8Bit " "Found entity 1: parity_8Bit" {  } { { "parity_8Bit is.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/parity_8Bit is.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flipflop-rtl " "Found design unit 1: t_flipflop-rtl" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/t_flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565780 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/t_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_tx_message_compiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_tx_message_compiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_tx_message_compiler-rtl " "Found design unit 1: traffic_light_controller_tx_message_compiler-rtl" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_tx_message_compiler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565781 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_tx_message_compiler " "Found entity 1: traffic_light_controller_tx_message_compiler" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_tx_message_compiler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux4-rtl " "Found design unit 1: nBit_mux4-rtl" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565784 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux4 " "Found entity 1: nBit_mux4" {  } { { "nBit_mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-rtl " "Found design unit 1: nBit_mux2-rtl" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_controller_fsm-rtl " "Found design unit 1: traffic_light_controller_fsm-rtl" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565787 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller_fsm " "Found entity 1: traffic_light_controller_fsm" {  } { { "traffic_light_controller_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_up_ripple_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_up_ripple_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_up_ripple_counter_sync_clear-rtl " "Found design unit 1: nBit_up_ripple_counter_sync_clear-rtl" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565790 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_up_ripple_counter_sync_clear " "Found entity 1: nBit_up_ripple_counter_sync_clear" {  } { { "nBit_up_ripple_counter_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_up_ripple_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_latch-rtl " "Found design unit 1: sr_latch-rtl" {  } { { "sr_latch.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/sr_latch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565791 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "sr_latch.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/sr_latch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generaltest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file generaltest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 generalTest " "Found entity 1: generalTest" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_traffic_light_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplified_traffic_light_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simplified_traffic_light_controller_fsm-rtl " "Found design unit 1: simplified_traffic_light_controller_fsm-rtl" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/simplified_traffic_light_controller_fsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565795 ""} { "Info" "ISGN_ENTITY_NAME" "1 simplified_traffic_light_controller_fsm " "Found entity 1: simplified_traffic_light_controller_fsm" {  } { { "simplified_traffic_light_controller_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/simplified_traffic_light_controller_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bits_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_4bits_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4bits_sync_clear-rtl " "Found design unit 1: counter_4bits_sync_clear-rtl" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/counter_4bits_sync_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565796 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4bits_sync_clear " "Found entity 1: counter_4bits_sync_clear" {  } { { "counter_4bits_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/counter_4bits_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_tx_message_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_tx_message_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_tx_message_buffer-rtl " "Found design unit 1: tlc_tx_message_buffer-rtl" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_tx_message_buffer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565800 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_tx_message_buffer " "Found entity 1: tlc_tx_message_buffer" {  } { { "tlc_tx_message_buffer.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_tx_message_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nchar_acsii7_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nchar_acsii7_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nChar_acsii7_shift_reg-rtl " "Found design unit 1: nChar_acsii7_shift_reg-rtl" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565802 ""} { "Info" "ISGN_ENTITY_NAME" "1 nChar_acsii7_shift_reg " "Found entity 1: nChar_acsii7_shift_reg" {  } { { "nChar_acsii7_shift_reg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_fsm-rtl " "Found design unit 1: uart_tx_fsm-rtl" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565804 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxtx_arbiter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file uart_rxtx_arbiter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_rx_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565810 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "uart_rx_fsm.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_rx_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_light_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_light_tx-rtl " "Found design unit 1: traffic_light_tx-rtl" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565812 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_tx " "Found entity 1: traffic_light_tx" {  } { { "traffic_light_tx.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_tx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_counter_sync_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_counter_sync_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_counter_sync_clear-rtl " "Found design unit 1: nBit_counter_sync_clear-rtl" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565815 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_counter_sync_clear " "Found entity 1: nBit_counter_sync_clear" {  } { { "nBit_counter_sync_clear.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andN-rtl " "Found design unit 1: andN-rtl" {  } { { "andN.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/andN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565818 ""} { "Info" "ISGN_ENTITY_NAME" "1 andN " "Found entity 1: andN" {  } { { "andN.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/andN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565819 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565821 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.vhd 4 2 " "Found 4 design units, including 2 entities, in source file byte_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byte_to_bcd-struct " "Found design unit 1: byte_to_bcd-struct" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/byte_to_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565823 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 byte_to_bcd_tb-foo " "Found design unit 2: byte_to_bcd_tb-foo" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/byte_to_bcd.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565823 ""} { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/byte_to_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565823 ""} { "Info" "ISGN_ENTITY_NAME" "2 byte_to_bcd_tb " "Found entity 2: byte_to_bcd_tb" {  } { { "byte_to_bcd.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/byte_to_bcd.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565824 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_n_to_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_n_to_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_n_to_m-rtl " "Found design unit 1: bus_n_to_m-rtl" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/bus_n_to_m.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565827 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_n_to_m " "Found entity 1: bus_n_to_m" {  } { { "bus_n_to_m.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/bus_n_to_m.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc_clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlc_clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlc_clock_generator-rtl " "Found design unit 1: tlc_clock_generator-rtl" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565828 ""} { "Info" "ISGN_ENTITY_NAME" "1 tlc_clock_generator " "Found entity 1: tlc_clock_generator" {  } { { "tlc_clock_generator.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_length_trim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_length_trim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_length_trim-rtl " "Found design unit 1: pulse_length_trim-rtl" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/pulse_length_trim.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565830 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_length_trim " "Found entity 1: pulse_length_trim" {  } { { "pulse_length_trim.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/pulse_length_trim.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxTest " "Found entity 1: rxTest" {  } { { "rxTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/rxTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file txtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 txTest " "Found entity 1: txTest" {  } { { "txTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/txTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file baudtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTest " "Found entity 1: BaudTest" {  } { { "BaudTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/BaudTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701921565834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701921565834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generalTest " "Elaborating entity \"generalTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701921565873 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk traffic_light_controller_fsm inst3 " "Port \"clk\" of type traffic_light_controller_fsm and instance \"inst3\" is missing source signal" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 248 1696 1912 360 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1701921565874 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst2 " "Primitive \"VCC\" of instance \"inst2\" not used" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 520 448 480 536 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701921565874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_clock_generator tlc_clock_generator:inst11 " "Elaborating entity \"tlc_clock_generator\" for hierarchy \"tlc_clock_generator:inst11\"" {  } { { "generalTest.bdf" "inst11" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 240 848 1072 352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\"" {  } { { "tlc_clock_generator.vhd" "clk_div_41" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:1:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:1:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:2:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:2:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:3:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:3:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:4:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:4:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:5:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:5:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:6:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:6:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:6:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andN tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:7:andN_i " "Elaborating entity \"andN\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|andN:\\loop0:7:andN_i\"" {  } { { "nBit_counter_sync_clear.vhd" "\\loop0:7:andN_i" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff " "Elaborating entity \"d_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_reg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_flipflop tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk " "Elaborating entity \"jk_flipflop\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_41\|nBit_reg:counter_reg\|d_flipflop:\\loop0:0:dff\|jk_flipflop:jk\"" {  } { { "d_flipflop.vhd" "jk" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/d_flipflop.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear jk_flipflop.vhd(54) " "VHDL Process Statement warning at jk_flipflop.vhd(54): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701921565900 "|uartProject|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset jk_flipflop.vhd(56) " "VHDL Process Statement warning at jk_flipflop.vhd(56): signal \"preset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701921565900 "|uartProject|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk jk_flipflop.vhd(58) " "VHDL Process Statement warning at jk_flipflop.vhd(58): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701921565900 "|uartProject|tlc_clock_generator:inst11|nBit_counter_sync_clear:clk_div_41|nBit_reg:counter_reg|d_flipflop:\loop0:0:dff|jk_flipflop:jk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 tlc_clock_generator:inst11\|mux8:baud_mux " "Elaborating entity \"mux8\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\"" {  } { { "tlc_clock_generator.vhd" "baud_mux" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low " "Elaborating entity \"mux4\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\"" {  } { { "mux8.vhd" "mux4_low" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux8.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb " "Elaborating entity \"mux2\" for hierarchy \"tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\"" {  } { { "mux8.vhd" "mux2_msb" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux8.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8 " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\"" {  } { { "tlc_clock_generator.vhd" "clk_div_8" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_clock_generator.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_clock_generator:inst11\|nBit_counter_sync_clear:clk_div_8\|nBit_reg:counter_reg\"" {  } { { "nBit_counter_sync_clear.vhd" "counter_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_counter_sync_clear.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921565964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_length_trim pulse_length_trim:inst1 " "Elaborating entity \"pulse_length_trim\" for hierarchy \"pulse_length_trim:inst1\"" {  } { { "generalTest.bdf" "inst1" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 392 1832 2040 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_fsm traffic_light_controller_fsm:inst3 " "Elaborating entity \"traffic_light_controller_fsm\" for hierarchy \"traffic_light_controller_fsm:inst3\"" {  } { { "generalTest.bdf" "inst3" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 248 1696 1912 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4bits_sync_clear traffic_light_controller_fsm:inst3\|counter_4bits_sync_clear:state_cntr " "Elaborating entity \"counter_4bits_sync_clear\" for hierarchy \"traffic_light_controller_fsm:inst3\|counter_4bits_sync_clear:state_cntr\"" {  } { { "traffic_light_controller_fsm.vhd" "state_cntr" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_fsm.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg traffic_light_controller_fsm:inst3\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg " "Elaborating entity \"nBit_reg\" for hierarchy \"traffic_light_controller_fsm:inst3\|counter_4bits_sync_clear:state_cntr\|nBit_reg:counter_reg\"" {  } { { "counter_4bits_sync_clear.vhd" "counter_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/counter_4bits_sync_clear.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_controller_fsm:inst3\|nBit_mux4:timer_target_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_controller_fsm:inst3\|nBit_mux4:timer_target_mux\"" {  } { { "traffic_light_controller_fsm.vhd" "timer_target_mux" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_fsm.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 traffic_light_controller_fsm:inst3\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x " "Elaborating entity \"nBit_mux2\" for hierarchy \"traffic_light_controller_fsm:inst3\|nBit_mux4:timer_target_mux\|nBit_mux2:mux2_0x\"" {  } { { "nBit_mux4.vhd" "mux2_0x" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nBit_mux4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_tx_fsm:inst7 " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_tx_fsm:inst7\"" {  } { { "generalTest.bdf" "inst7" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 376 2872 3064 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop uart_tx_fsm:inst7\|t_flipflop:tdr_empty_temp_ff " "Elaborating entity \"t_flipflop\" for hierarchy \"uart_tx_fsm:inst7\|t_flipflop:tdr_empty_temp_ff\"" {  } { { "uart_tx_fsm.vhd" "tdr_empty_temp_ff" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PIPO_reg uart_tx_fsm:inst7\|nBit_PIPO_reg:tdr_reg " "Elaborating entity \"nBit_PIPO_reg\" for hierarchy \"uart_tx_fsm:inst7\|nBit_PIPO_reg:tdr_reg\"" {  } { { "uart_tx_fsm.vhd" "tdr_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_8Bit uart_tx_fsm:inst7\|parity_8Bit:p " "Elaborating entity \"parity_8Bit\" for hierarchy \"uart_tx_fsm:inst7\|parity_8Bit:p\"" {  } { { "uart_tx_fsm.vhd" "p" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_PISO_reg uart_tx_fsm:inst7\|nBit_PISO_reg:tsr_reg " "Elaborating entity \"nBit_PISO_reg\" for hierarchy \"uart_tx_fsm:inst7\|nBit_PISO_reg:tsr_reg\"" {  } { { "uart_tx_fsm.vhd" "tsr_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_counter_sync_clear uart_tx_fsm:inst7\|nBit_counter_sync_clear:shift_counter " "Elaborating entity \"nBit_counter_sync_clear\" for hierarchy \"uart_tx_fsm:inst7\|nBit_counter_sync_clear:shift_counter\"" {  } { { "uart_tx_fsm.vhd" "shift_counter" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/uart_tx_fsm.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlc_tx_message_buffer tlc_tx_message_buffer:inst4 " "Elaborating entity \"tlc_tx_message_buffer\" for hierarchy \"tlc_tx_message_buffer:inst4\"" {  } { { "generalTest.bdf" "inst4" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 376 2232 2480 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nChar_acsii7_shift_reg tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg " "Elaborating entity \"nChar_acsii7_shift_reg\" for hierarchy \"tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\"" {  } { { "tlc_tx_message_buffer.vhd" "ascii_reg" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/tlc_tx_message_buffer.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux_msb " "Elaborating entity \"nBit_mux2\" for hierarchy \"tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux_msb\"" {  } { { "nChar_acsii7_shift_reg.vhd" "shift_load_high_mux_msb" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux " "Elaborating entity \"nBit_mux2\" for hierarchy \"tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_mux2:shift_load_high_mux\"" {  } { { "nChar_acsii7_shift_reg.vhd" "shift_load_high_mux" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_reg tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0 " "Elaborating entity \"nBit_reg\" for hierarchy \"tlc_tx_message_buffer:inst4\|nChar_acsii7_shift_reg:ascii_reg\|nBit_reg:ascii_reg0\"" {  } { { "nChar_acsii7_shift_reg.vhd" "ascii_reg0" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/nChar_acsii7_shift_reg.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_controller_tx_message_compiler traffic_light_controller_tx_message_compiler:inst " "Elaborating entity \"traffic_light_controller_tx_message_compiler\" for hierarchy \"traffic_light_controller_tx_message_compiler:inst\"" {  } { { "generalTest.bdf" "inst" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 248 2232 2448 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux4 traffic_light_controller_tx_message_compiler:inst\|nBit_mux4:b4_mux " "Elaborating entity \"nBit_mux4\" for hierarchy \"traffic_light_controller_tx_message_compiler:inst\|nBit_mux4:b4_mux\"" {  } { { "traffic_light_controller_tx_message_compiler.vhd" "b4_mux" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/traffic_light_controller_tx_message_compiler.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_n_to_m bus_n_to_m:inst9 " "Elaborating entity \"bus_n_to_m\" for hierarchy \"bus_n_to_m:inst9\"" {  } { { "generalTest.bdf" "inst9" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 328 2616 2832 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701921566246 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~synth " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux2:mux2_msb\|out0~synth" {  } { { "mux2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux2.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701921566544 "|generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux2:mux2_msb|out0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~synth " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_high\|out0~synth" {  } { { "mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701921566544 "|generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_high|out0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~synth " "Found clock multiplexer tlc_clock_generator:inst11\|mux8:baud_mux\|mux4:mux4_low\|out0~synth" {  } { { "mux4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/mux4.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1701921566544 "|generalTest|tlc_clock_generator:inst11|mux8:baud_mux|mux4:mux4_low|out0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1701921566544 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/jk_flipflop.vhd" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701921566789 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701921566789 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ascii_chars\[40\] GND " "Pin \"ascii_chars\[40\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 528 2528 2704 544 "ascii_chars\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|ascii_chars[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ascii_chars\[39\] GND " "Pin \"ascii_chars\[39\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 528 2528 2704 544 "ascii_chars\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|ascii_chars[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ascii_chars\[36\] GND " "Pin \"ascii_chars\[36\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 528 2528 2704 544 "ascii_chars\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|ascii_chars[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tsr\[9\] VCC " "Pin \"tsr\[9\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 448 3064 3240 464 "tsr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tsr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[41\] VCC " "Pin \"tx_message\[41\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[40\] GND " "Pin \"tx_message\[40\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[39\] GND " "Pin \"tx_message\[39\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[38\] VCC " "Pin \"tx_message\[38\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[37\] VCC " "Pin \"tx_message\[37\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[36\] GND " "Pin \"tx_message\[36\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[35\] VCC " "Pin \"tx_message\[35\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[34\] VCC " "Pin \"tx_message\[34\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[33\] VCC " "Pin \"tx_message\[33\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[27\] VCC " "Pin \"tx_message\[27\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[26\] GND " "Pin \"tx_message\[26\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[25\] VCC " "Pin \"tx_message\[25\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[24\] VCC " "Pin \"tx_message\[24\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[23\] VCC " "Pin \"tx_message\[23\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[22\] VCC " "Pin \"tx_message\[22\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[21\] VCC " "Pin \"tx_message\[21\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[20\] VCC " "Pin \"tx_message\[20\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[19\] GND " "Pin \"tx_message\[19\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[18\] VCC " "Pin \"tx_message\[18\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[17\] GND " "Pin \"tx_message\[17\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[16\] GND " "Pin \"tx_message\[16\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[15\] VCC " "Pin \"tx_message\[15\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[14\] VCC " "Pin \"tx_message\[14\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[13\] VCC " "Pin \"tx_message\[13\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[12\] VCC " "Pin \"tx_message\[12\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[6\] GND " "Pin \"tx_message\[6\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[5\] GND " "Pin \"tx_message\[5\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[4\] GND " "Pin \"tx_message\[4\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[3\] VCC " "Pin \"tx_message\[3\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[2\] VCC " "Pin \"tx_message\[2\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[1\] GND " "Pin \"tx_message\[1\]\" is stuck at GND" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_message\[0\] VCC " "Pin \"tx_message\[0\]\" is stuck at VCC" {  } { { "generalTest.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3155Labs/uartProjectEdit/uartProject/generalTest.bdf" { { 272 2504 2680 288 "tx_message\[41..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701921566835 "|generalTest|tx_message[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701921566835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701921566943 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701921567393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701921567393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701921567477 ""} { "Info" "ICUT_CUT_TM_OPINS" "126 " "Implemented 126 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701921567477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701921567477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701921567477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701921567524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 22:59:27 2023 " "Processing ended: Wed Dec 06 22:59:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701921567524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701921567524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701921567524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701921567524 ""}
