---
layout: home

hero:
  name: Celox
  text: JIT Simulator for Veryl HDL
  tagline: Compile Veryl designs with Cranelift for high-speed simulation
  actions:
    - theme: brand
      text: Get Started
      link: /guide/getting-started
    - theme: alt
      text: Introduction
      link: /guide/introduction

features:
  - title: JIT Compilation
    details: Compiles simulation code to native machine code via Cranelift for maximum performance.
  - title: Veryl HDL
    details: First-class support for the Veryl hardware description language.
  - title: TypeScript Testbenches
    details: Write testbenches in TypeScript with full type safety and modern tooling.
---
