{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480289387222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480289387222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:29:47 2016 " "Processing started: Mon Nov 28 08:29:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480289387222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480289387222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480289387222 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480289387558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/piezo_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/piezo_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIEZO " "Found entity 1: PIEZO" {  } { { "RTL/PIEZO_UNIT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/PIEZO_UNIT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alarm_time_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alarm_time_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALARM_TIME_CONT " "Found entity 1: ALARM_TIME_CONT" {  } { { "RTL/ALARM_TIME_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/ALARM_TIME_CONT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387613 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TIME_CONT.v(8) " "Verilog HDL syntax warning at TIME_CONT.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/TIME_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CONT.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480289387616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_CONT " "Found entity 1: TIME_CONT" {  } { { "RTL/TIME_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CONT.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387616 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TIME_CAL.v(8) " "Verilog HDL syntax warning at TIME_CAL.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480289387619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_CAL " "Found entity 1: TIME_CAL" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONT " "Found entity 1: LCD_CONT" {  } { { "RTL/LCD_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/LCD_CONT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387624 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "KEY_CONT.v(8) " "Verilog HDL syntax warning at KEY_CONT.v(8): extra block comment delimiter characters /* within block comment" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1480289387627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONT " "Found entity 1: KEY_CONT" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGITAL_CLOCK " "Found entity 1: DIGITAL_CLOCK" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_SEP " "Found entity 1: WT_SEP" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_DECODER " "Found entity 1: WT_DECODER" {  } { { "RTL/WT_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_DECODER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_CONPARE " "Found entity 1: TIME_CONPARE" {  } { { "RTL/TIME_COMPARE.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_COMPARE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480289387640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480289387640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UP DIGITAL_CLOCK.v(39) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(39): created implicit net for \"UP\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480289387640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DOWN DIGITAL_CLOCK.v(39) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(39): created implicit net for \"DOWN\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480289387640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SET_ALARM DIGITAL_CLOCK.v(41) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(41): created implicit net for \"SET_ALARM\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480289387640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RING_ALARM DIGITAL_CLOCK.v(85) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(85): created implicit net for \"RING_ALARM\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480289387641 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(41) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(41): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480289387647 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(72) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(72): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480289387648 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(79) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(79): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 79 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480289387648 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(88) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(88): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 88 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480289387648 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIGITAL_CLOCK " "Elaborating entity \"DIGITAL_CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480289387679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_CONT KEY_CONT:comb_88 " "Elaborating entity \"KEY_CONT\" for hierarchy \"KEY_CONT:comb_88\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_88" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480289387682 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "OUT_TIME_BUFF KEY_CONT.v(73) " "Verilog HDL warning at KEY_CONT.v(73): initial value for variable OUT_TIME_BUFF should be constant" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 73 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1480289387684 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(127) " "Verilog HDL Case Statement information at KEY_CONT.v(127): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480289387686 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(123) " "Verilog HDL Case Statement information at KEY_CONT.v(123): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480289387686 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(173) " "Verilog HDL Case Statement information at KEY_CONT.v(173): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 173 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480289387686 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(169) " "Verilog HDL Case Statement information at KEY_CONT.v(169): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 169 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480289387687 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "KEY_CONT.v(218) " "Verilog HDL Case Statement warning at KEY_CONT.v(218): incomplete case statement has no default case item" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480289387687 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "KEY_CONT.v(227) " "Verilog HDL Case Statement warning at KEY_CONT.v(227): incomplete case statement has no default case item" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 227 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480289387687 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "KEY_CONT.v(252) " "Verilog HDL Case Statement warning at KEY_CONT.v(252): incomplete case statement has no default case item" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 252 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480289387688 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "KEY_CONT.v(262) " "Verilog HDL Case Statement warning at KEY_CONT.v(262): incomplete case statement has no default case item" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 262 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480289387688 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "KEY_CONT.v(116) " "Verilog HDL Case Statement warning at KEY_CONT.v(116): incomplete case statement has no default case item" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480289387689 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(116) " "Verilog HDL Case Statement information at KEY_CONT.v(116): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480289387689 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MODE_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"MODE_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387689 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CONT_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"CONT_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387689 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAG_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"FLAG_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387690 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SET_ALARM KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"SET_ALARM\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387690 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT_TIME_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"OUT_TIME_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387690 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UP_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"UP_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387690 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOWN_BUFF KEY_CONT.v(116) " "Verilog HDL Always Construct warning at KEY_CONT.v(116): inferring latch(es) for variable \"DOWN_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480289387690 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OUT_TIME_BUFF\[15..0\] 0 KEY_CONT.v(30) " "Net \"OUT_TIME_BUFF\[15..0\]\" at KEY_CONT.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480289387692 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_DAY KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_DAY\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_MONTH KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_MONTH\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_YEAR KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_YEAR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_MERIDIAN KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_MERIDIAN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_SEC KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_SEC\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_MIN KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_MIN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_HOUR KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_HOUR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.CONT_NO KEY_CONT.v(116) " "Inferred latch for \"DOWN_BUFF.CONT_NO\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387694 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_DAY KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_DAY\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_MONTH KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_MONTH\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_YEAR KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_YEAR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_MERIDIAN KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_MERIDIAN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_SEC KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_SEC\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_MIN KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_MIN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_HOUR KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_HOUR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.CONT_NO KEY_CONT.v(116) " "Inferred latch for \"UP_BUFF.CONT_NO\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387695 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_TIME_BUFF\[16\] KEY_CONT.v(116) " "Inferred latch for \"OUT_TIME_BUFF\[16\]\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_ALARM KEY_CONT.v(116) " "Inferred latch for \"SET_ALARM\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_CONTROL_CHANGE_DONE_STATE KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_CONTROL_CHANGE_DONE_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_ALARM_CONTROL_STATE KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_ALARM_CONTROL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_CONTROL_STATE KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_CONTROL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_VIEW_ALARM KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_VIEW_ALARM\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387696 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_NO KEY_CONT.v(116) " "Inferred latch for \"FLAG_BUFF.FLAG_NO\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_DAY KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_DAY\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_MONTH KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_MONTH\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_YEAR KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_YEAR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_MERIDIAN KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_MERIDIAN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_SEC KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_SEC\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_MIN KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_MIN\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_HOUR KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_HOUR\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387697 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONT_BUFF.CONT_NO KEY_CONT.v(116) " "Inferred latch for \"CONT_BUFF.CONT_NO\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387698 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.ALARM_CONTROL_TIME KEY_CONT.v(116) " "Inferred latch for \"MODE_BUFF.ALARM_CONTROL_TIME\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387698 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.ALARM_TIME KEY_CONT.v(116) " "Inferred latch for \"MODE_BUFF.ALARM_TIME\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387698 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.CURRENT_CONTROL_TIME KEY_CONT.v(116) " "Inferred latch for \"MODE_BUFF.CURRENT_CONTROL_TIME\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387698 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.CURRENT_TIME KEY_CONT.v(116) " "Inferred latch for \"MODE_BUFF.CURRENT_TIME\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387698 "|DIGITAL_CLOCK|KEY_CONT:comb_88"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_NO KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_NO\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "KEY_CONT.v(85) " "Constant driver at KEY_CONT.v(85)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 85 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_VIEW_ALARM KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_VIEW_ALARM\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_CONTROL_STATE KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_CONTROL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_ALARM_CONTROL_STATE KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_ALARM_CONTROL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_CONTROL_CHANGE_DONE_STATE KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_CONTROL_CHANGE_DONE_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE KEY_CONT.v(116) " "Can't resolve multiple constant drivers for net \"FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE\" at KEY_CONT.v(116)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 116 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480289387701 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "KEY_CONT:comb_88 " "Can't elaborate user hierarchy \"KEY_CONT:comb_88\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_88" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 41 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480289387702 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480289387759 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 08:29:47 2016 " "Processing ended: Mon Nov 28 08:29:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480289387759 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480289387759 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480289387759 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480289387759 ""}
