###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21017   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14098   # Number of read row buffer hits
num_read_cmds                  =        21017   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6929   # Number of ACT commands
num_pre_cmds                   =         6921   # Number of PRE commands
num_ondemand_pres              =         2545   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2847810   # Cyles of rank active rank.0
rank_active_cycles.1           =      2245974   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7152190   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7754026   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19227   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          199   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           32   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1477   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6893   # Read request latency (cycles)
read_latency[40-59]            =         4414   # Read request latency (cycles)
read_latency[60-79]            =         2548   # Read request latency (cycles)
read_latency[80-99]            =          803   # Read request latency (cycles)
read_latency[100-119]          =          830   # Read request latency (cycles)
read_latency[120-139]          =          567   # Read request latency (cycles)
read_latency[140-159]          =          372   # Read request latency (cycles)
read_latency[160-179]          =          335   # Read request latency (cycles)
read_latency[180-199]          =          351   # Read request latency (cycles)
read_latency[200-]             =         3904   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.47405e+07   # Read energy
act_energy                     =  1.89577e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.43305e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.72193e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.77703e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.40149e+09   # Active standby energy rank.1
average_read_latency           =      150.568   # Average read request latency (cycles)
average_interarrival           =      475.655   # Average request interarrival latency (cycles)
total_energy                   =  1.11419e+10   # Total energy (pJ)
average_power                  =      1114.19   # Average power (mW)
average_bandwidth              =     0.179345   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18604   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14011   # Number of read row buffer hits
num_read_cmds                  =        18604   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4603   # Number of ACT commands
num_pre_cmds                   =         4594   # Number of PRE commands
num_ondemand_pres              =           55   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2392044   # Cyles of rank active rank.0
rank_active_cycles.1           =      2474233   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7607956   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7525767   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16793   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          205   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           46   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1464   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7944   # Read request latency (cycles)
read_latency[40-59]            =         4916   # Read request latency (cycles)
read_latency[60-79]            =         1497   # Read request latency (cycles)
read_latency[80-99]            =          664   # Read request latency (cycles)
read_latency[100-119]          =          455   # Read request latency (cycles)
read_latency[120-139]          =          322   # Read request latency (cycles)
read_latency[140-159]          =          227   # Read request latency (cycles)
read_latency[160-179]          =          273   # Read request latency (cycles)
read_latency[180-199]          =          216   # Read request latency (cycles)
read_latency[200-]             =         2090   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.50113e+07   # Read energy
act_energy                     =  1.25938e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.65182e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61237e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.49264e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.54392e+09   # Active standby energy rank.1
average_read_latency           =      90.2533   # Average read request latency (cycles)
average_interarrival           =      537.348   # Average request interarrival latency (cycles)
total_energy                   =   1.1093e+10   # Total energy (pJ)
average_power                  =       1109.3   # Average power (mW)
average_bandwidth              =     0.158754   # Average bandwidth
