--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 15 13:44:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_849__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_849__i0  (to sampled_modebutton +)

   Delay:                   3.909ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.909ns data_path \statemachine/state_849__i1 to \statemachine/state_849__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.931ns

 Path Details: \statemachine/state_849__i1 to \statemachine/state_849__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_849__i1 (from sampled_modebutton)
Route        12   e 1.714                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_169
Route         3   e 1.258                                  state_2__N_225
                  --------
                    3.909  (24.0% logic, 76.0% route), 2 logic levels.


Passed:  The following path meets requirements by 95.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_849__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_849__i1  (to sampled_modebutton +)

   Delay:                   3.909ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.909ns data_path \statemachine/state_849__i1 to \statemachine/state_849__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.931ns

 Path Details: \statemachine/state_849__i1 to \statemachine/state_849__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_849__i1 (from sampled_modebutton)
Route        12   e 1.714                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_169
Route         3   e 1.258                                  state_2__N_225
                  --------
                    3.909  (24.0% logic, 76.0% route), 2 logic levels.


Passed:  The following path meets requirements by 95.931ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_849__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_849__i2  (to sampled_modebutton +)

   Delay:                   3.909ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.909ns data_path \statemachine/state_849__i1 to \statemachine/state_849__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.931ns

 Path Details: \statemachine/state_849__i1 to \statemachine/state_849__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_849__i1 (from sampled_modebutton)
Route        12   e 1.714                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_169
Route         3   e 1.258                                  state_2__N_225
                  --------
                    3.909  (24.0% logic, 76.0% route), 2 logic levels.

Report: 4.069 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_839_1330_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8780
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_839_1330_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8781
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_839_1330_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3459
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_1457_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8764
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8765
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8766
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8767
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1457_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_177[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_839_1330_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8780
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_839_1330_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8781
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_839_1330_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3458
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1457_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8764
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8765
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8766
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8767
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1457_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_177[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.


Passed:  The following path meets requirements by 93.175ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.665ns  (58.8% logic, 41.2% route), 9 logic levels.

 Constraint Details:

      6.665ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.175ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route        10   e 1.662                                  reveal_ist_27_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_839_1330_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8780
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_839_1330_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n3461
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1457_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8763
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8764
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8765
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8766
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1457_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8767
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1457_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_177[15]
                  --------
                    6.665  (58.8% logic, 41.2% route), 9 logic levels.

Report: 6.825 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_835_1328_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8806
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8807
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8808
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8809
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8810
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_835_1328_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n3202
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1456_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8904
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8905
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1456_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_142[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_835_1328_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8806
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_835_1328_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n3210
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1456_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8900
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8901
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8902
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8903
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8904
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1456_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8905
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1456_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_142[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.


Passed:  The following path meets requirements by 93.062ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.778ns  (60.2% logic, 39.8% route), 10 logic levels.

 Constraint Details:

      6.778ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.062ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         8   e 1.598                                  reveal_ist_59_N
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_835_1328_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8806
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8807
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8808
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8809
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8810
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_835_1328_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8811
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_835_1328_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n3201
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1456_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8905
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1456_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_142[15]
                  --------
                    6.778  (60.2% logic, 39.8% route), 10 logic levels.

Report: 6.938 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            1204 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 82.354ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.486ns  (31.4% logic, 68.6% route), 12 logic levels.

 Constraint Details:

     17.486ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.354ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        37   e 2.105                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i2_3_lut_4_lut_adj_153
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9450
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i7283_4_lut_rep_132
Route        10   e 1.604                                  n10069
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7342_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9622
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i33
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37_bdd_4_lut_7435
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9924
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_7436
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9926
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7395
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_495
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_116
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9035
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.486  (31.4% logic, 68.6% route), 12 logic levels.


Passed:  The following path meets requirements by 82.357ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.483ns  (31.4% logic, 68.6% route), 12 logic levels.

 Constraint Details:

     17.483ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.357ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        35   e 2.102                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i2_3_lut_4_lut_adj_153
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9450
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i7283_4_lut_rep_132
Route        10   e 1.604                                  n10069
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7342_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9622
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i33
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37_bdd_4_lut_7435
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9924
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_7436
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9926
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7395
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_495
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_116
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9035
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.483  (31.4% logic, 68.6% route), 12 logic levels.


Passed:  The following path meets requirements by 82.370ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i19  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.470ns  (31.4% logic, 68.6% route), 12 logic levels.

 Constraint Details:

     17.470ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i19 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.370ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i19 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i19 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        28   e 2.089                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[2]
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i2_3_lut_4_lut_adj_153
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9450
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i7283_4_lut_rep_132
Route        10   e 1.604                                  n10069
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7342_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9622
MOFX0       ---     0.378             C0 to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i33
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n37_bdd_4_lut_7435
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9924
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/wr_din[0]_bdd_3_lut_7436
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9925_bdd_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9926
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7395
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_495
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_116
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9035
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4390_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_399[0]
                  --------
                   17.470  (31.4% logic, 68.6% route), 12 logic levels.

Report: 17.646 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_debug]
            503 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 88.287ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0  (to clk_debug +)

   Delay:                  11.428ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

     11.428ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.287ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_161
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10098
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_140_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10077
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1989_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n3717
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/i1_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n9483
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_38
                  --------
                   11.428  (25.5% logic, 74.5% route), 6 logic levels.


Passed:  The following path meets requirements by 88.287ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1  (to clk_debug +)

   Delay:                  11.428ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

     11.428ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.287ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_161
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10098
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_140_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10077
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1989_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n3717
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/i1_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n9483
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_38
                  --------
                   11.428  (25.5% logic, 74.5% route), 6 logic levels.


Passed:  The following path meets requirements by 88.287ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2  (to clk_debug +)

   Delay:                  11.428ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

     11.428ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 88.287ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_161
Route         5   e 1.405                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10098
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_140_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10077
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1989_4_lut
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n3717
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/i1_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/n9483
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/clk[0]_N_keep_enable_38
                  --------
                   11.428  (25.5% logic, 74.5% route), 6 logic levels.

Report: 11.713 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets clk_2M5]
            915 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 39.858ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i15  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_80  (to clk_2M5 +)

   Delay:                   9.982ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.982ns data_path \POPtimers/gatedcount_i15 to MW_output_80 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.858ns

 Path Details: \POPtimers/gatedcount_i15 to MW_output_80

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i15 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[15]
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_2_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6
LUT4        ---     0.493              D to Z              \POPtimers/MW1/i4_4_lut
Route         2   e 1.141                                  \POPtimers/n4411
LUT4        ---     0.493              A to Z              \POPtimers/i14_4_lut
Route         1   e 0.941                                  \POPtimers/n9547
LUT4        ---     0.493              C to Z              \POPtimers/MW_I_0_4_lut
Route         3   e 1.258                                  debug_2_c
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/slow_pulse_bdd_2_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10014
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7428
Route         1   e 0.941                                  MW_output_N_29
                  --------
                    9.982  (31.5% logic, 68.5% route), 7 logic levels.


Passed:  The following path meets requirements by 39.858ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i15  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_80  (to clk_2M5 +)

   Delay:                   9.982ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.982ns data_path \POPtimers/gatedcount_i15 to MW_output_80 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.858ns

 Path Details: \POPtimers/gatedcount_i15 to MW_output_80

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i15 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[15]
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_2_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6
LUT4        ---     0.493              D to Z              \POPtimers/MW1/i4_4_lut
Route         2   e 1.141                                  \POPtimers/n4411
LUT4        ---     0.493              A to Z              \POPtimers/i14_4_lut
Route         1   e 0.941                                  \POPtimers/n9547
LUT4        ---     0.493              C to Z              \POPtimers/MW_I_0_4_lut
Route         3   e 1.258                                  debug_2_c
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/slow_pulse_bdd_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10015
MUXL5       ---     0.233           BLUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7428
Route         1   e 0.941                                  MW_output_N_29
                  --------
                    9.982  (31.5% logic, 68.5% route), 7 logic levels.


Passed:  The following path meets requirements by 39.858ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i11  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_80  (to clk_2M5 +)

   Delay:                   9.982ns  (31.5% logic, 68.5% route), 7 logic levels.

 Constraint Details:

      9.982ns data_path \POPtimers/gatedcount_i11 to MW_output_80 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 39.858ns

 Path Details: \POPtimers/gatedcount_i11 to MW_output_80

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i11 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[11]
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i1_2_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6
LUT4        ---     0.493              D to Z              \POPtimers/MW1/i4_4_lut
Route         2   e 1.141                                  \POPtimers/n4411
LUT4        ---     0.493              A to Z              \POPtimers/i14_4_lut
Route         1   e 0.941                                  \POPtimers/n9547
LUT4        ---     0.493              C to Z              \POPtimers/MW_I_0_4_lut
Route         3   e 1.258                                  debug_2_c
LUT4        ---     0.493              D to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/slow_pulse_bdd_4_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10015
MUXL5       ---     0.233           BLUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i7428
Route         1   e 0.941                                  MW_output_N_29
                  --------
                    9.982  (31.5% logic, 68.5% route), 7 logic levels.

Report: 10.142 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     4.069 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.825 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.938 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    17.646 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_debug]               |   100.000 ns|    11.713 ns|     6  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   100.000 ns|    20.284 ns|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6890 paths, 1089 nets, and 2781 connections (65.2% coverage)


Peak memory: 76308480 bytes, TRCE: 6553600 bytes, DLYMAN: 491520 bytes
CPU_TIME_REPORT: 0 secs 
