DCC_CFG_PORT_CONFIG1,VAR_0
DCC_CFG_PORT_CONFIG1_DLID_MASK_MASK,VAR_1
DCC_CFG_PORT_CONFIG1_DLID_MASK_SHIFT,VAR_2
DCC_CFG_PORT_CONFIG1_DLID_MASK_SMASK,VAR_3
DCC_CFG_PORT_CONFIG1_TARGET_DLID_MASK,VAR_4
DCC_CFG_PORT_CONFIG1_TARGET_DLID_SHIFT,VAR_5
DCC_CFG_PORT_CONFIG1_TARGET_DLID_SMASK,VAR_6
IB_MULTICAST_LID_BASE,VAR_7
LINKVERB,VAR_8
SEND_CTXT_CHECK_SLID,VAR_9
SEND_CTXT_CHECK_SLID_MASK_MASK,VAR_10
SEND_CTXT_CHECK_SLID_MASK_SHIFT,VAR_11
SEND_CTXT_CHECK_SLID_VALUE_MASK,VAR_12
SEND_CTXT_CHECK_SLID_VALUE_SHIFT,VAR_13
be16_to_cpu,FUNC_0
chip_send_contexts,FUNC_1
hfi1_cdbg,FUNC_2
read_csr,FUNC_3
sdma_update_lmc,FUNC_4
write_csr,FUNC_5
write_kctxt_csr,FUNC_6
set_lidlmc,FUNC_7
ppd,VAR_14
i,VAR_15
sreg,VAR_16
dd,VAR_17
mask,VAR_18
c1,VAR_19
lid,VAR_20
