
Nodo_2_Redes.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000242  00800200  00004180  00004214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004180  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000009cb  00800442  00800442  00004456  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00004456  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000044b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000007e0  00000000  00000000  000044f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000af8e  00000000  00000000  00004cd4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004696  00000000  00000000  0000fc62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000a6f8  00000000  00000000  000142f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000018e8  00000000  00000000  0001e9f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0001d93b  00000000  00000000  000202d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005da3  00000000  00000000  0003dc13  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000007a8  00000000  00000000  000439b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00009a15  00000000  00000000  0004415e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	62 c1       	rjmp	.+708    	; 0x2c6 <__ctors_end>
       2:	00 00       	nop
       4:	81 c1       	rjmp	.+770    	; 0x308 <__bad_interrupt>
       6:	00 00       	nop
       8:	7f c1       	rjmp	.+766    	; 0x308 <__bad_interrupt>
       a:	00 00       	nop
       c:	7d c1       	rjmp	.+762    	; 0x308 <__bad_interrupt>
       e:	00 00       	nop
      10:	7b c1       	rjmp	.+758    	; 0x308 <__bad_interrupt>
      12:	00 00       	nop
      14:	0c 94 12 1b 	jmp	0x3624	; 0x3624 <__vector_5>
      18:	77 c1       	rjmp	.+750    	; 0x308 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	75 c1       	rjmp	.+746    	; 0x308 <__bad_interrupt>
      1e:	00 00       	nop
      20:	73 c1       	rjmp	.+742    	; 0x308 <__bad_interrupt>
      22:	00 00       	nop
      24:	71 c1       	rjmp	.+738    	; 0x308 <__bad_interrupt>
      26:	00 00       	nop
      28:	6f c1       	rjmp	.+734    	; 0x308 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	6d c1       	rjmp	.+730    	; 0x308 <__bad_interrupt>
      2e:	00 00       	nop
      30:	6b c1       	rjmp	.+726    	; 0x308 <__bad_interrupt>
      32:	00 00       	nop
      34:	69 c1       	rjmp	.+722    	; 0x308 <__bad_interrupt>
      36:	00 00       	nop
      38:	67 c1       	rjmp	.+718    	; 0x308 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	65 c1       	rjmp	.+714    	; 0x308 <__bad_interrupt>
      3e:	00 00       	nop
      40:	63 c1       	rjmp	.+710    	; 0x308 <__bad_interrupt>
      42:	00 00       	nop
      44:	0c 94 8c 14 	jmp	0x2918	; 0x2918 <__vector_17>
      48:	0c 94 b9 14 	jmp	0x2972	; 0x2972 <__vector_18>
      4c:	0c 94 e6 14 	jmp	0x29cc	; 0x29cc <__vector_19>
      50:	0c 94 5f 14 	jmp	0x28be	; 0x28be <__vector_20>
      54:	59 c1       	rjmp	.+690    	; 0x308 <__bad_interrupt>
      56:	00 00       	nop
      58:	57 c1       	rjmp	.+686    	; 0x308 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	55 c1       	rjmp	.+682    	; 0x308 <__bad_interrupt>
      5e:	00 00       	nop
      60:	53 c1       	rjmp	.+678    	; 0x308 <__bad_interrupt>
      62:	00 00       	nop
      64:	51 c1       	rjmp	.+674    	; 0x308 <__bad_interrupt>
      66:	00 00       	nop
      68:	4f c1       	rjmp	.+670    	; 0x308 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	4d c1       	rjmp	.+666    	; 0x308 <__bad_interrupt>
      6e:	00 00       	nop
      70:	4b c1       	rjmp	.+662    	; 0x308 <__bad_interrupt>
      72:	00 00       	nop
      74:	49 c1       	rjmp	.+658    	; 0x308 <__bad_interrupt>
      76:	00 00       	nop
      78:	47 c1       	rjmp	.+654    	; 0x308 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	45 c1       	rjmp	.+650    	; 0x308 <__bad_interrupt>
      7e:	00 00       	nop
      80:	0c 94 40 15 	jmp	0x2a80	; 0x2a80 <__vector_32>
      84:	0c 94 6d 15 	jmp	0x2ada	; 0x2ada <__vector_33>
      88:	0c 94 9a 15 	jmp	0x2b34	; 0x2b34 <__vector_34>
      8c:	0c 94 13 15 	jmp	0x2a26	; 0x2a26 <__vector_35>
      90:	71 c7       	rjmp	.+3810   	; 0xf74 <__vector_36>
      92:	00 00       	nop
      94:	39 c1       	rjmp	.+626    	; 0x308 <__bad_interrupt>
      96:	00 00       	nop
      98:	37 c1       	rjmp	.+622    	; 0x308 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	bc c2       	rjmp	.+1400   	; 0x616 <__vector_39>
      9e:	00 00       	nop
      a0:	33 c1       	rjmp	.+614    	; 0x308 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	31 c1       	rjmp	.+610    	; 0x308 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0c 94 f4 15 	jmp	0x2be8	; 0x2be8 <__vector_42>
      ac:	0c 94 21 16 	jmp	0x2c42	; 0x2c42 <__vector_43>
      b0:	0c 94 4e 16 	jmp	0x2c9c	; 0x2c9c <__vector_44>
      b4:	0c 94 c7 15 	jmp	0x2b8e	; 0x2b8e <__vector_45>
      b8:	27 c1       	rjmp	.+590    	; 0x308 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 a8 16 	jmp	0x2d50	; 0x2d50 <__vector_47>
      c0:	0c 94 d5 16 	jmp	0x2daa	; 0x2daa <__vector_48>
      c4:	0c 94 02 17 	jmp	0x2e04	; 0x2e04 <__vector_49>
      c8:	0c 94 7b 16 	jmp	0x2cf6	; 0x2cf6 <__vector_50>
      cc:	1d c1       	rjmp	.+570    	; 0x308 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	1b c1       	rjmp	.+566    	; 0x308 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	19 c1       	rjmp	.+562    	; 0x308 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	17 c1       	rjmp	.+558    	; 0x308 <__bad_interrupt>
      da:	00 00       	nop
      dc:	15 c1       	rjmp	.+554    	; 0x308 <__bad_interrupt>
      de:	00 00       	nop
      e0:	13 c1       	rjmp	.+550    	; 0x308 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	11 c1       	rjmp	.+546    	; 0x308 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	0f c1       	rjmp	.+542    	; 0x308 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	0d c1       	rjmp	.+538    	; 0x308 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	0b c1       	rjmp	.+534    	; 0x308 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	09 c1       	rjmp	.+530    	; 0x308 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	07 c1       	rjmp	.+526    	; 0x308 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	05 c1       	rjmp	.+522    	; 0x308 <__bad_interrupt>
      fe:	00 00       	nop
     100:	03 c1       	rjmp	.+518    	; 0x308 <__bad_interrupt>
     102:	00 00       	nop
     104:	01 c1       	rjmp	.+514    	; 0x308 <__bad_interrupt>
     106:	00 00       	nop
     108:	ff c0       	rjmp	.+510    	; 0x308 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	fd c0       	rjmp	.+506    	; 0x308 <__bad_interrupt>
     10e:	00 00       	nop
     110:	fb c0       	rjmp	.+502    	; 0x308 <__bad_interrupt>
     112:	00 00       	nop
     114:	f9 c0       	rjmp	.+498    	; 0x308 <__bad_interrupt>
     116:	00 00       	nop
     118:	f7 c0       	rjmp	.+494    	; 0x308 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	f5 c0       	rjmp	.+490    	; 0x308 <__bad_interrupt>
     11e:	00 00       	nop
     120:	f3 c0       	rjmp	.+486    	; 0x308 <__bad_interrupt>
     122:	00 00       	nop
     124:	f1 c0       	rjmp	.+482    	; 0x308 <__bad_interrupt>
     126:	00 00       	nop
     128:	ef c0       	rjmp	.+478    	; 0x308 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	ed c0       	rjmp	.+474    	; 0x308 <__bad_interrupt>
     12e:	00 00       	nop
     130:	eb c0       	rjmp	.+470    	; 0x308 <__bad_interrupt>
     132:	00 00       	nop
     134:	b6 03       	fmuls	r19, r22
     136:	b2 04       	cpc	r11, r2
     138:	b2 04       	cpc	r11, r2
     13a:	b2 04       	cpc	r11, r2
     13c:	b2 04       	cpc	r11, r2
     13e:	b2 04       	cpc	r11, r2
     140:	b2 04       	cpc	r11, r2
     142:	b2 04       	cpc	r11, r2
     144:	2d 03       	fmul	r18, r21
     146:	b2 04       	cpc	r11, r2
     148:	b2 04       	cpc	r11, r2
     14a:	b2 04       	cpc	r11, r2
     14c:	b2 04       	cpc	r11, r2
     14e:	b2 04       	cpc	r11, r2
     150:	b2 04       	cpc	r11, r2
     152:	b2 04       	cpc	r11, r2
     154:	2d 03       	fmul	r18, r21
     156:	b2 04       	cpc	r11, r2
     158:	b2 04       	cpc	r11, r2
     15a:	b2 04       	cpc	r11, r2
     15c:	b2 04       	cpc	r11, r2
     15e:	b2 04       	cpc	r11, r2
     160:	b2 04       	cpc	r11, r2
     162:	b2 04       	cpc	r11, r2
     164:	52 03       	mulsu	r21, r18
     166:	b2 04       	cpc	r11, r2
     168:	b2 04       	cpc	r11, r2
     16a:	b2 04       	cpc	r11, r2
     16c:	b2 04       	cpc	r11, r2
     16e:	b2 04       	cpc	r11, r2
     170:	b2 04       	cpc	r11, r2
     172:	b2 04       	cpc	r11, r2
     174:	b6 03       	fmuls	r19, r22
     176:	b2 04       	cpc	r11, r2
     178:	b2 04       	cpc	r11, r2
     17a:	b2 04       	cpc	r11, r2
     17c:	b2 04       	cpc	r11, r2
     17e:	b2 04       	cpc	r11, r2
     180:	b2 04       	cpc	r11, r2
     182:	b2 04       	cpc	r11, r2
     184:	52 03       	mulsu	r21, r18
     186:	b2 04       	cpc	r11, r2
     188:	b2 04       	cpc	r11, r2
     18a:	b2 04       	cpc	r11, r2
     18c:	b2 04       	cpc	r11, r2
     18e:	b2 04       	cpc	r11, r2
     190:	b2 04       	cpc	r11, r2
     192:	b2 04       	cpc	r11, r2
     194:	b6 03       	fmuls	r19, r22
     196:	b2 04       	cpc	r11, r2
     198:	b2 04       	cpc	r11, r2
     19a:	b2 04       	cpc	r11, r2
     19c:	b2 04       	cpc	r11, r2
     19e:	b2 04       	cpc	r11, r2
     1a0:	b2 04       	cpc	r11, r2
     1a2:	b2 04       	cpc	r11, r2
     1a4:	43 04       	cpc	r4, r3
     1a6:	b2 04       	cpc	r11, r2
     1a8:	b2 04       	cpc	r11, r2
     1aa:	b2 04       	cpc	r11, r2
     1ac:	b2 04       	cpc	r11, r2
     1ae:	b2 04       	cpc	r11, r2
     1b0:	b2 04       	cpc	r11, r2
     1b2:	b2 04       	cpc	r11, r2
     1b4:	bb 03       	fmulsu	r19, r19
     1b6:	b2 04       	cpc	r11, r2
     1b8:	b2 04       	cpc	r11, r2
     1ba:	b2 04       	cpc	r11, r2
     1bc:	b2 04       	cpc	r11, r2
     1be:	b2 04       	cpc	r11, r2
     1c0:	b2 04       	cpc	r11, r2
     1c2:	b2 04       	cpc	r11, r2
     1c4:	b6 03       	fmuls	r19, r22
     1c6:	b2 04       	cpc	r11, r2
     1c8:	b2 04       	cpc	r11, r2
     1ca:	b2 04       	cpc	r11, r2
     1cc:	b2 04       	cpc	r11, r2
     1ce:	b2 04       	cpc	r11, r2
     1d0:	b2 04       	cpc	r11, r2
     1d2:	b2 04       	cpc	r11, r2
     1d4:	e4 03       	fmuls	r22, r20
     1d6:	b2 04       	cpc	r11, r2
     1d8:	b2 04       	cpc	r11, r2
     1da:	b2 04       	cpc	r11, r2
     1dc:	b2 04       	cpc	r11, r2
     1de:	b2 04       	cpc	r11, r2
     1e0:	b2 04       	cpc	r11, r2
     1e2:	b2 04       	cpc	r11, r2
     1e4:	1c 04       	cpc	r1, r12
     1e6:	b2 04       	cpc	r11, r2
     1e8:	b2 04       	cpc	r11, r2
     1ea:	b2 04       	cpc	r11, r2
     1ec:	b2 04       	cpc	r11, r2
     1ee:	b2 04       	cpc	r11, r2
     1f0:	b2 04       	cpc	r11, r2
     1f2:	b2 04       	cpc	r11, r2
     1f4:	77 04       	cpc	r7, r7
     1f6:	b2 04       	cpc	r11, r2
     1f8:	b2 04       	cpc	r11, r2
     1fa:	b2 04       	cpc	r11, r2
     1fc:	b2 04       	cpc	r11, r2
     1fe:	b2 04       	cpc	r11, r2
     200:	b2 04       	cpc	r11, r2
     202:	b2 04       	cpc	r11, r2
     204:	77 04       	cpc	r7, r7
     206:	b2 04       	cpc	r11, r2
     208:	b2 04       	cpc	r11, r2
     20a:	b2 04       	cpc	r11, r2
     20c:	b2 04       	cpc	r11, r2
     20e:	b2 04       	cpc	r11, r2
     210:	b2 04       	cpc	r11, r2
     212:	b2 04       	cpc	r11, r2
     214:	77 04       	cpc	r7, r7
     216:	b2 04       	cpc	r11, r2
     218:	b2 04       	cpc	r11, r2
     21a:	b2 04       	cpc	r11, r2
     21c:	b2 04       	cpc	r11, r2
     21e:	b2 04       	cpc	r11, r2
     220:	b2 04       	cpc	r11, r2
     222:	b2 04       	cpc	r11, r2
     224:	77 04       	cpc	r7, r7
     226:	b2 04       	cpc	r11, r2
     228:	b2 04       	cpc	r11, r2
     22a:	b2 04       	cpc	r11, r2
     22c:	b2 04       	cpc	r11, r2
     22e:	b2 04       	cpc	r11, r2
     230:	b2 04       	cpc	r11, r2
     232:	b2 04       	cpc	r11, r2
     234:	81 04       	cpc	r8, r1
     236:	b2 04       	cpc	r11, r2
     238:	b2 04       	cpc	r11, r2
     23a:	b2 04       	cpc	r11, r2
     23c:	b2 04       	cpc	r11, r2
     23e:	b2 04       	cpc	r11, r2
     240:	b2 04       	cpc	r11, r2
     242:	b2 04       	cpc	r11, r2
     244:	a6 04       	cpc	r10, r6
     246:	b2 04       	cpc	r11, r2
     248:	b2 04       	cpc	r11, r2
     24a:	b2 04       	cpc	r11, r2
     24c:	b2 04       	cpc	r11, r2
     24e:	b2 04       	cpc	r11, r2
     250:	b2 04       	cpc	r11, r2
     252:	b2 04       	cpc	r11, r2
     254:	81 04       	cpc	r8, r1
     256:	b2 04       	cpc	r11, r2
     258:	b2 04       	cpc	r11, r2
     25a:	b2 04       	cpc	r11, r2
     25c:	b2 04       	cpc	r11, r2
     25e:	b2 04       	cpc	r11, r2
     260:	b2 04       	cpc	r11, r2
     262:	b2 04       	cpc	r11, r2
     264:	a6 04       	cpc	r10, r6
     266:	b2 04       	cpc	r11, r2
     268:	b2 04       	cpc	r11, r2
     26a:	b2 04       	cpc	r11, r2
     26c:	b2 04       	cpc	r11, r2
     26e:	b2 04       	cpc	r11, r2
     270:	b2 04       	cpc	r11, r2
     272:	b2 04       	cpc	r11, r2
     274:	9a 04       	cpc	r9, r10
     276:	b2 04       	cpc	r11, r2
     278:	b2 04       	cpc	r11, r2
     27a:	b2 04       	cpc	r11, r2
     27c:	b2 04       	cpc	r11, r2
     27e:	b2 04       	cpc	r11, r2
     280:	b2 04       	cpc	r11, r2
     282:	b2 04       	cpc	r11, r2
     284:	4c 04       	cpc	r4, r12
     286:	b2 04       	cpc	r11, r2
     288:	b2 04       	cpc	r11, r2
     28a:	b2 04       	cpc	r11, r2
     28c:	b2 04       	cpc	r11, r2
     28e:	b2 04       	cpc	r11, r2
     290:	b2 04       	cpc	r11, r2
     292:	b2 04       	cpc	r11, r2
     294:	4c 04       	cpc	r4, r12
     296:	b2 04       	cpc	r11, r2
     298:	b2 04       	cpc	r11, r2
     29a:	b2 04       	cpc	r11, r2
     29c:	b2 04       	cpc	r11, r2
     29e:	b2 04       	cpc	r11, r2
     2a0:	b2 04       	cpc	r11, r2
     2a2:	b2 04       	cpc	r11, r2
     2a4:	50 04       	cpc	r5, r0
     2a6:	b2 04       	cpc	r11, r2
     2a8:	b2 04       	cpc	r11, r2
     2aa:	b2 04       	cpc	r11, r2
     2ac:	b2 04       	cpc	r11, r2
     2ae:	b2 04       	cpc	r11, r2
     2b0:	b2 04       	cpc	r11, r2
     2b2:	b2 04       	cpc	r11, r2
     2b4:	6b 04       	cpc	r6, r11
     2b6:	b2 04       	cpc	r11, r2
     2b8:	b2 04       	cpc	r11, r2
     2ba:	b2 04       	cpc	r11, r2
     2bc:	b2 04       	cpc	r11, r2
     2be:	b2 04       	cpc	r11, r2
     2c0:	b2 04       	cpc	r11, r2
     2c2:	b2 04       	cpc	r11, r2
     2c4:	a6 04       	cpc	r10, r6

000002c6 <__ctors_end>:
     2c6:	11 24       	eor	r1, r1
     2c8:	1f be       	out	0x3f, r1	; 63
     2ca:	cf ef       	ldi	r28, 0xFF	; 255
     2cc:	d1 e8       	ldi	r29, 0x81	; 129
     2ce:	de bf       	out	0x3e, r29	; 62
     2d0:	cd bf       	out	0x3d, r28	; 61
     2d2:	00 e0       	ldi	r16, 0x00	; 0
     2d4:	0c bf       	out	0x3c, r16	; 60

000002d6 <__do_copy_data>:
     2d6:	14 e0       	ldi	r17, 0x04	; 4
     2d8:	a0 e0       	ldi	r26, 0x00	; 0
     2da:	b2 e0       	ldi	r27, 0x02	; 2
     2dc:	e0 e8       	ldi	r30, 0x80	; 128
     2de:	f1 e4       	ldi	r31, 0x41	; 65
     2e0:	00 e0       	ldi	r16, 0x00	; 0
     2e2:	0b bf       	out	0x3b, r16	; 59
     2e4:	02 c0       	rjmp	.+4      	; 0x2ea <__do_copy_data+0x14>
     2e6:	07 90       	elpm	r0, Z+
     2e8:	0d 92       	st	X+, r0
     2ea:	a2 34       	cpi	r26, 0x42	; 66
     2ec:	b1 07       	cpc	r27, r17
     2ee:	d9 f7       	brne	.-10     	; 0x2e6 <__do_copy_data+0x10>

000002f0 <__do_clear_bss>:
     2f0:	2e e0       	ldi	r18, 0x0E	; 14
     2f2:	a2 e4       	ldi	r26, 0x42	; 66
     2f4:	b4 e0       	ldi	r27, 0x04	; 4
     2f6:	01 c0       	rjmp	.+2      	; 0x2fa <.do_clear_bss_start>

000002f8 <.do_clear_bss_loop>:
     2f8:	1d 92       	st	X+, r1

000002fa <.do_clear_bss_start>:
     2fa:	ad 30       	cpi	r26, 0x0D	; 13
     2fc:	b2 07       	cpc	r27, r18
     2fe:	e1 f7       	brne	.-8      	; 0x2f8 <.do_clear_bss_loop>
     300:	0e 94 0b 1a 	call	0x3416	; 0x3416 <main>
     304:	0c 94 be 20 	jmp	0x417c	; 0x417c <_exit>

00000308 <__bad_interrupt>:
     308:	7b ce       	rjmp	.-778    	; 0x0 <__vectors>

0000030a <common_tc_read_count>:
     30a:	0e 94 07 14 	call	0x280e	; 0x280e <tmr_read_count>
     30e:	20 91 46 04 	lds	r18, 0x0446	; 0x800446 <timer_mul_var>
     312:	22 23       	and	r18, r18
     314:	d9 f0       	breq	.+54     	; 0x34c <common_tc_read_count+0x42>
     316:	40 91 02 0e 	lds	r20, 0x0E02	; 0x800e02 <timer_multiplier>
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	20 91 46 04 	lds	r18, 0x0446	; 0x800446 <timer_mul_var>
     320:	64 2f       	mov	r22, r20
     322:	73 2f       	mov	r23, r19
     324:	0e 94 6d 1b 	call	0x36da	; 0x36da <__udivmodhi4>
     328:	fb 01       	movw	r30, r22
     32a:	8f ef       	ldi	r24, 0xFF	; 255
     32c:	9f ef       	ldi	r25, 0xFF	; 255
     32e:	64 2f       	mov	r22, r20
     330:	73 2f       	mov	r23, r19
     332:	0e 94 6d 1b 	call	0x36da	; 0x36da <__udivmodhi4>
     336:	30 e0       	ldi	r19, 0x00	; 0
     338:	62 9f       	mul	r22, r18
     33a:	c0 01       	movw	r24, r0
     33c:	63 9f       	mul	r22, r19
     33e:	90 0d       	add	r25, r0
     340:	72 9f       	mul	r23, r18
     342:	90 0d       	add	r25, r0
     344:	11 24       	eor	r1, r1
     346:	8e 0f       	add	r24, r30
     348:	9f 1f       	adc	r25, r31
     34a:	08 95       	ret
     34c:	60 91 02 0e 	lds	r22, 0x0E02	; 0x800e02 <timer_multiplier>
     350:	70 e0       	ldi	r23, 0x00	; 0
     352:	0e 94 6d 1b 	call	0x36da	; 0x36da <__udivmodhi4>
     356:	cb 01       	movw	r24, r22
     358:	08 95       	ret

0000035a <common_tc_compare_stop>:
     35a:	0e 94 0c 14 	call	0x2818	; 0x2818 <tmr_disable_cc_interrupt>
     35e:	0e 94 30 14 	call	0x2860	; 0x2860 <save_cpu_interrupt>
     362:	10 92 42 04 	sts	0x0442, r1	; 0x800442 <__data_end>
     366:	10 92 43 04 	sts	0x0443, r1	; 0x800443 <__data_end+0x1>
     36a:	10 92 44 04 	sts	0x0444, r1	; 0x800444 <__data_end+0x2>
     36e:	10 92 45 04 	sts	0x0445, r1	; 0x800445 <__data_end+0x3>
     372:	10 92 48 04 	sts	0x0448, r1	; 0x800448 <compare_value+0x1>
     376:	10 92 47 04 	sts	0x0447, r1	; 0x800447 <compare_value>
     37a:	0c 94 3d 14 	jmp	0x287a	; 0x287a <restore_cpu_interrupt>

0000037e <common_tc_overflow_stop>:
     37e:	0e 94 1a 14 	call	0x2834	; 0x2834 <tmr_disable_ovf_interrupt>
     382:	10 92 46 04 	sts	0x0446, r1	; 0x800446 <timer_mul_var>
     386:	08 95       	ret

00000388 <common_tc_stop>:
     388:	e8 df       	rcall	.-48     	; 0x35a <common_tc_compare_stop>
     38a:	f9 df       	rcall	.-14     	; 0x37e <common_tc_overflow_stop>
     38c:	0c 94 21 14 	jmp	0x2842	; 0x2842 <tmr_stop>

00000390 <common_tc_delay>:
     390:	0f 93       	push	r16
     392:	1f 93       	push	r17
     394:	cf 93       	push	r28
     396:	df 93       	push	r29
     398:	ec 01       	movw	r28, r24
     39a:	0e 94 07 14 	call	0x280e	; 0x280e <tmr_read_count>
     39e:	8c 01       	movw	r16, r24
     3a0:	be 01       	movw	r22, r28
     3a2:	80 e0       	ldi	r24, 0x00	; 0
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	20 91 02 0e 	lds	r18, 0x0E02	; 0x800e02 <timer_multiplier>
     3aa:	30 e0       	ldi	r19, 0x00	; 0
     3ac:	40 e0       	ldi	r20, 0x00	; 0
     3ae:	50 e0       	ldi	r21, 0x00	; 0
     3b0:	0e 94 5e 1b 	call	0x36bc	; 0x36bc <__mulsi3>
     3b4:	dc 01       	movw	r26, r24
     3b6:	cb 01       	movw	r24, r22
     3b8:	a8 01       	movw	r20, r16
     3ba:	60 e0       	ldi	r22, 0x00	; 0
     3bc:	70 e0       	ldi	r23, 0x00	; 0
     3be:	48 0f       	add	r20, r24
     3c0:	59 1f       	adc	r21, r25
     3c2:	6a 1f       	adc	r22, r26
     3c4:	7b 1f       	adc	r23, r27
     3c6:	40 93 42 04 	sts	0x0442, r20	; 0x800442 <__data_end>
     3ca:	50 93 43 04 	sts	0x0443, r21	; 0x800443 <__data_end+0x1>
     3ce:	60 93 44 04 	sts	0x0444, r22	; 0x800444 <__data_end+0x2>
     3d2:	70 93 45 04 	sts	0x0445, r23	; 0x800445 <__data_end+0x3>
     3d6:	40 91 42 04 	lds	r20, 0x0442	; 0x800442 <__data_end>
     3da:	50 91 43 04 	lds	r21, 0x0443	; 0x800443 <__data_end+0x1>
     3de:	60 91 44 04 	lds	r22, 0x0444	; 0x800444 <__data_end+0x2>
     3e2:	70 91 45 04 	lds	r23, 0x0445	; 0x800445 <__data_end+0x3>
     3e6:	ab 01       	movw	r20, r22
     3e8:	66 27       	eor	r22, r22
     3ea:	77 27       	eor	r23, r23
     3ec:	40 93 42 04 	sts	0x0442, r20	; 0x800442 <__data_end>
     3f0:	50 93 43 04 	sts	0x0443, r21	; 0x800443 <__data_end+0x1>
     3f4:	60 93 44 04 	sts	0x0444, r22	; 0x800444 <__data_end+0x2>
     3f8:	70 93 45 04 	sts	0x0445, r23	; 0x800445 <__data_end+0x3>
     3fc:	40 91 42 04 	lds	r20, 0x0442	; 0x800442 <__data_end>
     400:	50 91 43 04 	lds	r21, 0x0443	; 0x800443 <__data_end+0x1>
     404:	60 91 44 04 	lds	r22, 0x0444	; 0x800444 <__data_end+0x2>
     408:	70 91 45 04 	lds	r23, 0x0445	; 0x800445 <__data_end+0x3>
     40c:	41 15       	cp	r20, r1
     40e:	51 05       	cpc	r21, r1
     410:	61 05       	cpc	r22, r1
     412:	71 05       	cpc	r23, r1
     414:	91 f0       	breq	.+36     	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
     416:	40 91 42 04 	lds	r20, 0x0442	; 0x800442 <__data_end>
     41a:	50 91 43 04 	lds	r21, 0x0443	; 0x800443 <__data_end+0x1>
     41e:	60 91 44 04 	lds	r22, 0x0444	; 0x800444 <__data_end+0x2>
     422:	70 91 45 04 	lds	r23, 0x0445	; 0x800445 <__data_end+0x3>
     426:	01 96       	adiw	r24, 0x01	; 1
     428:	08 0f       	add	r16, r24
     42a:	19 1f       	adc	r17, r25
     42c:	10 93 48 04 	sts	0x0448, r17	; 0x800448 <compare_value+0x1>
     430:	00 93 47 04 	sts	0x0447, r16	; 0x800447 <compare_value>
     434:	0e 94 0c 14 	call	0x2818	; 0x2818 <tmr_disable_cc_interrupt>
     438:	08 c0       	rjmp	.+16     	; 0x44a <__LOCK_REGION_LENGTH__+0x4a>
     43a:	08 0f       	add	r16, r24
     43c:	19 1f       	adc	r17, r25
     43e:	10 93 48 04 	sts	0x0448, r17	; 0x800448 <compare_value+0x1>
     442:	00 93 47 04 	sts	0x0447, r16	; 0x800447 <compare_value>
     446:	0e 94 13 14 	call	0x2826	; 0x2826 <tmr_enable_cc_interrupt>
     44a:	80 91 47 04 	lds	r24, 0x0447	; 0x800447 <compare_value>
     44e:	90 91 48 04 	lds	r25, 0x0448	; 0x800448 <compare_value+0x1>
     452:	84 36       	cpi	r24, 0x64	; 100
     454:	91 05       	cpc	r25, r1
     456:	30 f4       	brcc	.+12     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
     458:	8c 59       	subi	r24, 0x9C	; 156
     45a:	9f 4f       	sbci	r25, 0xFF	; 255
     45c:	90 93 48 04 	sts	0x0448, r25	; 0x800448 <compare_value+0x1>
     460:	80 93 47 04 	sts	0x0447, r24	; 0x800447 <compare_value>
     464:	80 91 47 04 	lds	r24, 0x0447	; 0x800447 <compare_value>
     468:	90 91 48 04 	lds	r25, 0x0448	; 0x800448 <compare_value+0x1>
     46c:	0e 94 25 14 	call	0x284a	; 0x284a <tmr_write_cmpreg>
     470:	df 91       	pop	r29
     472:	cf 91       	pop	r28
     474:	1f 91       	pop	r17
     476:	0f 91       	pop	r16
     478:	08 95       	ret

0000047a <common_tc_init>:
     47a:	10 92 46 04 	sts	0x0446, r1	; 0x800446 <timer_mul_var>
     47e:	0e 94 3f 14 	call	0x287e	; 0x287e <tmr_init>
     482:	80 93 02 0e 	sts	0x0E02, r24	; 0x800e02 <timer_multiplier>
     486:	08 95       	ret

00000488 <tmr_ovf_callback>:
     488:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <__data_end>
     48c:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <__data_end+0x1>
     490:	a0 91 44 04 	lds	r26, 0x0444	; 0x800444 <__data_end+0x2>
     494:	b0 91 45 04 	lds	r27, 0x0445	; 0x800445 <__data_end+0x3>
     498:	00 97       	sbiw	r24, 0x00	; 0
     49a:	a1 05       	cpc	r26, r1
     49c:	b1 05       	cpc	r27, r1
     49e:	c9 f0       	breq	.+50     	; 0x4d2 <tmr_ovf_callback+0x4a>
     4a0:	80 91 42 04 	lds	r24, 0x0442	; 0x800442 <__data_end>
     4a4:	90 91 43 04 	lds	r25, 0x0443	; 0x800443 <__data_end+0x1>
     4a8:	a0 91 44 04 	lds	r26, 0x0444	; 0x800444 <__data_end+0x2>
     4ac:	b0 91 45 04 	lds	r27, 0x0445	; 0x800445 <__data_end+0x3>
     4b0:	01 97       	sbiw	r24, 0x01	; 1
     4b2:	a1 09       	sbc	r26, r1
     4b4:	b1 09       	sbc	r27, r1
     4b6:	80 93 42 04 	sts	0x0442, r24	; 0x800442 <__data_end>
     4ba:	90 93 43 04 	sts	0x0443, r25	; 0x800443 <__data_end+0x1>
     4be:	a0 93 44 04 	sts	0x0444, r26	; 0x800444 <__data_end+0x2>
     4c2:	b0 93 45 04 	sts	0x0445, r27	; 0x800445 <__data_end+0x3>
     4c6:	00 97       	sbiw	r24, 0x00	; 0
     4c8:	a1 05       	cpc	r26, r1
     4ca:	b1 05       	cpc	r27, r1
     4cc:	11 f4       	brne	.+4      	; 0x4d2 <tmr_ovf_callback+0x4a>
     4ce:	0e 94 13 14 	call	0x2826	; 0x2826 <tmr_enable_cc_interrupt>
     4d2:	80 91 46 04 	lds	r24, 0x0446	; 0x800446 <timer_mul_var>
     4d6:	8f 5f       	subi	r24, 0xFF	; 255
     4d8:	80 93 46 04 	sts	0x0446, r24	; 0x800446 <timer_mul_var>
     4dc:	90 91 02 0e 	lds	r25, 0x0E02	; 0x800e02 <timer_multiplier>
     4e0:	89 17       	cp	r24, r25
     4e2:	48 f0       	brcs	.+18     	; 0x4f6 <tmr_ovf_callback+0x6e>
     4e4:	10 92 46 04 	sts	0x0446, r1	; 0x800446 <timer_mul_var>
     4e8:	e0 91 49 04 	lds	r30, 0x0449	; 0x800449 <common_tc_ovf_callback>
     4ec:	f0 91 4a 04 	lds	r31, 0x044A	; 0x80044a <common_tc_ovf_callback+0x1>
     4f0:	30 97       	sbiw	r30, 0x00	; 0
     4f2:	09 f0       	breq	.+2      	; 0x4f6 <tmr_ovf_callback+0x6e>
     4f4:	19 95       	eicall
     4f6:	08 95       	ret

000004f8 <tmr_cca_callback>:
     4f8:	0e 94 0c 14 	call	0x2818	; 0x2818 <tmr_disable_cc_interrupt>
     4fc:	e0 91 4b 04 	lds	r30, 0x044B	; 0x80044b <common_tc_cca_callback>
     500:	f0 91 4c 04 	lds	r31, 0x044C	; 0x80044c <common_tc_cca_callback+0x1>
     504:	30 97       	sbiw	r30, 0x00	; 0
     506:	09 f0       	breq	.+2      	; 0x50a <tmr_cca_callback+0x12>
     508:	19 95       	eicall
     50a:	08 95       	ret

0000050c <set_common_tc_overflow_callback>:
     50c:	90 93 4a 04 	sts	0x044A, r25	; 0x80044a <common_tc_ovf_callback+0x1>
     510:	80 93 49 04 	sts	0x0449, r24	; 0x800449 <common_tc_ovf_callback>
     514:	08 95       	ret

00000516 <set_common_tc_expiry_callback>:
     516:	90 93 4c 04 	sts	0x044C, r25	; 0x80044c <common_tc_cca_callback+0x1>
     51a:	80 93 4b 04 	sts	0x044B, r24	; 0x80044b <common_tc_cca_callback>
     51e:	08 95       	ret

00000520 <twi_master_bus_reset>:
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     526:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <twi_master_busy>
	slave_transfer.data_count  = 0;

	twi_slave_status_reset();

	return STATUS_OK;
}
     52a:	80 e9       	ldi	r24, 0x90	; 144
     52c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     530:	08 95       	ret

00000532 <twi_master_write>:
     532:	61 15       	cp	r22, r1
     534:	71 05       	cpc	r23, r1
     536:	29 f1       	breq	.+74     	; 0x582 <twi_master_write+0x50>
     538:	80 91 4e 04 	lds	r24, 0x044E	; 0x80044e <twi_master_busy>
     53c:	81 11       	cpse	r24, r1
     53e:	23 c0       	rjmp	.+70     	; 0x586 <twi_master_write+0x54>
     540:	e6 e5       	ldi	r30, 0x56	; 86
     542:	f4 e0       	ldi	r31, 0x04	; 4
     544:	71 83       	std	Z+1, r23	; 0x01
     546:	60 83       	st	Z, r22
     548:	13 82       	std	Z+3, r1	; 0x03
     54a:	12 82       	std	Z+2, r1	; 0x02
     54c:	15 82       	std	Z+5, r1	; 0x05
     54e:	14 82       	std	Z+4, r1	; 0x04
     550:	81 e0       	ldi	r24, 0x01	; 1
     552:	80 93 4e 04 	sts	0x044E, r24	; 0x80044e <twi_master_busy>
     556:	fb 01       	movw	r30, r22
     558:	84 81       	ldd	r24, Z+4	; 0x04
     55a:	95 81       	ldd	r25, Z+5	; 0x05
     55c:	89 2b       	or	r24, r25
     55e:	21 f4       	brne	.+8      	; 0x568 <twi_master_write+0x36>
     560:	84 e0       	ldi	r24, 0x04	; 4
     562:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     566:	03 c0       	rjmp	.+6      	; 0x56e <twi_master_write+0x3c>
     568:	82 e0       	ldi	r24, 0x02	; 2
     56a:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     56e:	85 ea       	ldi	r24, 0xA5	; 165
     570:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     574:	80 91 4e 04 	lds	r24, 0x044E	; 0x80044e <twi_master_busy>
     578:	81 11       	cpse	r24, r1
     57a:	fc cf       	rjmp	.-8      	; 0x574 <twi_master_write+0x42>
     57c:	80 91 5d 04 	lds	r24, 0x045D	; 0x80045d <master_transfer+0x7>
     580:	08 95       	ret
     582:	88 ef       	ldi	r24, 0xF8	; 248
     584:	08 95       	ret
     586:	80 e8       	ldi	r24, 0x80	; 128
     588:	08 95       	ret

0000058a <twi_master_read>:
     58a:	61 15       	cp	r22, r1
     58c:	71 05       	cpc	r23, r1
     58e:	51 f1       	breq	.+84     	; 0x5e4 <twi_master_read+0x5a>
     590:	fb 01       	movw	r30, r22
     592:	80 85       	ldd	r24, Z+8	; 0x08
     594:	91 85       	ldd	r25, Z+9	; 0x09
     596:	89 2b       	or	r24, r25
     598:	39 f1       	breq	.+78     	; 0x5e8 <twi_master_read+0x5e>
     59a:	80 91 4e 04 	lds	r24, 0x044E	; 0x80044e <twi_master_busy>
     59e:	81 11       	cpse	r24, r1
     5a0:	25 c0       	rjmp	.+74     	; 0x5ec <twi_master_read+0x62>
     5a2:	e6 e5       	ldi	r30, 0x56	; 86
     5a4:	f4 e0       	ldi	r31, 0x04	; 4
     5a6:	71 83       	std	Z+1, r23	; 0x01
     5a8:	60 83       	st	Z, r22
     5aa:	13 82       	std	Z+3, r1	; 0x03
     5ac:	12 82       	std	Z+2, r1	; 0x02
     5ae:	15 82       	std	Z+5, r1	; 0x05
     5b0:	14 82       	std	Z+4, r1	; 0x04
     5b2:	81 e0       	ldi	r24, 0x01	; 1
     5b4:	80 93 4e 04 	sts	0x044E, r24	; 0x80044e <twi_master_busy>
     5b8:	fb 01       	movw	r30, r22
     5ba:	84 81       	ldd	r24, Z+4	; 0x04
     5bc:	95 81       	ldd	r25, Z+5	; 0x05
     5be:	89 2b       	or	r24, r25
     5c0:	21 f4       	brne	.+8      	; 0x5ca <twi_master_read+0x40>
     5c2:	85 e0       	ldi	r24, 0x05	; 5
     5c4:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     5c8:	03 c0       	rjmp	.+6      	; 0x5d0 <twi_master_read+0x46>
     5ca:	83 e0       	ldi	r24, 0x03	; 3
     5cc:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     5d0:	85 ea       	ldi	r24, 0xA5	; 165
     5d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     5d6:	80 91 4e 04 	lds	r24, 0x044E	; 0x80044e <twi_master_busy>
     5da:	81 11       	cpse	r24, r1
     5dc:	fc cf       	rjmp	.-8      	; 0x5d6 <twi_master_read+0x4c>
     5de:	80 91 5d 04 	lds	r24, 0x045D	; 0x80045d <master_transfer+0x7>
     5e2:	08 95       	ret
     5e4:	88 ef       	ldi	r24, 0xF8	; 248
     5e6:	08 95       	ret
     5e8:	88 ef       	ldi	r24, 0xF8	; 248
     5ea:	08 95       	ret
     5ec:	80 e8       	ldi	r24, 0x80	; 128
     5ee:	08 95       	ret

000005f0 <twi_master_init>:
     5f0:	f8 94       	cli
     5f2:	ec eb       	ldi	r30, 0xBC	; 188
     5f4:	f0 e0       	ldi	r31, 0x00	; 0
     5f6:	10 82       	st	Z, r1
     5f8:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
     5fc:	db 01       	movw	r26, r22
     5fe:	14 96       	adiw	r26, 0x04	; 4
     600:	8c 91       	ld	r24, X
     602:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
     606:	80 81       	ld	r24, Z
     608:	81 60       	ori	r24, 0x01	; 1
     60a:	80 83       	st	Z, r24
     60c:	78 94       	sei
     60e:	10 92 4d 04 	sts	0x044D, r1	; 0x80044d <twi_mode>
     612:	80 e0       	ldi	r24, 0x00	; 0
     614:	08 95       	ret

00000616 <__vector_39>:

/**
 * \brief TWI interrupt Vector
 */
ISR(TWI_vect)
{
     616:	1f 92       	push	r1
     618:	0f 92       	push	r0
     61a:	0f b6       	in	r0, 0x3f	; 63
     61c:	0f 92       	push	r0
     61e:	11 24       	eor	r1, r1
     620:	0b b6       	in	r0, 0x3b	; 59
     622:	0f 92       	push	r0
     624:	2f 93       	push	r18
     626:	3f 93       	push	r19
     628:	4f 93       	push	r20
     62a:	5f 93       	push	r21
     62c:	6f 93       	push	r22
     62e:	7f 93       	push	r23
     630:	8f 93       	push	r24
     632:	9f 93       	push	r25
     634:	af 93       	push	r26
     636:	bf 93       	push	r27
     638:	ef 93       	push	r30
     63a:	ff 93       	push	r31
 * \brief TWI Interrupt Handler
 */
static void twi_interrupt_handler(void)
{
	uint8_t status;
	status = TWI_TWSR_STATUS_MASK;
     63c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>

	switch (status) {
     640:	88 7f       	andi	r24, 0xF8	; 248
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	89 3c       	cpi	r24, 0xC9	; 201
     646:	91 05       	cpc	r25, r1
     648:	08 f0       	brcs	.+2      	; 0x64c <__vector_39+0x36>
     64a:	8c c1       	rjmp	.+792    	; 0x964 <__vector_39+0x34e>
     64c:	fc 01       	movw	r30, r24
     64e:	88 27       	eor	r24, r24
     650:	e6 56       	subi	r30, 0x66	; 102
     652:	ff 4f       	sbci	r31, 0xFF	; 255
     654:	8f 4f       	sbci	r24, 0xFF	; 255
     656:	0c 94 a3 1b 	jmp	0x3746	; 0x3746 <__tablejump2__>
 */
static void twi_master_start(void)
{
	uint8_t chip_add;

	if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) || (TWI_WRITE_DATA ==
     65a:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     65e:	9e ef       	ldi	r25, 0xFE	; 254
     660:	98 0f       	add	r25, r24
     662:	93 30       	cpi	r25, 0x03	; 3
     664:	60 f4       	brcc	.+24     	; 0x67e <__vector_39+0x68>
			master_transfer.state) || (TWI_WRITE_IADDR_READ_DATA ==
			master_transfer.state)) {
		chip_add = TWI_WRITE_ENABLE(master_transfer.pkg->chip);
     666:	e0 91 56 04 	lds	r30, 0x0456	; 0x800456 <master_transfer>
     66a:	f0 91 57 04 	lds	r31, 0x0457	; 0x800457 <master_transfer+0x1>
     66e:	80 81       	ld	r24, Z
     670:	8e 7f       	andi	r24, 0xFE	; 254
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     672:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     676:	85 e8       	ldi	r24, 0x85	; 133
     678:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     67c:	8b c1       	rjmp	.+790    	; 0x994 <__vector_39+0x37e>
		twi_write_byte(chip_add);
	} else if (TWI_READ_DATA == master_transfer.state) {
     67e:	85 30       	cpi	r24, 0x05	; 5
     680:	61 f4       	brne	.+24     	; 0x69a <__vector_39+0x84>
		chip_add = TWI_READ_ENABLE(master_transfer.pkg->chip);
     682:	e0 91 56 04 	lds	r30, 0x0456	; 0x800456 <master_transfer>
     686:	f0 91 57 04 	lds	r31, 0x0457	; 0x800457 <master_transfer+0x1>
     68a:	80 81       	ld	r24, Z
     68c:	81 60       	ori	r24, 0x01	; 1
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     68e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     692:	85 e8       	ldi	r24, 0x85	; 133
     694:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     698:	7d c1       	rjmp	.+762    	; 0x994 <__vector_39+0x37e>
		twi_write_byte(chip_add);
	} else { /* abnormal */
		twi_master_bus_reset();
     69a:	42 df       	rcall	.-380    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     69c:	8b ef       	ldi	r24, 0xFB	; 251
     69e:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
     6a2:	78 c1       	rjmp	.+752    	; 0x994 <__vector_39+0x37e>
 * \param result - contains result of previous operation.
 */

static void twi_master_write_done(void)
{
	if (TWI_WRITE_DATA == master_transfer.state) {
     6a4:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     6a8:	84 30       	cpi	r24, 0x04	; 4
     6aa:	51 f5       	brne	.+84     	; 0x700 <__vector_39+0xea>
 *
 * \param none.
 */
static void twi_master_data_write(void)
{
	if (master_transfer.data_count < master_transfer.pkg->length) {
     6ac:	e6 e5       	ldi	r30, 0x56	; 86
     6ae:	f4 e0       	ldi	r31, 0x04	; 4
     6b0:	84 81       	ldd	r24, Z+4	; 0x04
     6b2:	95 81       	ldd	r25, Z+5	; 0x05
     6b4:	01 90       	ld	r0, Z+
     6b6:	f0 81       	ld	r31, Z
     6b8:	e0 2d       	mov	r30, r0
     6ba:	20 85       	ldd	r18, Z+8	; 0x08
     6bc:	31 85       	ldd	r19, Z+9	; 0x09
     6be:	82 17       	cp	r24, r18
     6c0:	93 07       	cpc	r25, r19
     6c2:	98 f4       	brcc	.+38     	; 0x6ea <__vector_39+0xd4>
		twi_write_byte(master_transfer.pkg->buffer[master_transfer.data_count++]);
     6c4:	26 81       	ldd	r18, Z+6	; 0x06
     6c6:	37 81       	ldd	r19, Z+7	; 0x07
     6c8:	ac 01       	movw	r20, r24
     6ca:	4f 5f       	subi	r20, 0xFF	; 255
     6cc:	5f 4f       	sbci	r21, 0xFF	; 255
     6ce:	50 93 5b 04 	sts	0x045B, r21	; 0x80045b <master_transfer+0x5>
     6d2:	40 93 5a 04 	sts	0x045A, r20	; 0x80045a <master_transfer+0x4>
     6d6:	f9 01       	movw	r30, r18
     6d8:	e8 0f       	add	r30, r24
     6da:	f9 1f       	adc	r31, r25
     6dc:	80 81       	ld	r24, Z
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     6de:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     6e2:	85 e8       	ldi	r24, 0x85	; 133
     6e4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     6e8:	55 c1       	rjmp	.+682    	; 0x994 <__vector_39+0x37e>
/**
 * \brief Directs TWI to send stop condition.
 */
static inline void twi_send_stop(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT) | (1 << TWEN));
     6ea:	84 e9       	ldi	r24, 0x94	; 148
     6ec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	} else {
		twi_send_stop();
		master_transfer.state = TWI_IDLE;
     6f0:	e6 e5       	ldi	r30, 0x56	; 86
     6f2:	f4 e0       	ldi	r31, 0x04	; 4
     6f4:	81 e0       	ldi	r24, 0x01	; 1
     6f6:	86 83       	std	Z+6, r24	; 0x06
		master_transfer.status = STATUS_OK;
     6f8:	17 82       	std	Z+7, r1	; 0x07
		twi_master_busy = false;
     6fa:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <twi_master_busy>
     6fe:	4a c1       	rjmp	.+660    	; 0x994 <__vector_39+0x37e>

static void twi_master_write_done(void)
{
	if (TWI_WRITE_DATA == master_transfer.state) {
		twi_master_data_write();
	} else if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) ||
     700:	9e ef       	ldi	r25, 0xFE	; 254
     702:	98 0f       	add	r25, r24
     704:	92 30       	cpi	r25, 0x02	; 2
     706:	38 f5       	brcc	.+78     	; 0x756 <__vector_39+0x140>
 */
static void twi_master_internal_addr_write(void)
{
	uint8_t data;

	data = master_transfer.pkg->addr[master_transfer.addr_count];
     708:	e6 e5       	ldi	r30, 0x56	; 86
     70a:	f4 e0       	ldi	r31, 0x04	; 4
     70c:	82 81       	ldd	r24, Z+2	; 0x02
     70e:	93 81       	ldd	r25, Z+3	; 0x03
     710:	a0 81       	ld	r26, Z
     712:	b1 81       	ldd	r27, Z+1	; 0x01
     714:	a8 0f       	add	r26, r24
     716:	b9 1f       	adc	r27, r25
     718:	11 96       	adiw	r26, 0x01	; 1
     71a:	2c 91       	ld	r18, X
	master_transfer.addr_count++;
     71c:	01 96       	adiw	r24, 0x01	; 1
     71e:	93 83       	std	Z+3, r25	; 0x03
     720:	82 83       	std	Z+2, r24	; 0x02
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     722:	20 93 bb 00 	sts	0x00BB, r18	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     726:	25 e8       	ldi	r18, 0x85	; 133
     728:	20 93 bc 00 	sts	0x00BC, r18	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	twi_write_byte(data);

	if (master_transfer.pkg->addr_length == master_transfer.addr_count) {
     72c:	01 90       	ld	r0, Z+
     72e:	f0 81       	ld	r31, Z
     730:	e0 2d       	mov	r30, r0
     732:	24 81       	ldd	r18, Z+4	; 0x04
     734:	35 81       	ldd	r19, Z+5	; 0x05
     736:	28 17       	cp	r18, r24
     738:	39 07       	cpc	r19, r25
     73a:	09 f0       	breq	.+2      	; 0x73e <__vector_39+0x128>
     73c:	2b c1       	rjmp	.+598    	; 0x994 <__vector_39+0x37e>
		if (TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) {
     73e:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     742:	82 30       	cpi	r24, 0x02	; 2
     744:	21 f4       	brne	.+8      	; 0x74e <__vector_39+0x138>
			master_transfer.state = TWI_WRITE_DATA;
     746:	84 e0       	ldi	r24, 0x04	; 4
     748:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     74c:	23 c1       	rjmp	.+582    	; 0x994 <__vector_39+0x37e>
		} else {
			master_transfer.state = TWI_READ_DATA;
     74e:	85 e0       	ldi	r24, 0x05	; 5
     750:	80 93 5c 04 	sts	0x045C, r24	; 0x80045c <master_transfer+0x6>
     754:	1f c1       	rjmp	.+574    	; 0x994 <__vector_39+0x37e>
	if (TWI_WRITE_DATA == master_transfer.state) {
		twi_master_data_write();
	} else if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) ||
			(TWI_WRITE_IADDR_READ_DATA == master_transfer.state)) {
		twi_master_internal_addr_write();
	} else if (TWI_READ_DATA == master_transfer.state) {
     756:	85 30       	cpi	r24, 0x05	; 5
     758:	21 f4       	brne	.+8      	; 0x762 <__vector_39+0x14c>
/**
 * \brief Directs the TWI to send start condition.
 */
static inline void twi_send_start(void)
{
	TWCR = ((1 << TWSTA) | (1 << TWINT) | (1 << TWEN) | (1 << TWIE));
     75a:	85 ea       	ldi	r24, 0xA5	; 165
     75c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		twi_send_start();
	} else { /* abnormal */
		twi_master_bus_reset();
     760:	19 c1       	rjmp	.+562    	; 0x994 <__vector_39+0x37e>
     762:	de de       	rcall	.-580    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     764:	8b ef       	ldi	r24, 0xFB	; 251
     766:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
	                                        *been received.*/
	case TWS_MT_DATA_NACK:  /*Data byte has been transmitted; NOT ACK
	                                        *has been received.*/
	case TWS_MR_SLA_NACK:  /*SLA+R has been transmitted; NOT ACK has
	                                       *been received.*/
		twi_master_bus_reset();
     76a:	14 c1       	rjmp	.+552    	; 0x994 <__vector_39+0x37e>
     76c:	d9 de       	rcall	.-590    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_IO_ERROR;
     76e:	8f ef       	ldi	r24, 0xFF	; 255
     770:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
     774:	0f c1       	rjmp	.+542    	; 0x994 <__vector_39+0x37e>
 *
 * \param none.
 */
static void twi_master_addr_ack(void)
{
	if (TWI_READ_DATA == master_transfer.state) {
     776:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     77a:	85 30       	cpi	r24, 0x05	; 5
     77c:	01 f5       	brne	.+64     	; 0x7be <__vector_39+0x1a8>
		if (master_transfer.data_count == (master_transfer.pkg->length - 1)) {
     77e:	e6 e5       	ldi	r30, 0x56	; 86
     780:	f4 e0       	ldi	r31, 0x04	; 4
     782:	a0 81       	ld	r26, Z
     784:	b1 81       	ldd	r27, Z+1	; 0x01
     786:	18 96       	adiw	r26, 0x08	; 8
     788:	8d 91       	ld	r24, X+
     78a:	9c 91       	ld	r25, X
     78c:	19 97       	sbiw	r26, 0x09	; 9
     78e:	01 97       	sbiw	r24, 0x01	; 1
     790:	24 81       	ldd	r18, Z+4	; 0x04
     792:	35 81       	ldd	r19, Z+5	; 0x05
     794:	28 17       	cp	r18, r24
     796:	39 07       	cpc	r19, r25
     798:	49 f4       	brne	.+18     	; 0x7ac <__vector_39+0x196>
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
	} else {
		TWCR &= ~(1 << TWEA);
     79a:	ec eb       	ldi	r30, 0xBC	; 188
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	8f 7b       	andi	r24, 0xBF	; 191
     7a2:	80 83       	st	Z, r24
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     7a4:	80 81       	ld	r24, Z
     7a6:	85 68       	ori	r24, 0x85	; 133
     7a8:	80 83       	st	Z, r24
     7aa:	f4 c0       	rjmp	.+488    	; 0x994 <__vector_39+0x37e>
 * \brief Enables the ACK/NACK to send for the received data
 */
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
     7ac:	ec eb       	ldi	r30, 0xBC	; 188
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	80 81       	ld	r24, Z
     7b2:	80 64       	ori	r24, 0x40	; 64
     7b4:	80 83       	st	Z, r24
	} else {
		TWCR &= ~(1 << TWEA);
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     7b6:	80 81       	ld	r24, Z
     7b8:	85 68       	ori	r24, 0x85	; 133
     7ba:	80 83       	st	Z, r24
			twi_send_ack(false); /* send nack */
		} else {
			twi_send_ack(true); /* send ack */
		}
	} else { /* abnormal */
		twi_master_bus_reset();
     7bc:	eb c0       	rjmp	.+470    	; 0x994 <__vector_39+0x37e>
     7be:	b0 de       	rcall	.-672    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     7c0:	8b ef       	ldi	r24, 0xFB	; 251
     7c2:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
     7c6:	e6 c0       	rjmp	.+460    	; 0x994 <__vector_39+0x37e>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     7c8:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param data - contains byte that was read.
 */
static void twi_master_read_done(uint8_t data)
{
	if (TWI_READ_DATA == master_transfer.state) {
     7cc:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     7d0:	85 30       	cpi	r24, 0x05	; 5
     7d2:	69 f5       	brne	.+90     	; 0x82e <__vector_39+0x218>
		master_transfer.pkg->buffer[master_transfer.data_count++] = data;
     7d4:	e6 e5       	ldi	r30, 0x56	; 86
     7d6:	f4 e0       	ldi	r31, 0x04	; 4
     7d8:	a0 81       	ld	r26, Z
     7da:	b1 81       	ldd	r27, Z+1	; 0x01
     7dc:	16 96       	adiw	r26, 0x06	; 6
     7de:	6d 91       	ld	r22, X+
     7e0:	7c 91       	ld	r23, X
     7e2:	17 97       	sbiw	r26, 0x07	; 7
     7e4:	84 81       	ldd	r24, Z+4	; 0x04
     7e6:	95 81       	ldd	r25, Z+5	; 0x05
     7e8:	ac 01       	movw	r20, r24
     7ea:	4f 5f       	subi	r20, 0xFF	; 255
     7ec:	5f 4f       	sbci	r21, 0xFF	; 255
     7ee:	55 83       	std	Z+5, r21	; 0x05
     7f0:	44 83       	std	Z+4, r20	; 0x04
     7f2:	fb 01       	movw	r30, r22
     7f4:	e8 0f       	add	r30, r24
     7f6:	f9 1f       	adc	r31, r25
     7f8:	20 83       	st	Z, r18
		if (master_transfer.data_count < (master_transfer.pkg->length - 1)) {
     7fa:	18 96       	adiw	r26, 0x08	; 8
     7fc:	8d 91       	ld	r24, X+
     7fe:	9c 91       	ld	r25, X
     800:	19 97       	sbiw	r26, 0x09	; 9
     802:	01 97       	sbiw	r24, 0x01	; 1
     804:	48 17       	cp	r20, r24
     806:	59 07       	cpc	r21, r25
     808:	48 f4       	brcc	.+18     	; 0x81c <__vector_39+0x206>
 * \brief Enables the ACK/NACK to send for the received data
 */
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
     80a:	ec eb       	ldi	r30, 0xBC	; 188
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	80 81       	ld	r24, Z
     810:	80 64       	ori	r24, 0x40	; 64
     812:	80 83       	st	Z, r24
	} else {
		TWCR &= ~(1 << TWEA);
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     814:	80 81       	ld	r24, Z
     816:	85 68       	ori	r24, 0x85	; 133
     818:	80 83       	st	Z, r24
     81a:	bc c0       	rjmp	.+376    	; 0x994 <__vector_39+0x37e>
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
	} else {
		TWCR &= ~(1 << TWEA);
     81c:	ec eb       	ldi	r30, 0xBC	; 188
     81e:	f0 e0       	ldi	r31, 0x00	; 0
     820:	80 81       	ld	r24, Z
     822:	8f 7b       	andi	r24, 0xBF	; 191
     824:	80 83       	st	Z, r24
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     826:	80 81       	ld	r24, Z
     828:	85 68       	ori	r24, 0x85	; 133
     82a:	80 83       	st	Z, r24
			twi_send_ack(true); /* send ACK */
		} else {
			twi_send_ack(false); /* send NACK */
		}
	} else { /* abnormal */
		twi_master_bus_reset();
     82c:	b3 c0       	rjmp	.+358    	; 0x994 <__vector_39+0x37e>
     82e:	78 de       	rcall	.-784    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     830:	8b ef       	ldi	r24, 0xFB	; 251
     832:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
     836:	ae c0       	rjmp	.+348    	; 0x994 <__vector_39+0x37e>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     838:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param data - contains byte that was read.
 */
static void twi_master_read_last_byte(uint8_t data)
{
	if (TWI_READ_DATA == master_transfer.state) {
     83c:	80 91 5c 04 	lds	r24, 0x045C	; 0x80045c <master_transfer+0x6>
     840:	85 30       	cpi	r24, 0x05	; 5
     842:	e1 f4       	brne	.+56     	; 0x87c <__vector_39+0x266>
		master_transfer.pkg->buffer[master_transfer.data_count++] = data;
     844:	e6 e5       	ldi	r30, 0x56	; 86
     846:	f4 e0       	ldi	r31, 0x04	; 4
     848:	a0 81       	ld	r26, Z
     84a:	b1 81       	ldd	r27, Z+1	; 0x01
     84c:	16 96       	adiw	r26, 0x06	; 6
     84e:	4d 91       	ld	r20, X+
     850:	5c 91       	ld	r21, X
     852:	17 97       	sbiw	r26, 0x07	; 7
     854:	84 81       	ldd	r24, Z+4	; 0x04
     856:	95 81       	ldd	r25, Z+5	; 0x05
     858:	bc 01       	movw	r22, r24
     85a:	6f 5f       	subi	r22, 0xFF	; 255
     85c:	7f 4f       	sbci	r23, 0xFF	; 255
     85e:	75 83       	std	Z+5, r23	; 0x05
     860:	64 83       	std	Z+4, r22	; 0x04
     862:	da 01       	movw	r26, r20
     864:	a8 0f       	add	r26, r24
     866:	b9 1f       	adc	r27, r25
     868:	2c 93       	st	X, r18
/**
 * \brief Directs TWI to send stop condition.
 */
static inline void twi_send_stop(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT) | (1 << TWEN));
     86a:	84 e9       	ldi	r24, 0x94	; 148
     86c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		twi_send_stop();
		master_transfer.state = TWI_IDLE;
     870:	81 e0       	ldi	r24, 0x01	; 1
		master_transfer.status = STATUS_OK;
     872:	86 83       	std	Z+6, r24	; 0x06
		twi_master_busy  = false;
     874:	17 82       	std	Z+7, r1	; 0x07
     876:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <twi_master_busy>
	} else { /* abnormal */
		twi_master_bus_reset();
     87a:	8c c0       	rjmp	.+280    	; 0x994 <__vector_39+0x37e>
     87c:	51 de       	rcall	.-862    	; 0x520 <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     87e:	8b ef       	ldi	r24, 0xFB	; 251
     880:	80 93 5d 04 	sts	0x045D, r24	; 0x80045d <master_transfer+0x7>
     884:	87 c0       	rjmp	.+270    	; 0x994 <__vector_39+0x37e>
	                       *(Transmitter); Arbitration lost in SLA+R or
	                       *NOT ACK bit (Receiver).*/
	    /* If arbitration lost indicate to application to decide either
		 * switch to Slave mode or wait until the bus is free and transmit
		 * a new START condition */
	    master_transfer.state = TWI_IDLE; 
     886:	e6 e5       	ldi	r30, 0x56	; 86
     888:	f4 e0       	ldi	r31, 0x04	; 4
     88a:	81 e0       	ldi	r24, 0x01	; 1
     88c:	86 83       	std	Z+6, r24	; 0x06
		master_transfer.status = ERR_BUSY;
     88e:	86 ef       	ldi	r24, 0xF6	; 246
     890:	87 83       	std	Z+7, r24	; 0x07
		twi_master_busy = false;
     892:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <twi_master_busy>
     896:	7e c0       	rjmp	.+252    	; 0x994 <__vector_39+0x37e>
	case TWS_ST_SLA_ACK:        /* Own SLA+R has been received; ACK has been
		                     * returned */
	case TWS_ST_SLA_ACK_M_ARB_LOST:   /* ! Arbitration lost in SLA+R/W as Master;
	                                   *own SLA+R has been received;
	                                   *ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
     898:	10 92 52 04 	sts	0x0452, r1	; 0x800452 <slave_transfer+0x3>
     89c:	10 92 51 04 	sts	0x0451, r1	; 0x800451 <slave_transfer+0x2>
 *
 * \param none.
 */
static void twi_slave_data_write(void)
{
	twi_slave_write_byte(slave_transfer.data_buffer->tx_buffer[slave_transfer.data_count
     8a0:	ef e4       	ldi	r30, 0x4F	; 79
     8a2:	f4 e0       	ldi	r31, 0x04	; 4
     8a4:	a0 81       	ld	r26, Z
     8a6:	b1 81       	ldd	r27, Z+1	; 0x01
     8a8:	12 96       	adiw	r26, 0x02	; 2
     8aa:	2d 91       	ld	r18, X+
     8ac:	3c 91       	ld	r19, X
     8ae:	13 97       	sbiw	r26, 0x03	; 3
     8b0:	82 81       	ldd	r24, Z+2	; 0x02
     8b2:	93 81       	ldd	r25, Z+3	; 0x03
     8b4:	ac 01       	movw	r20, r24
     8b6:	4f 5f       	subi	r20, 0xFF	; 255
     8b8:	5f 4f       	sbci	r21, 0xFF	; 255
     8ba:	53 83       	std	Z+3, r21	; 0x03
     8bc:	42 83       	std	Z+2, r20	; 0x02
     8be:	d9 01       	movw	r26, r18
     8c0:	a8 0f       	add	r26, r24
     8c2:	b9 1f       	adc	r27, r25
     8c4:	8c 91       	ld	r24, X
 *
 * \param data - contains the data to transmitted ro master.
 */
static inline void twi_slave_write_byte(uint8_t data)
{
	TWDR =  data;
     8c6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     8ca:	85 ec       	ldi	r24, 0xC5	; 197
     8cc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                            * location */

	case TWS_ST_DATA_ACK:       /* Data byte in TWDR has been transmitted;
		                     * ACK has been received */
		twi_slave_data_write();
		slave_transfer.state = TWI_PROCESS;
     8d0:	88 e0       	ldi	r24, 0x08	; 8
     8d2:	84 83       	std	Z+4, r24	; 0x04
     8d4:	5f c0       	rjmp	.+190    	; 0x994 <__vector_39+0x37e>
 *
 * \param none.
 */
static void twi_slave_last_byte_write_done(void)
{
	slave_transfer.state = TWI_IDLE;
     8d6:	ef e4       	ldi	r30, 0x4F	; 79
     8d8:	f4 e0       	ldi	r31, 0x04	; 4
     8da:	81 e0       	ldi	r24, 0x01	; 1
     8dc:	84 83       	std	Z+4, r24	; 0x04
	slave_transfer.status = TWI_STATUS_TX_COMPLETE;
     8de:	82 e0       	ldi	r24, 0x02	; 2
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	96 83       	std	Z+6, r25	; 0x06
     8e4:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     8e6:	85 ec       	ldi	r24, 0xC5	; 197
     8e8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     8ec:	53 c0       	rjmp	.+166    	; 0x994 <__vector_39+0x37e>
	case TWS_SR_SLA_ACK:        /* Own SLA+W has been received ACK has been
		                     * returned */
	case TWS_SR_SLA_ACK_M_ARB_LOST: /* ! Arbitration lost in  SLA+R/W as Master;
	                                 * own SLA+W has been received; 
	                                 * ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
     8ee:	ef e4       	ldi	r30, 0x4F	; 79
     8f0:	f4 e0       	ldi	r31, 0x04	; 4
     8f2:	13 82       	std	Z+3, r1	; 0x03
     8f4:	12 82       	std	Z+2, r1	; 0x02
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     8f6:	85 ec       	ldi	r24, 0xC5	; 197
     8f8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	                                 * own SLA+W has been received; 
	                                 * ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
		                            * location */
		twi_slave_enable();
		slave_transfer.state = TWI_PROCESS;
     8fc:	88 e0       	ldi	r24, 0x08	; 8
     8fe:	84 83       	std	Z+4, r24	; 0x04
     900:	49 c0       	rjmp	.+146    	; 0x994 <__vector_39+0x37e>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     902:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 * \param data - Contains data read from twi bus to be written to data receive
 *buffer.
 */
static void twi_slave_data_read(uint8_t data)
{
	slave_transfer.data_buffer->rx_buffer[slave_transfer.data_count++] = data;
     906:	ef e4       	ldi	r30, 0x4F	; 79
     908:	f4 e0       	ldi	r31, 0x04	; 4
     90a:	a0 81       	ld	r26, Z
     90c:	b1 81       	ldd	r27, Z+1	; 0x01
     90e:	4d 91       	ld	r20, X+
     910:	5c 91       	ld	r21, X
     912:	82 81       	ldd	r24, Z+2	; 0x02
     914:	93 81       	ldd	r25, Z+3	; 0x03
     916:	bc 01       	movw	r22, r24
     918:	6f 5f       	subi	r22, 0xFF	; 255
     91a:	7f 4f       	sbci	r23, 0xFF	; 255
     91c:	73 83       	std	Z+3, r23	; 0x03
     91e:	62 83       	std	Z+2, r22	; 0x02
     920:	da 01       	movw	r26, r20
     922:	a8 0f       	add	r26, r24
     924:	b9 1f       	adc	r27, r25
     926:	2c 93       	st	X, r18
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     928:	85 ec       	ldi	r24, 0xC5	; 197
     92a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                     * has been received; ACK has been returned */
	case TWS_SR_GEN_DATA_ACK:   /* Previously addressed with general call;
		                     * data has been received; ACK has been
		                     * returned */
		twi_slave_data_read(twi_read_byte());
		slave_transfer.state = TWI_PROCESS;
     92e:	88 e0       	ldi	r24, 0x08	; 8
     930:	84 83       	std	Z+4, r24	; 0x04
     932:	30 c0       	rjmp	.+96     	; 0x994 <__vector_39+0x37e>

	case TWS_SR_STOP_RESTART:   /* A STOP condition or repeated START
		                     * condition has been received while still
		                     * addressed as Slave */
		/* Enter not addressed mode and listen to address match */
		slave_transfer.state = TWI_IDLE;
     934:	ef e4       	ldi	r30, 0x4F	; 79
     936:	f4 e0       	ldi	r31, 0x04	; 4
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	84 83       	std	Z+4, r24	; 0x04
		slave_transfer.status = TWI_STATUS_RX_COMPLETE;
     93c:	83 e0       	ldi	r24, 0x03	; 3
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	96 83       	std	Z+6, r25	; 0x06
     942:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     944:	85 ec       	ldi	r24, 0xC5	; 197
     946:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     94a:	24 c0       	rjmp	.+72     	; 0x994 <__vector_39+0x37e>
 *
 * \param none.
 */
static void twi_slave_bus_reset(void)
{
	slave_transfer.state = TWI_IDLE;
     94c:	ef e4       	ldi	r30, 0x4F	; 79
     94e:	f4 e0       	ldi	r31, 0x04	; 4
     950:	81 e0       	ldi	r24, 0x01	; 1
     952:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param none.
 */
static inline void twi_reset(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT));
     954:	80 e9       	ldi	r24, 0x90	; 144
     956:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                     * returned */
	case TWS_ST_DATA_ACK_LAST_BYTE: /* Last data byte in TWDR has been
		                         * transmitted (TWEA = ; ACK has
		                         * been received */
		twi_slave_bus_reset();
		slave_transfer.status = TWI_STATUS_IO_ERROR;
     95a:	8f ef       	ldi	r24, 0xFF	; 255
     95c:	9f ef       	ldi	r25, 0xFF	; 255
     95e:	96 83       	std	Z+6, r25	; 0x06
     960:	85 83       	std	Z+5, r24	; 0x05
     962:	18 c0       	rjmp	.+48     	; 0x994 <__vector_39+0x37e>
		break;

	default:
	    if(twi_mode == MASTER)
     964:	80 91 4d 04 	lds	r24, 0x044D	; 0x80044d <twi_mode>
     968:	81 11       	cpse	r24, r1
     96a:	09 c0       	rjmp	.+18     	; 0x97e <__vector_39+0x368>
		{
			master_transfer.state = TWI_IDLE;
     96c:	e6 e5       	ldi	r30, 0x56	; 86
     96e:	f4 e0       	ldi	r31, 0x04	; 4
     970:	81 e0       	ldi	r24, 0x01	; 1
     972:	86 83       	std	Z+6, r24	; 0x06
			master_transfer.status = ERR_PROTOCOL;
     974:	8b ef       	ldi	r24, 0xFB	; 251
     976:	87 83       	std	Z+7, r24	; 0x07
			twi_master_busy = false;
     978:	10 92 4e 04 	sts	0x044E, r1	; 0x80044e <twi_master_busy>
     97c:	0b c0       	rjmp	.+22     	; 0x994 <__vector_39+0x37e>
		}
		else
		{
			slave_transfer.status = TWI_STATUS_PROTOCOL_ERROR;  /* Store TWI State as
     97e:	ef e4       	ldi	r30, 0x4F	; 79
     980:	f4 e0       	ldi	r31, 0x04	; 4
     982:	8e ef       	ldi	r24, 0xFE	; 254
     984:	9f ef       	ldi	r25, 0xFF	; 255
     986:	96 83       	std	Z+6, r25	; 0x06
     988:	85 83       	std	Z+5, r24	; 0x05
		                            * errormessage, operation also
		                            * clears the Success bit */
		    slave_transfer.state = TWI_IDLE;
     98a:	81 e0       	ldi	r24, 0x01	; 1
     98c:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     98e:	85 ec       	ldi	r24, 0xC5	; 197
     990:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
 * \brief TWI interrupt Vector
 */
ISR(TWI_vect)
{
	twi_interrupt_handler();
}	
     994:	ff 91       	pop	r31
     996:	ef 91       	pop	r30
     998:	bf 91       	pop	r27
     99a:	af 91       	pop	r26
     99c:	9f 91       	pop	r25
     99e:	8f 91       	pop	r24
     9a0:	7f 91       	pop	r23
     9a2:	6f 91       	pop	r22
     9a4:	5f 91       	pop	r21
     9a6:	4f 91       	pop	r20
     9a8:	3f 91       	pop	r19
     9aa:	2f 91       	pop	r18
     9ac:	0f 90       	pop	r0
     9ae:	0b be       	out	0x3b, r0	; 59
     9b0:	0f 90       	pop	r0
     9b2:	0f be       	out	0x3f, r0	; 63
     9b4:	0f 90       	pop	r0
     9b6:	1f 90       	pop	r1
     9b8:	18 95       	reti

000009ba <sensor_conf>:

/************************************************************************/
/*                                                                      */
/************************************************************************/

void sensor_conf (void){
     9ba:	cf 93       	push	r28
     9bc:	df 93       	push	r29
     9be:	cd b7       	in	r28, 0x3d	; 61
     9c0:	de b7       	in	r29, 0x3e	; 62
     9c2:	2a 97       	sbiw	r28, 0x0a	; 10
     9c4:	0f b6       	in	r0, 0x3f	; 63
     9c6:	f8 94       	cli
     9c8:	de bf       	out	0x3e, r29	; 62
     9ca:	0f be       	out	0x3f, r0	; 63
     9cc:	cd bf       	out	0x3d, r28	; 61
	/* configures the TWI configuration packet*/
	twi_package_t packet = {
     9ce:	fe 01       	movw	r30, r28
     9d0:	31 96       	adiw	r30, 0x01	; 1
     9d2:	8a e0       	ldi	r24, 0x0A	; 10
     9d4:	df 01       	movw	r26, r30
     9d6:	1d 92       	st	X+, r1
     9d8:	8a 95       	dec	r24
     9da:	e9 f7       	brne	.-6      	; 0x9d6 <sensor_conf+0x1c>
     9dc:	86 e9       	ldi	r24, 0x96	; 150
     9de:	89 83       	std	Y+1, r24	; 0x01
     9e0:	81 e0       	ldi	r24, 0x01	; 1
     9e2:	8a 83       	std	Y+2, r24	; 0x02
     9e4:	81 e0       	ldi	r24, 0x01	; 1
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	9e 83       	std	Y+6, r25	; 0x06
     9ea:	8d 83       	std	Y+5, r24	; 0x05
     9ec:	24 e1       	ldi	r18, 0x14	; 20
     9ee:	32 e0       	ldi	r19, 0x02	; 2
     9f0:	38 87       	std	Y+8, r19	; 0x08
     9f2:	2f 83       	std	Y+7, r18	; 0x07
     9f4:	9a 87       	std	Y+10, r25	; 0x0a
     9f6:	89 87       	std	Y+9, r24	; 0x09
		.chip = TWI_SLAVE_ADDR,
		.buffer = (void *)conf_data,
		.length = DATA_LENGTH
	};
	/* Perform a multi-byte write access */
	while (twi_master_write(TWI_MASTER,&packet) != TWI_SUCCESS) {
     9f8:	be 01       	movw	r22, r28
     9fa:	6f 5f       	subi	r22, 0xFF	; 255
     9fc:	7f 4f       	sbci	r23, 0xFF	; 255
     9fe:	88 eb       	ldi	r24, 0xB8	; 184
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	97 dd       	rcall	.-1234   	; 0x532 <twi_master_write>
     a04:	81 11       	cpse	r24, r1
     a06:	f8 cf       	rjmp	.-16     	; 0x9f8 <sensor_conf+0x3e>
	}
	/* waits for write completion*/
	//_delay_ms(5);
}
     a08:	2a 96       	adiw	r28, 0x0a	; 10
     a0a:	0f b6       	in	r0, 0x3f	; 63
     a0c:	f8 94       	cli
     a0e:	de bf       	out	0x3e, r29	; 62
     a10:	0f be       	out	0x3f, r0	; 63
     a12:	cd bf       	out	0x3d, r28	; 61
     a14:	df 91       	pop	r29
     a16:	cf 91       	pop	r28
     a18:	08 95       	ret

00000a1a <read_temperature>:

/************************************************************************/
/*                                                                      */
/************************************************************************/

uint8_t* read_temperature (void){
     a1a:	cf 93       	push	r28
     a1c:	df 93       	push	r29
     a1e:	cd b7       	in	r28, 0x3d	; 61
     a20:	de b7       	in	r29, 0x3e	; 62
     a22:	2c 97       	sbiw	r28, 0x0c	; 12
     a24:	0f b6       	in	r0, 0x3f	; 63
     a26:	f8 94       	cli
     a28:	de bf       	out	0x3e, r29	; 62
     a2a:	0f be       	out	0x3f, r0	; 63
     a2c:	cd bf       	out	0x3d, r28	; 61
	uint8_t received_data[2] = {0, 0};
     a2e:	19 82       	std	Y+1, r1	; 0x01
     a30:	1a 82       	std	Y+2, r1	; 0x02
	
	
	/* configures the TWI read packet*/
	twi_package_t packet_received = {
     a32:	fe 01       	movw	r30, r28
     a34:	33 96       	adiw	r30, 0x03	; 3
     a36:	8a e0       	ldi	r24, 0x0A	; 10
     a38:	df 01       	movw	r26, r30
     a3a:	1d 92       	st	X+, r1
     a3c:	8a 95       	dec	r24
     a3e:	e9 f7       	brne	.-6      	; 0xa3a <read_temperature+0x20>
     a40:	86 e9       	ldi	r24, 0x96	; 150
     a42:	8b 83       	std	Y+3, r24	; 0x03
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	98 87       	std	Y+8, r25	; 0x08
     a4a:	8f 83       	std	Y+7, r24	; 0x07
     a4c:	ce 01       	movw	r24, r28
     a4e:	01 96       	adiw	r24, 0x01	; 1
     a50:	9a 87       	std	Y+10, r25	; 0x0a
     a52:	89 87       	std	Y+9, r24	; 0x09
     a54:	82 e0       	ldi	r24, 0x02	; 2
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	9c 87       	std	Y+12, r25	; 0x0c
     a5a:	8b 87       	std	Y+11, r24	; 0x0b
		.chip = TWI_SLAVE_ADDR,
		.buffer = received_data,
		.length = 2,
	};
	/* Perform a multi-byte read access*/
	while (twi_master_read(TWI_MASTER,&packet_received) != TWI_SUCCESS) {
     a5c:	be 01       	movw	r22, r28
     a5e:	6d 5f       	subi	r22, 0xFD	; 253
     a60:	7f 4f       	sbci	r23, 0xFF	; 255
     a62:	88 eb       	ldi	r24, 0xB8	; 184
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	91 dd       	rcall	.-1246   	; 0x58a <twi_master_read>
     a68:	81 11       	cpse	r24, r1
     a6a:	f8 cf       	rjmp	.-16     	; 0xa5c <read_temperature+0x42>
	}
	temp_ctx.readData[0] = received_data[0];
     a6c:	eb eb       	ldi	r30, 0xBB	; 187
     a6e:	fd e0       	ldi	r31, 0x0D	; 13
     a70:	89 81       	ldd	r24, Y+1	; 0x01
     a72:	80 83       	st	Z, r24
	temp_ctx.readData[1] = received_data[1];
     a74:	8a 81       	ldd	r24, Y+2	; 0x02
     a76:	81 83       	std	Z+1, r24	; 0x01
	
	// SE PUEDE IMPRIMIR POR EL HIPERTERMINAL AQU?, PERO LO HAREMOS EN EL MAIN
	return temp_ctx.readData;
}
     a78:	cf 01       	movw	r24, r30
     a7a:	2c 96       	adiw	r28, 0x0c	; 12
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	f8 94       	cli
     a80:	de bf       	out	0x3e, r29	; 62
     a82:	0f be       	out	0x3f, r0	; 63
     a84:	cd bf       	out	0x3d, r28	; 61
     a86:	df 91       	pop	r29
     a88:	cf 91       	pop	r28
     a8a:	08 95       	ret

00000a8c <twi_init>:

/************************************************************************/
/*                                                                      */
/************************************************************************/

void twi_init (void){
     a8c:	0f 93       	push	r16
     a8e:	1f 93       	push	r17
     a90:	cf 93       	push	r28
     a92:	df 93       	push	r29
     a94:	00 d0       	rcall	.+0      	; 0xa96 <twi_init+0xa>
     a96:	00 d0       	rcall	.+0      	; 0xa98 <twi_init+0xc>
     a98:	cd b7       	in	r28, 0x3d	; 61
     a9a:	de b7       	in	r29, 0x3e	; 62
	/* TWI master initialization options. */
	twi_master_options_t m_options = {
     a9c:	8e 01       	movw	r16, r28
     a9e:	0f 5f       	subi	r16, 0xFF	; 255
     aa0:	1f 4f       	sbci	r17, 0xFF	; 255
     aa2:	86 e0       	ldi	r24, 0x06	; 6
     aa4:	f8 01       	movw	r30, r16
     aa6:	11 92       	st	Z+, r1
     aa8:	8a 95       	dec	r24
     aaa:	e9 f7       	brne	.-6      	; 0xaa6 <twi_init+0x1a>
     aac:	88 e4       	ldi	r24, 0x48	; 72
     aae:	98 ee       	ldi	r25, 0xE8	; 232
     ab0:	a1 e0       	ldi	r26, 0x01	; 1
     ab2:	b0 e0       	ldi	r27, 0x00	; 0
     ab4:	89 83       	std	Y+1, r24	; 0x01
     ab6:	9a 83       	std	Y+2, r25	; 0x02
     ab8:	ab 83       	std	Y+3, r26	; 0x03
     aba:	bc 83       	std	Y+4, r27	; 0x04
     abc:	86 e9       	ldi	r24, 0x96	; 150
     abe:	8e 83       	std	Y+6, r24	; 0x06
		.speed      = TWI_SPEED,
		.chip  = TWI_SLAVE_ADDR,
	};
	m_options.baud_reg = TWI_CLOCK_RATE(sysclk_get_cpu_hz(), m_options.speed);
     ac0:	88 e1       	ldi	r24, 0x18	; 24
     ac2:	8d 83       	std	Y+5, r24	; 0x05
	} else if (module == &TWBR0) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
     ac4:	60 e8       	ldi	r22, 0x80	; 128
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	2a d0       	rcall	.+84     	; 0xb1e <sysclk_enable_module>
	/* Enable the peripheral clock for TWI module */
	sysclk_enable_peripheral_clock(TWI_MASTER);
	/* Initialize the TWI master driver. */
	twi_master_init(TWI_MASTER,&m_options);
     aca:	b8 01       	movw	r22, r16
     acc:	88 eb       	ldi	r24, 0xB8	; 184
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	8f dd       	rcall	.-1250   	; 0x5f0 <twi_master_init>
}
     ad2:	26 96       	adiw	r28, 0x06	; 6
     ad4:	0f b6       	in	r0, 0x3f	; 63
     ad6:	f8 94       	cli
     ad8:	de bf       	out	0x3e, r29	; 62
     ada:	0f be       	out	0x3f, r0	; 63
     adc:	cd bf       	out	0x3d, r28	; 61
     ade:	df 91       	pop	r29
     ae0:	cf 91       	pop	r28
     ae2:	1f 91       	pop	r17
     ae4:	0f 91       	pop	r16
     ae6:	08 95       	ret

00000ae8 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     ae8:	cf 93       	push	r28
     aea:	df 93       	push	r29
     aec:	1f 92       	push	r1
     aee:	cd b7       	in	r28, 0x3d	; 61
     af0:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     af2:	8f ef       	ldi	r24, 0xFF	; 255
     af4:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7c0064>
     af8:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7c0065>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     afc:	8f b7       	in	r24, 0x3f	; 63
     afe:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     b00:	f8 94       	cli
	return flags;
     b02:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     b04:	5f 93       	push	r21
     b06:	50 e8       	ldi	r21, 0x80	; 128
     b08:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7c0061>
     b0c:	50 e0       	ldi	r21, 0x00	; 0
     b0e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7c0061>
     b12:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b14:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     b16:	0f 90       	pop	r0
     b18:	df 91       	pop	r29
     b1a:	cf 91       	pop	r28
     b1c:	08 95       	ret

00000b1e <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     b1e:	cf 93       	push	r28
     b20:	df 93       	push	r29
     b22:	1f 92       	push	r1
     b24:	cd b7       	in	r28, 0x3d	; 61
     b26:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b28:	9f b7       	in	r25, 0x3f	; 63
     b2a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     b2c:	f8 94       	cli
	return flags;
     b2e:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     b30:	82 30       	cpi	r24, 0x02	; 2
     b32:	40 f4       	brcc	.+16     	; 0xb44 <sysclk_enable_module+0x26>
		*(reg + port)  &= ~id;
     b34:	e8 2f       	mov	r30, r24
     b36:	f0 e0       	ldi	r31, 0x00	; 0
     b38:	ec 59       	subi	r30, 0x9C	; 156
     b3a:	ff 4f       	sbci	r31, 0xFF	; 255
     b3c:	60 95       	com	r22
     b3e:	80 81       	ld	r24, Z
     b40:	68 23       	and	r22, r24
     b42:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b44:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     b46:	0f 90       	pop	r0
     b48:	df 91       	pop	r29
     b4a:	cf 91       	pop	r28
     b4c:	08 95       	ret

00000b4e <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     b4e:	cf 93       	push	r28
     b50:	df 93       	push	r29
     b52:	1f 92       	push	r1
     b54:	cd b7       	in	r28, 0x3d	; 61
     b56:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     b58:	9f b7       	in	r25, 0x3f	; 63
     b5a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     b5c:	f8 94       	cli
	return flags;
     b5e:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     b60:	82 30       	cpi	r24, 0x02	; 2
     b62:	38 f4       	brcc	.+14     	; 0xb72 <sysclk_disable_module+0x24>
		*(reg + port) |= id;
     b64:	e8 2f       	mov	r30, r24
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	ec 59       	subi	r30, 0x9C	; 156
     b6a:	ff 4f       	sbci	r31, 0xFF	; 255
     b6c:	80 81       	ld	r24, Z
     b6e:	68 2b       	or	r22, r24
     b70:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     b72:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     b74:	0f 90       	pop	r0
     b76:	df 91       	pop	r29
     b78:	cf 91       	pop	r28
     b7a:	08 95       	ret

00000b7c <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
     b7c:	ef 92       	push	r14
     b7e:	ff 92       	push	r15
     b80:	0f 93       	push	r16
     b82:	1f 93       	push	r17
     b84:	cf 93       	push	r28
     b86:	df 93       	push	r29
     b88:	7c 01       	movw	r14, r24
     b8a:	8b 01       	movw	r16, r22
     b8c:	ea 01       	movw	r28, r20
	while (len) {
     b8e:	20 97       	sbiw	r28, 0x00	; 0
     b90:	39 f0       	breq	.+14     	; 0xba0 <usart_serial_write_packet+0x24>
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     b92:	f8 01       	movw	r30, r16
     b94:	61 91       	ld	r22, Z+
     b96:	8f 01       	movw	r16, r30
     b98:	c7 01       	movw	r24, r14
     b9a:	54 d0       	rcall	.+168    	; 0xc44 <usart_putchar>
		usart_serial_putchar(usart, *data);
		len--;
     b9c:	21 97       	sbiw	r28, 0x01	; 1
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
     b9e:	c9 f7       	brne	.-14     	; 0xb92 <usart_serial_write_packet+0x16>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
}
     ba0:	80 e0       	ldi	r24, 0x00	; 0
     ba2:	df 91       	pop	r29
     ba4:	cf 91       	pop	r28
     ba6:	1f 91       	pop	r17
     ba8:	0f 91       	pop	r16
     baa:	ff 90       	pop	r15
     bac:	ef 90       	pop	r14
     bae:	08 95       	ret

00000bb0 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
     bb0:	ef 92       	push	r14
     bb2:	ff 92       	push	r15
     bb4:	0f 93       	push	r16
     bb6:	1f 93       	push	r17
     bb8:	cf 93       	push	r28
     bba:	df 93       	push	r29
     bbc:	7c 01       	movw	r14, r24
     bbe:	8b 01       	movw	r16, r22
     bc0:	ea 01       	movw	r28, r20
	while (len) {
     bc2:	20 97       	sbiw	r28, 0x00	; 0
     bc4:	39 f0       	breq	.+14     	; 0xbd4 <usart_serial_read_packet+0x24>
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
	*data = usart_getchar(usart);
     bc6:	c7 01       	movw	r24, r14
     bc8:	44 d0       	rcall	.+136    	; 0xc52 <usart_getchar>
     bca:	f8 01       	movw	r30, r16
     bcc:	81 93       	st	Z+, r24
     bce:	8f 01       	movw	r16, r30
		usart_serial_getchar(usart, data);
		len--;
     bd0:	21 97       	sbiw	r28, 0x01	; 1
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
     bd2:	c9 f7       	brne	.-14     	; 0xbc6 <usart_serial_read_packet+0x16>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
     bd4:	80 e0       	ldi	r24, 0x00	; 0
     bd6:	df 91       	pop	r29
     bd8:	cf 91       	pop	r28
     bda:	1f 91       	pop	r17
     bdc:	0f 91       	pop	r16
     bde:	ff 90       	pop	r15
     be0:	ef 90       	pop	r14
     be2:	08 95       	ret

00000be4 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     be4:	cf 93       	push	r28
     be6:	df 93       	push	r29
     be8:	1f 92       	push	r1
     bea:	cd b7       	in	r28, 0x3d	; 61
     bec:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     bee:	80 91 c7 0d 	lds	r24, 0x0DC7	; 0x800dc7 <stdio_base>
     bf2:	90 91 c8 0d 	lds	r25, 0x0DC8	; 0x800dc8 <stdio_base+0x1>
     bf6:	e0 91 c3 0d 	lds	r30, 0x0DC3	; 0x800dc3 <ptr_get>
     bfa:	f0 91 c4 0d 	lds	r31, 0x0DC4	; 0x800dc4 <ptr_get+0x1>
     bfe:	be 01       	movw	r22, r28
     c00:	6f 5f       	subi	r22, 0xFF	; 255
     c02:	7f 4f       	sbci	r23, 0xFF	; 255
     c04:	19 95       	eicall
	return c;
     c06:	89 81       	ldd	r24, Y+1	; 0x01
}
     c08:	08 2e       	mov	r0, r24
     c0a:	00 0c       	add	r0, r0
     c0c:	99 0b       	sbc	r25, r25
     c0e:	0f 90       	pop	r0
     c10:	df 91       	pop	r29
     c12:	cf 91       	pop	r28
     c14:	08 95       	ret

00000c16 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     c16:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     c18:	80 91 c7 0d 	lds	r24, 0x0DC7	; 0x800dc7 <stdio_base>
     c1c:	90 91 c8 0d 	lds	r25, 0x0DC8	; 0x800dc8 <stdio_base+0x1>
     c20:	e0 91 c5 0d 	lds	r30, 0x0DC5	; 0x800dc5 <ptr_put>
     c24:	f0 91 c6 0d 	lds	r31, 0x0DC6	; 0x800dc6 <ptr_put+0x1>
     c28:	19 95       	eicall
     c2a:	99 23       	and	r25, r25
     c2c:	1c f0       	brlt	.+6      	; 0xc34 <_write+0x1e>
		return -1;
	}
	return 1;
     c2e:	81 e0       	ldi	r24, 0x01	; 1
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     c34:	8f ef       	ldi	r24, 0xFF	; 255
     c36:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     c38:	08 95       	ret

00000c3a <board_init>:
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
		if (flags & IOPORT_INIT_HIGH) {
			*((uint8_t *)port + 2) |= pin_mask;
     c3a:	2c 9a       	sbi	0x05, 4	; 5
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
		}

		*((uint8_t *)port + 1) |= pin_mask;
     c3c:	24 9a       	sbi	0x04, 4	; 4
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
     c3e:	6c 98       	cbi	0x0d, 4	; 13
		if (flags & IOPORT_PULL_UP) {
			*((uint8_t *)port + 2) |= pin_mask;
     c40:	74 9a       	sbi	0x0e, 4	; 14
     c42:	08 95       	ret

00000c44 <usart_putchar>:
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
		usart->UBRR = baudctrl;
	}
}
     c44:	fc 01       	movw	r30, r24
     c46:	90 81       	ld	r25, Z
     c48:	95 ff       	sbrs	r25, 5
     c4a:	fd cf       	rjmp	.-6      	; 0xc46 <usart_putchar+0x2>
     c4c:	66 83       	std	Z+6, r22	; 0x06
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	08 95       	ret

00000c52 <usart_getchar>:
     c52:	fc 01       	movw	r30, r24
     c54:	90 81       	ld	r25, Z
     c56:	99 23       	and	r25, r25
     c58:	ec f7       	brge	.-6      	; 0xc54 <usart_getchar+0x2>
     c5a:	86 81       	ldd	r24, Z+6	; 0x06
     c5c:	08 95       	ret

00000c5e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     c5e:	4f 92       	push	r4
     c60:	5f 92       	push	r5
     c62:	6f 92       	push	r6
     c64:	7f 92       	push	r7
     c66:	8f 92       	push	r8
     c68:	9f 92       	push	r9
     c6a:	af 92       	push	r10
     c6c:	bf 92       	push	r11
     c6e:	cf 92       	push	r12
     c70:	df 92       	push	r13
     c72:	ef 92       	push	r14
     c74:	ff 92       	push	r15
     c76:	0f 93       	push	r16
     c78:	1f 93       	push	r17
     c7a:	cf 93       	push	r28
     c7c:	df 93       	push	r29
     c7e:	ec 01       	movw	r28, r24
     c80:	6a 01       	movw	r12, r20
     c82:	7b 01       	movw	r14, r22

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     c84:	28 01       	movw	r4, r16
     c86:	39 01       	movw	r6, r18
     c88:	68 94       	set
     c8a:	12 f8       	bld	r1, 2
     c8c:	76 94       	lsr	r7
     c8e:	67 94       	ror	r6
     c90:	57 94       	ror	r5
     c92:	47 94       	ror	r4
     c94:	16 94       	lsr	r1
     c96:	d1 f7       	brne	.-12     	; 0xc8c <usart_set_baudrate+0x2e>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
     c98:	88 81       	ld	r24, Y
     c9a:	81 fd       	sbrc	r24, 1
     c9c:	0e c0       	rjmp	.+28     	; 0xcba <usart_set_baudrate+0x5c>
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
     c9e:	48 01       	movw	r8, r16
     ca0:	59 01       	movw	r10, r18
     ca2:	07 2e       	mov	r0, r23
     ca4:	73 e1       	ldi	r23, 0x13	; 19
     ca6:	b6 94       	lsr	r11
     ca8:	a7 94       	ror	r10
     caa:	97 94       	ror	r9
     cac:	87 94       	ror	r8
     cae:	7a 95       	dec	r23
     cb0:	d1 f7       	brne	.-12     	; 0xca6 <usart_set_baudrate+0x48>
     cb2:	70 2d       	mov	r23, r0

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     cb4:	d3 01       	movw	r26, r6
     cb6:	c2 01       	movw	r24, r4
     cb8:	15 c0       	rjmp	.+42     	; 0xce4 <usart_set_baudrate+0x86>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
		max_rate /= 2;
     cba:	d9 01       	movw	r26, r18
     cbc:	c8 01       	movw	r24, r16
     cbe:	68 94       	set
     cc0:	13 f8       	bld	r1, 3
     cc2:	b6 95       	lsr	r27
     cc4:	a7 95       	ror	r26
     cc6:	97 95       	ror	r25
     cc8:	87 95       	ror	r24
     cca:	16 94       	lsr	r1
     ccc:	d1 f7       	brne	.-12     	; 0xcc2 <usart_set_baudrate+0x64>
		min_rate /= 2;
     cce:	48 01       	movw	r8, r16
     cd0:	59 01       	movw	r10, r18
     cd2:	07 2e       	mov	r0, r23
     cd4:	74 e1       	ldi	r23, 0x14	; 20
     cd6:	b6 94       	lsr	r11
     cd8:	a7 94       	ror	r10
     cda:	97 94       	ror	r9
     cdc:	87 94       	ror	r8
     cde:	7a 95       	dec	r23
     ce0:	d1 f7       	brne	.-12     	; 0xcd6 <usart_set_baudrate+0x78>
     ce2:	70 2d       	mov	r23, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     ce4:	8c 15       	cp	r24, r12
     ce6:	9d 05       	cpc	r25, r13
     ce8:	ae 05       	cpc	r26, r14
     cea:	bf 05       	cpc	r27, r15
     cec:	78 f1       	brcs	.+94     	; 0xd4c <usart_set_baudrate+0xee>
     cee:	c8 14       	cp	r12, r8
     cf0:	d9 04       	cpc	r13, r9
     cf2:	ea 04       	cpc	r14, r10
     cf4:	fb 04       	cpc	r15, r11
     cf6:	60 f1       	brcs	.+88     	; 0xd50 <usart_set_baudrate+0xf2>
		return false;
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
     cf8:	88 81       	ld	r24, Y
     cfa:	81 ff       	sbrs	r24, 1
     cfc:	10 c0       	rjmp	.+32     	; 0xd1e <usart_set_baudrate+0xc0>
		baud *= 2;
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
     cfe:	a7 01       	movw	r20, r14
     d00:	96 01       	movw	r18, r12
     d02:	22 0f       	add	r18, r18
     d04:	33 1f       	adc	r19, r19
     d06:	44 1f       	adc	r20, r20
     d08:	55 1f       	adc	r21, r21
     d0a:	c3 01       	movw	r24, r6
     d0c:	b2 01       	movw	r22, r4
     d0e:	0e 94 81 1b 	call	0x3702	; 0x3702 <__udivmodsi4>
     d12:	da 01       	movw	r26, r20
     d14:	c9 01       	movw	r24, r18
     d16:	01 97       	sbiw	r24, 0x01	; 1
     d18:	a1 09       	sbc	r26, r1
     d1a:	b1 09       	sbc	r27, r1
     d1c:	13 c0       	rjmp	.+38     	; 0xd44 <usart_set_baudrate+0xe6>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
     d1e:	c9 01       	movw	r24, r18
     d20:	b8 01       	movw	r22, r16
     d22:	68 94       	set
     d24:	13 f8       	bld	r1, 3
     d26:	96 95       	lsr	r25
     d28:	87 95       	ror	r24
     d2a:	77 95       	ror	r23
     d2c:	67 95       	ror	r22
     d2e:	16 94       	lsr	r1
     d30:	d1 f7       	brne	.-12     	; 0xd26 <usart_set_baudrate+0xc8>
     d32:	a7 01       	movw	r20, r14
     d34:	96 01       	movw	r18, r12
     d36:	0e 94 81 1b 	call	0x3702	; 0x3702 <__udivmodsi4>
     d3a:	da 01       	movw	r26, r20
     d3c:	c9 01       	movw	r24, r18
     d3e:	01 97       	sbiw	r24, 0x01	; 1
     d40:	a1 09       	sbc	r26, r1
     d42:	b1 09       	sbc	r27, r1
	}

	usart->UBRR = ubrr;
     d44:	9d 83       	std	Y+5, r25	; 0x05
     d46:	8c 83       	std	Y+4, r24	; 0x04
	return true;
     d48:	81 e0       	ldi	r24, 0x01	; 1
     d4a:	03 c0       	rjmp	.+6      	; 0xd52 <usart_set_baudrate+0xf4>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	01 c0       	rjmp	.+2      	; 0xd52 <usart_set_baudrate+0xf4>
     d50:	80 e0       	ldi	r24, 0x00	; 0
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
	}

	usart->UBRR = ubrr;
	return true;
}
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	1f 91       	pop	r17
     d58:	0f 91       	pop	r16
     d5a:	ff 90       	pop	r15
     d5c:	ef 90       	pop	r14
     d5e:	df 90       	pop	r13
     d60:	cf 90       	pop	r12
     d62:	bf 90       	pop	r11
     d64:	af 90       	pop	r10
     d66:	9f 90       	pop	r9
     d68:	8f 90       	pop	r8
     d6a:	7f 90       	pop	r7
     d6c:	6f 90       	pop	r6
     d6e:	5f 90       	pop	r5
     d70:	4f 90       	pop	r4
     d72:	08 95       	ret

00000d74 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     d74:	0f 93       	push	r16
     d76:	1f 93       	push	r17
     d78:	cf 93       	push	r28
     d7a:	df 93       	push	r29
     d7c:	ec 01       	movw	r28, r24
     d7e:	8b 01       	movw	r16, r22
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
     d80:	80 3c       	cpi	r24, 0xC0	; 192
     d82:	91 05       	cpc	r25, r1
     d84:	21 f4       	brne	.+8      	; 0xd8e <usart_init_rs232+0x1a>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
     d86:	62 e0       	ldi	r22, 0x02	; 2
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	c9 de       	rcall	.-622    	; 0xb1e <sysclk_enable_module>
     d8c:	06 c0       	rjmp	.+12     	; 0xd9a <usart_init_rs232+0x26>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
     d8e:	88 3c       	cpi	r24, 0xC8	; 200
     d90:	91 05       	cpc	r25, r1
     d92:	19 f4       	brne	.+6      	; 0xd9a <usart_init_rs232+0x26>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
     d94:	61 e0       	ldi	r22, 0x01	; 1
     d96:	81 e0       	ldi	r24, 0x01	; 1
     d98:	c2 de       	rcall	.-636    	; 0xb1e <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
     d9a:	8a 81       	ldd	r24, Y+2	; 0x02
     d9c:	8f 73       	andi	r24, 0x3F	; 63
     d9e:	8a 83       	std	Y+2, r24	; 0x02
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
	bool result;
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
     da0:	f8 01       	movw	r30, r16
     da2:	26 81       	ldd	r18, Z+6	; 0x06
     da4:	35 81       	ldd	r19, Z+5	; 0x05
     da6:	84 81       	ldd	r24, Z+4	; 0x04
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
     da8:	9a 81       	ldd	r25, Y+2	; 0x02
     daa:	48 2f       	mov	r20, r24
     dac:	43 70       	andi	r20, 0x03	; 3
     dae:	44 0f       	add	r20, r20
     db0:	99 7f       	andi	r25, 0xF9	; 249
     db2:	94 2b       	or	r25, r20
     db4:	9a 83       	std	Y+2, r25	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
     db6:	99 81       	ldd	r25, Y+1	; 0x01
     db8:	84 70       	andi	r24, 0x04	; 4
     dba:	88 0f       	add	r24, r24
     dbc:	88 0f       	add	r24, r24
     dbe:	9b 7f       	andi	r25, 0xFB	; 251
     dc0:	89 2b       	or	r24, r25
     dc2:	89 83       	std	Y+1, r24	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
     dc4:	8a 81       	ldd	r24, Y+2	; 0x02
     dc6:	8f 7c       	andi	r24, 0xCF	; 207
     dc8:	83 2b       	or	r24, r19
     dca:	8a 83       	std	Y+2, r24	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	97 7f       	andi	r25, 0xF7	; 247
     dd0:	82 2f       	mov	r24, r18
     dd2:	88 0f       	add	r24, r24
     dd4:	88 0f       	add	r24, r24
     dd6:	88 0f       	add	r24, r24
     dd8:	89 2b       	or	r24, r25
     dda:	8a 83       	std	Y+2, r24	; 0x02
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
     ddc:	40 81       	ld	r20, Z
     dde:	51 81       	ldd	r21, Z+1	; 0x01
     de0:	62 81       	ldd	r22, Z+2	; 0x02
     de2:	73 81       	ldd	r23, Z+3	; 0x03
     de4:	00 e0       	ldi	r16, 0x00	; 0
     de6:	12 e1       	ldi	r17, 0x12	; 18
     de8:	2a e7       	ldi	r18, 0x7A	; 122
     dea:	30 e0       	ldi	r19, 0x00	; 0
     dec:	ce 01       	movw	r24, r28
     dee:	37 df       	rcall	.-402    	; 0xc5e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_TXEN_bm;
     df0:	99 81       	ldd	r25, Y+1	; 0x01
     df2:	98 60       	ori	r25, 0x08	; 8
     df4:	99 83       	std	Y+1, r25	; 0x01
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_RXEN_bm;
     df6:	99 81       	ldd	r25, Y+1	; 0x01
     df8:	90 61       	ori	r25, 0x10	; 16
     dfa:	99 83       	std	Y+1, r25	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	return result;
}
     dfc:	df 91       	pop	r29
     dfe:	cf 91       	pop	r28
     e00:	1f 91       	pop	r17
     e02:	0f 91       	pop	r16
     e04:	08 95       	ret

00000e06 <usart_serial_getchar>:
	if (back >= 1) {
		return c;
	} else {
		return (-1);
	}
}
     e06:	cf 93       	push	r28
     e08:	df 93       	push	r29
     e0a:	eb 01       	movw	r28, r22
     e0c:	22 df       	rcall	.-444    	; 0xc52 <usart_getchar>
     e0e:	88 83       	st	Y, r24
     e10:	df 91       	pop	r29
     e12:	cf 91       	pop	r28
     e14:	08 95       	ret

00000e16 <usart_serial_putchar>:
     e16:	16 cf       	rjmp	.-468    	; 0xc44 <usart_putchar>
     e18:	08 95       	ret

00000e1a <sio2host_init>:
     e1a:	0f 93       	push	r16
     e1c:	1f 93       	push	r17
     e1e:	cf 93       	push	r28
     e20:	df 93       	push	r29
     e22:	cd b7       	in	r28, 0x3d	; 61
     e24:	de b7       	in	r29, 0x3e	; 62
     e26:	27 97       	sbiw	r28, 0x07	; 7
     e28:	0f b6       	in	r0, 0x3f	; 63
     e2a:	f8 94       	cli
     e2c:	de bf       	out	0x3e, r29	; 62
     e2e:	0f be       	out	0x3f, r0	; 63
     e30:	cd bf       	out	0x3d, r28	; 61
     e32:	08 ec       	ldi	r16, 0xC8	; 200
     e34:	10 e0       	ldi	r17, 0x00	; 0
     e36:	10 93 c8 0d 	sts	0x0DC8, r17	; 0x800dc8 <stdio_base+0x1>
     e3a:	00 93 c7 0d 	sts	0x0DC7, r16	; 0x800dc7 <stdio_base>
     e3e:	8b e0       	ldi	r24, 0x0B	; 11
     e40:	97 e0       	ldi	r25, 0x07	; 7
     e42:	90 93 c6 0d 	sts	0x0DC6, r25	; 0x800dc6 <ptr_put+0x1>
     e46:	80 93 c5 0d 	sts	0x0DC5, r24	; 0x800dc5 <ptr_put>
     e4a:	83 e0       	ldi	r24, 0x03	; 3
     e4c:	97 e0       	ldi	r25, 0x07	; 7
     e4e:	90 93 c4 0d 	sts	0x0DC4, r25	; 0x800dc4 <ptr_get+0x1>
     e52:	80 93 c3 0d 	sts	0x0DC3, r24	; 0x800dc3 <ptr_get>
     e56:	ea e0       	ldi	r30, 0x0A	; 10
     e58:	f2 e0       	ldi	r31, 0x02	; 2
     e5a:	84 81       	ldd	r24, Z+4	; 0x04
     e5c:	8d 83       	std	Y+5, r24	; 0x05
     e5e:	85 81       	ldd	r24, Z+5	; 0x05
     e60:	8e 83       	std	Y+6, r24	; 0x06
     e62:	86 81       	ldd	r24, Z+6	; 0x06
     e64:	8f 83       	std	Y+7, r24	; 0x07
     e66:	80 81       	ld	r24, Z
     e68:	91 81       	ldd	r25, Z+1	; 0x01
     e6a:	a2 81       	ldd	r26, Z+2	; 0x02
     e6c:	b3 81       	ldd	r27, Z+3	; 0x03
     e6e:	89 83       	std	Y+1, r24	; 0x01
     e70:	9a 83       	std	Y+2, r25	; 0x02
     e72:	ab 83       	std	Y+3, r26	; 0x03
     e74:	bc 83       	std	Y+4, r27	; 0x04
     e76:	be 01       	movw	r22, r28
     e78:	6f 5f       	subi	r22, 0xFF	; 255
     e7a:	7f 4f       	sbci	r23, 0xFF	; 255
     e7c:	88 ec       	ldi	r24, 0xC8	; 200
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	79 df       	rcall	.-270    	; 0xd74 <usart_init_rs232>
     e82:	62 ef       	ldi	r22, 0xF2	; 242
     e84:	75 e0       	ldi	r23, 0x05	; 5
     e86:	8b e0       	ldi	r24, 0x0B	; 11
     e88:	96 e0       	ldi	r25, 0x06	; 6
     e8a:	0e 94 22 1c 	call	0x3844	; 0x3844 <fdevopen>
     e8e:	f8 01       	movw	r30, r16
     e90:	81 81       	ldd	r24, Z+1	; 0x01
     e92:	80 68       	ori	r24, 0x80	; 128
     e94:	81 83       	std	Z+1, r24	; 0x01
     e96:	27 96       	adiw	r28, 0x07	; 7
     e98:	0f b6       	in	r0, 0x3f	; 63
     e9a:	f8 94       	cli
     e9c:	de bf       	out	0x3e, r29	; 62
     e9e:	0f be       	out	0x3f, r0	; 63
     ea0:	cd bf       	out	0x3d, r28	; 61
     ea2:	df 91       	pop	r29
     ea4:	cf 91       	pop	r28
     ea6:	1f 91       	pop	r17
     ea8:	0f 91       	pop	r16
     eaa:	08 95       	ret

00000eac <sio2host_tx>:
     eac:	ff 92       	push	r15
     eae:	0f 93       	push	r16
     eb0:	1f 93       	push	r17
     eb2:	cf 93       	push	r28
     eb4:	df 93       	push	r29
     eb6:	8c 01       	movw	r16, r24
     eb8:	f6 2e       	mov	r15, r22
     eba:	c6 2f       	mov	r28, r22
     ebc:	d0 e0       	ldi	r29, 0x00	; 0
     ebe:	ae 01       	movw	r20, r28
     ec0:	b8 01       	movw	r22, r16
     ec2:	88 ec       	ldi	r24, 0xC8	; 200
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	5a de       	rcall	.-844    	; 0xb7c <usart_serial_write_packet>
     ec8:	81 11       	cpse	r24, r1
     eca:	f9 cf       	rjmp	.-14     	; 0xebe <sio2host_tx+0x12>
     ecc:	8f 2d       	mov	r24, r15
     ece:	df 91       	pop	r29
     ed0:	cf 91       	pop	r28
     ed2:	1f 91       	pop	r17
     ed4:	0f 91       	pop	r16
     ed6:	ff 90       	pop	r15
     ed8:	08 95       	ret

00000eda <sio2host_rx>:
     eda:	dc 01       	movw	r26, r24
     edc:	80 91 5f 04 	lds	r24, 0x045F	; 0x80045f <serial_rx_buf_tail>
     ee0:	90 91 60 04 	lds	r25, 0x0460	; 0x800460 <serial_rx_buf_head>
     ee4:	89 17       	cp	r24, r25
     ee6:	28 f0       	brcs	.+10     	; 0xef2 <sio2host_rx+0x18>
     ee8:	28 2f       	mov	r18, r24
     eea:	29 1b       	sub	r18, r25
     eec:	20 93 5e 04 	sts	0x045E, r18	; 0x80045e <serial_rx_count>
     ef0:	05 c0       	rjmp	.+10     	; 0xefc <sio2host_rx+0x22>
     ef2:	2c e9       	ldi	r18, 0x9C	; 156
     ef4:	28 0f       	add	r18, r24
     ef6:	29 1b       	sub	r18, r25
     ef8:	20 93 5e 04 	sts	0x045E, r18	; 0x80045e <serial_rx_count>
     efc:	90 91 5e 04 	lds	r25, 0x045E	; 0x80045e <serial_rx_count>
     f00:	99 23       	and	r25, r25
     f02:	31 f1       	breq	.+76     	; 0xf50 <sio2host_rx+0x76>
     f04:	9c 39       	cpi	r25, 0x9C	; 156
     f06:	40 f0       	brcs	.+16     	; 0xf18 <sio2host_rx+0x3e>
     f08:	80 93 60 04 	sts	0x0460, r24	; 0x800460 <serial_rx_buf_head>
     f0c:	8c e9       	ldi	r24, 0x9C	; 156
     f0e:	80 93 5e 04 	sts	0x045E, r24	; 0x80045e <serial_rx_count>
     f12:	6c 39       	cpi	r22, 0x9C	; 156
     f14:	38 f4       	brcc	.+14     	; 0xf24 <sio2host_rx+0x4a>
     f16:	03 c0       	rjmp	.+6      	; 0xf1e <sio2host_rx+0x44>
     f18:	96 17       	cp	r25, r22
     f1a:	08 f4       	brcc	.+2      	; 0xf1e <sio2host_rx+0x44>
     f1c:	69 2f       	mov	r22, r25
     f1e:	61 11       	cpse	r22, r1
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <sio2host_rx+0x4c>
     f22:	18 c0       	rjmp	.+48     	; 0xf54 <sio2host_rx+0x7a>
     f24:	6c e9       	ldi	r22, 0x9C	; 156
     f26:	90 91 60 04 	lds	r25, 0x0460	; 0x800460 <serial_rx_buf_head>
     f2a:	26 2f       	mov	r18, r22
     f2c:	e9 2f       	mov	r30, r25
     f2e:	f0 e0       	ldi	r31, 0x00	; 0
     f30:	ef 59       	subi	r30, 0x9F	; 159
     f32:	fb 4f       	sbci	r31, 0xFB	; 251
     f34:	30 81       	ld	r19, Z
     f36:	3d 93       	st	X+, r19
     f38:	21 50       	subi	r18, 0x01	; 1
     f3a:	9b 39       	cpi	r25, 0x9B	; 155
     f3c:	11 f0       	breq	.+4      	; 0xf42 <sio2host_rx+0x68>
     f3e:	9f 5f       	subi	r25, 0xFF	; 255
     f40:	01 c0       	rjmp	.+2      	; 0xf44 <sio2host_rx+0x6a>
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	21 11       	cpse	r18, r1
     f46:	f2 cf       	rjmp	.-28     	; 0xf2c <sio2host_rx+0x52>
     f48:	90 93 60 04 	sts	0x0460, r25	; 0x800460 <serial_rx_buf_head>
     f4c:	86 2f       	mov	r24, r22
     f4e:	08 95       	ret
     f50:	80 e0       	ldi	r24, 0x00	; 0
     f52:	08 95       	ret
     f54:	80 e0       	ldi	r24, 0x00	; 0
     f56:	08 95       	ret

00000f58 <sio2host_putchar>:
     f58:	cf 93       	push	r28
     f5a:	df 93       	push	r29
     f5c:	1f 92       	push	r1
     f5e:	cd b7       	in	r28, 0x3d	; 61
     f60:	de b7       	in	r29, 0x3e	; 62
     f62:	89 83       	std	Y+1, r24	; 0x01
     f64:	61 e0       	ldi	r22, 0x01	; 1
     f66:	ce 01       	movw	r24, r28
     f68:	01 96       	adiw	r24, 0x01	; 1
     f6a:	a0 df       	rcall	.-192    	; 0xeac <sio2host_tx>
     f6c:	0f 90       	pop	r0
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	08 95       	ret

00000f74 <__vector_36>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35 || WLR089
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
     f74:	1f 92       	push	r1
     f76:	0f 92       	push	r0
     f78:	0f b6       	in	r0, 0x3f	; 63
     f7a:	0f 92       	push	r0
     f7c:	11 24       	eor	r1, r1
     f7e:	0b b6       	in	r0, 0x3b	; 59
     f80:	0f 92       	push	r0
     f82:	2f 93       	push	r18
     f84:	3f 93       	push	r19
     f86:	4f 93       	push	r20
     f88:	5f 93       	push	r21
     f8a:	6f 93       	push	r22
     f8c:	7f 93       	push	r23
     f8e:	8f 93       	push	r24
     f90:	9f 93       	push	r25
     f92:	af 93       	push	r26
     f94:	bf 93       	push	r27
     f96:	ef 93       	push	r30
     f98:	ff 93       	push	r31
     f9a:	cf 93       	push	r28
     f9c:	df 93       	push	r29
     f9e:	1f 92       	push	r1
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35 || WLR089
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
     fa4:	41 e0       	ldi	r20, 0x01	; 1
     fa6:	50 e0       	ldi	r21, 0x00	; 0
     fa8:	be 01       	movw	r22, r28
     faa:	6f 5f       	subi	r22, 0xFF	; 255
     fac:	7f 4f       	sbci	r23, 0xFF	; 255
     fae:	88 ec       	ldi	r24, 0xC8	; 200
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	fe dd       	rcall	.-1028   	; 0xbb0 <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
     fb4:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
     fb6:	80 91 5f 04 	lds	r24, 0x045F	; 0x80045f <serial_rx_buf_tail>
     fba:	e8 2f       	mov	r30, r24
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	ef 59       	subi	r30, 0x9F	; 159
     fc0:	fb 4f       	sbci	r31, 0xFB	; 251
     fc2:	99 81       	ldd	r25, Y+1	; 0x01
     fc4:	90 83       	st	Z, r25

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
     fc6:	8b 39       	cpi	r24, 0x9B	; 155
     fc8:	19 f4       	brne	.+6      	; 0xfd0 <__vector_36+0x5c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
     fca:	10 92 5f 04 	sts	0x045F, r1	; 0x80045f <serial_rx_buf_tail>
     fce:	03 c0       	rjmp	.+6      	; 0xfd6 <__vector_36+0x62>
	} else {
		serial_rx_buf_tail++;
     fd0:	8f 5f       	subi	r24, 0xFF	; 255
     fd2:	80 93 5f 04 	sts	0x045F, r24	; 0x80045f <serial_rx_buf_tail>
	}

	cpu_irq_enable();
     fd6:	78 94       	sei
}
     fd8:	0f 90       	pop	r0
     fda:	df 91       	pop	r29
     fdc:	cf 91       	pop	r28
     fde:	ff 91       	pop	r31
     fe0:	ef 91       	pop	r30
     fe2:	bf 91       	pop	r27
     fe4:	af 91       	pop	r26
     fe6:	9f 91       	pop	r25
     fe8:	8f 91       	pop	r24
     fea:	7f 91       	pop	r23
     fec:	6f 91       	pop	r22
     fee:	5f 91       	pop	r21
     ff0:	4f 91       	pop	r20
     ff2:	3f 91       	pop	r19
     ff4:	2f 91       	pop	r18
     ff6:	0f 90       	pop	r0
     ff8:	0b be       	out	0x3b, r0	; 59
     ffa:	0f 90       	pop	r0
     ffc:	0f be       	out	0x3f, r0	; 63
     ffe:	0f 90       	pop	r0
    1000:	1f 90       	pop	r1
    1002:	18 95       	reti

00001004 <NWK_Init>:

		cl += 25;
	}

	return 255;
}
    1004:	e9 ec       	ldi	r30, 0xC9	; 201
    1006:	fd e0       	ldi	r31, 0x0D	; 13
    1008:	14 82       	std	Z+4, r1	; 0x04
    100a:	15 82       	std	Z+5, r1	; 0x05
    100c:	11 82       	std	Z+1, r1	; 0x01
    100e:	10 82       	st	Z, r1
    1010:	17 aa       	std	Z+55, r1	; 0x37
    1012:	16 aa       	std	Z+54, r1	; 0x36
    1014:	ef ec       	ldi	r30, 0xCF	; 207
    1016:	fd e0       	ldi	r31, 0x0D	; 13
    1018:	8f ee       	ldi	r24, 0xEF	; 239
    101a:	9d e0       	ldi	r25, 0x0D	; 13
    101c:	11 92       	st	Z+, r1
    101e:	11 92       	st	Z+, r1
    1020:	e8 17       	cp	r30, r24
    1022:	f9 07       	cpc	r31, r25
    1024:	d9 f7       	brne	.-10     	; 0x101c <NWK_Init+0x18>
    1026:	ad d7       	rcall	.+3930   	; 0x1f82 <nwkTxInit>
    1028:	65 d3       	rcall	.+1738   	; 0x16f4 <nwkRxInit>
    102a:	18 d1       	rcall	.+560    	; 0x125c <nwkFrameInit>
    102c:	43 d0       	rcall	.+134    	; 0x10b4 <nwkDataReqInit>
    102e:	96 d1       	rcall	.+812    	; 0x135c <nwkRouteInit>
    1030:	04 c6       	rjmp	.+3080   	; 0x1c3a <nwkSecurityInit>
    1032:	08 95       	ret

00001034 <NWK_SetAddr>:
    1034:	90 93 ca 0d 	sts	0x0DCA, r25	; 0x800dca <nwkIb+0x1>
    1038:	80 93 c9 0d 	sts	0x0DC9, r24	; 0x800dc9 <nwkIb>
    103c:	0c 94 dd 11 	jmp	0x23ba	; 0x23ba <PHY_SetShortAddr>
    1040:	08 95       	ret

00001042 <NWK_SetPanId>:
    1042:	90 93 cc 0d 	sts	0x0DCC, r25	; 0x800dcc <nwkIb+0x3>
    1046:	80 93 cb 0d 	sts	0x0DCB, r24	; 0x800dcb <nwkIb+0x2>
    104a:	0c 94 cb 11 	jmp	0x2396	; 0x2396 <PHY_SetPanId>
    104e:	08 95       	ret

00001050 <NWK_OpenEndpoint>:
    1050:	e8 2f       	mov	r30, r24
    1052:	f0 e0       	ldi	r31, 0x00	; 0
    1054:	ee 0f       	add	r30, r30
    1056:	ff 1f       	adc	r31, r31
    1058:	e1 53       	subi	r30, 0x31	; 49
    105a:	f2 4f       	sbci	r31, 0xF2	; 242
    105c:	71 83       	std	Z+1, r23	; 0x01
    105e:	60 83       	st	Z, r22
    1060:	08 95       	ret

00001062 <NWK_TaskHandler>:
/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
	nwkRxTaskHandler();
    1062:	9a d3       	rcall	.+1844   	; 0x1798 <nwkRxTaskHandler>
	nwkTxTaskHandler();
    1064:	0e 94 ca 10 	call	0x2194	; 0x2194 <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    1068:	4e d0       	rcall	.+156    	; 0x1106 <nwkDataReqTaskHandler>
    106a:	3e c6       	rjmp	.+3196   	; 0x1ce8 <nwkSecurityTaskHandler>
    106c:	08 95       	ret

0000106e <nwkDataReqTxConf>:
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    106e:	e0 91 fd 04 	lds	r30, 0x04FD	; 0x8004fd <nwkDataReqQueue>
    1072:	f0 91 fe 04 	lds	r31, 0x04FE	; 0x8004fe <nwkDataReqQueue+0x1>
    1076:	30 97       	sbiw	r30, 0x00	; 0
    1078:	d9 f0       	breq	.+54     	; 0x10b0 <nwkDataReqTxConf+0x42>
		if (req->frame == frame) {
    107a:	22 81       	ldd	r18, Z+2	; 0x02
    107c:	33 81       	ldd	r19, Z+3	; 0x03
    107e:	82 17       	cp	r24, r18
    1080:	93 07       	cpc	r25, r19
    1082:	89 f4       	brne	.+34     	; 0x10a6 <nwkDataReqTxConf+0x38>
    1084:	05 c0       	rjmp	.+10     	; 0x1090 <nwkDataReqTxConf+0x22>
    1086:	22 81       	ldd	r18, Z+2	; 0x02
    1088:	33 81       	ldd	r19, Z+3	; 0x03
    108a:	28 17       	cp	r18, r24
    108c:	39 07       	cpc	r19, r25
    108e:	59 f4       	brne	.+22     	; 0x10a6 <nwkDataReqTxConf+0x38>
			req->status = frame->tx.status;
    1090:	dc 01       	movw	r26, r24
    1092:	ad 57       	subi	r26, 0x7D	; 125
    1094:	bf 4f       	sbci	r27, 0xFF	; 255
    1096:	2c 91       	ld	r18, X
    1098:	27 87       	std	Z+15, r18	; 0x0f
			req->control = frame->tx.control;
    109a:	13 96       	adiw	r26, 0x03	; 3
    109c:	2c 91       	ld	r18, X
    109e:	20 8b       	std	Z+16, r18	; 0x10
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    10a0:	22 e0       	ldi	r18, 0x02	; 2
    10a2:	24 83       	std	Z+4, r18	; 0x04
			break;
    10a4:	05 c0       	rjmp	.+10     	; 0x10b0 <nwkDataReqTxConf+0x42>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    10a6:	01 90       	ld	r0, Z+
    10a8:	f0 81       	ld	r31, Z
    10aa:	e0 2d       	mov	r30, r0
    10ac:	30 97       	sbiw	r30, 0x00	; 0
    10ae:	59 f7       	brne	.-42     	; 0x1086 <nwkDataReqTxConf+0x18>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    10b0:	12 c1       	rjmp	.+548    	; 0x12d6 <nwkFrameFree>
    10b2:	08 95       	ret

000010b4 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    10b4:	10 92 fe 04 	sts	0x04FE, r1	; 0x8004fe <nwkDataReqQueue+0x1>
    10b8:	10 92 fd 04 	sts	0x04FD, r1	; 0x8004fd <nwkDataReqQueue>
    10bc:	08 95       	ret

000010be <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    10be:	fc 01       	movw	r30, r24
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    10c0:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    10c2:	17 86       	std	Z+15, r1	; 0x0f
	req->frame = NULL;
    10c4:	13 82       	std	Z+3, r1	; 0x03
    10c6:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    10c8:	a9 ec       	ldi	r26, 0xC9	; 201
    10ca:	bd e0       	ldi	r27, 0x0D	; 13
    10cc:	d6 96       	adiw	r26, 0x36	; 54
    10ce:	8d 91       	ld	r24, X+
    10d0:	9c 91       	ld	r25, X
    10d2:	d7 97       	sbiw	r26, 0x37	; 55
    10d4:	01 96       	adiw	r24, 0x01	; 1
    10d6:	d7 96       	adiw	r26, 0x37	; 55
    10d8:	9c 93       	st	X, r25
    10da:	8e 93       	st	-X, r24
    10dc:	d6 97       	sbiw	r26, 0x36	; 54

	if (NULL == nwkDataReqQueue) {
    10de:	80 91 fd 04 	lds	r24, 0x04FD	; 0x8004fd <nwkDataReqQueue>
    10e2:	90 91 fe 04 	lds	r25, 0x04FE	; 0x8004fe <nwkDataReqQueue+0x1>
    10e6:	00 97       	sbiw	r24, 0x00	; 0
    10e8:	39 f4       	brne	.+14     	; 0x10f8 <NWK_DataReq+0x3a>
		req->next = NULL;
    10ea:	11 82       	std	Z+1, r1	; 0x01
    10ec:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    10ee:	f0 93 fe 04 	sts	0x04FE, r31	; 0x8004fe <nwkDataReqQueue+0x1>
    10f2:	e0 93 fd 04 	sts	0x04FD, r30	; 0x8004fd <nwkDataReqQueue>
    10f6:	08 95       	ret
	} else {
		req->next = nwkDataReqQueue;
    10f8:	91 83       	std	Z+1, r25	; 0x01
    10fa:	80 83       	st	Z, r24
		nwkDataReqQueue = req;
    10fc:	f0 93 fe 04 	sts	0x04FE, r31	; 0x8004fe <nwkDataReqQueue+0x1>
    1100:	e0 93 fd 04 	sts	0x04FD, r30	; 0x8004fd <nwkDataReqQueue>
    1104:	08 95       	ret

00001106 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    1106:	0f 93       	push	r16
    1108:	1f 93       	push	r17
    110a:	cf 93       	push	r28
    110c:	df 93       	push	r29
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    110e:	e0 91 fd 04 	lds	r30, 0x04FD	; 0x8004fd <nwkDataReqQueue>
    1112:	f0 91 fe 04 	lds	r31, 0x04FE	; 0x8004fe <nwkDataReqQueue+0x1>
    1116:	30 97       	sbiw	r30, 0x00	; 0
    1118:	09 f4       	brne	.+2      	; 0x111c <nwkDataReqTaskHandler+0x16>
    111a:	9b c0       	rjmp	.+310    	; 0x1252 <nwkDataReqTaskHandler+0x14c>
    111c:	ef 01       	movw	r28, r30
		switch (req->state) {
    111e:	8c 81       	ldd	r24, Y+4	; 0x04
    1120:	88 23       	and	r24, r24
    1122:	21 f0       	breq	.+8      	; 0x112c <nwkDataReqTaskHandler+0x26>
    1124:	82 30       	cpi	r24, 0x02	; 2
    1126:	09 f4       	brne	.+2      	; 0x112a <nwkDataReqTaskHandler+0x24>
    1128:	6e c0       	rjmp	.+220    	; 0x1206 <nwkDataReqTaskHandler+0x100>
    112a:	8d c0       	rjmp	.+282    	; 0x1246 <nwkDataReqTaskHandler+0x140>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    112c:	9e d0       	rcall	.+316    	; 0x126a <nwkFrameAlloc>
    112e:	8c 01       	movw	r16, r24
    1130:	00 97       	sbiw	r24, 0x00	; 0
    1132:	21 f4       	brne	.+8      	; 0x113c <nwkDataReqTaskHandler+0x36>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1134:	82 e0       	ldi	r24, 0x02	; 2
    1136:	8c 83       	std	Y+4, r24	; 0x04
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    1138:	8f 87       	std	Y+15, r24	; 0x0f
    113a:	8b c0       	rjmp	.+278    	; 0x1252 <nwkDataReqTaskHandler+0x14c>
		return;
	}

	req->frame = frame;
    113c:	9b 83       	std	Y+3, r25	; 0x03
    113e:	8a 83       	std	Y+2, r24	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    1140:	81 e0       	ldi	r24, 0x01	; 1
    1142:	8c 83       	std	Y+4, r24	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    1144:	f8 01       	movw	r30, r16
    1146:	e9 57       	subi	r30, 0x79	; 121
    1148:	ff 4f       	sbci	r31, 0xFF	; 255
    114a:	87 e3       	ldi	r24, 0x37	; 55
    114c:	98 e0       	ldi	r25, 0x08	; 8
    114e:	91 83       	std	Z+1, r25	; 0x01
    1150:	80 83       	st	Z, r24
	frame->tx.control = req->options &
    1152:	31 97       	sbiw	r30, 0x01	; 1
    1154:	89 85       	ldd	r24, Y+9	; 0x09
    1156:	82 fb       	bst	r24, 2
    1158:	88 27       	eor	r24, r24
    115a:	80 f9       	bld	r24, 0
    115c:	80 83       	st	Z, r24
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    115e:	99 85       	ldd	r25, Y+9	; 0x09
    1160:	d8 01       	movw	r26, r16
    1162:	1b 96       	adiw	r26, 0x0b	; 11
    1164:	8c 91       	ld	r24, X
    1166:	1b 97       	sbiw	r26, 0x0b	; 11
    1168:	90 fb       	bst	r25, 0
    116a:	80 f9       	bld	r24, 0
    116c:	1b 96       	adiw	r26, 0x0b	; 11
    116e:	8c 93       	st	X, r24
    1170:	1b 97       	sbiw	r26, 0x0b	; 11
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    1172:	99 85       	ldd	r25, Y+9	; 0x09
    1174:	93 fb       	bst	r25, 3
    1176:	99 27       	eor	r25, r25
    1178:	90 f9       	bld	r25, 0
    117a:	90 fb       	bst	r25, 0
    117c:	82 f9       	bld	r24, 2
    117e:	1b 96       	adiw	r26, 0x0b	; 11
    1180:	8c 93       	st	X, r24
    1182:	1b 97       	sbiw	r26, 0x0b	; 11
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    1184:	99 85       	ldd	r25, Y+9	; 0x09
    1186:	96 95       	lsr	r25
    1188:	91 70       	andi	r25, 0x01	; 1
    118a:	90 fb       	bst	r25, 0
    118c:	81 f9       	bld	r24, 1
    118e:	1b 96       	adiw	r26, 0x0b	; 11
    1190:	8c 93       	st	X, r24
    1192:	1b 97       	sbiw	r26, 0x0b	; 11
		frame->payload += sizeof(NwkFrameMulticastHeader_t);
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}
#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1194:	e9 ec       	ldi	r30, 0xC9	; 201
    1196:	fd e0       	ldi	r31, 0x0D	; 13
    1198:	84 81       	ldd	r24, Z+4	; 0x04
    119a:	8f 5f       	subi	r24, 0xFF	; 255
    119c:	84 83       	std	Z+4, r24	; 0x04
    119e:	1c 96       	adiw	r26, 0x0c	; 12
    11a0:	8c 93       	st	X, r24
    11a2:	1c 97       	sbiw	r26, 0x0c	; 12
	frame->header.nwkSrcAddr = nwkIb.addr;
    11a4:	80 81       	ld	r24, Z
    11a6:	91 81       	ldd	r25, Z+1	; 0x01
    11a8:	1e 96       	adiw	r26, 0x0e	; 14
    11aa:	9c 93       	st	X, r25
    11ac:	8e 93       	st	-X, r24
    11ae:	1d 97       	sbiw	r26, 0x0d	; 13
	frame->header.nwkDstAddr = req->dstAddr;
    11b0:	8d 81       	ldd	r24, Y+5	; 0x05
    11b2:	9e 81       	ldd	r25, Y+6	; 0x06
    11b4:	50 96       	adiw	r26, 0x10	; 16
    11b6:	9c 93       	st	X, r25
    11b8:	8e 93       	st	-X, r24
    11ba:	1f 97       	sbiw	r26, 0x0f	; 15
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    11bc:	88 85       	ldd	r24, Y+8	; 0x08
    11be:	98 2f       	mov	r25, r24
    11c0:	9f 70       	andi	r25, 0x0F	; 15
    11c2:	51 96       	adiw	r26, 0x11	; 17
    11c4:	8c 91       	ld	r24, X
    11c6:	51 97       	sbiw	r26, 0x11	; 17
    11c8:	80 7f       	andi	r24, 0xF0	; 240
    11ca:	89 2b       	or	r24, r25
    11cc:	51 96       	adiw	r26, 0x11	; 17
    11ce:	8c 93       	st	X, r24
    11d0:	51 97       	sbiw	r26, 0x11	; 17
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    11d2:	9f 81       	ldd	r25, Y+7	; 0x07
    11d4:	92 95       	swap	r25
    11d6:	90 7f       	andi	r25, 0xF0	; 240
    11d8:	8f 70       	andi	r24, 0x0F	; 15
    11da:	89 2b       	or	r24, r25
    11dc:	51 96       	adiw	r26, 0x11	; 17
    11de:	8c 93       	st	X, r24

	memcpy(frame->payload, req->data, req->size);
    11e0:	f8 01       	movw	r30, r16
    11e2:	ef 57       	subi	r30, 0x7F	; 127
    11e4:	ff 4f       	sbci	r31, 0xFF	; 255
    11e6:	4c 85       	ldd	r20, Y+12	; 0x0c
    11e8:	50 e0       	ldi	r21, 0x00	; 0
    11ea:	6a 85       	ldd	r22, Y+10	; 0x0a
    11ec:	7b 85       	ldd	r23, Y+11	; 0x0b
    11ee:	80 81       	ld	r24, Z
    11f0:	91 81       	ldd	r25, Z+1	; 0x01
    11f2:	0e 94 19 1c 	call	0x3832	; 0x3832 <memcpy>
	frame->size += req->size;
    11f6:	f8 01       	movw	r30, r16
    11f8:	91 81       	ldd	r25, Z+1	; 0x01
    11fa:	8c 85       	ldd	r24, Y+12	; 0x0c
    11fc:	89 0f       	add	r24, r25
    11fe:	81 83       	std	Z+1, r24	; 0x01

	nwkTxFrame(frame);
    1200:	c8 01       	movw	r24, r16
    1202:	e2 d6       	rcall	.+3524   	; 0x1fc8 <nwkTxFrame>
    1204:	26 c0       	rjmp	.+76     	; 0x1252 <nwkDataReqTaskHandler+0x14c>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    1206:	ec 17       	cp	r30, r28
    1208:	fd 07       	cpc	r31, r29
    120a:	41 f4       	brne	.+16     	; 0x121c <nwkDataReqTaskHandler+0x116>
		nwkDataReqQueue = nwkDataReqQueue->next;
    120c:	80 81       	ld	r24, Z
    120e:	91 81       	ldd	r25, Z+1	; 0x01
    1210:	90 93 fe 04 	sts	0x04FE, r25	; 0x8004fe <nwkDataReqQueue+0x1>
    1214:	80 93 fd 04 	sts	0x04FD, r24	; 0x8004fd <nwkDataReqQueue>
    1218:	0a c0       	rjmp	.+20     	; 0x122e <nwkDataReqTaskHandler+0x128>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
			prev = prev->next;
    121a:	fc 01       	movw	r30, r24
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    121c:	80 81       	ld	r24, Z
    121e:	91 81       	ldd	r25, Z+1	; 0x01
    1220:	8c 17       	cp	r24, r28
    1222:	9d 07       	cpc	r25, r29
    1224:	d1 f7       	brne	.-12     	; 0x121a <nwkDataReqTaskHandler+0x114>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    1226:	88 81       	ld	r24, Y
    1228:	99 81       	ldd	r25, Y+1	; 0x01
    122a:	91 83       	std	Z+1, r25	; 0x01
    122c:	80 83       	st	Z, r24
	}

	nwkIb.lock--;
    122e:	e9 ec       	ldi	r30, 0xC9	; 201
    1230:	fd e0       	ldi	r31, 0x0D	; 13
    1232:	86 a9       	ldd	r24, Z+54	; 0x36
    1234:	97 a9       	ldd	r25, Z+55	; 0x37
    1236:	01 97       	sbiw	r24, 0x01	; 1
    1238:	97 ab       	std	Z+55, r25	; 0x37
    123a:	86 ab       	std	Z+54, r24	; 0x36
	req->confirm(req);
    123c:	ed 85       	ldd	r30, Y+13	; 0x0d
    123e:	fe 85       	ldd	r31, Y+14	; 0x0e
    1240:	ce 01       	movw	r24, r28
    1242:	19 95       	eicall
    1244:	06 c0       	rjmp	.+12     	; 0x1252 <nwkDataReqTaskHandler+0x14c>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1246:	09 90       	ld	r0, Y+
    1248:	d8 81       	ld	r29, Y
    124a:	c0 2d       	mov	r28, r0
    124c:	20 97       	sbiw	r28, 0x00	; 0
    124e:	09 f0       	breq	.+2      	; 0x1252 <nwkDataReqTaskHandler+0x14c>
    1250:	66 cf       	rjmp	.-308    	; 0x111e <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    1252:	df 91       	pop	r29
    1254:	cf 91       	pop	r28
    1256:	1f 91       	pop	r17
    1258:	0f 91       	pop	r16
    125a:	08 95       	ret

0000125c <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    125c:	10 92 ff 04 	sts	0x04FF, r1	; 0x8004ff <nwkFrameFrames>
    1260:	10 92 88 05 	sts	0x0588, r1	; 0x800588 <nwkFrameFrames+0x89>
    1264:	10 92 11 06 	sts	0x0611, r1	; 0x800611 <nwkFrameFrames+0x112>
    1268:	08 95       	ret

0000126a <nwkFrameAlloc>:
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    126a:	80 91 ff 04 	lds	r24, 0x04FF	; 0x8004ff <nwkFrameFrames>
    126e:	88 23       	and	r24, r24
    1270:	71 f0       	breq	.+28     	; 0x128e <nwkFrameAlloc+0x24>
    1272:	80 91 88 05 	lds	r24, 0x0588	; 0x800588 <nwkFrameFrames+0x89>
    1276:	88 23       	and	r24, r24
    1278:	39 f0       	breq	.+14     	; 0x1288 <nwkFrameAlloc+0x1e>
    127a:	80 91 11 06 	lds	r24, 0x0611	; 0x800611 <nwkFrameFrames+0x112>
    127e:	81 11       	cpse	r24, r1
    1280:	27 c0       	rjmp	.+78     	; 0x12d0 <nwkFrameAlloc+0x66>
    1282:	82 e0       	ldi	r24, 0x02	; 2
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	05 c0       	rjmp	.+10     	; 0x1292 <nwkFrameAlloc+0x28>
    1288:	81 e0       	ldi	r24, 0x01	; 1
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	02 c0       	rjmp	.+4      	; 0x1292 <nwkFrameAlloc+0x28>
    128e:	80 e0       	ldi	r24, 0x00	; 0
    1290:	90 e0       	ldi	r25, 0x00	; 0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1292:	49 e8       	ldi	r20, 0x89	; 137
    1294:	48 9f       	mul	r20, r24
    1296:	90 01       	movw	r18, r0
    1298:	49 9f       	mul	r20, r25
    129a:	30 0d       	add	r19, r0
    129c:	11 24       	eor	r1, r1
    129e:	c9 01       	movw	r24, r18
    12a0:	81 50       	subi	r24, 0x01	; 1
    12a2:	9b 4f       	sbci	r25, 0xFB	; 251
    12a4:	fc 01       	movw	r30, r24
    12a6:	11 92       	st	Z+, r1
    12a8:	4a 95       	dec	r20
    12aa:	e9 f7       	brne	.-6      	; 0x12a6 <nwkFrameAlloc+0x3c>
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    12ac:	40 e1       	ldi	r20, 0x10	; 16
    12ae:	fc 01       	movw	r30, r24
    12b0:	41 83       	std	Z+1, r20	; 0x01
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    12b2:	ef 57       	subi	r30, 0x7F	; 127
    12b4:	ff 4f       	sbci	r31, 0xFF	; 255
    12b6:	2f 5e       	subi	r18, 0xEF	; 239
    12b8:	3a 4f       	sbci	r19, 0xFA	; 250
    12ba:	31 83       	std	Z+1, r19	; 0x01
    12bc:	20 83       	st	Z, r18
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    12be:	e9 ec       	ldi	r30, 0xC9	; 201
    12c0:	fd e0       	ldi	r31, 0x0D	; 13
    12c2:	26 a9       	ldd	r18, Z+54	; 0x36
    12c4:	37 a9       	ldd	r19, Z+55	; 0x37
    12c6:	2f 5f       	subi	r18, 0xFF	; 255
    12c8:	3f 4f       	sbci	r19, 0xFF	; 255
    12ca:	37 ab       	std	Z+55, r19	; 0x37
    12cc:	26 ab       	std	Z+54, r18	; 0x36
			return &nwkFrameFrames[i];
    12ce:	08 95       	ret
		}
	}
	return NULL;
    12d0:	80 e0       	ldi	r24, 0x00	; 0
    12d2:	90 e0       	ldi	r25, 0x00	; 0
}
    12d4:	08 95       	ret

000012d6 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    12d6:	fc 01       	movw	r30, r24
    12d8:	10 82       	st	Z, r1
	nwkIb.lock--;
    12da:	e9 ec       	ldi	r30, 0xC9	; 201
    12dc:	fd e0       	ldi	r31, 0x0D	; 13
    12de:	86 a9       	ldd	r24, Z+54	; 0x36
    12e0:	97 a9       	ldd	r25, Z+55	; 0x37
    12e2:	01 97       	sbiw	r24, 0x01	; 1
    12e4:	97 ab       	std	Z+55, r25	; 0x37
    12e6:	86 ab       	std	Z+54, r24	; 0x36
    12e8:	08 95       	ret

000012ea <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    12ea:	00 97       	sbiw	r24, 0x00	; 0
    12ec:	41 f0       	breq	.+16     	; 0x12fe <nwkFrameNext+0x14>
		frame = nwkFrameFrames;
	} else {
		frame++;
    12ee:	fc 01       	movw	r30, r24
    12f0:	e7 57       	subi	r30, 0x77	; 119
    12f2:	ff 4f       	sbci	r31, 0xFF	; 255
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    12f4:	86 e0       	ldi	r24, 0x06	; 6
    12f6:	ea 39       	cpi	r30, 0x9A	; 154
    12f8:	f8 07       	cpc	r31, r24
    12fa:	18 f0       	brcs	.+6      	; 0x1302 <nwkFrameNext+0x18>
    12fc:	12 c0       	rjmp	.+36     	; 0x1322 <nwkFrameNext+0x38>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    12fe:	ef ef       	ldi	r30, 0xFF	; 255
    1300:	f4 e0       	ldi	r31, 0x04	; 4
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    1302:	80 81       	ld	r24, Z
    1304:	88 23       	and	r24, r24
    1306:	21 f0       	breq	.+8      	; 0x1310 <nwkFrameNext+0x26>
    1308:	0f c0       	rjmp	.+30     	; 0x1328 <nwkFrameNext+0x3e>
    130a:	80 81       	ld	r24, Z
    130c:	81 11       	cpse	r24, r1
    130e:	0f c0       	rjmp	.+30     	; 0x132e <nwkFrameNext+0x44>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1310:	e7 57       	subi	r30, 0x77	; 119
    1312:	ff 4f       	sbci	r31, 0xFF	; 255
    1314:	86 e0       	ldi	r24, 0x06	; 6
    1316:	ea 39       	cpi	r30, 0x9A	; 154
    1318:	f8 07       	cpc	r31, r24
    131a:	b8 f3       	brcs	.-18     	; 0x130a <nwkFrameNext+0x20>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    131c:	80 e0       	ldi	r24, 0x00	; 0
    131e:	90 e0       	ldi	r25, 0x00	; 0
    1320:	08 95       	ret
    1322:	80 e0       	ldi	r24, 0x00	; 0
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	08 95       	ret
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    1328:	8e 2f       	mov	r24, r30
    132a:	9f 2f       	mov	r25, r31
    132c:	08 95       	ret
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    132e:	8e 2f       	mov	r24, r30
    1330:	9f 2f       	mov	r25, r31
			return frame;
		}
	}

	return NULL;
}
    1332:	08 95       	ret

00001334 <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    1334:	fc 01       	movw	r30, r24
	frame->tx.status = NWK_SUCCESS_STATUS;
    1336:	dc 01       	movw	r26, r24
    1338:	ad 57       	subi	r26, 0x7D	; 125
    133a:	bf 4f       	sbci	r27, 0xFF	; 255
    133c:	1c 92       	st	X, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    133e:	a9 ec       	ldi	r26, 0xC9	; 201
    1340:	bd e0       	ldi	r27, 0x0D	; 13
    1342:	14 96       	adiw	r26, 0x04	; 4
    1344:	9c 91       	ld	r25, X
    1346:	14 97       	sbiw	r26, 0x04	; 4
    1348:	9f 5f       	subi	r25, 0xFF	; 255
    134a:	14 96       	adiw	r26, 0x04	; 4
    134c:	9c 93       	st	X, r25
    134e:	14 97       	sbiw	r26, 0x04	; 4
    1350:	94 87       	std	Z+12, r25	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    1352:	8d 91       	ld	r24, X+
    1354:	9c 91       	ld	r25, X
    1356:	96 87       	std	Z+14, r25	; 0x0e
    1358:	85 87       	std	Z+13, r24	; 0x0d
    135a:	08 95       	ret

0000135c <nwkRouteInit>:
	entry->nextHopAddr = nextHop;
	entry->multicast = multicast;
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
	entry->lqi = lqi;
}
    135c:	ab e9       	ldi	r26, 0x9B	; 155
    135e:	b6 e0       	ldi	r27, 0x06	; 6
    1360:	80 e0       	ldi	r24, 0x00	; 0
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	4f ef       	ldi	r20, 0xFF	; 255
    1366:	5f ef       	ldi	r21, 0xFF	; 255
    1368:	11 96       	adiw	r26, 0x01	; 1
    136a:	5c 93       	st	X, r21
    136c:	4e 93       	st	-X, r20
    136e:	fc 01       	movw	r30, r24
    1370:	ee 0f       	add	r30, r30
    1372:	ff 1f       	adc	r31, r31
    1374:	ee 0f       	add	r30, r30
    1376:	ff 1f       	adc	r31, r31
    1378:	ee 0f       	add	r30, r30
    137a:	ff 1f       	adc	r31, r31
    137c:	e8 1b       	sub	r30, r24
    137e:	f9 0b       	sbc	r31, r25
    1380:	e6 56       	subi	r30, 0x66	; 102
    1382:	f9 4f       	sbci	r31, 0xF9	; 249
    1384:	20 81       	ld	r18, Z
    1386:	2e 7f       	andi	r18, 0xFE	; 254
    1388:	20 83       	st	Z, r18
    138a:	14 96       	adiw	r26, 0x04	; 4
    138c:	1c 92       	st	X, r1
    138e:	14 97       	sbiw	r26, 0x04	; 4
    1390:	01 96       	adiw	r24, 0x01	; 1
    1392:	17 96       	adiw	r26, 0x07	; 7
    1394:	84 36       	cpi	r24, 0x64	; 100
    1396:	91 05       	cpc	r25, r1
    1398:	39 f7       	brne	.-50     	; 0x1368 <nwkRouteInit+0xc>
    139a:	08 95       	ret

0000139c <NWK_RouteFindEntry>:
    139c:	0f 93       	push	r16
    139e:	1f 93       	push	r17
    13a0:	cf 93       	push	r28
    13a2:	df 93       	push	r29
    13a4:	eb e9       	ldi	r30, 0x9B	; 155
    13a6:	f6 e0       	ldi	r31, 0x06	; 6
    13a8:	20 e0       	ldi	r18, 0x00	; 0
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	06 2f       	mov	r16, r22
    13ae:	10 e0       	ldi	r17, 0x00	; 0
    13b0:	40 81       	ld	r20, Z
    13b2:	51 81       	ldd	r21, Z+1	; 0x01
    13b4:	48 17       	cp	r20, r24
    13b6:	59 07       	cpc	r21, r25
    13b8:	b1 f4       	brne	.+44     	; 0x13e6 <NWK_RouteFindEntry+0x4a>
    13ba:	d9 01       	movw	r26, r18
    13bc:	aa 0f       	add	r26, r26
    13be:	bb 1f       	adc	r27, r27
    13c0:	aa 0f       	add	r26, r26
    13c2:	bb 1f       	adc	r27, r27
    13c4:	aa 0f       	add	r26, r26
    13c6:	bb 1f       	adc	r27, r27
    13c8:	a2 1b       	sub	r26, r18
    13ca:	b3 0b       	sbc	r27, r19
    13cc:	a6 56       	subi	r26, 0x66	; 102
    13ce:	b9 4f       	sbci	r27, 0xF9	; 249
    13d0:	4c 91       	ld	r20, X
    13d2:	46 95       	lsr	r20
    13d4:	41 70       	andi	r20, 0x01	; 1
    13d6:	c4 2f       	mov	r28, r20
    13d8:	40 e0       	ldi	r20, 0x00	; 0
    13da:	d4 2f       	mov	r29, r20
    13dc:	c0 17       	cp	r28, r16
    13de:	d1 07       	cpc	r29, r17
    13e0:	11 f4       	brne	.+4      	; 0x13e6 <NWK_RouteFindEntry+0x4a>
    13e2:	cd 01       	movw	r24, r26
    13e4:	08 c0       	rjmp	.+16     	; 0x13f6 <NWK_RouteFindEntry+0x5a>
    13e6:	2f 5f       	subi	r18, 0xFF	; 255
    13e8:	3f 4f       	sbci	r19, 0xFF	; 255
    13ea:	37 96       	adiw	r30, 0x07	; 7
    13ec:	24 36       	cpi	r18, 0x64	; 100
    13ee:	31 05       	cpc	r19, r1
    13f0:	f9 f6       	brne	.-66     	; 0x13b0 <NWK_RouteFindEntry+0x14>
    13f2:	80 e0       	ldi	r24, 0x00	; 0
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	df 91       	pop	r29
    13f8:	cf 91       	pop	r28
    13fa:	1f 91       	pop	r17
    13fc:	0f 91       	pop	r16
    13fe:	08 95       	ret

00001400 <NWK_RouteNewEntry>:
    1400:	a0 e0       	ldi	r26, 0x00	; 0
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	ea e9       	ldi	r30, 0x9A	; 154
    1406:	f6 e0       	ldi	r31, 0x06	; 6
    1408:	80 81       	ld	r24, Z
    140a:	80 fd       	sbrc	r24, 0
    140c:	0d c0       	rjmp	.+26     	; 0x1428 <NWK_RouteNewEntry+0x28>
    140e:	85 81       	ldd	r24, Z+5	; 0x05
    1410:	88 23       	and	r24, r24
    1412:	81 f0       	breq	.+32     	; 0x1434 <NWK_RouteNewEntry+0x34>
    1414:	10 97       	sbiw	r26, 0x00	; 0
    1416:	39 f0       	breq	.+14     	; 0x1426 <NWK_RouteNewEntry+0x26>
    1418:	15 96       	adiw	r26, 0x05	; 5
    141a:	9c 91       	ld	r25, X
    141c:	15 97       	sbiw	r26, 0x05	; 5
    141e:	89 17       	cp	r24, r25
    1420:	18 f4       	brcc	.+6      	; 0x1428 <NWK_RouteNewEntry+0x28>
    1422:	df 01       	movw	r26, r30
    1424:	01 c0       	rjmp	.+2      	; 0x1428 <NWK_RouteNewEntry+0x28>
    1426:	df 01       	movw	r26, r30
    1428:	37 96       	adiw	r30, 0x07	; 7
    142a:	89 e0       	ldi	r24, 0x09	; 9
    142c:	e6 35       	cpi	r30, 0x56	; 86
    142e:	f8 07       	cpc	r31, r24
    1430:	59 f7       	brne	.-42     	; 0x1408 <NWK_RouteNewEntry+0x8>
    1432:	fd 01       	movw	r30, r26
    1434:	80 81       	ld	r24, Z
    1436:	8d 70       	andi	r24, 0x0D	; 13
    1438:	80 63       	ori	r24, 0x30	; 48
    143a:	80 83       	st	Z, r24
    143c:	80 e8       	ldi	r24, 0x80	; 128
    143e:	85 83       	std	Z+5, r24	; 0x05
    1440:	cf 01       	movw	r24, r30
    1442:	08 95       	ret

00001444 <NWK_RouteFreeEntry>:
    1444:	fc 01       	movw	r30, r24
    1446:	80 81       	ld	r24, Z
    1448:	80 fd       	sbrc	r24, 0
    144a:	05 c0       	rjmp	.+10     	; 0x1456 <NWK_RouteFreeEntry+0x12>
    144c:	8f ef       	ldi	r24, 0xFF	; 255
    144e:	9f ef       	ldi	r25, 0xFF	; 255
    1450:	92 83       	std	Z+2, r25	; 0x02
    1452:	81 83       	std	Z+1, r24	; 0x01
    1454:	15 82       	std	Z+5, r1	; 0x05
    1456:	08 95       	ret

00001458 <NWK_RouteNextHop>:
    1458:	a1 df       	rcall	.-190    	; 0x139c <NWK_RouteFindEntry>
    145a:	00 97       	sbiw	r24, 0x00	; 0
    145c:	21 f0       	breq	.+8      	; 0x1466 <NWK_RouteNextHop+0xe>
    145e:	fc 01       	movw	r30, r24
    1460:	83 81       	ldd	r24, Z+3	; 0x03
    1462:	94 81       	ldd	r25, Z+4	; 0x04
    1464:	08 95       	ret
    1466:	8f ef       	ldi	r24, 0xFF	; 255
    1468:	9f ef       	ldi	r25, 0xFF	; 255
    146a:	08 95       	ret

0000146c <nwkRouteRemove>:
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    146c:	97 df       	rcall	.-210    	; 0x139c <NWK_RouteFindEntry>
	if (entry) {
    146e:	00 97       	sbiw	r24, 0x00	; 0
		NWK_RouteFreeEntry(entry);
    1470:	09 f0       	breq	.+2      	; 0x1474 <nwkRouteRemove+0x8>
    1472:	e8 cf       	rjmp	.-48     	; 0x1444 <NWK_RouteFreeEntry>
    1474:	08 95       	ret

00001476 <nwkRouteFrameReceived>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    1476:	0f 93       	push	r16
    1478:	1f 93       	push	r17
    147a:	cf 93       	push	r28
    147c:	df 93       	push	r29
    147e:	fc 01       	movw	r30, r24
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    1480:	01 85       	ldd	r16, Z+9	; 0x09
    1482:	12 85       	ldd	r17, Z+10	; 0x0a
    1484:	11 23       	and	r17, r17
    1486:	2c f4       	brge	.+10     	; 0x1492 <nwkRouteFrameReceived+0x1c>
    1488:	85 85       	ldd	r24, Z+13	; 0x0d
    148a:	96 85       	ldd	r25, Z+14	; 0x0e
    148c:	08 17       	cp	r16, r24
    148e:	19 07       	cpc	r17, r25
    1490:	e1 f5       	brne	.+120    	; 0x150a <nwkRouteFrameReceived+0x94>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    1492:	85 81       	ldd	r24, Z+5	; 0x05
    1494:	96 81       	ldd	r25, Z+6	; 0x06
    1496:	01 96       	adiw	r24, 0x01	; 1
    1498:	c1 f1       	breq	.+112    	; 0x150a <nwkRouteFrameReceived+0x94>
    149a:	ef 01       	movw	r28, r30
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    149c:	60 e0       	ldi	r22, 0x00	; 0
    149e:	85 85       	ldd	r24, Z+13	; 0x0d
    14a0:	96 85       	ldd	r25, Z+14	; 0x0e
    14a2:	7c df       	rcall	.-264    	; 0x139c <NWK_RouteFindEntry>
    14a4:	fc 01       	movw	r30, r24

	if (entry) {
    14a6:	89 2b       	or	r24, r25
    14a8:	a1 f0       	breq	.+40     	; 0x14d2 <nwkRouteFrameReceived+0x5c>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    14aa:	8f 81       	ldd	r24, Y+7	; 0x07
    14ac:	98 85       	ldd	r25, Y+8	; 0x08
    14ae:	01 96       	adiw	r24, 0x01	; 1
    14b0:	f9 f4       	brne	.+62     	; 0x14f0 <nwkRouteFrameReceived+0x7a>
    14b2:	20 91 c9 0d 	lds	r18, 0x0DC9	; 0x800dc9 <nwkIb>
    14b6:	30 91 ca 0d 	lds	r19, 0x0DCA	; 0x800dca <nwkIb+0x1>
    14ba:	8f 85       	ldd	r24, Y+15	; 0x0f
    14bc:	98 89       	ldd	r25, Y+16	; 0x10
    14be:	28 17       	cp	r18, r24
    14c0:	39 07       	cpc	r19, r25
    14c2:	b1 f4       	brne	.+44     	; 0x14f0 <nwkRouteFrameReceived+0x7a>
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
				entry->lqi) || discovery) {
			entry->nextHopAddr = header->macSrcAddr;
    14c4:	14 83       	std	Z+4, r17	; 0x04
    14c6:	03 83       	std	Z+3, r16	; 0x03
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    14c8:	80 81       	ld	r24, Z
    14ca:	8f 70       	andi	r24, 0x0F	; 15
    14cc:	80 63       	ori	r24, 0x30	; 48
    14ce:	80 83       	st	Z, r24
		}
	} else {
		entry = NWK_RouteNewEntry();
    14d0:	0a c0       	rjmp	.+20     	; 0x14e6 <nwkRouteFrameReceived+0x70>
    14d2:	96 df       	rcall	.-212    	; 0x1400 <NWK_RouteNewEntry>
    14d4:	fc 01       	movw	r30, r24

		entry->dstAddr = header->nwkSrcAddr;
    14d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    14d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    14da:	92 83       	std	Z+2, r25	; 0x02
    14dc:	81 83       	std	Z+1, r24	; 0x01
		entry->nextHopAddr = header->macSrcAddr;
    14de:	89 85       	ldd	r24, Y+9	; 0x09
    14e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    14e2:	94 83       	std	Z+4, r25	; 0x04
    14e4:	83 83       	std	Z+3, r24	; 0x03
	}

	entry->lqi = frame->rx.lqi;
    14e6:	cd 57       	subi	r28, 0x7D	; 125
    14e8:	df 4f       	sbci	r29, 0xFF	; 255
    14ea:	88 81       	ld	r24, Y
    14ec:	86 83       	std	Z+6, r24	; 0x06
    14ee:	0d c0       	rjmp	.+26     	; 0x150a <nwkRouteFrameReceived+0x94>

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    14f0:	83 81       	ldd	r24, Z+3	; 0x03
    14f2:	94 81       	ldd	r25, Z+4	; 0x04
    14f4:	08 17       	cp	r16, r24
    14f6:	19 07       	cpc	r17, r25
    14f8:	b1 f3       	breq	.-20     	; 0x14e6 <nwkRouteFrameReceived+0x70>
    14fa:	96 81       	ldd	r25, Z+6	; 0x06
    14fc:	de 01       	movw	r26, r28
    14fe:	ad 57       	subi	r26, 0x7D	; 125
    1500:	bf 4f       	sbci	r27, 0xFF	; 255
    1502:	8c 91       	ld	r24, X
    1504:	98 17       	cp	r25, r24
    1506:	f0 f2       	brcs	.-68     	; 0x14c4 <nwkRouteFrameReceived+0x4e>
    1508:	ee cf       	rjmp	.-36     	; 0x14e6 <nwkRouteFrameReceived+0x70>

	entry->lqi = frame->rx.lqi;
#else
	(void)frame;
#endif
}
    150a:	df 91       	pop	r29
    150c:	cf 91       	pop	r28
    150e:	1f 91       	pop	r17
    1510:	0f 91       	pop	r16
    1512:	08 95       	ret

00001514 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    1514:	cf 93       	push	r28
    1516:	df 93       	push	r29
    1518:	fc 01       	movw	r30, r24
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    151a:	87 85       	ldd	r24, Z+15	; 0x0f
    151c:	90 89       	ldd	r25, Z+16	; 0x10
    151e:	8f 3f       	cpi	r24, 0xFF	; 255
    1520:	2f ef       	ldi	r18, 0xFF	; 255
    1522:	92 07       	cpc	r25, r18
    1524:	d9 f1       	breq	.+118    	; 0x159c <nwkRouteFrameSent+0x88>
    1526:	ef 01       	movw	r28, r30
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    1528:	63 85       	ldd	r22, Z+11	; 0x0b
    152a:	63 fb       	bst	r22, 3
    152c:	66 27       	eor	r22, r22
    152e:	60 f9       	bld	r22, 0

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    1530:	35 df       	rcall	.-406    	; 0x139c <NWK_RouteFindEntry>
    1532:	dc 01       	movw	r26, r24
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    1534:	89 2b       	or	r24, r25
    1536:	91 f1       	breq	.+100    	; 0x159c <nwkRouteFrameSent+0x88>
    1538:	8c 91       	ld	r24, X
    153a:	80 fd       	sbrc	r24, 0
    153c:	2f c0       	rjmp	.+94     	; 0x159c <nwkRouteFrameSent+0x88>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    153e:	fe 01       	movw	r30, r28
    1540:	ed 57       	subi	r30, 0x7D	; 125
    1542:	ff 4f       	sbci	r31, 0xFF	; 255
    1544:	80 81       	ld	r24, Z
    1546:	81 11       	cpse	r24, r1
    1548:	19 c0       	rjmp	.+50     	; 0x157c <nwkRouteFrameSent+0x68>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    154a:	8c 91       	ld	r24, X
    154c:	8f 70       	andi	r24, 0x0F	; 15
    154e:	80 63       	ori	r24, 0x30	; 48
    1550:	8c 93       	st	X, r24

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    1552:	15 96       	adiw	r26, 0x05	; 5
    1554:	8c 91       	ld	r24, X
    1556:	15 97       	sbiw	r26, 0x05	; 5
    1558:	8f 5f       	subi	r24, 0xFF	; 255
    155a:	15 96       	adiw	r26, 0x05	; 5
    155c:	8c 93       	st	X, r24
    155e:	8f 3f       	cpi	r24, 0xFF	; 255
    1560:	e9 f4       	brne	.+58     	; 0x159c <nwkRouteFrameSent+0x88>
    1562:	ef e9       	ldi	r30, 0x9F	; 159
    1564:	f6 e0       	ldi	r31, 0x06	; 6
    1566:	2b e5       	ldi	r18, 0x5B	; 91
    1568:	39 e0       	ldi	r19, 0x09	; 9
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    156a:	80 81       	ld	r24, Z
    156c:	86 95       	lsr	r24
    156e:	8f 5f       	subi	r24, 0xFF	; 255
    1570:	80 83       	st	Z, r24
    1572:	37 96       	adiw	r30, 0x07	; 7

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    1574:	e2 17       	cp	r30, r18
    1576:	f3 07       	cpc	r31, r19
    1578:	c1 f7       	brne	.-16     	; 0x156a <nwkRouteFrameSent+0x56>
    157a:	10 c0       	rjmp	.+32     	; 0x159c <nwkRouteFrameSent+0x88>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    157c:	9c 91       	ld	r25, X
    157e:	89 2f       	mov	r24, r25
    1580:	82 95       	swap	r24
    1582:	8f 70       	andi	r24, 0x0F	; 15
    1584:	81 5f       	subi	r24, 0xF1	; 241
    1586:	8f 70       	andi	r24, 0x0F	; 15
    1588:	28 2f       	mov	r18, r24
    158a:	22 95       	swap	r18
    158c:	20 7f       	andi	r18, 0xF0	; 240
    158e:	9f 70       	andi	r25, 0x0F	; 15
    1590:	92 2b       	or	r25, r18
    1592:	9c 93       	st	X, r25
    1594:	81 11       	cpse	r24, r1
    1596:	02 c0       	rjmp	.+4      	; 0x159c <nwkRouteFrameSent+0x88>
			NWK_RouteFreeEntry(entry);
    1598:	cd 01       	movw	r24, r26
    159a:	54 df       	rcall	.-344    	; 0x1444 <NWK_RouteFreeEntry>
		}
	}
}
    159c:	df 91       	pop	r29
    159e:	cf 91       	pop	r28
    15a0:	08 95       	ret

000015a2 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    15a2:	cf 93       	push	r28
    15a4:	df 93       	push	r29
    15a6:	fc 01       	movw	r30, r24
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    15a8:	87 85       	ldd	r24, Z+15	; 0x0f
    15aa:	90 89       	ldd	r25, Z+16	; 0x10
    15ac:	8f 3f       	cpi	r24, 0xFF	; 255
    15ae:	2f ef       	ldi	r18, 0xFF	; 255
    15b0:	92 07       	cpc	r25, r18
    15b2:	29 f4       	brne	.+10     	; 0x15be <nwkRoutePrepareTx+0x1c>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    15b4:	8f ef       	ldi	r24, 0xFF	; 255
    15b6:	9f ef       	ldi	r25, 0xFF	; 255
    15b8:	90 87       	std	Z+8, r25	; 0x08
    15ba:	87 83       	std	Z+7, r24	; 0x07
    15bc:	0e c0       	rjmp	.+28     	; 0x15da <nwkRoutePrepareTx+0x38>
	} else if (header->nwkFcf.linkLocal) {
    15be:	23 85       	ldd	r18, Z+11	; 0x0b
    15c0:	22 ff       	sbrs	r18, 2
    15c2:	03 c0       	rjmp	.+6      	; 0x15ca <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    15c4:	90 87       	std	Z+8, r25	; 0x08
    15c6:	87 83       	std	Z+7, r24	; 0x07
    15c8:	08 c0       	rjmp	.+16     	; 0x15da <nwkRoutePrepareTx+0x38>
    15ca:	ef 01       	movw	r28, r30
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    15cc:	63 85       	ldd	r22, Z+11	; 0x0b
    15ce:	63 fb       	bst	r22, 3
    15d0:	66 27       	eor	r22, r22
    15d2:	60 f9       	bld	r22, 0
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    15d4:	41 df       	rcall	.-382    	; 0x1458 <NWK_RouteNextHop>
    15d6:	98 87       	std	Y+8, r25	; 0x08
    15d8:	8f 83       	std	Y+7, r24	; 0x07
		if (NWK_ROUTE_UNKNOWN == header->macDstAddr) {
			nwkRouteDiscoveryRequest(frame);
		}
  #endif
	}
}
    15da:	df 91       	pop	r29
    15dc:	cf 91       	pop	r28
    15de:	08 95       	ret

000015e0 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    15e0:	af 92       	push	r10
    15e2:	bf 92       	push	r11
    15e4:	cf 92       	push	r12
    15e6:	df 92       	push	r13
    15e8:	ef 92       	push	r14
    15ea:	ff 92       	push	r15
    15ec:	1f 93       	push	r17
    15ee:	cf 93       	push	r28
    15f0:	df 93       	push	r29
    15f2:	ec 01       	movw	r28, r24
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
    15f4:	1b 85       	ldd	r17, Y+11	; 0x0b
    15f6:	13 fb       	bst	r17, 3
    15f8:	11 27       	eor	r17, r17
    15fa:	10 f9       	bld	r17, 0
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    15fc:	cf 84       	ldd	r12, Y+15	; 0x0f
    15fe:	d8 88       	ldd	r13, Y+16	; 0x10
    1600:	61 2f       	mov	r22, r17
    1602:	c6 01       	movw	r24, r12
    1604:	29 df       	rcall	.-430    	; 0x1458 <NWK_RouteNextHop>
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    1606:	01 96       	adiw	r24, 0x01	; 1
    1608:	59 f0       	breq	.+22     	; 0x1620 <nwkRouteFrame+0x40>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    160a:	fe 01       	movw	r30, r28
    160c:	e9 57       	subi	r30, 0x79	; 121
    160e:	ff 4f       	sbci	r31, 0xFF	; 255
    1610:	11 82       	std	Z+1, r1	; 0x01
    1612:	10 82       	st	Z, r1
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    1614:	31 97       	sbiw	r30, 0x01	; 1
    1616:	82 e0       	ldi	r24, 0x02	; 2
    1618:	80 83       	st	Z, r24
		nwkTxFrame(frame);
    161a:	ce 01       	movw	r24, r28
    161c:	d5 d4       	rcall	.+2474   	; 0x1fc8 <nwkTxFrame>
    161e:	22 c0       	rjmp	.+68     	; 0x1664 <nwkRouteFrame+0x84>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    1620:	ad 84       	ldd	r10, Y+13	; 0x0d
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    1622:	be 84       	ldd	r11, Y+14	; 0x0e
    1624:	22 de       	rcall	.-956    	; 0x126a <nwkFrameAlloc>
    1626:	7c 01       	movw	r14, r24
    1628:	00 97       	sbiw	r24, 0x00	; 0
		return;
	}

	nwkFrameCommandInit(frame);
    162a:	d1 f0       	breq	.+52     	; 0x1660 <nwkRouteFrame+0x80>
    162c:	83 de       	rcall	.-762    	; 0x1334 <nwkFrameCommandInit>

	frame->size += sizeof(NwkCommandRouteError_t);
    162e:	f7 01       	movw	r30, r14
    1630:	81 81       	ldd	r24, Z+1	; 0x01
    1632:	8a 5f       	subi	r24, 0xFA	; 250
    1634:	81 83       	std	Z+1, r24	; 0x01
	frame->tx.confirm = NULL;
    1636:	e9 57       	subi	r30, 0x79	; 121
    1638:	ff 4f       	sbci	r31, 0xFF	; 255
    163a:	11 82       	std	Z+1, r1	; 0x01
    163c:	10 82       	st	Z, r1

	frame->header.nwkDstAddr = src;
    163e:	f7 01       	movw	r30, r14
    1640:	b0 8a       	std	Z+16, r11	; 0x10
    1642:	a7 86       	std	Z+15, r10	; 0x0f

	command = (NwkCommandRouteError_t *)frame->payload;
    1644:	ef 57       	subi	r30, 0x7F	; 127
    1646:	ff 4f       	sbci	r31, 0xFF	; 255
    1648:	01 90       	ld	r0, Z+
    164a:	f0 81       	ld	r31, Z
    164c:	e0 2d       	mov	r30, r0
	command->id = NWK_COMMAND_ROUTE_ERROR;
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	80 83       	st	Z, r24
	command->srcAddr = src;
    1652:	b2 82       	std	Z+2, r11	; 0x02
    1654:	a1 82       	std	Z+1, r10	; 0x01
	command->dstAddr = dst;
    1656:	d4 82       	std	Z+4, r13	; 0x04
	command->multicast = multicast;

	nwkTxFrame(frame);
    1658:	c3 82       	std	Z+3, r12	; 0x03
    165a:	15 83       	std	Z+5, r17	; 0x05
    165c:	c7 01       	movw	r24, r14
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    165e:	b4 d4       	rcall	.+2408   	; 0x1fc8 <nwkTxFrame>
    1660:	ce 01       	movw	r24, r28
    1662:	39 de       	rcall	.-910    	; 0x12d6 <nwkFrameFree>
	}
}
    1664:	df 91       	pop	r29
    1666:	cf 91       	pop	r28
    1668:	1f 91       	pop	r17
    166a:	ff 90       	pop	r15
    166c:	ef 90       	pop	r14
    166e:	df 90       	pop	r13
    1670:	cf 90       	pop	r12
    1672:	bf 90       	pop	r11
    1674:	af 90       	pop	r10
    1676:	08 95       	ret

00001678 <nwkRouteErrorReceived>:
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    1678:	fc 01       	movw	r30, r24
    167a:	21 85       	ldd	r18, Z+9	; 0x09
    167c:	26 30       	cpi	r18, 0x06	; 6
    167e:	49 f4       	brne	.+18     	; 0x1692 <nwkRouteErrorReceived+0x1a>

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    1680:	07 80       	ldd	r0, Z+7	; 0x07
    1682:	f0 85       	ldd	r31, Z+8	; 0x08
    1684:	e0 2d       	mov	r30, r0

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    1686:	65 81       	ldd	r22, Z+5	; 0x05
    1688:	83 81       	ldd	r24, Z+3	; 0x03
    168a:	94 81       	ldd	r25, Z+4	; 0x04
    168c:	ef de       	rcall	.-546    	; 0x146c <nwkRouteRemove>

	return true;
    168e:	81 e0       	ldi	r24, 0x01	; 1
    1690:	08 95       	ret
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
		return false;
    1692:	80 e0       	ldi	r24, 0x00	; 0
	}

	nwkRouteRemove(command->dstAddr, command->multicast);

	return true;
}
    1694:	08 95       	ret

00001696 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
	nwkRxAckControl = control;
    1696:	dc 01       	movw	r26, r24
    1698:	19 96       	adiw	r26, 0x09	; 9
    169a:	2c 91       	ld	r18, X
    169c:	19 97       	sbiw	r26, 0x09	; 9
    169e:	22 23       	and	r18, r18
    16a0:	71 f0       	breq	.+28     	; 0x16be <nwkRxSeriveDataInd+0x28>
    16a2:	17 96       	adiw	r26, 0x07	; 7
    16a4:	ed 91       	ld	r30, X+
    16a6:	fc 91       	ld	r31, X
    16a8:	18 97       	sbiw	r26, 0x08	; 8
    16aa:	20 81       	ld	r18, Z
    16ac:	22 23       	and	r18, r18
    16ae:	19 f0       	breq	.+6      	; 0x16b6 <nwkRxSeriveDataInd+0x20>
    16b0:	21 30       	cpi	r18, 0x01	; 1
    16b2:	19 f0       	breq	.+6      	; 0x16ba <nwkRxSeriveDataInd+0x24>
    16b4:	06 c0       	rjmp	.+12     	; 0x16c2 <nwkRxSeriveDataInd+0x2c>
    16b6:	22 c5       	rjmp	.+2628   	; 0x20fc <nwkTxAckReceived>
    16b8:	08 95       	ret
    16ba:	de cf       	rjmp	.-68     	; 0x1678 <nwkRouteErrorReceived>
    16bc:	08 95       	ret
    16be:	80 e0       	ldi	r24, 0x00	; 0
    16c0:	08 95       	ret
    16c2:	80 e0       	ldi	r24, 0x00	; 0
    16c4:	08 95       	ret

000016c6 <nwkRxDuplicateRejectionTimerHandler>:
    16c6:	bc 01       	movw	r22, r24
    16c8:	e8 e6       	ldi	r30, 0x68	; 104
    16ca:	f9 e0       	ldi	r31, 0x09	; 9
    16cc:	2a e9       	ldi	r18, 0x9A	; 154
    16ce:	39 e0       	ldi	r19, 0x09	; 9
    16d0:	40 e0       	ldi	r20, 0x00	; 0
    16d2:	51 e0       	ldi	r21, 0x01	; 1
    16d4:	90 81       	ld	r25, Z
    16d6:	99 23       	and	r25, r25
    16d8:	19 f0       	breq	.+6      	; 0x16e0 <nwkRxDuplicateRejectionTimerHandler+0x1a>
    16da:	91 50       	subi	r25, 0x01	; 1
    16dc:	90 83       	st	Z, r25
    16de:	45 2f       	mov	r20, r21
    16e0:	35 96       	adiw	r30, 0x05	; 5
    16e2:	e2 17       	cp	r30, r18
    16e4:	f3 07       	cpc	r31, r19
    16e6:	b1 f7       	brne	.-20     	; 0x16d4 <nwkRxDuplicateRejectionTimerHandler+0xe>
    16e8:	44 23       	and	r20, r20
    16ea:	19 f0       	breq	.+6      	; 0x16f2 <nwkRxDuplicateRejectionTimerHandler+0x2c>
    16ec:	cb 01       	movw	r24, r22
    16ee:	0c 94 89 13 	jmp	0x2712	; 0x2712 <SYS_TimerStart>
    16f2:	08 95       	ret

000016f4 <nwkRxInit>:
    16f4:	e8 e6       	ldi	r30, 0x68	; 104
    16f6:	f9 e0       	ldi	r31, 0x09	; 9
    16f8:	8a e9       	ldi	r24, 0x9A	; 154
    16fa:	99 e0       	ldi	r25, 0x09	; 9
    16fc:	10 82       	st	Z, r1
    16fe:	35 96       	adiw	r30, 0x05	; 5
    1700:	e8 17       	cp	r30, r24
    1702:	f9 07       	cpc	r31, r25
    1704:	d9 f7       	brne	.-10     	; 0x16fc <nwkRxInit+0x8>
    1706:	e6 e5       	ldi	r30, 0x56	; 86
    1708:	f9 e0       	ldi	r31, 0x09	; 9
    170a:	84 e6       	ldi	r24, 0x64	; 100
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	a0 e0       	ldi	r26, 0x00	; 0
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	86 83       	std	Z+6, r24	; 0x06
    1714:	97 83       	std	Z+7, r25	; 0x07
    1716:	a0 87       	std	Z+8, r26	; 0x08
    1718:	b1 87       	std	Z+9, r27	; 0x09
    171a:	12 86       	std	Z+10, r1	; 0x0a
    171c:	83 e6       	ldi	r24, 0x63	; 99
    171e:	9b e0       	ldi	r25, 0x0B	; 11
    1720:	94 87       	std	Z+12, r25	; 0x0c
    1722:	83 87       	std	Z+11, r24	; 0x0b
    1724:	6b e4       	ldi	r22, 0x4B	; 75
    1726:	7b e0       	ldi	r23, 0x0B	; 11
    1728:	80 e0       	ldi	r24, 0x00	; 0
    172a:	92 cc       	rjmp	.-1756   	; 0x1050 <NWK_OpenEndpoint>
    172c:	08 95       	ret

0000172e <PHY_DataInd>:
    172e:	cf 93       	push	r28
    1730:	df 93       	push	r29
    1732:	dc 01       	movw	r26, r24
    1734:	ed 91       	ld	r30, X+
    1736:	fc 91       	ld	r31, X
    1738:	11 97       	sbiw	r26, 0x01	; 1
    173a:	21 81       	ldd	r18, Z+1	; 0x01
    173c:	28 38       	cpi	r18, 0x88	; 136
    173e:	f9 f4       	brne	.+62     	; 0x177e <PHY_DataInd+0x50>
    1740:	20 81       	ld	r18, Z
    1742:	2f 7d       	andi	r18, 0xDF	; 223
    1744:	21 34       	cpi	r18, 0x41	; 65
    1746:	d9 f4       	brne	.+54     	; 0x177e <PHY_DataInd+0x50>
    1748:	12 96       	adiw	r26, 0x02	; 2
    174a:	2c 91       	ld	r18, X
    174c:	20 31       	cpi	r18, 0x10	; 16
    174e:	b8 f0       	brcs	.+46     	; 0x177e <PHY_DataInd+0x50>
    1750:	ec 01       	movw	r28, r24
    1752:	8b dd       	rcall	.-1258   	; 0x126a <nwkFrameAlloc>
    1754:	00 97       	sbiw	r24, 0x00	; 0
    1756:	99 f0       	breq	.+38     	; 0x177e <PHY_DataInd+0x50>
    1758:	20 e2       	ldi	r18, 0x20	; 32
    175a:	fc 01       	movw	r30, r24
    175c:	20 83       	st	Z, r18
    175e:	2a 81       	ldd	r18, Y+2	; 0x02
    1760:	21 83       	std	Z+1, r18	; 0x01
    1762:	2b 81       	ldd	r18, Y+3	; 0x03
    1764:	ed 57       	subi	r30, 0x7D	; 125
    1766:	ff 4f       	sbci	r31, 0xFF	; 255
    1768:	20 83       	st	Z, r18
    176a:	2c 81       	ldd	r18, Y+4	; 0x04
    176c:	31 96       	adiw	r30, 0x01	; 1
    176e:	20 83       	st	Z, r18
    1770:	4a 81       	ldd	r20, Y+2	; 0x02
    1772:	50 e0       	ldi	r21, 0x00	; 0
    1774:	68 81       	ld	r22, Y
    1776:	79 81       	ldd	r23, Y+1	; 0x01
    1778:	02 96       	adiw	r24, 0x02	; 2
    177a:	0e 94 19 1c 	call	0x3832	; 0x3832 <memcpy>
    177e:	df 91       	pop	r29
    1780:	cf 91       	pop	r28
    1782:	08 95       	ret

00001784 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    1784:	66 23       	and	r22, r22
    1786:	21 f0       	breq	.+8      	; 0x1790 <nwkRxDecryptConf+0xc>
		frame->state = NWK_RX_STATE_INDICATE;
    1788:	22 e2       	ldi	r18, 0x22	; 34
    178a:	fc 01       	movw	r30, r24
    178c:	20 83       	st	Z, r18
    178e:	08 95       	ret
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    1790:	24 e2       	ldi	r18, 0x24	; 36
    1792:	fc 01       	movw	r30, r24
    1794:	20 83       	st	Z, r18
    1796:	08 95       	ret

00001798 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    1798:	2f 92       	push	r2
    179a:	3f 92       	push	r3
    179c:	4f 92       	push	r4
    179e:	5f 92       	push	r5
    17a0:	6f 92       	push	r6
    17a2:	7f 92       	push	r7
    17a4:	8f 92       	push	r8
    17a6:	9f 92       	push	r9
    17a8:	af 92       	push	r10
    17aa:	bf 92       	push	r11
    17ac:	cf 92       	push	r12
    17ae:	df 92       	push	r13
    17b0:	ef 92       	push	r14
    17b2:	ff 92       	push	r15
    17b4:	0f 93       	push	r16
    17b6:	1f 93       	push	r17
    17b8:	cf 93       	push	r28
    17ba:	df 93       	push	r29
    17bc:	cd b7       	in	r28, 0x3d	; 61
    17be:	de b7       	in	r29, 0x3e	; 62
    17c0:	2c 97       	sbiw	r28, 0x0c	; 12
    17c2:	0f b6       	in	r0, 0x3f	; 63
    17c4:	f8 94       	cli
    17c6:	de bf       	out	0x3e, r29	; 62
    17c8:	0f be       	out	0x3f, r0	; 63
    17ca:	cd bf       	out	0x3d, r28	; 61
	NwkFrame_t *frame = NULL;
    17cc:	00 e0       	ldi	r16, 0x00	; 0
    17ce:	10 e0       	ldi	r17, 0x00	; 0

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    17d0:	0f 2e       	mov	r0, r31
    17d2:	f4 e2       	ldi	r31, 0x24	; 36
    17d4:	bf 2e       	mov	r11, r31
    17d6:	f0 2d       	mov	r31, r0

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    17d8:	0f 2e       	mov	r0, r31
    17da:	f9 ec       	ldi	r31, 0xC9	; 201
    17dc:	ef 2e       	mov	r14, r31
    17de:	fd e0       	ldi	r31, 0x0D	; 13
    17e0:	ff 2e       	mov	r15, r31
    17e2:	f0 2d       	mov	r31, r0
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    17e4:	aa 24       	eor	r10, r10
    17e6:	a3 94       	inc	r10
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    17e8:	68 94       	set
    17ea:	66 24       	eor	r6, r6
    17ec:	64 f8       	bld	r6, 4
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    17ee:	68 94       	set
    17f0:	55 24       	eor	r5, r5
    17f2:	53 f8       	bld	r5, 3
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    17f4:	68 94       	set
    17f6:	44 24       	eor	r4, r4
    17f8:	42 f8       	bld	r4, 2
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    17fa:	21 2c       	mov	r2, r1
    17fc:	31 2c       	mov	r3, r1
	}

	freeEntry->src = header->nwkSrcAddr;
	freeEntry->seq = header->nwkSeq;
	freeEntry->mask = 1;
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    17fe:	0f 2e       	mov	r0, r31
    1800:	ff e1       	ldi	r31, 0x1F	; 31
    1802:	7f 2e       	mov	r7, r31
    1804:	f0 2d       	mov	r31, r0
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    1806:	cc 24       	eor	r12, r12
    1808:	c3 94       	inc	r12
    180a:	d1 2c       	mov	r13, r1
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    180c:	ef c1       	rjmp	.+990    	; 0x1bec <nwkRxTaskHandler+0x454>
		switch (frame->state) {
    180e:	d8 01       	movw	r26, r16
    1810:	8c 91       	ld	r24, X
    1812:	82 32       	cpi	r24, 0x22	; 34
    1814:	09 f4       	brne	.+2      	; 0x1818 <nwkRxTaskHandler+0x80>
    1816:	1a c1       	rjmp	.+564    	; 0x1a4c <nwkRxTaskHandler+0x2b4>
    1818:	30 f4       	brcc	.+12     	; 0x1826 <nwkRxTaskHandler+0x8e>
    181a:	80 32       	cpi	r24, 0x20	; 32
    181c:	59 f0       	breq	.+22     	; 0x1834 <nwkRxTaskHandler+0x9c>
    181e:	81 32       	cpi	r24, 0x21	; 33
    1820:	09 f4       	brne	.+2      	; 0x1824 <nwkRxTaskHandler+0x8c>
    1822:	10 c1       	rjmp	.+544    	; 0x1a44 <nwkRxTaskHandler+0x2ac>
    1824:	e3 c1       	rjmp	.+966    	; 0x1bec <nwkRxTaskHandler+0x454>
    1826:	83 32       	cpi	r24, 0x23	; 35
    1828:	09 f4       	brne	.+2      	; 0x182c <nwkRxTaskHandler+0x94>
    182a:	db c1       	rjmp	.+950    	; 0x1be2 <nwkRxTaskHandler+0x44a>
    182c:	84 32       	cpi	r24, 0x24	; 36
    182e:	09 f4       	brne	.+2      	; 0x1832 <nwkRxTaskHandler+0x9a>
    1830:	db c1       	rjmp	.+950    	; 0x1be8 <nwkRxTaskHandler+0x450>
    1832:	dc c1       	rjmp	.+952    	; 0x1bec <nwkRxTaskHandler+0x454>
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    1834:	f8 01       	movw	r30, r16
    1836:	b0 82       	st	Z, r11
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    1838:	83 85       	ldd	r24, Z+11	; 0x0b
    183a:	83 fd       	sbrc	r24, 3
    183c:	d7 c1       	rjmp	.+942    	; 0x1bec <nwkRxTaskHandler+0x454>
		return;
	}
#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    183e:	25 81       	ldd	r18, Z+5	; 0x05
    1840:	36 81       	ldd	r19, Z+6	; 0x06
    1842:	2f 3f       	cpi	r18, 0xFF	; 255
    1844:	3f 4f       	sbci	r19, 0xFF	; 255
    1846:	c9 f4       	brne	.+50     	; 0x187a <nwkRxTaskHandler+0xe2>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    1848:	d8 01       	movw	r26, r16
    184a:	1f 96       	adiw	r26, 0x0f	; 15
    184c:	2d 91       	ld	r18, X+
    184e:	3c 91       	ld	r19, X
    1850:	50 97       	sbiw	r26, 0x10	; 16
    1852:	f7 01       	movw	r30, r14
    1854:	40 81       	ld	r20, Z
    1856:	51 81       	ldd	r21, Z+1	; 0x01
    1858:	42 17       	cp	r20, r18
    185a:	53 07       	cpc	r21, r19
    185c:	21 f0       	breq	.+8      	; 0x1866 <nwkRxTaskHandler+0xce>
    185e:	2f 3f       	cpi	r18, 0xFF	; 255
    1860:	3f 4f       	sbci	r19, 0xFF	; 255
    1862:	09 f0       	breq	.+2      	; 0x1866 <nwkRxTaskHandler+0xce>
    1864:	c3 c1       	rjmp	.+902    	; 0x1bec <nwkRxTaskHandler+0x454>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    1866:	81 ff       	sbrs	r24, 1
    1868:	04 c0       	rjmp	.+8      	; 0x1872 <nwkRxTaskHandler+0xda>
				frame->state = NWK_RX_STATE_DECRYPT;
    186a:	e1 e2       	ldi	r30, 0x21	; 33
    186c:	d8 01       	movw	r26, r16
    186e:	ec 93       	st	X, r30
    1870:	bd c1       	rjmp	.+890    	; 0x1bec <nwkRxTaskHandler+0x454>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    1872:	e2 e2       	ldi	r30, 0x22	; 34
    1874:	d8 01       	movw	r26, r16
    1876:	ec 93       	st	X, r30
    1878:	b9 c1       	rjmp	.+882    	; 0x1bec <nwkRxTaskHandler+0x454>
	if (!NWK_FilterAddress(header->macSrcAddr, &frame->rx.lqi)) {
		return;
	}
#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    187a:	d8 01       	movw	r26, r16
    187c:	1f 96       	adiw	r26, 0x0f	; 15
    187e:	2d 91       	ld	r18, X+
    1880:	3c 91       	ld	r19, X
    1882:	50 97       	sbiw	r26, 0x10	; 16
    1884:	2f 3f       	cpi	r18, 0xFF	; 255
    1886:	3f 4f       	sbci	r19, 0xFF	; 255
    1888:	11 f4       	brne	.+4      	; 0x188e <nwkRxTaskHandler+0xf6>
    188a:	80 fd       	sbrc	r24, 0
    188c:	af c1       	rjmp	.+862    	; 0x1bec <nwkRxTaskHandler+0x454>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    188e:	f7 01       	movw	r30, r14
    1890:	20 81       	ld	r18, Z
    1892:	31 81       	ldd	r19, Z+1	; 0x01
    1894:	d8 01       	movw	r26, r16
    1896:	1d 96       	adiw	r26, 0x0d	; 13
    1898:	8d 91       	ld	r24, X+
    189a:	9c 91       	ld	r25, X
    189c:	1e 97       	sbiw	r26, 0x0e	; 14
    189e:	28 17       	cp	r18, r24
    18a0:	39 07       	cpc	r19, r25
    18a2:	09 f4       	brne	.+2      	; 0x18a6 <nwkRxTaskHandler+0x10e>
    18a4:	a3 c1       	rjmp	.+838    	; 0x1bec <nwkRxTaskHandler+0x454>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    18a6:	c8 01       	movw	r24, r16
    18a8:	e6 dd       	rcall	.-1076   	; 0x1476 <nwkRouteFrameReceived>
    18aa:	e4 e6       	ldi	r30, 0x64	; 100
    18ac:	f9 e0       	ldi	r31, 0x09	; 9
    18ae:	80 e0       	ldi	r24, 0x00	; 0
    18b0:	90 e0       	ldi	r25, 0x00	; 0
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    18b2:	82 2c       	mov	r8, r2
    18b4:	93 2c       	mov	r9, r3

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    18b6:	9c 01       	movw	r18, r24

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    18b8:	44 81       	ldd	r20, Z+4	; 0x04
    18ba:	44 23       	and	r20, r20
    18bc:	09 f4       	brne	.+2      	; 0x18c0 <nwkRxTaskHandler+0x128>
    18be:	74 c0       	rjmp	.+232    	; 0x19a8 <nwkRxTaskHandler+0x210>
    18c0:	d8 01       	movw	r26, r16
    18c2:	1d 96       	adiw	r26, 0x0d	; 13
    18c4:	6d 91       	ld	r22, X+
    18c6:	7c 91       	ld	r23, X
    18c8:	1e 97       	sbiw	r26, 0x0e	; 14
    18ca:	40 81       	ld	r20, Z
    18cc:	51 81       	ldd	r21, Z+1	; 0x01
    18ce:	64 17       	cp	r22, r20
    18d0:	75 07       	cpc	r23, r21
    18d2:	09 f0       	breq	.+2      	; 0x18d6 <nwkRxTaskHandler+0x13e>
    18d4:	6a c0       	rjmp	.+212    	; 0x19aa <nwkRxTaskHandler+0x212>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    18d6:	1c 96       	adiw	r26, 0x0c	; 12
    18d8:	8c 91       	ld	r24, X
    18da:	1c 97       	sbiw	r26, 0x0c	; 12
    18dc:	f9 01       	movw	r30, r18
    18de:	ee 0f       	add	r30, r30
    18e0:	ff 1f       	adc	r31, r31
    18e2:	ee 0f       	add	r30, r30
    18e4:	ff 1f       	adc	r31, r31
    18e6:	e2 0f       	add	r30, r18
    18e8:	f3 1f       	adc	r31, r19
    18ea:	ec 59       	subi	r30, 0x9C	; 156
    18ec:	f6 4f       	sbci	r31, 0xF6	; 246
    18ee:	92 81       	ldd	r25, Z+2	; 0x02
    18f0:	98 1b       	sub	r25, r24

			if (diff < 8) {
    18f2:	98 30       	cpi	r25, 0x08	; 8
    18f4:	08 f0       	brcs	.+2      	; 0x18f8 <nwkRxTaskHandler+0x160>
    18f6:	3e c0       	rjmp	.+124    	; 0x1974 <nwkRxTaskHandler+0x1dc>
				if (entry->mask & (1 << diff)) {
    18f8:	f9 01       	movw	r30, r18
    18fa:	ee 0f       	add	r30, r30
    18fc:	ff 1f       	adc	r31, r31
    18fe:	ee 0f       	add	r30, r30
    1900:	ff 1f       	adc	r31, r31
    1902:	e2 0f       	add	r30, r18
    1904:	f3 1f       	adc	r31, r19
    1906:	ec 59       	subi	r30, 0x9C	; 156
    1908:	f6 4f       	sbci	r31, 0xF6	; 246
    190a:	83 81       	ldd	r24, Z+3	; 0x03
    190c:	48 2f       	mov	r20, r24
    190e:	50 e0       	ldi	r21, 0x00	; 0
    1910:	09 2e       	mov	r0, r25
    1912:	02 c0       	rjmp	.+4      	; 0x1918 <nwkRxTaskHandler+0x180>
    1914:	55 95       	asr	r21
    1916:	47 95       	ror	r20
    1918:	0a 94       	dec	r0
    191a:	e2 f7       	brpl	.-8      	; 0x1914 <nwkRxTaskHandler+0x17c>
    191c:	40 ff       	sbrs	r20, 0
    191e:	17 c0       	rjmp	.+46     	; 0x194e <nwkRxTaskHandler+0x1b6>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    1920:	f7 01       	movw	r30, r14
    1922:	20 81       	ld	r18, Z
    1924:	31 81       	ldd	r19, Z+1	; 0x01
    1926:	17 96       	adiw	r26, 0x07	; 7
    1928:	8d 91       	ld	r24, X+
    192a:	9c 91       	ld	r25, X
    192c:	18 97       	sbiw	r26, 0x08	; 8
    192e:	28 17       	cp	r18, r24
    1930:	39 07       	cpc	r19, r25
    1932:	09 f0       	breq	.+2      	; 0x1936 <nwkRxTaskHandler+0x19e>
    1934:	5b c1       	rjmp	.+694    	; 0x1bec <nwkRxTaskHandler+0x454>
						nwkRouteRemove(
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    1936:	1b 96       	adiw	r26, 0x0b	; 11
    1938:	6c 91       	ld	r22, X
    193a:	1b 97       	sbiw	r26, 0x0b	; 11
    193c:	63 fb       	bst	r22, 3
    193e:	66 27       	eor	r22, r22
    1940:	60 f9       	bld	r22, 0

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    1942:	1f 96       	adiw	r26, 0x0f	; 15
    1944:	8d 91       	ld	r24, X+
    1946:	9c 91       	ld	r25, X
    1948:	50 97       	sbiw	r26, 0x10	; 16
    194a:	90 dd       	rcall	.-1248   	; 0x146c <nwkRouteRemove>
    194c:	4f c1       	rjmp	.+670    	; 0x1bec <nwkRxTaskHandler+0x454>
					}
	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    194e:	f9 01       	movw	r30, r18
    1950:	ee 0f       	add	r30, r30
    1952:	ff 1f       	adc	r31, r31
    1954:	ee 0f       	add	r30, r30
    1956:	ff 1f       	adc	r31, r31
    1958:	2e 0f       	add	r18, r30
    195a:	3f 1f       	adc	r19, r31
    195c:	f9 01       	movw	r30, r18
    195e:	ec 59       	subi	r30, 0x9C	; 156
    1960:	f6 4f       	sbci	r31, 0xF6	; 246
    1962:	96 01       	movw	r18, r12
    1964:	02 c0       	rjmp	.+4      	; 0x196a <nwkRxTaskHandler+0x1d2>
    1966:	22 0f       	add	r18, r18
    1968:	33 1f       	adc	r19, r19
    196a:	9a 95       	dec	r25
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <nwkRxTaskHandler+0x1ce>
    196e:	82 2b       	or	r24, r18
    1970:	83 83       	std	Z+3, r24	; 0x03
    1972:	43 c1       	rjmp	.+646    	; 0x1bfa <nwkRxTaskHandler+0x462>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    1974:	f9 01       	movw	r30, r18
    1976:	ee 0f       	add	r30, r30
    1978:	ff 1f       	adc	r31, r31
    197a:	ee 0f       	add	r30, r30
    197c:	ff 1f       	adc	r31, r31
    197e:	2e 0f       	add	r18, r30
    1980:	3f 1f       	adc	r19, r31
    1982:	f9 01       	movw	r30, r18
    1984:	ec 59       	subi	r30, 0x9C	; 156
    1986:	f6 4f       	sbci	r31, 0xF6	; 246
    1988:	82 83       	std	Z+2, r24	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    198a:	83 81       	ldd	r24, Z+3	; 0x03
    198c:	28 2f       	mov	r18, r24
    198e:	30 e0       	ldi	r19, 0x00	; 0
    1990:	91 95       	neg	r25
    1992:	a9 01       	movw	r20, r18
    1994:	02 c0       	rjmp	.+4      	; 0x199a <nwkRxTaskHandler+0x202>
    1996:	44 0f       	add	r20, r20
    1998:	55 1f       	adc	r21, r21
    199a:	9a 95       	dec	r25
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <nwkRxTaskHandler+0x1fe>
    199e:	ca 01       	movw	r24, r20
    19a0:	81 60       	ori	r24, 0x01	; 1
    19a2:	83 83       	std	Z+3, r24	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    19a4:	74 82       	std	Z+4, r7	; 0x04
    19a6:	29 c1       	rjmp	.+594    	; 0x1bfa <nwkRxTaskHandler+0x462>
				return false;
			}
		}

		if (0 == entry->ttl) {
			freeEntry = entry;
    19a8:	4f 01       	movw	r8, r30
    19aa:	01 96       	adiw	r24, 0x01	; 1
    19ac:	35 96       	adiw	r30, 0x05	; 5
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    19ae:	8a 30       	cpi	r24, 0x0A	; 10
    19b0:	91 05       	cpc	r25, r1
    19b2:	09 f0       	breq	.+2      	; 0x19b6 <nwkRxTaskHandler+0x21e>
    19b4:	80 cf       	rjmp	.-256    	; 0x18b6 <nwkRxTaskHandler+0x11e>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    19b6:	81 14       	cp	r8, r1
    19b8:	91 04       	cpc	r9, r1
    19ba:	09 f4       	brne	.+2      	; 0x19be <nwkRxTaskHandler+0x226>
    19bc:	17 c1       	rjmp	.+558    	; 0x1bec <nwkRxTaskHandler+0x454>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    19be:	d8 01       	movw	r26, r16
    19c0:	1d 96       	adiw	r26, 0x0d	; 13
    19c2:	8d 91       	ld	r24, X+
    19c4:	9c 91       	ld	r25, X
    19c6:	1e 97       	sbiw	r26, 0x0e	; 14
    19c8:	f4 01       	movw	r30, r8
    19ca:	91 83       	std	Z+1, r25	; 0x01
    19cc:	80 83       	st	Z, r24
	freeEntry->seq = header->nwkSeq;
    19ce:	1c 96       	adiw	r26, 0x0c	; 12
    19d0:	8c 91       	ld	r24, X
    19d2:	82 83       	std	Z+2, r24	; 0x02
	freeEntry->mask = 1;
    19d4:	a3 82       	std	Z+3, r10	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    19d6:	74 82       	std	Z+4, r7	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    19d8:	86 e5       	ldi	r24, 0x56	; 86
    19da:	99 e0       	ldi	r25, 0x09	; 9
    19dc:	9a d6       	rcall	.+3380   	; 0x2712 <SYS_TimerStart>
    19de:	0d c1       	rjmp	.+538    	; 0x1bfa <nwkRxTaskHandler+0x462>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    19e0:	d7 01       	movw	r26, r14
    19e2:	2d 91       	ld	r18, X+
    19e4:	3c 91       	ld	r19, X
				header->nwkDstAddr &&
    19e6:	f8 01       	movw	r30, r16
    19e8:	87 85       	ldd	r24, Z+15	; 0x0f
    19ea:	90 89       	ldd	r25, Z+16	; 0x10
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    19ec:	28 17       	cp	r18, r24
    19ee:	39 07       	cpc	r19, r25
    19f0:	81 f0       	breq	.+32     	; 0x1a12 <nwkRxTaskHandler+0x27a>
				header->nwkDstAddr &&
    19f2:	43 85       	ldd	r20, Z+11	; 0x0b
    19f4:	42 fd       	sbrc	r20, 2
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    19f6:	0b c0       	rjmp	.+22     	; 0x1a0e <nwkRxTaskHandler+0x276>
    19f8:	c8 01       	movw	r24, r16
    19fa:	3b d3       	rcall	.+1654   	; 0x2072 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    19fc:	d7 01       	movw	r26, r14
    19fe:	2d 91       	ld	r18, X+
    1a00:	3c 91       	ld	r19, X
    1a02:	f8 01       	movw	r30, r16
    1a04:	87 85       	ldd	r24, Z+15	; 0x0f
    1a06:	90 89       	ldd	r25, Z+16	; 0x10
    1a08:	28 17       	cp	r18, r24
    1a0a:	39 07       	cpc	r19, r25
    1a0c:	11 f0       	breq	.+4      	; 0x1a12 <nwkRxTaskHandler+0x27a>
    1a0e:	01 96       	adiw	r24, 0x01	; 1
    1a10:	69 f4       	brne	.+26     	; 0x1a2c <nwkRxTaskHandler+0x294>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    1a12:	d8 01       	movw	r26, r16
    1a14:	1b 96       	adiw	r26, 0x0b	; 11
    1a16:	8c 91       	ld	r24, X
    1a18:	1b 97       	sbiw	r26, 0x0b	; 11
    1a1a:	81 ff       	sbrs	r24, 1
    1a1c:	03 c0       	rjmp	.+6      	; 0x1a24 <nwkRxTaskHandler+0x28c>
				frame->state = NWK_RX_STATE_DECRYPT;
    1a1e:	e1 e2       	ldi	r30, 0x21	; 33
    1a20:	ec 93       	st	X, r30
    1a22:	e4 c0       	rjmp	.+456    	; 0x1bec <nwkRxTaskHandler+0x454>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    1a24:	e2 e2       	ldi	r30, 0x22	; 34
    1a26:	d8 01       	movw	r26, r16
    1a28:	ec 93       	st	X, r30
    1a2a:	e0 c0       	rjmp	.+448    	; 0x1bec <nwkRxTaskHandler+0x454>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    1a2c:	d8 01       	movw	r26, r16
    1a2e:	17 96       	adiw	r26, 0x07	; 7
    1a30:	8d 91       	ld	r24, X+
    1a32:	9c 91       	ld	r25, X
    1a34:	18 97       	sbiw	r26, 0x08	; 8
    1a36:	82 17       	cp	r24, r18
    1a38:	93 07       	cpc	r25, r19
    1a3a:	09 f0       	breq	.+2      	; 0x1a3e <nwkRxTaskHandler+0x2a6>
    1a3c:	d7 c0       	rjmp	.+430    	; 0x1bec <nwkRxTaskHandler+0x454>
			frame->state = NWK_RX_STATE_ROUTE;
    1a3e:	e3 e2       	ldi	r30, 0x23	; 35
    1a40:	ec 93       	st	X, r30
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    1a42:	d4 c0       	rjmp	.+424    	; 0x1bec <nwkRxTaskHandler+0x454>
    1a44:	60 e0       	ldi	r22, 0x00	; 0
    1a46:	c8 01       	movw	r24, r16
    1a48:	ff d0       	rcall	.+510    	; 0x1c48 <nwkSecurityProcess>
		}
		break;
    1a4a:	d0 c0       	rjmp	.+416    	; 0x1bec <nwkRxTaskHandler+0x454>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    1a4c:	10 92 63 09 	sts	0x0963, r1	; 0x800963 <nwkRxAckControl>
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    1a50:	d8 01       	movw	r26, r16
    1a52:	51 96       	adiw	r26, 0x11	; 17
    1a54:	8c 91       	ld	r24, X
    1a56:	51 97       	sbiw	r26, 0x11	; 17
    1a58:	82 95       	swap	r24
    1a5a:	8f 70       	andi	r24, 0x0F	; 15
    1a5c:	e8 2f       	mov	r30, r24
    1a5e:	f0 e0       	ldi	r31, 0x00	; 0
    1a60:	ee 0f       	add	r30, r30
    1a62:	ff 1f       	adc	r31, r31
    1a64:	e1 53       	subi	r30, 0x31	; 49
    1a66:	f2 4f       	sbci	r31, 0xF2	; 242
    1a68:	01 90       	ld	r0, Z+
    1a6a:	f0 81       	ld	r31, Z
    1a6c:	e0 2d       	mov	r30, r0
    1a6e:	30 97       	sbiw	r30, 0x00	; 0
    1a70:	09 f4       	brne	.+2      	; 0x1a74 <nwkRxTaskHandler+0x2dc>
    1a72:	60 c0       	rjmp	.+192    	; 0x1b34 <nwkRxTaskHandler+0x39c>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    1a74:	1d 96       	adiw	r26, 0x0d	; 13
    1a76:	2d 91       	ld	r18, X+
    1a78:	3c 91       	ld	r19, X
    1a7a:	1e 97       	sbiw	r26, 0x0e	; 14
    1a7c:	3a 83       	std	Y+2, r19	; 0x02
    1a7e:	29 83       	std	Y+1, r18	; 0x01
	ind.dstAddr = header->nwkDstAddr;
    1a80:	1f 96       	adiw	r26, 0x0f	; 15
    1a82:	4d 91       	ld	r20, X+
    1a84:	5c 91       	ld	r21, X
    1a86:	50 97       	sbiw	r26, 0x10	; 16
    1a88:	5c 83       	std	Y+4, r21	; 0x04
    1a8a:	4b 83       	std	Y+3, r20	; 0x03
	ind.srcEndpoint = header->nwkSrcEndpoint;
    1a8c:	51 96       	adiw	r26, 0x11	; 17
    1a8e:	9c 91       	ld	r25, X
    1a90:	51 97       	sbiw	r26, 0x11	; 17
    1a92:	9f 70       	andi	r25, 0x0F	; 15
    1a94:	9d 83       	std	Y+5, r25	; 0x05
	ind.dstEndpoint = header->nwkDstEndpoint;
    1a96:	8e 83       	std	Y+6, r24	; 0x06
	ind.data = frame->payload;
    1a98:	af 57       	subi	r26, 0x7F	; 127
    1a9a:	bf 4f       	sbci	r27, 0xFF	; 255
    1a9c:	8d 91       	ld	r24, X+
    1a9e:	9c 91       	ld	r25, X
    1aa0:	99 87       	std	Y+9, r25	; 0x09
    1aa2:	88 87       	std	Y+8, r24	; 0x08

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    1aa4:	b8 01       	movw	r22, r16
    1aa6:	6e 5f       	subi	r22, 0xFE	; 254
    1aa8:	7f 4f       	sbci	r23, 0xFF	; 255
	ind.size = nwkFramePayloadSize(frame);
    1aaa:	86 1b       	sub	r24, r22
    1aac:	97 0b       	sbc	r25, r23
    1aae:	d8 01       	movw	r26, r16
    1ab0:	11 96       	adiw	r26, 0x01	; 1
    1ab2:	9c 91       	ld	r25, X
    1ab4:	11 97       	sbiw	r26, 0x01	; 1
    1ab6:	98 1b       	sub	r25, r24
    1ab8:	9a 87       	std	Y+10, r25	; 0x0a
	ind.lqi = frame->rx.lqi;
    1aba:	ad 57       	subi	r26, 0x7D	; 125
    1abc:	bf 4f       	sbci	r27, 0xFF	; 255
    1abe:	8c 91       	ld	r24, X
    1ac0:	8b 87       	std	Y+11, r24	; 0x0b
	ind.rssi = frame->rx.rssi;
    1ac2:	11 96       	adiw	r26, 0x01	; 1
    1ac4:	8c 91       	ld	r24, X
    1ac6:	8c 87       	std	Y+12, r24	; 0x0c

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    1ac8:	d8 01       	movw	r26, r16
    1aca:	1b 96       	adiw	r26, 0x0b	; 11
    1acc:	9c 91       	ld	r25, X
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    1ace:	69 2f       	mov	r22, r25
    1ad0:	63 70       	andi	r22, 0x03	; 3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    1ad2:	92 fd       	sbrc	r25, 2
    1ad4:	02 c0       	rjmp	.+4      	; 0x1ada <nwkRxTaskHandler+0x342>
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	01 c0       	rjmp	.+2      	; 0x1adc <nwkRxTaskHandler+0x344>
    1ada:	80 e2       	ldi	r24, 0x20	; 32
    1adc:	86 2b       	or	r24, r22
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    1ade:	93 fd       	sbrc	r25, 3
    1ae0:	02 c0       	rjmp	.+4      	; 0x1ae6 <nwkRxTaskHandler+0x34e>
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	01 c0       	rjmp	.+2      	; 0x1ae8 <nwkRxTaskHandler+0x350>
    1ae6:	90 e4       	ldi	r25, 0x40	; 64
    1ae8:	89 2b       	or	r24, r25
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    1aea:	4f 3f       	cpi	r20, 0xFF	; 255
    1aec:	5f 4f       	sbci	r21, 0xFF	; 255
    1aee:	11 f0       	breq	.+4      	; 0x1af4 <nwkRxTaskHandler+0x35c>
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	01 c0       	rjmp	.+2      	; 0x1af6 <nwkRxTaskHandler+0x35e>
    1af4:	94 2d       	mov	r25, r4
    1af6:	89 2b       	or	r24, r25
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    1af8:	d8 01       	movw	r26, r16
    1afa:	19 96       	adiw	r26, 0x09	; 9
    1afc:	4d 91       	ld	r20, X+
    1afe:	5c 91       	ld	r21, X
    1b00:	1a 97       	sbiw	r26, 0x0a	; 10
    1b02:	24 17       	cp	r18, r20
    1b04:	35 07       	cpc	r19, r21
    1b06:	11 f0       	breq	.+4      	; 0x1b0c <nwkRxTaskHandler+0x374>
    1b08:	90 e0       	ldi	r25, 0x00	; 0
    1b0a:	01 c0       	rjmp	.+2      	; 0x1b0e <nwkRxTaskHandler+0x376>
    1b0c:	95 2d       	mov	r25, r5
    1b0e:	89 2b       	or	r24, r25
    1b10:	8f 83       	std	Y+7, r24	; 0x07
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    1b12:	d8 01       	movw	r26, r16
    1b14:	15 96       	adiw	r26, 0x05	; 5
    1b16:	2d 91       	ld	r18, X+
    1b18:	3c 91       	ld	r19, X
    1b1a:	16 97       	sbiw	r26, 0x06	; 6
    1b1c:	2f 3f       	cpi	r18, 0xFF	; 255
    1b1e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b20:	11 f0       	breq	.+4      	; 0x1b26 <nwkRxTaskHandler+0x38e>
    1b22:	90 e0       	ldi	r25, 0x00	; 0
    1b24:	01 c0       	rjmp	.+2      	; 0x1b28 <nwkRxTaskHandler+0x390>
    1b26:	96 2d       	mov	r25, r6
    1b28:	89 2b       	or	r24, r25
    1b2a:	8f 83       	std	Y+7, r24	; 0x07
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    1b2c:	ce 01       	movw	r24, r28
    1b2e:	01 96       	adiw	r24, 0x01	; 1
    1b30:	19 95       	eicall
    1b32:	01 c0       	rjmp	.+2      	; 0x1b36 <nwkRxTaskHandler+0x39e>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    1b34:	80 e0       	ldi	r24, 0x00	; 0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    1b36:	f8 01       	movw	r30, r16
    1b38:	93 85       	ldd	r25, Z+11	; 0x0b
    1b3a:	90 ff       	sbrs	r25, 0
		ack = false;
    1b3c:	80 e0       	ldi	r24, 0x00	; 0
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    1b3e:	d8 01       	movw	r26, r16
    1b40:	17 96       	adiw	r26, 0x07	; 7
    1b42:	2d 91       	ld	r18, X+
    1b44:	3c 91       	ld	r19, X
    1b46:	18 97       	sbiw	r26, 0x08	; 8
    1b48:	2f 3f       	cpi	r18, 0xFF	; 255
    1b4a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b4c:	69 f4       	brne	.+26     	; 0x1b68 <nwkRxTaskHandler+0x3d0>
    1b4e:	f7 01       	movw	r30, r14
    1b50:	40 81       	ld	r20, Z
    1b52:	51 81       	ldd	r21, Z+1	; 0x01
    1b54:	d8 01       	movw	r26, r16
    1b56:	1f 96       	adiw	r26, 0x0f	; 15
    1b58:	2d 91       	ld	r18, X+
    1b5a:	3c 91       	ld	r19, X
    1b5c:	50 97       	sbiw	r26, 0x10	; 16
    1b5e:	42 17       	cp	r20, r18
    1b60:	53 07       	cpc	r21, r19
    1b62:	11 f4       	brne	.+4      	; 0x1b68 <nwkRxTaskHandler+0x3d0>
			nwkIb.addr == frame->header.nwkDstAddr &&
    1b64:	93 ff       	sbrs	r25, 3
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    1b66:	8a 2d       	mov	r24, r10
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    1b68:	f8 01       	movw	r30, r16
    1b6a:	25 81       	ldd	r18, Z+5	; 0x05
    1b6c:	36 81       	ldd	r19, Z+6	; 0x06
    1b6e:	2f 3f       	cpi	r18, 0xFF	; 255
    1b70:	3f 4f       	sbci	r19, 0xFF	; 255
    1b72:	a1 f1       	breq	.+104    	; 0x1bdc <nwkRxTaskHandler+0x444>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    1b74:	d7 01       	movw	r26, r14
    1b76:	2d 91       	ld	r18, X+
    1b78:	3c 91       	ld	r19, X
    1b7a:	2f 3f       	cpi	r18, 0xFF	; 255
    1b7c:	3f 4f       	sbci	r19, 0xFF	; 255
		ack = false;
	}

	if (ack) {
    1b7e:	71 f1       	breq	.+92     	; 0x1bdc <nwkRxTaskHandler+0x444>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    1b80:	88 23       	and	r24, r24
    1b82:	61 f1       	breq	.+88     	; 0x1bdc <nwkRxTaskHandler+0x444>
    1b84:	72 db       	rcall	.-2332   	; 0x126a <nwkFrameAlloc>
    1b86:	4c 01       	movw	r8, r24
    1b88:	00 97       	sbiw	r24, 0x00	; 0
		return;
	}

	nwkFrameCommandInit(ack);
    1b8a:	41 f1       	breq	.+80     	; 0x1bdc <nwkRxTaskHandler+0x444>
    1b8c:	d3 db       	rcall	.-2138   	; 0x1334 <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    1b8e:	f4 01       	movw	r30, r8
    1b90:	81 81       	ldd	r24, Z+1	; 0x01
    1b92:	8d 5f       	subi	r24, 0xFD	; 253
    1b94:	81 83       	std	Z+1, r24	; 0x01
	ack->tx.confirm = NULL;
    1b96:	e9 57       	subi	r30, 0x79	; 121
    1b98:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9a:	11 82       	std	Z+1, r1	; 0x01
    1b9c:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    1b9e:	d8 01       	movw	r26, r16
    1ba0:	1b 96       	adiw	r26, 0x0b	; 11
    1ba2:	8c 91       	ld	r24, X
    1ba4:	1b 97       	sbiw	r26, 0x0b	; 11
    1ba6:	86 95       	lsr	r24
    1ba8:	81 70       	andi	r24, 0x01	; 1
    1baa:	f4 01       	movw	r30, r8
    1bac:	93 85       	ldd	r25, Z+11	; 0x0b
    1bae:	80 fb       	bst	r24, 0
    1bb0:	91 f9       	bld	r25, 1
    1bb2:	93 87       	std	Z+11, r25	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    1bb4:	1d 96       	adiw	r26, 0x0d	; 13
    1bb6:	8d 91       	ld	r24, X+
    1bb8:	9c 91       	ld	r25, X
    1bba:	1e 97       	sbiw	r26, 0x0e	; 14
    1bbc:	90 8b       	std	Z+16, r25	; 0x10
    1bbe:	87 87       	std	Z+15, r24	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    1bc0:	ef 57       	subi	r30, 0x7F	; 127
    1bc2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bc4:	01 90       	ld	r0, Z+
    1bc6:	f0 81       	ld	r31, Z
    1bc8:	e0 2d       	mov	r30, r0
	command->id = NWK_COMMAND_ACK;
    1bca:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    1bcc:	80 91 63 09 	lds	r24, 0x0963	; 0x800963 <nwkRxAckControl>
	command->seq = frame->header.nwkSeq;
    1bd0:	82 83       	std	Z+2, r24	; 0x02
    1bd2:	1c 96       	adiw	r26, 0x0c	; 12

	nwkTxFrame(ack);
    1bd4:	8c 91       	ld	r24, X
    1bd6:	81 83       	std	Z+1, r24	; 0x01

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    1bd8:	c4 01       	movw	r24, r8
    1bda:	f6 d1       	rcall	.+1004   	; 0x1fc8 <nwkTxFrame>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    1bdc:	d8 01       	movw	r26, r16
    1bde:	bc 92       	st	X, r11
    1be0:	05 c0       	rjmp	.+10     	; 0x1bec <nwkRxTaskHandler+0x454>
		}
		break;
    1be2:	c8 01       	movw	r24, r16
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    1be4:	fd dc       	rcall	.-1542   	; 0x15e0 <nwkRouteFrame>
    1be6:	02 c0       	rjmp	.+4      	; 0x1bec <nwkRxTaskHandler+0x454>
    1be8:	c8 01       	movw	r24, r16
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    1bea:	75 db       	rcall	.-2326   	; 0x12d6 <nwkFrameFree>
    1bec:	c8 01       	movw	r24, r16
    1bee:	7d db       	rcall	.-2310   	; 0x12ea <nwkFrameNext>
    1bf0:	8c 01       	movw	r16, r24
    1bf2:	89 2b       	or	r24, r25
    1bf4:	09 f0       	breq	.+2      	; 0x1bf8 <nwkRxTaskHandler+0x460>
    1bf6:	0b ce       	rjmp	.-1002   	; 0x180e <nwkRxTaskHandler+0x76>
    1bf8:	07 c0       	rjmp	.+14     	; 0x1c08 <nwkRxTaskHandler+0x470>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    1bfa:	f8 01       	movw	r30, r16
    1bfc:	87 81       	ldd	r24, Z+7	; 0x07
    1bfe:	90 85       	ldd	r25, Z+8	; 0x08
    1c00:	01 96       	adiw	r24, 0x01	; 1
    1c02:	09 f0       	breq	.+2      	; 0x1c06 <nwkRxTaskHandler+0x46e>
    1c04:	fb ce       	rjmp	.-522    	; 0x19fc <nwkRxTaskHandler+0x264>
    1c06:	ec ce       	rjmp	.-552    	; 0x19e0 <nwkRxTaskHandler+0x248>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    1c08:	2c 96       	adiw	r28, 0x0c	; 12
    1c0a:	0f b6       	in	r0, 0x3f	; 63
    1c0c:	f8 94       	cli
    1c0e:	de bf       	out	0x3e, r29	; 62
    1c10:	0f be       	out	0x3f, r0	; 63
    1c12:	cd bf       	out	0x3d, r28	; 61
    1c14:	df 91       	pop	r29
    1c16:	cf 91       	pop	r28
    1c18:	1f 91       	pop	r17
    1c1a:	0f 91       	pop	r16
    1c1c:	ff 90       	pop	r15
    1c1e:	ef 90       	pop	r14
    1c20:	df 90       	pop	r13
    1c22:	cf 90       	pop	r12
    1c24:	bf 90       	pop	r11
    1c26:	af 90       	pop	r10
    1c28:	9f 90       	pop	r9
    1c2a:	8f 90       	pop	r8
    1c2c:	7f 90       	pop	r7
    1c2e:	6f 90       	pop	r6
    1c30:	5f 90       	pop	r5
    1c32:	4f 90       	pop	r4
    1c34:	3f 90       	pop	r3
    1c36:	2f 90       	pop	r2
    1c38:	08 95       	ret

00001c3a <nwkSecurityInit>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetSecurityKey(uint8_t *key)
{
	memcpy((uint8_t *)nwkIb.key, key, NWK_SECURITY_KEY_SIZE);
    1c3a:	10 92 ab 09 	sts	0x09AB, r1	; 0x8009ab <nwkSecurityActiveFrames>
    1c3e:	10 92 aa 09 	sts	0x09AA, r1	; 0x8009aa <nwkSecurityActiveFrame+0x1>
    1c42:	10 92 a9 09 	sts	0x09A9, r1	; 0x8009a9 <nwkSecurityActiveFrame>
    1c46:	08 95       	ret

00001c48 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    1c48:	66 23       	and	r22, r22
    1c4a:	21 f0       	breq	.+8      	; 0x1c54 <nwkSecurityProcess+0xc>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    1c4c:	20 e3       	ldi	r18, 0x30	; 48
    1c4e:	fc 01       	movw	r30, r24
    1c50:	20 83       	st	Z, r18
    1c52:	03 c0       	rjmp	.+6      	; 0x1c5a <nwkSecurityProcess+0x12>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    1c54:	21 e3       	ldi	r18, 0x31	; 49
    1c56:	fc 01       	movw	r30, r24
    1c58:	20 83       	st	Z, r18
	}

	++nwkSecurityActiveFrames;
    1c5a:	80 91 ab 09 	lds	r24, 0x09AB	; 0x8009ab <nwkSecurityActiveFrames>
    1c5e:	8f 5f       	subi	r24, 0xFF	; 255
    1c60:	80 93 ab 09 	sts	0x09AB, r24	; 0x8009ab <nwkSecurityActiveFrames>
    1c64:	08 95       	ret

00001c66 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    1c66:	cf 93       	push	r28
    1c68:	df 93       	push	r29
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    1c6a:	c0 91 a9 09 	lds	r28, 0x09A9	; 0x8009a9 <nwkSecurityActiveFrame>
    1c6e:	d0 91 aa 09 	lds	r29, 0x09AA	; 0x8009aa <nwkSecurityActiveFrame+0x1>
    1c72:	fe 01       	movw	r30, r28
    1c74:	ef 57       	subi	r30, 0x7F	; 127
    1c76:	ff 4f       	sbci	r31, 0xFF	; 255
    1c78:	a0 81       	ld	r26, Z
    1c7a:	b1 81       	ldd	r27, Z+1	; 0x01
    1c7c:	70 91 a7 09 	lds	r23, 0x09A7	; 0x8009a7 <nwkSecurityOffset>
    1c80:	87 2f       	mov	r24, r23
    1c82:	90 e0       	ldi	r25, 0x00	; 0
	uint8_t block;

	block
		= (nwkSecuritySize <
    1c84:	50 91 a8 09 	lds	r21, 0x09A8	; 0x8009a8 <nwkSecuritySize>
    1c88:	65 2f       	mov	r22, r21
    1c8a:	51 31       	cpi	r21, 0x11	; 17
    1c8c:	08 f0       	brcs	.+2      	; 0x1c90 <SYS_EncryptConf+0x2a>
    1c8e:	60 e1       	ldi	r22, 0x10	; 16
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    1c90:	66 23       	and	r22, r22
    1c92:	d1 f0       	breq	.+52     	; 0x1cc8 <SYS_EncryptConf+0x62>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    1c94:	40 91 a6 09 	lds	r20, 0x09A6	; 0x8009a6 <nwkSecurityEncrypt>
    1c98:	e6 e9       	ldi	r30, 0x96	; 150
    1c9a:	f9 e0       	ldi	r31, 0x09	; 9
    1c9c:	a8 0f       	add	r26, r24
    1c9e:	b9 1f       	adc	r27, r25
    1ca0:	2f ef       	ldi	r18, 0xFF	; 255
    1ca2:	26 0f       	add	r18, r22
    1ca4:	30 e0       	ldi	r19, 0x00	; 0
    1ca6:	29 56       	subi	r18, 0x69	; 105
    1ca8:	36 4f       	sbci	r19, 0xF6	; 246
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    1caa:	9c 91       	ld	r25, X
    1cac:	80 81       	ld	r24, Z
    1cae:	89 27       	eor	r24, r25
    1cb0:	8d 93       	st	X+, r24

		if (nwkSecurityEncrypt) {
    1cb2:	44 23       	and	r20, r20
    1cb4:	11 f0       	breq	.+4      	; 0x1cba <SYS_EncryptConf+0x54>
			vector[i] = text[i];
    1cb6:	80 83       	st	Z, r24
    1cb8:	03 c0       	rjmp	.+6      	; 0x1cc0 <SYS_EncryptConf+0x5a>
		} else {
			vector[i] ^= text[i];
    1cba:	90 81       	ld	r25, Z
    1cbc:	89 27       	eor	r24, r25
    1cbe:	80 83       	st	Z, r24
    1cc0:	31 96       	adiw	r30, 0x01	; 1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    1cc2:	e2 17       	cp	r30, r18
    1cc4:	f3 07       	cpc	r31, r19
    1cc6:	89 f7       	brne	.-30     	; 0x1caa <SYS_EncryptConf+0x44>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    1cc8:	76 0f       	add	r23, r22
    1cca:	70 93 a7 09 	sts	0x09A7, r23	; 0x8009a7 <nwkSecurityOffset>
	nwkSecuritySize -= block;
    1cce:	56 1b       	sub	r21, r22
    1cd0:	50 93 a8 09 	sts	0x09A8, r21	; 0x8009a8 <nwkSecuritySize>

	if (nwkSecuritySize > 0) {
    1cd4:	55 23       	and	r21, r21
    1cd6:	19 f0       	breq	.+6      	; 0x1cde <SYS_EncryptConf+0x78>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    1cd8:	82 e3       	ldi	r24, 0x32	; 50
    1cda:	88 83       	st	Y, r24
    1cdc:	02 c0       	rjmp	.+4      	; 0x1ce2 <SYS_EncryptConf+0x7c>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    1cde:	84 e3       	ldi	r24, 0x34	; 52
    1ce0:	88 83       	st	Y, r24
	}
}
    1ce2:	df 91       	pop	r29
    1ce4:	cf 91       	pop	r28
    1ce6:	08 95       	ret

00001ce8 <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    1ce8:	0f 93       	push	r16
    1cea:	1f 93       	push	r17
    1cec:	cf 93       	push	r28
    1cee:	df 93       	push	r29
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    1cf0:	80 91 ab 09 	lds	r24, 0x09AB	; 0x8009ab <nwkSecurityActiveFrames>
    1cf4:	88 23       	and	r24, r24
    1cf6:	09 f4       	brne	.+2      	; 0x1cfa <nwkSecurityTaskHandler+0x12>
    1cf8:	e1 c0       	rjmp	.+450    	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>
		return;
	}

	if (nwkSecurityActiveFrame) {
    1cfa:	e0 91 a9 09 	lds	r30, 0x09A9	; 0x8009a9 <nwkSecurityActiveFrame>
    1cfe:	f0 91 aa 09 	lds	r31, 0x09AA	; 0x8009aa <nwkSecurityActiveFrame+0x1>
    1d02:	30 97       	sbiw	r30, 0x00	; 0
    1d04:	09 f4       	brne	.+2      	; 0x1d08 <nwkSecurityTaskHandler+0x20>
    1d06:	d4 c0       	rjmp	.+424    	; 0x1eb0 <nwkSecurityTaskHandler+0x1c8>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    1d08:	80 81       	ld	r24, Z
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    1d0a:	84 33       	cpi	r24, 0x34	; 52
    1d0c:	09 f0       	breq	.+2      	; 0x1d10 <nwkSecurityTaskHandler+0x28>
    1d0e:	55 c0       	rjmp	.+170    	; 0x1dba <nwkSecurityTaskHandler+0xd2>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    1d10:	80 91 a7 09 	lds	r24, 0x09A7	; 0x8009a7 <nwkSecurityOffset>
    1d14:	df 01       	movw	r26, r30
    1d16:	af 57       	subi	r26, 0x7F	; 127
    1d18:	bf 4f       	sbci	r27, 0xFF	; 255
    1d1a:	cd 91       	ld	r28, X+
    1d1c:	dc 91       	ld	r29, X
    1d1e:	c8 0f       	add	r28, r24
    1d20:	d1 1d       	adc	r29, r1
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    1d22:	a6 e9       	ldi	r26, 0x96	; 150
    1d24:	b9 e0       	ldi	r27, 0x09	; 9
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    1d26:	0d 91       	ld	r16, X+
    1d28:	1d 91       	ld	r17, X+
    1d2a:	2d 91       	ld	r18, X+
    1d2c:	3c 91       	ld	r19, X
    1d2e:	13 97       	sbiw	r26, 0x03	; 3
    1d30:	14 96       	adiw	r26, 0x04	; 4
    1d32:	4d 91       	ld	r20, X+
    1d34:	5d 91       	ld	r21, X+
    1d36:	6d 91       	ld	r22, X+
    1d38:	7c 91       	ld	r23, X
    1d3a:	17 97       	sbiw	r26, 0x07	; 7
    1d3c:	04 27       	eor	r16, r20
    1d3e:	15 27       	eor	r17, r21
    1d40:	26 27       	eor	r18, r22
    1d42:	37 27       	eor	r19, r23
    1d44:	18 96       	adiw	r26, 0x08	; 8
    1d46:	4d 91       	ld	r20, X+
    1d48:	5d 91       	ld	r21, X+
    1d4a:	6d 91       	ld	r22, X+
    1d4c:	7c 91       	ld	r23, X
    1d4e:	1b 97       	sbiw	r26, 0x0b	; 11
    1d50:	04 27       	eor	r16, r20
    1d52:	15 27       	eor	r17, r21
    1d54:	26 27       	eor	r18, r22
    1d56:	37 27       	eor	r19, r23
    1d58:	1c 96       	adiw	r26, 0x0c	; 12
    1d5a:	4d 91       	ld	r20, X+
    1d5c:	5d 91       	ld	r21, X+
    1d5e:	6d 91       	ld	r22, X+
    1d60:	7c 91       	ld	r23, X
    1d62:	1f 97       	sbiw	r26, 0x0f	; 15
    1d64:	d9 01       	movw	r26, r18
    1d66:	c8 01       	movw	r24, r16
    1d68:	84 27       	eor	r24, r20
    1d6a:	95 27       	eor	r25, r21
    1d6c:	a6 27       	eor	r26, r22
    1d6e:	b7 27       	eor	r27, r23
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    1d70:	20 91 a6 09 	lds	r18, 0x09A6	; 0x8009a6 <nwkSecurityEncrypt>
    1d74:	22 23       	and	r18, r18
    1d76:	51 f0       	breq	.+20     	; 0x1d8c <nwkSecurityTaskHandler+0xa4>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    1d78:	88 83       	st	Y, r24
    1d7a:	99 83       	std	Y+1, r25	; 0x01
    1d7c:	aa 83       	std	Y+2, r26	; 0x02
    1d7e:	bb 83       	std	Y+3, r27	; 0x03
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    1d80:	81 81       	ldd	r24, Z+1	; 0x01
    1d82:	8c 5f       	subi	r24, 0xFC	; 252
    1d84:	81 83       	std	Z+1, r24	; 0x01
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    1d86:	cf 01       	movw	r24, r30
    1d88:	de d1       	rcall	.+956    	; 0x2146 <nwkTxEncryptConf>
    1d8a:	0d c0       	rjmp	.+26     	; 0x1da6 <nwkSecurityTaskHandler+0xbe>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    1d8c:	61 e0       	ldi	r22, 0x01	; 1
    1d8e:	08 81       	ld	r16, Y
    1d90:	19 81       	ldd	r17, Y+1	; 0x01
    1d92:	2a 81       	ldd	r18, Y+2	; 0x02
    1d94:	3b 81       	ldd	r19, Y+3	; 0x03
    1d96:	08 17       	cp	r16, r24
    1d98:	19 07       	cpc	r17, r25
    1d9a:	2a 07       	cpc	r18, r26
    1d9c:	3b 07       	cpc	r19, r27
    1d9e:	09 f0       	breq	.+2      	; 0x1da2 <nwkSecurityTaskHandler+0xba>
    1da0:	60 e0       	ldi	r22, 0x00	; 0
    1da2:	cf 01       	movw	r24, r30
    1da4:	ef dc       	rcall	.-1570   	; 0x1784 <nwkRxDecryptConf>
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    1da6:	10 92 aa 09 	sts	0x09AA, r1	; 0x8009aa <nwkSecurityActiveFrame+0x1>
    1daa:	10 92 a9 09 	sts	0x09A9, r1	; 0x8009a9 <nwkSecurityActiveFrame>
			--nwkSecurityActiveFrames;
    1dae:	80 91 ab 09 	lds	r24, 0x09AB	; 0x8009ab <nwkSecurityActiveFrames>
    1db2:	81 50       	subi	r24, 0x01	; 1
    1db4:	80 93 ab 09 	sts	0x09AB, r24	; 0x8009ab <nwkSecurityActiveFrames>
    1db8:	81 c0       	rjmp	.+258    	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    1dba:	82 33       	cpi	r24, 0x32	; 50
    1dbc:	09 f0       	breq	.+2      	; 0x1dc0 <nwkSecurityTaskHandler+0xd8>
    1dbe:	7e c0       	rjmp	.+252    	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    1dc0:	83 e3       	ldi	r24, 0x33	; 51
    1dc2:	80 83       	st	Z, r24
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    1dc4:	6f ee       	ldi	r22, 0xEF	; 239
    1dc6:	7d e0       	ldi	r23, 0x0D	; 13
    1dc8:	86 e9       	ldi	r24, 0x96	; 150
    1dca:	99 e0       	ldi	r25, 0x09	; 9
    1dcc:	c9 d3       	rcall	.+1938   	; 0x2560 <SYS_EncryptReq>
    1dce:	76 c0       	rjmp	.+236    	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    1dd0:	dc 01       	movw	r26, r24
    1dd2:	2c 91       	ld	r18, X
    1dd4:	20 53       	subi	r18, 0x30	; 48
    1dd6:	22 30       	cpi	r18, 0x02	; 2
    1dd8:	08 f0       	brcs	.+2      	; 0x1ddc <nwkSecurityTaskHandler+0xf4>
    1dda:	6c c0       	rjmp	.+216    	; 0x1eb4 <nwkSecurityTaskHandler+0x1cc>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    1ddc:	90 93 aa 09 	sts	0x09AA, r25	; 0x8009aa <nwkSecurityActiveFrame+0x1>
    1de0:	80 93 a9 09 	sts	0x09A9, r24	; 0x8009a9 <nwkSecurityActiveFrame>
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    1de4:	e6 e9       	ldi	r30, 0x96	; 150
    1de6:	f9 e0       	ldi	r31, 0x09	; 9
    1de8:	1c 96       	adiw	r26, 0x0c	; 12
    1dea:	4c 91       	ld	r20, X
    1dec:	1c 97       	sbiw	r26, 0x0c	; 12
    1dee:	50 e0       	ldi	r21, 0x00	; 0
    1df0:	60 e0       	ldi	r22, 0x00	; 0
    1df2:	70 e0       	ldi	r23, 0x00	; 0
    1df4:	40 83       	st	Z, r20
    1df6:	51 83       	std	Z+1, r21	; 0x01
    1df8:	62 83       	std	Z+2, r22	; 0x02
    1dfa:	73 83       	std	Z+3, r23	; 0x03
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    1dfc:	1f 96       	adiw	r26, 0x0f	; 15
    1dfe:	4d 91       	ld	r20, X+
    1e00:	5c 91       	ld	r21, X
    1e02:	50 97       	sbiw	r26, 0x10	; 16
    1e04:	60 e0       	ldi	r22, 0x00	; 0
    1e06:	70 e0       	ldi	r23, 0x00	; 0
    1e08:	ba 01       	movw	r22, r20
    1e0a:	55 27       	eor	r21, r21
    1e0c:	44 27       	eor	r20, r20
			16) | header->nwkDstEndpoint;
    1e0e:	51 96       	adiw	r26, 0x11	; 17
    1e10:	2c 91       	ld	r18, X
    1e12:	51 97       	sbiw	r26, 0x11	; 17
    1e14:	22 95       	swap	r18
    1e16:	2f 70       	andi	r18, 0x0F	; 15
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    1e18:	42 2b       	or	r20, r18
    1e1a:	44 83       	std	Z+4, r20	; 0x04
    1e1c:	55 83       	std	Z+5, r21	; 0x05
    1e1e:	66 83       	std	Z+6, r22	; 0x06
    1e20:	77 83       	std	Z+7, r23	; 0x07
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    1e22:	1d 96       	adiw	r26, 0x0d	; 13
    1e24:	4d 91       	ld	r20, X+
    1e26:	5c 91       	ld	r21, X
    1e28:	1e 97       	sbiw	r26, 0x0e	; 14
    1e2a:	60 e0       	ldi	r22, 0x00	; 0
    1e2c:	70 e0       	ldi	r23, 0x00	; 0
    1e2e:	ba 01       	movw	r22, r20
    1e30:	55 27       	eor	r21, r21
    1e32:	44 27       	eor	r20, r20
			16) | header->nwkSrcEndpoint;
    1e34:	51 96       	adiw	r26, 0x11	; 17
    1e36:	2c 91       	ld	r18, X
    1e38:	51 97       	sbiw	r26, 0x11	; 17
    1e3a:	2f 70       	andi	r18, 0x0F	; 15
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    1e3c:	42 2b       	or	r20, r18
    1e3e:	40 87       	std	Z+8, r20	; 0x08
    1e40:	51 87       	std	Z+9, r21	; 0x09
    1e42:	62 87       	std	Z+10, r22	; 0x0a
    1e44:	73 87       	std	Z+11, r23	; 0x0b
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    1e46:	15 96       	adiw	r26, 0x05	; 5
    1e48:	4d 91       	ld	r20, X+
    1e4a:	5c 91       	ld	r21, X
    1e4c:	16 97       	sbiw	r26, 0x06	; 6
    1e4e:	60 e0       	ldi	r22, 0x00	; 0
    1e50:	70 e0       	ldi	r23, 0x00	; 0
    1e52:	ba 01       	movw	r22, r20
    1e54:	55 27       	eor	r21, r21
    1e56:	44 27       	eor	r20, r20
    1e58:	1b 96       	adiw	r26, 0x0b	; 11
    1e5a:	2c 91       	ld	r18, X
    1e5c:	1b 97       	sbiw	r26, 0x0b	; 11
    1e5e:	42 2b       	or	r20, r18
    1e60:	44 87       	std	Z+12, r20	; 0x0c
    1e62:	55 87       	std	Z+13, r21	; 0x0d
    1e64:	66 87       	std	Z+14, r22	; 0x0e
    1e66:	77 87       	std	Z+15, r23	; 0x0f
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
			nwkSecurityActiveFrame->state) {
    1e68:	6c 91       	ld	r22, X
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    1e6a:	61 33       	cpi	r22, 0x31	; 49
    1e6c:	31 f4       	brne	.+12     	; 0x1e7a <nwkSecurityTaskHandler+0x192>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    1e6e:	11 96       	adiw	r26, 0x01	; 1
    1e70:	2c 91       	ld	r18, X
    1e72:	11 97       	sbiw	r26, 0x01	; 1
    1e74:	24 50       	subi	r18, 0x04	; 4
    1e76:	11 96       	adiw	r26, 0x01	; 1
    1e78:	2c 93       	st	X, r18
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	ef 57       	subi	r30, 0x7F	; 127
    1e7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e80:	40 81       	ld	r20, Z
    1e82:	51 81       	ldd	r21, Z+1	; 0x01
    1e84:	9c 01       	movw	r18, r24
    1e86:	2e 5f       	subi	r18, 0xFE	; 254
    1e88:	3f 4f       	sbci	r19, 0xFF	; 255
    1e8a:	42 1b       	sub	r20, r18
    1e8c:	53 0b       	sbc	r21, r19
    1e8e:	fc 01       	movw	r30, r24
    1e90:	21 81       	ldd	r18, Z+1	; 0x01
    1e92:	24 1b       	sub	r18, r20
    1e94:	20 93 a8 09 	sts	0x09A8, r18	; 0x8009a8 <nwkSecuritySize>
	nwkSecurityOffset = 0;
    1e98:	10 92 a7 09 	sts	0x09A7, r1	; 0x8009a7 <nwkSecurityOffset>
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    1e9c:	21 e0       	ldi	r18, 0x01	; 1
    1e9e:	60 33       	cpi	r22, 0x30	; 48
    1ea0:	09 f0       	breq	.+2      	; 0x1ea4 <nwkSecurityTaskHandler+0x1bc>
    1ea2:	20 e0       	ldi	r18, 0x00	; 0
    1ea4:	20 93 a6 09 	sts	0x09A6, r18	; 0x8009a6 <nwkSecurityEncrypt>
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    1ea8:	22 e3       	ldi	r18, 0x32	; 50
    1eaa:	dc 01       	movw	r26, r24
    1eac:	2c 93       	st	X, r18
    1eae:	06 c0       	rjmp	.+12     	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>
    1eb0:	80 e0       	ldi	r24, 0x00	; 0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    1eb2:	90 e0       	ldi	r25, 0x00	; 0
    1eb4:	1a da       	rcall	.-3020   	; 0x12ea <nwkFrameNext>
    1eb6:	00 97       	sbiw	r24, 0x00	; 0
    1eb8:	09 f0       	breq	.+2      	; 0x1ebc <nwkSecurityTaskHandler+0x1d4>
    1eba:	8a cf       	rjmp	.-236    	; 0x1dd0 <nwkSecurityTaskHandler+0xe8>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    1ebc:	df 91       	pop	r29
    1ebe:	cf 91       	pop	r28
    1ec0:	1f 91       	pop	r17
    1ec2:	0f 91       	pop	r16
    1ec4:	08 95       	ret

00001ec6 <nwkTxDelayTimerHandler>:
/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
	frame->tx.status = status;
    1ec6:	ef 92       	push	r14
    1ec8:	ff 92       	push	r15
    1eca:	0f 93       	push	r16
    1ecc:	1f 93       	push	r17
    1ece:	cf 93       	push	r28
    1ed0:	7c 01       	movw	r14, r24
    1ed2:	10 e0       	ldi	r17, 0x00	; 0
    1ed4:	80 e0       	ldi	r24, 0x00	; 0
    1ed6:	90 e0       	ldi	r25, 0x00	; 0
    1ed8:	01 e0       	ldi	r16, 0x01	; 1
    1eda:	c3 e1       	ldi	r28, 0x13	; 19
    1edc:	13 c0       	rjmp	.+38     	; 0x1f04 <nwkTxDelayTimerHandler+0x3e>
    1ede:	fc 01       	movw	r30, r24
    1ee0:	20 81       	ld	r18, Z
    1ee2:	21 31       	cpi	r18, 0x11	; 17
    1ee4:	79 f4       	brne	.+30     	; 0x1f04 <nwkTxDelayTimerHandler+0x3e>
    1ee6:	ec 57       	subi	r30, 0x7C	; 124
    1ee8:	ff 4f       	sbci	r31, 0xFF	; 255
    1eea:	20 81       	ld	r18, Z
    1eec:	31 81       	ldd	r19, Z+1	; 0x01
    1eee:	21 50       	subi	r18, 0x01	; 1
    1ef0:	31 09       	sbc	r19, r1
    1ef2:	31 83       	std	Z+1, r19	; 0x01
    1ef4:	20 83       	st	Z, r18
    1ef6:	23 2b       	or	r18, r19
    1ef8:	21 f4       	brne	.+8      	; 0x1f02 <nwkTxDelayTimerHandler+0x3c>
    1efa:	fc 01       	movw	r30, r24
    1efc:	c0 83       	st	Z, r28
    1efe:	10 2f       	mov	r17, r16
    1f00:	01 c0       	rjmp	.+2      	; 0x1f04 <nwkTxDelayTimerHandler+0x3e>
    1f02:	10 2f       	mov	r17, r16
    1f04:	f2 d9       	rcall	.-3100   	; 0x12ea <nwkFrameNext>
    1f06:	00 97       	sbiw	r24, 0x00	; 0
    1f08:	51 f7       	brne	.-44     	; 0x1ede <nwkTxDelayTimerHandler+0x18>
    1f0a:	11 23       	and	r17, r17
    1f0c:	11 f0       	breq	.+4      	; 0x1f12 <nwkTxDelayTimerHandler+0x4c>
    1f0e:	c7 01       	movw	r24, r14
    1f10:	00 d4       	rcall	.+2048   	; 0x2712 <SYS_TimerStart>
    1f12:	cf 91       	pop	r28
    1f14:	1f 91       	pop	r17
    1f16:	0f 91       	pop	r16
    1f18:	ff 90       	pop	r15
    1f1a:	ef 90       	pop	r14
    1f1c:	08 95       	ret

00001f1e <nwkTxAckWaitTimerHandler>:
    1f1e:	ef 92       	push	r14
    1f20:	ff 92       	push	r15
    1f22:	0f 93       	push	r16
    1f24:	1f 93       	push	r17
    1f26:	cf 93       	push	r28
    1f28:	df 93       	push	r29
    1f2a:	7c 01       	movw	r14, r24
    1f2c:	10 e0       	ldi	r17, 0x00	; 0
    1f2e:	80 e0       	ldi	r24, 0x00	; 0
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	01 e0       	ldi	r16, 0x01	; 1
    1f34:	d7 e1       	ldi	r29, 0x17	; 23
    1f36:	c0 e1       	ldi	r28, 0x10	; 16
    1f38:	16 c0       	rjmp	.+44     	; 0x1f66 <nwkTxAckWaitTimerHandler+0x48>
    1f3a:	fc 01       	movw	r30, r24
    1f3c:	20 81       	ld	r18, Z
    1f3e:	26 31       	cpi	r18, 0x16	; 22
    1f40:	91 f4       	brne	.+36     	; 0x1f66 <nwkTxAckWaitTimerHandler+0x48>
    1f42:	ec 57       	subi	r30, 0x7C	; 124
    1f44:	ff 4f       	sbci	r31, 0xFF	; 255
    1f46:	20 81       	ld	r18, Z
    1f48:	31 81       	ldd	r19, Z+1	; 0x01
    1f4a:	21 50       	subi	r18, 0x01	; 1
    1f4c:	31 09       	sbc	r19, r1
    1f4e:	31 83       	std	Z+1, r19	; 0x01
    1f50:	20 83       	st	Z, r18
    1f52:	23 2b       	or	r18, r19
    1f54:	39 f4       	brne	.+14     	; 0x1f64 <nwkTxAckWaitTimerHandler+0x46>
    1f56:	fc 01       	movw	r30, r24
    1f58:	d0 83       	st	Z, r29
    1f5a:	ed 57       	subi	r30, 0x7D	; 125
    1f5c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f5e:	c0 83       	st	Z, r28
    1f60:	10 2f       	mov	r17, r16
    1f62:	01 c0       	rjmp	.+2      	; 0x1f66 <nwkTxAckWaitTimerHandler+0x48>
    1f64:	10 2f       	mov	r17, r16
    1f66:	c1 d9       	rcall	.-3198   	; 0x12ea <nwkFrameNext>
    1f68:	00 97       	sbiw	r24, 0x00	; 0
    1f6a:	39 f7       	brne	.-50     	; 0x1f3a <nwkTxAckWaitTimerHandler+0x1c>
    1f6c:	11 23       	and	r17, r17
    1f6e:	11 f0       	breq	.+4      	; 0x1f74 <nwkTxAckWaitTimerHandler+0x56>
    1f70:	c7 01       	movw	r24, r14
    1f72:	cf d3       	rcall	.+1950   	; 0x2712 <SYS_TimerStart>
    1f74:	df 91       	pop	r29
    1f76:	cf 91       	pop	r28
    1f78:	1f 91       	pop	r17
    1f7a:	0f 91       	pop	r16
    1f7c:	ff 90       	pop	r15
    1f7e:	ef 90       	pop	r14
    1f80:	08 95       	ret

00001f82 <nwkTxInit>:
    1f82:	10 92 c7 09 	sts	0x09C7, r1	; 0x8009c7 <nwkTxPhyActiveFrame+0x1>
    1f86:	10 92 c6 09 	sts	0x09C6, r1	; 0x8009c6 <nwkTxPhyActiveFrame>
    1f8a:	e9 eb       	ldi	r30, 0xB9	; 185
    1f8c:	f9 e0       	ldi	r31, 0x09	; 9
    1f8e:	82 e3       	ldi	r24, 0x32	; 50
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	a0 e0       	ldi	r26, 0x00	; 0
    1f94:	b0 e0       	ldi	r27, 0x00	; 0
    1f96:	86 83       	std	Z+6, r24	; 0x06
    1f98:	97 83       	std	Z+7, r25	; 0x07
    1f9a:	a0 87       	std	Z+8, r26	; 0x08
    1f9c:	b1 87       	std	Z+9, r27	; 0x09
    1f9e:	12 86       	std	Z+10, r1	; 0x0a
    1fa0:	8f e8       	ldi	r24, 0x8F	; 143
    1fa2:	9f e0       	ldi	r25, 0x0F	; 15
    1fa4:	94 87       	std	Z+12, r25	; 0x0c
    1fa6:	83 87       	std	Z+11, r24	; 0x0b
    1fa8:	ec ea       	ldi	r30, 0xAC	; 172
    1faa:	f9 e0       	ldi	r31, 0x09	; 9
    1fac:	8a e0       	ldi	r24, 0x0A	; 10
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	a0 e0       	ldi	r26, 0x00	; 0
    1fb2:	b0 e0       	ldi	r27, 0x00	; 0
    1fb4:	86 83       	std	Z+6, r24	; 0x06
    1fb6:	97 83       	std	Z+7, r25	; 0x07
    1fb8:	a0 87       	std	Z+8, r26	; 0x08
    1fba:	b1 87       	std	Z+9, r27	; 0x09
    1fbc:	12 86       	std	Z+10, r1	; 0x0a
    1fbe:	83 e6       	ldi	r24, 0x63	; 99
    1fc0:	9f e0       	ldi	r25, 0x0F	; 15
    1fc2:	94 87       	std	Z+12, r25	; 0x0c
    1fc4:	83 87       	std	Z+11, r24	; 0x0b
    1fc6:	08 95       	ret

00001fc8 <nwkTxFrame>:
    1fc8:	cf 93       	push	r28
    1fca:	df 93       	push	r29
    1fcc:	ec 01       	movw	r28, r24
    1fce:	fc 01       	movw	r30, r24
    1fd0:	ea 57       	subi	r30, 0x7A	; 122
    1fd2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fd4:	80 81       	ld	r24, Z
    1fd6:	81 ff       	sbrs	r24, 1
    1fd8:	03 c0       	rjmp	.+6      	; 0x1fe0 <nwkTxFrame+0x18>
    1fda:	92 e1       	ldi	r25, 0x12	; 18
    1fdc:	98 83       	st	Y, r25
    1fde:	08 c0       	rjmp	.+16     	; 0x1ff0 <nwkTxFrame+0x28>
    1fe0:	9b 85       	ldd	r25, Y+11	; 0x0b
    1fe2:	91 ff       	sbrs	r25, 1
    1fe4:	03 c0       	rjmp	.+6      	; 0x1fec <nwkTxFrame+0x24>
    1fe6:	90 e1       	ldi	r25, 0x10	; 16
    1fe8:	98 83       	st	Y, r25
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <nwkTxFrame+0x28>
    1fec:	92 e1       	ldi	r25, 0x12	; 18
    1fee:	98 83       	st	Y, r25
    1ff0:	fe 01       	movw	r30, r28
    1ff2:	ed 57       	subi	r30, 0x7D	; 125
    1ff4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ff6:	10 82       	st	Z, r1
    1ff8:	80 ff       	sbrs	r24, 0
    1ffa:	05 c0       	rjmp	.+10     	; 0x2006 <__EEPROM_REGION_LENGTH__+0x6>
    1ffc:	2f ef       	ldi	r18, 0xFF	; 255
    1ffe:	3f ef       	ldi	r19, 0xFF	; 255
    2000:	3e 83       	std	Y+6, r19	; 0x06
    2002:	2d 83       	std	Y+5, r18	; 0x05
    2004:	06 c0       	rjmp	.+12     	; 0x2012 <__EEPROM_REGION_LENGTH__+0x12>
    2006:	20 91 cb 0d 	lds	r18, 0x0DCB	; 0x800dcb <nwkIb+0x2>
    200a:	30 91 cc 0d 	lds	r19, 0x0DCC	; 0x800dcc <nwkIb+0x3>
    200e:	3e 83       	std	Y+6, r19	; 0x06
    2010:	2d 83       	std	Y+5, r18	; 0x05
    2012:	85 70       	andi	r24, 0x05	; 5
    2014:	19 f4       	brne	.+6      	; 0x201c <__EEPROM_REGION_LENGTH__+0x1c>
    2016:	ce 01       	movw	r24, r28
    2018:	c4 da       	rcall	.-2680   	; 0x15a2 <nwkRoutePrepareTx>
    201a:	04 c0       	rjmp	.+8      	; 0x2024 <__EEPROM_REGION_LENGTH__+0x24>
    201c:	8f 85       	ldd	r24, Y+15	; 0x0f
    201e:	98 89       	ldd	r25, Y+16	; 0x10
    2020:	98 87       	std	Y+8, r25	; 0x08
    2022:	8f 83       	std	Y+7, r24	; 0x07
    2024:	e9 ec       	ldi	r30, 0xC9	; 201
    2026:	fd e0       	ldi	r31, 0x0D	; 13
    2028:	80 81       	ld	r24, Z
    202a:	91 81       	ldd	r25, Z+1	; 0x01
    202c:	9a 87       	std	Y+10, r25	; 0x0a
    202e:	89 87       	std	Y+9, r24	; 0x09
    2030:	85 81       	ldd	r24, Z+5	; 0x05
    2032:	8f 5f       	subi	r24, 0xFF	; 255
    2034:	85 83       	std	Z+5, r24	; 0x05
    2036:	8c 83       	std	Y+4, r24	; 0x04
    2038:	8f 81       	ldd	r24, Y+7	; 0x07
    203a:	98 85       	ldd	r25, Y+8	; 0x08
    203c:	01 96       	adiw	r24, 0x01	; 1
    203e:	71 f4       	brne	.+28     	; 0x205c <__EEPROM_REGION_LENGTH__+0x5c>
    2040:	81 e4       	ldi	r24, 0x41	; 65
    2042:	98 e8       	ldi	r25, 0x88	; 136
    2044:	9b 83       	std	Y+3, r25	; 0x03
    2046:	8a 83       	std	Y+2, r24	; 0x02
    2048:	0e 94 0b 1c 	call	0x3816	; 0x3816 <rand>
    204c:	cc 57       	subi	r28, 0x7C	; 124
    204e:	df 4f       	sbci	r29, 0xFF	; 255
    2050:	87 70       	andi	r24, 0x07	; 7
    2052:	99 27       	eor	r25, r25
    2054:	01 96       	adiw	r24, 0x01	; 1
    2056:	99 83       	std	Y+1, r25	; 0x01
    2058:	88 83       	st	Y, r24
    205a:	08 c0       	rjmp	.+16     	; 0x206c <__EEPROM_REGION_LENGTH__+0x6c>
    205c:	81 e6       	ldi	r24, 0x61	; 97
    205e:	98 e8       	ldi	r25, 0x88	; 136
    2060:	9b 83       	std	Y+3, r25	; 0x03
    2062:	8a 83       	std	Y+2, r24	; 0x02
    2064:	cc 57       	subi	r28, 0x7C	; 124
    2066:	df 4f       	sbci	r29, 0xFF	; 255
    2068:	19 82       	std	Y+1, r1	; 0x01
    206a:	18 82       	st	Y, r1
    206c:	df 91       	pop	r29
    206e:	cf 91       	pop	r28
    2070:	08 95       	ret

00002072 <nwkTxBroadcastFrame>:
    2072:	0f 93       	push	r16
    2074:	1f 93       	push	r17
    2076:	cf 93       	push	r28
    2078:	df 93       	push	r29
    207a:	8c 01       	movw	r16, r24
    207c:	f6 d8       	rcall	.-3604   	; 0x126a <nwkFrameAlloc>
    207e:	ec 01       	movw	r28, r24
    2080:	89 2b       	or	r24, r25
    2082:	b9 f1       	breq	.+110    	; 0x20f2 <nwkTxBroadcastFrame+0x80>
    2084:	82 e1       	ldi	r24, 0x12	; 18
    2086:	88 83       	st	Y, r24
    2088:	f8 01       	movw	r30, r16
    208a:	81 81       	ldd	r24, Z+1	; 0x01
    208c:	89 83       	std	Y+1, r24	; 0x01
    208e:	fe 01       	movw	r30, r28
    2090:	ed 57       	subi	r30, 0x7D	; 125
    2092:	ff 4f       	sbci	r31, 0xFF	; 255
    2094:	10 82       	st	Z, r1
    2096:	0e 94 0b 1c 	call	0x3816	; 0x3816 <rand>
    209a:	fe 01       	movw	r30, r28
    209c:	ec 57       	subi	r30, 0x7C	; 124
    209e:	ff 4f       	sbci	r31, 0xFF	; 255
    20a0:	87 70       	andi	r24, 0x07	; 7
    20a2:	99 27       	eor	r25, r25
    20a4:	01 96       	adiw	r24, 0x01	; 1
    20a6:	91 83       	std	Z+1, r25	; 0x01
    20a8:	80 83       	st	Z, r24
    20aa:	33 96       	adiw	r30, 0x03	; 3
    20ac:	11 82       	std	Z+1, r1	; 0x01
    20ae:	10 82       	st	Z, r1
    20b0:	f8 01       	movw	r30, r16
    20b2:	41 81       	ldd	r20, Z+1	; 0x01
    20b4:	50 e0       	ldi	r21, 0x00	; 0
    20b6:	b8 01       	movw	r22, r16
    20b8:	6e 5f       	subi	r22, 0xFE	; 254
    20ba:	7f 4f       	sbci	r23, 0xFF	; 255
    20bc:	ce 01       	movw	r24, r28
    20be:	02 96       	adiw	r24, 0x02	; 2
    20c0:	0e 94 19 1c 	call	0x3832	; 0x3832 <memcpy>
    20c4:	81 e4       	ldi	r24, 0x41	; 65
    20c6:	98 e8       	ldi	r25, 0x88	; 136
    20c8:	9b 83       	std	Y+3, r25	; 0x03
    20ca:	8a 83       	std	Y+2, r24	; 0x02
    20cc:	8f ef       	ldi	r24, 0xFF	; 255
    20ce:	9f ef       	ldi	r25, 0xFF	; 255
    20d0:	98 87       	std	Y+8, r25	; 0x08
    20d2:	8f 83       	std	Y+7, r24	; 0x07
    20d4:	f8 01       	movw	r30, r16
    20d6:	85 81       	ldd	r24, Z+5	; 0x05
    20d8:	96 81       	ldd	r25, Z+6	; 0x06
    20da:	9e 83       	std	Y+6, r25	; 0x06
    20dc:	8d 83       	std	Y+5, r24	; 0x05
    20de:	e9 ec       	ldi	r30, 0xC9	; 201
    20e0:	fd e0       	ldi	r31, 0x0D	; 13
    20e2:	80 81       	ld	r24, Z
    20e4:	91 81       	ldd	r25, Z+1	; 0x01
    20e6:	9a 87       	std	Y+10, r25	; 0x0a
    20e8:	89 87       	std	Y+9, r24	; 0x09
    20ea:	85 81       	ldd	r24, Z+5	; 0x05
    20ec:	8f 5f       	subi	r24, 0xFF	; 255
    20ee:	85 83       	std	Z+5, r24	; 0x05
    20f0:	8c 83       	std	Y+4, r24	; 0x04
    20f2:	df 91       	pop	r29
    20f4:	cf 91       	pop	r28
    20f6:	1f 91       	pop	r17
    20f8:	0f 91       	pop	r16
    20fa:	08 95       	ret

000020fc <nwkTxAckReceived>:
    20fc:	cf 93       	push	r28
    20fe:	df 93       	push	r29
    2100:	fc 01       	movw	r30, r24
    2102:	21 85       	ldd	r18, Z+9	; 0x09
    2104:	23 30       	cpi	r18, 0x03	; 3
    2106:	d9 f4       	brne	.+54     	; 0x213e <nwkTxAckReceived+0x42>
    2108:	10 c0       	rjmp	.+32     	; 0x212a <nwkTxAckReceived+0x2e>
    210a:	fc 01       	movw	r30, r24
    210c:	20 81       	ld	r18, Z
    210e:	26 31       	cpi	r18, 0x16	; 22
    2110:	89 f4       	brne	.+34     	; 0x2134 <nwkTxAckReceived+0x38>
    2112:	34 85       	ldd	r19, Z+12	; 0x0c
    2114:	29 81       	ldd	r18, Y+1	; 0x01
    2116:	32 13       	cpse	r19, r18
    2118:	0d c0       	rjmp	.+26     	; 0x2134 <nwkTxAckReceived+0x38>
    211a:	27 e1       	ldi	r18, 0x17	; 23
    211c:	20 83       	st	Z, r18
    211e:	2a 81       	ldd	r18, Y+2	; 0x02
    2120:	ea 57       	subi	r30, 0x7A	; 122
    2122:	ff 4f       	sbci	r31, 0xFF	; 255
    2124:	20 83       	st	Z, r18
    2126:	81 e0       	ldi	r24, 0x01	; 1
    2128:	0b c0       	rjmp	.+22     	; 0x2140 <nwkTxAckReceived+0x44>
    212a:	fc 01       	movw	r30, r24
    212c:	c7 81       	ldd	r28, Z+7	; 0x07
    212e:	d0 85       	ldd	r29, Z+8	; 0x08
    2130:	80 e0       	ldi	r24, 0x00	; 0
    2132:	90 e0       	ldi	r25, 0x00	; 0
    2134:	da d8       	rcall	.-3660   	; 0x12ea <nwkFrameNext>
    2136:	00 97       	sbiw	r24, 0x00	; 0
    2138:	41 f7       	brne	.-48     	; 0x210a <nwkTxAckReceived+0xe>
    213a:	80 e0       	ldi	r24, 0x00	; 0
    213c:	01 c0       	rjmp	.+2      	; 0x2140 <nwkTxAckReceived+0x44>
    213e:	80 e0       	ldi	r24, 0x00	; 0
    2140:	df 91       	pop	r29
    2142:	cf 91       	pop	r28
    2144:	08 95       	ret

00002146 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    2146:	22 e1       	ldi	r18, 0x12	; 18
    2148:	fc 01       	movw	r30, r24
    214a:	20 83       	st	Z, r18
    214c:	08 95       	ret

0000214e <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    214e:	e0 91 c6 09 	lds	r30, 0x09C6	; 0x8009c6 <nwkTxPhyActiveFrame>
    2152:	f0 91 c7 09 	lds	r31, 0x09C7	; 0x8009c7 <nwkTxPhyActiveFrame+0x1>

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    2156:	81 30       	cpi	r24, 0x01	; 1
    2158:	21 f0       	breq	.+8      	; 0x2162 <PHY_DataConf+0x14>
    215a:	48 f0       	brcs	.+18     	; 0x216e <PHY_DataConf+0x20>
    215c:	82 30       	cpi	r24, 0x02	; 2
    215e:	19 f0       	breq	.+6      	; 0x2166 <PHY_DataConf+0x18>
    2160:	04 c0       	rjmp	.+8      	; 0x216a <PHY_DataConf+0x1c>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    2162:	80 e2       	ldi	r24, 0x20	; 32
    2164:	05 c0       	rjmp	.+10     	; 0x2170 <PHY_DataConf+0x22>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    2166:	81 e2       	ldi	r24, 0x21	; 33
    2168:	03 c0       	rjmp	.+6      	; 0x2170 <PHY_DataConf+0x22>

	default:
		return NWK_ERROR_STATUS;
    216a:	81 e0       	ldi	r24, 0x01	; 1
    216c:	01 c0       	rjmp	.+2      	; 0x2170 <PHY_DataConf+0x22>
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    216e:	80 e0       	ldi	r24, 0x00	; 0

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    2170:	df 01       	movw	r26, r30
    2172:	ad 57       	subi	r26, 0x7D	; 125
    2174:	bf 4f       	sbci	r27, 0xFF	; 255
    2176:	8c 93       	st	X, r24
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    2178:	85 e1       	ldi	r24, 0x15	; 21
    217a:	80 83       	st	Z, r24
	nwkTxPhyActiveFrame = NULL;
    217c:	10 92 c7 09 	sts	0x09C7, r1	; 0x8009c7 <nwkTxPhyActiveFrame+0x1>
    2180:	10 92 c6 09 	sts	0x09C6, r1	; 0x8009c6 <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    2184:	e9 ec       	ldi	r30, 0xC9	; 201
    2186:	fd e0       	ldi	r31, 0x0D	; 13
    2188:	86 a9       	ldd	r24, Z+54	; 0x36
    218a:	97 a9       	ldd	r25, Z+55	; 0x37
    218c:	01 97       	sbiw	r24, 0x01	; 1
    218e:	97 ab       	std	Z+55, r25	; 0x37
    2190:	86 ab       	std	Z+54, r24	; 0x36
    2192:	08 95       	ret

00002194 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    2194:	9f 92       	push	r9
    2196:	af 92       	push	r10
    2198:	bf 92       	push	r11
    219a:	cf 92       	push	r12
    219c:	df 92       	push	r13
    219e:	ef 92       	push	r14
    21a0:	ff 92       	push	r15
    21a2:	0f 93       	push	r16
    21a4:	1f 93       	push	r17
    21a6:	cf 93       	push	r28
    21a8:	df 93       	push	r29
	NwkFrame_t *frame = NULL;
    21aa:	c0 e0       	ldi	r28, 0x00	; 0
    21ac:	d0 e0       	ldi	r29, 0x00	; 0

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
				nwkTxPhyActiveFrame = frame;
				frame->state = NWK_TX_STATE_WAIT_CONF;
    21ae:	0f 2e       	mov	r0, r31
    21b0:	f4 e1       	ldi	r31, 0x14	; 20
    21b2:	af 2e       	mov	r10, r31
    21b4:	f0 2d       	mov	r31, r0
				PHY_DataReq(&(frame->size));
				nwkIb.lock++;
    21b6:	09 ec       	ldi	r16, 0xC9	; 201
    21b8:	1d e0       	ldi	r17, 0x0D	; 13
					SYS_TimerStart(&nwkTxAckWaitTimer);
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    21ba:	0f 2e       	mov	r0, r31
    21bc:	f7 e1       	ldi	r31, 0x17	; 23
    21be:	df 2e       	mov	r13, r31
    21c0:	f0 2d       	mov	r31, r0
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    21c2:	0f 2e       	mov	r0, r31
    21c4:	f6 e1       	ldi	r31, 0x16	; 22
    21c6:	9f 2e       	mov	r9, r31
    21c8:	f0 2d       	mov	r31, r0
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    21ca:	0f 2e       	mov	r0, r31
    21cc:	f5 e1       	ldi	r31, 0x15	; 21
    21ce:	ef 2e       	mov	r14, r31
    21d0:	f1 2c       	mov	r15, r1
    21d2:	f0 2d       	mov	r31, r0
		{
			if (frame->tx.timeout > 0) {
				frame->state = NWK_TX_STATE_WAIT_DELAY;
				SYS_TimerStart(&nwkTxDelayTimer);
			} else {
				frame->state = NWK_TX_STATE_SEND;
    21d4:	0f 2e       	mov	r0, r31
    21d6:	f3 e1       	ldi	r31, 0x13	; 19
    21d8:	cf 2e       	mov	r12, r31
    21da:	f0 2d       	mov	r31, r0
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    21dc:	0f 2e       	mov	r0, r31
    21de:	f1 e1       	ldi	r31, 0x11	; 17
    21e0:	bf 2e       	mov	r11, r31
    21e2:	f0 2d       	mov	r31, r0
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    21e4:	65 c0       	rjmp	.+202    	; 0x22b0 <nwkTxTaskHandler+0x11c>
		switch (frame->state) {
    21e6:	88 81       	ld	r24, Y
    21e8:	83 31       	cpi	r24, 0x13	; 19
    21ea:	f1 f0       	breq	.+60     	; 0x2228 <nwkTxTaskHandler+0x94>
    21ec:	28 f4       	brcc	.+10     	; 0x21f8 <nwkTxTaskHandler+0x64>
    21ee:	80 31       	cpi	r24, 0x10	; 16
    21f0:	49 f0       	breq	.+18     	; 0x2204 <nwkTxTaskHandler+0x70>
    21f2:	82 31       	cpi	r24, 0x12	; 18
    21f4:	59 f0       	breq	.+22     	; 0x220c <nwkTxTaskHandler+0x78>
    21f6:	5c c0       	rjmp	.+184    	; 0x22b0 <nwkTxTaskHandler+0x11c>
    21f8:	85 31       	cpi	r24, 0x15	; 21
    21fa:	61 f1       	breq	.+88     	; 0x2254 <nwkTxTaskHandler+0xc0>
    21fc:	87 31       	cpi	r24, 0x17	; 23
    21fe:	09 f4       	brne	.+2      	; 0x2202 <nwkTxTaskHandler+0x6e>
    2200:	48 c0       	rjmp	.+144    	; 0x2292 <nwkTxTaskHandler+0xfe>
    2202:	56 c0       	rjmp	.+172    	; 0x22b0 <nwkTxTaskHandler+0x11c>
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    2204:	61 e0       	ldi	r22, 0x01	; 1
    2206:	ce 01       	movw	r24, r28
    2208:	1f dd       	rcall	.-1474   	; 0x1c48 <nwkSecurityProcess>
		}
		break;
    220a:	52 c0       	rjmp	.+164    	; 0x22b0 <nwkTxTaskHandler+0x11c>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    220c:	fe 01       	movw	r30, r28
    220e:	ec 57       	subi	r30, 0x7C	; 124
    2210:	ff 4f       	sbci	r31, 0xFF	; 255
    2212:	80 81       	ld	r24, Z
    2214:	91 81       	ldd	r25, Z+1	; 0x01
    2216:	89 2b       	or	r24, r25
    2218:	29 f0       	breq	.+10     	; 0x2224 <nwkTxTaskHandler+0x90>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    221a:	b8 82       	st	Y, r11
				SYS_TimerStart(&nwkTxDelayTimer);
    221c:	8c ea       	ldi	r24, 0xAC	; 172
    221e:	99 e0       	ldi	r25, 0x09	; 9
    2220:	78 d2       	rcall	.+1264   	; 0x2712 <SYS_TimerStart>
    2222:	46 c0       	rjmp	.+140    	; 0x22b0 <nwkTxTaskHandler+0x11c>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    2224:	c8 82       	st	Y, r12
    2226:	44 c0       	rjmp	.+136    	; 0x22b0 <nwkTxTaskHandler+0x11c>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    2228:	80 91 c6 09 	lds	r24, 0x09C6	; 0x8009c6 <nwkTxPhyActiveFrame>
    222c:	90 91 c7 09 	lds	r25, 0x09C7	; 0x8009c7 <nwkTxPhyActiveFrame+0x1>
    2230:	89 2b       	or	r24, r25
    2232:	09 f0       	breq	.+2      	; 0x2236 <nwkTxTaskHandler+0xa2>
    2234:	3d c0       	rjmp	.+122    	; 0x22b0 <nwkTxTaskHandler+0x11c>
				nwkTxPhyActiveFrame = frame;
    2236:	d0 93 c7 09 	sts	0x09C7, r29	; 0x8009c7 <nwkTxPhyActiveFrame+0x1>
    223a:	c0 93 c6 09 	sts	0x09C6, r28	; 0x8009c6 <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    223e:	fe 01       	movw	r30, r28
    2240:	a1 92       	st	Z+, r10
				PHY_DataReq(&(frame->size));
    2242:	cf 01       	movw	r24, r30
    2244:	d1 d0       	rcall	.+418    	; 0x23e8 <PHY_DataReq>
				nwkIb.lock++;
    2246:	f8 01       	movw	r30, r16
    2248:	86 a9       	ldd	r24, Z+54	; 0x36
    224a:	97 a9       	ldd	r25, Z+55	; 0x37
    224c:	01 96       	adiw	r24, 0x01	; 1
    224e:	97 ab       	std	Z+55, r25	; 0x37
    2250:	86 ab       	std	Z+54, r24	; 0x36
    2252:	2e c0       	rjmp	.+92     	; 0x22b0 <nwkTxTaskHandler+0x11c>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    2254:	fe 01       	movw	r30, r28
    2256:	ed 57       	subi	r30, 0x7D	; 125
    2258:	ff 4f       	sbci	r31, 0xFF	; 255
    225a:	80 81       	ld	r24, Z
    225c:	81 11       	cpse	r24, r1
    225e:	17 c0       	rjmp	.+46     	; 0x228e <nwkTxTaskHandler+0xfa>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    2260:	2d 85       	ldd	r18, Y+13	; 0x0d
    2262:	3e 85       	ldd	r19, Y+14	; 0x0e
    2264:	f8 01       	movw	r30, r16
    2266:	80 81       	ld	r24, Z
    2268:	91 81       	ldd	r25, Z+1	; 0x01
    226a:	28 17       	cp	r18, r24
    226c:	39 07       	cpc	r19, r25
    226e:	69 f4       	brne	.+26     	; 0x228a <nwkTxTaskHandler+0xf6>
    2270:	8b 85       	ldd	r24, Y+11	; 0x0b
    2272:	80 ff       	sbrs	r24, 0
    2274:	0a c0       	rjmp	.+20     	; 0x228a <nwkTxTaskHandler+0xf6>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    2276:	98 82       	st	Y, r9
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    2278:	fe 01       	movw	r30, r28
    227a:	ec 57       	subi	r30, 0x7C	; 124
    227c:	ff 4f       	sbci	r31, 0xFF	; 255
    227e:	f1 82       	std	Z+1, r15	; 0x01
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    2280:	e0 82       	st	Z, r14
    2282:	89 eb       	ldi	r24, 0xB9	; 185
    2284:	99 e0       	ldi	r25, 0x09	; 9
    2286:	45 d2       	rcall	.+1162   	; 0x2712 <SYS_TimerStart>
    2288:	13 c0       	rjmp	.+38     	; 0x22b0 <nwkTxTaskHandler+0x11c>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    228a:	d8 82       	st	Y, r13
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    228c:	11 c0       	rjmp	.+34     	; 0x22b0 <nwkTxTaskHandler+0x11c>
    228e:	d8 82       	st	Y, r13
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    2290:	0f c0       	rjmp	.+30     	; 0x22b0 <nwkTxTaskHandler+0x11c>
    2292:	ce 01       	movw	r24, r28
    2294:	3f d9       	rcall	.-3458   	; 0x1514 <nwkRouteFrameSent>
#endif
			if (NULL == frame->tx.confirm) {
    2296:	fe 01       	movw	r30, r28
    2298:	e9 57       	subi	r30, 0x79	; 121
    229a:	ff 4f       	sbci	r31, 0xFF	; 255
    229c:	01 90       	ld	r0, Z+
    229e:	f0 81       	ld	r31, Z
    22a0:	e0 2d       	mov	r30, r0
    22a2:	30 97       	sbiw	r30, 0x00	; 0
				nwkFrameFree(frame);
    22a4:	19 f4       	brne	.+6      	; 0x22ac <nwkTxTaskHandler+0x118>
    22a6:	ce 01       	movw	r24, r28
    22a8:	16 d8       	rcall	.-4052   	; 0x12d6 <nwkFrameFree>
			} else {
				frame->tx.confirm(frame);
    22aa:	02 c0       	rjmp	.+4      	; 0x22b0 <nwkTxTaskHandler+0x11c>
    22ac:	ce 01       	movw	r24, r28
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    22ae:	19 95       	eicall
    22b0:	ce 01       	movw	r24, r28
    22b2:	1b d8       	rcall	.-4042   	; 0x12ea <nwkFrameNext>
    22b4:	ec 01       	movw	r28, r24
    22b6:	89 2b       	or	r24, r25
    22b8:	09 f0       	breq	.+2      	; 0x22bc <nwkTxTaskHandler+0x128>
    22ba:	95 cf       	rjmp	.-214    	; 0x21e6 <nwkTxTaskHandler+0x52>

		default:
			break;
		}
	}
}
    22bc:	df 91       	pop	r29
    22be:	cf 91       	pop	r28
    22c0:	1f 91       	pop	r17
    22c2:	0f 91       	pop	r16
    22c4:	ff 90       	pop	r15
    22c6:	ef 90       	pop	r14
    22c8:	df 90       	pop	r13
    22ca:	cf 90       	pop	r12
    22cc:	bf 90       	pop	r11
    22ce:	af 90       	pop	r10
    22d0:	9f 90       	pop	r9
    22d2:	08 95       	ret

000022d4 <phySetChannel>:
	IEEE_ADDR_2_REG = *ptr_to_reg++;
	IEEE_ADDR_3_REG = *ptr_to_reg++;
	IEEE_ADDR_4_REG = *ptr_to_reg++;
	IEEE_ADDR_5_REG = *ptr_to_reg++;
	IEEE_ADDR_6_REG = *ptr_to_reg++;
	IEEE_ADDR_7_REG = *ptr_to_reg;
    22d4:	80 91 c8 09 	lds	r24, 0x09C8	; 0x8009c8 <phyBand>
    22d8:	98 2f       	mov	r25, r24
    22da:	9f 70       	andi	r25, 0x0F	; 15
    22dc:	e4 e5       	ldi	r30, 0x54	; 84
    22de:	f1 e0       	ldi	r31, 0x01	; 1
    22e0:	80 81       	ld	r24, Z
    22e2:	80 7f       	andi	r24, 0xF0	; 240
    22e4:	89 2b       	or	r24, r25
    22e6:	80 83       	st	Z, r24
    22e8:	80 91 c8 09 	lds	r24, 0x09C8	; 0x8009c8 <phyBand>
    22ec:	88 23       	and	r24, r24
    22ee:	29 f0       	breq	.+10     	; 0x22fa <phySetChannel+0x26>
    22f0:	80 91 c9 09 	lds	r24, 0x09C9	; 0x8009c9 <phyChannel>
    22f4:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <__TEXT_REGION_LENGTH__+0x7c0153>
    22f8:	08 95       	ret
    22fa:	80 91 c9 09 	lds	r24, 0x09C9	; 0x8009c9 <phyChannel>
    22fe:	98 2f       	mov	r25, r24
    2300:	9f 71       	andi	r25, 0x1F	; 31
    2302:	e8 e4       	ldi	r30, 0x48	; 72
    2304:	f1 e0       	ldi	r31, 0x01	; 1
    2306:	80 81       	ld	r24, Z
    2308:	80 7e       	andi	r24, 0xE0	; 224
    230a:	89 2b       	or	r24, r25
    230c:	80 83       	st	Z, r24
    230e:	08 95       	ret

00002310 <phyTrxSetState>:
    2310:	a2 e4       	ldi	r26, 0x42	; 66
    2312:	b1 e0       	ldi	r27, 0x01	; 1
    2314:	23 e0       	ldi	r18, 0x03	; 3
    2316:	e1 e4       	ldi	r30, 0x41	; 65
    2318:	f1 e0       	ldi	r31, 0x01	; 1
    231a:	2c 93       	st	X, r18
    231c:	90 81       	ld	r25, Z
    231e:	9f 71       	andi	r25, 0x1F	; 31
    2320:	98 30       	cpi	r25, 0x08	; 8
    2322:	d9 f7       	brne	.-10     	; 0x231a <phyTrxSetState+0xa>
    2324:	a2 e4       	ldi	r26, 0x42	; 66
    2326:	b1 e0       	ldi	r27, 0x01	; 1
    2328:	e1 e4       	ldi	r30, 0x41	; 65
    232a:	f1 e0       	ldi	r31, 0x01	; 1
    232c:	8c 93       	st	X, r24
    232e:	90 81       	ld	r25, Z
    2330:	9f 71       	andi	r25, 0x1F	; 31
    2332:	89 13       	cpse	r24, r25
    2334:	fb cf       	rjmp	.-10     	; 0x232c <phyTrxSetState+0x1c>
    2336:	08 95       	ret

00002338 <phySetRxState>:
    2338:	88 e0       	ldi	r24, 0x08	; 8
    233a:	ea df       	rcall	.-44     	; 0x2310 <phyTrxSetState>
    233c:	8f ef       	ldi	r24, 0xFF	; 255
    233e:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x7c014f>
    2342:	80 91 ca 09 	lds	r24, 0x09CA	; 0x8009ca <phyRxState>
    2346:	88 23       	and	r24, r24
    2348:	11 f0       	breq	.+4      	; 0x234e <phySetRxState+0x16>
    234a:	86 e1       	ldi	r24, 0x16	; 22
    234c:	e1 cf       	rjmp	.-62     	; 0x2310 <phyTrxSetState>
    234e:	08 95       	ret

00002350 <PHY_Init>:
    2350:	60 e4       	ldi	r22, 0x40	; 64
    2352:	81 e0       	ldi	r24, 0x01	; 1
    2354:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2358:	e9 e3       	ldi	r30, 0x39	; 57
    235a:	f1 e0       	ldi	r31, 0x01	; 1
    235c:	80 81       	ld	r24, Z
    235e:	81 60       	ori	r24, 0x01	; 1
    2360:	80 83       	st	Z, r24
    2362:	10 92 ca 09 	sts	0x09CA, r1	; 0x8009ca <phyRxState>
    2366:	10 92 c8 09 	sts	0x09C8, r1	; 0x8009c8 <phyBand>
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	80 93 4b 0a 	sts	0x0A4B, r24	; 0x800a4b <phyState>
    2370:	88 e0       	ldi	r24, 0x08	; 8
    2372:	ce df       	rcall	.-100    	; 0x2310 <phyTrxSetState>
    2374:	8b ee       	ldi	r24, 0xEB	; 235
    2376:	80 93 56 01 	sts	0x0156, r24	; 0x800156 <__TEXT_REGION_LENGTH__+0x7c0156>
    237a:	ec e4       	ldi	r30, 0x4C	; 76
    237c:	f1 e0       	ldi	r31, 0x01	; 1
    237e:	80 81       	ld	r24, Z
    2380:	80 68       	ori	r24, 0x80	; 128
    2382:	80 83       	st	Z, r24
    2384:	08 95       	ret

00002386 <PHY_SetRxState>:
    2386:	80 93 ca 09 	sts	0x09CA, r24	; 0x8009ca <phyRxState>
    238a:	d6 cf       	rjmp	.-84     	; 0x2338 <phySetRxState>
    238c:	08 95       	ret

0000238e <PHY_SetChannel>:
    238e:	80 93 c9 09 	sts	0x09C9, r24	; 0x8009c9 <phyChannel>
    2392:	a0 cf       	rjmp	.-192    	; 0x22d4 <phySetChannel>
    2394:	08 95       	ret

00002396 <PHY_SetPanId>:
    2396:	cf 93       	push	r28
    2398:	df 93       	push	r29
    239a:	1f 92       	push	r1
    239c:	1f 92       	push	r1
    239e:	cd b7       	in	r28, 0x3d	; 61
    23a0:	de b7       	in	r29, 0x3e	; 62
    23a2:	9a 83       	std	Y+2, r25	; 0x02
    23a4:	89 83       	std	Y+1, r24	; 0x01
    23a6:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <__TEXT_REGION_LENGTH__+0x7c0162>
    23aa:	8a 81       	ldd	r24, Y+2	; 0x02
    23ac:	80 93 63 01 	sts	0x0163, r24	; 0x800163 <__TEXT_REGION_LENGTH__+0x7c0163>
    23b0:	0f 90       	pop	r0
    23b2:	0f 90       	pop	r0
    23b4:	df 91       	pop	r29
    23b6:	cf 91       	pop	r28
    23b8:	08 95       	ret

000023ba <PHY_SetShortAddr>:
    23ba:	cf 93       	push	r28
    23bc:	df 93       	push	r29
    23be:	1f 92       	push	r1
    23c0:	1f 92       	push	r1
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	9a 83       	std	Y+2, r25	; 0x02
    23c8:	89 83       	std	Y+1, r24	; 0x01
    23ca:	80 93 60 01 	sts	0x0160, r24	; 0x800160 <__TEXT_REGION_LENGTH__+0x7c0160>
    23ce:	8a 81       	ldd	r24, Y+2	; 0x02
    23d0:	80 93 61 01 	sts	0x0161, r24	; 0x800161 <__TEXT_REGION_LENGTH__+0x7c0161>
    23d4:	99 81       	ldd	r25, Y+1	; 0x01
    23d6:	8a 81       	ldd	r24, Y+2	; 0x02
    23d8:	89 0f       	add	r24, r25
    23da:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <__TEXT_REGION_LENGTH__+0x7c016d>
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	df 91       	pop	r29
    23e4:	cf 91       	pop	r28
    23e6:	08 95       	ret

000023e8 <PHY_DataReq>:
    23e8:	cf 93       	push	r28
    23ea:	df 93       	push	r29
    23ec:	ec 01       	movw	r28, r24
    23ee:	89 e1       	ldi	r24, 0x19	; 25
    23f0:	8f df       	rcall	.-226    	; 0x2310 <phyTrxSetState>
    23f2:	8f ef       	ldi	r24, 0xFF	; 255
    23f4:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <__TEXT_REGION_LENGTH__+0x7c014f>
    23f8:	88 81       	ld	r24, Y
    23fa:	8e 5f       	subi	r24, 0xFE	; 254
    23fc:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <__TEXT_REGION_LENGTH__+0x7c0180>
    2400:	88 81       	ld	r24, Y
    2402:	88 23       	and	r24, r24
    2404:	81 f0       	breq	.+32     	; 0x2426 <PHY_DataReq+0x3e>
    2406:	20 e0       	ldi	r18, 0x00	; 0
    2408:	82 2f       	mov	r24, r18
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	fc 01       	movw	r30, r24
    240e:	ef 57       	subi	r30, 0x7F	; 127
    2410:	fe 4f       	sbci	r31, 0xFE	; 254
    2412:	de 01       	movw	r26, r28
    2414:	a8 0f       	add	r26, r24
    2416:	b9 1f       	adc	r27, r25
    2418:	11 96       	adiw	r26, 0x01	; 1
    241a:	8c 91       	ld	r24, X
    241c:	80 83       	st	Z, r24
    241e:	2f 5f       	subi	r18, 0xFF	; 255
    2420:	88 81       	ld	r24, Y
    2422:	28 17       	cp	r18, r24
    2424:	88 f3       	brcs	.-30     	; 0x2408 <PHY_DataReq+0x20>
    2426:	83 e0       	ldi	r24, 0x03	; 3
    2428:	80 93 4b 0a 	sts	0x0A4B, r24	; 0x800a4b <phyState>
    242c:	82 e0       	ldi	r24, 0x02	; 2
    242e:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x7c0142>
    2432:	df 91       	pop	r29
    2434:	cf 91       	pop	r28
    2436:	08 95       	ret

00002438 <PHY_EncryptReq>:
    2438:	cf 93       	push	r28
    243a:	df 93       	push	r29
    243c:	ec 01       	movw	r28, r24
    243e:	cb 01       	movw	r24, r22
    2440:	40 e0       	ldi	r20, 0x00	; 0
    2442:	60 e0       	ldi	r22, 0x00	; 0
    2444:	51 d6       	rcall	.+3234   	; 0x30e8 <sal_aes_setup>
    2446:	ce 01       	movw	r24, r28
    2448:	39 d6       	rcall	.+3186   	; 0x30bc <sal_aes_exec>
    244a:	ce 01       	movw	r24, r28
    244c:	db d6       	rcall	.+3510   	; 0x3204 <sal_aes_read>
    244e:	df 91       	pop	r29
    2450:	cf 91       	pop	r28
    2452:	08 95       	ret

00002454 <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    2454:	1f 93       	push	r17
    2456:	cf 93       	push	r28
    2458:	df 93       	push	r29
    245a:	00 d0       	rcall	.+0      	; 0x245c <PHY_TaskHandler+0x8>
    245c:	1f 92       	push	r1
    245e:	1f 92       	push	r1
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
	if (PHY_STATE_SLEEP == phyState) {
    2464:	80 91 4b 0a 	lds	r24, 0x0A4B	; 0x800a4b <phyState>
    2468:	82 30       	cpi	r24, 0x02	; 2
    246a:	09 f4       	brne	.+2      	; 0x246e <PHY_TaskHandler+0x1a>
    246c:	65 c0       	rjmp	.+202    	; 0x2538 <PHY_TaskHandler+0xe4>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    246e:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <__TEXT_REGION_LENGTH__+0x7c014f>
    2472:	83 ff       	sbrs	r24, 3
    2474:	3e c0       	rjmp	.+124    	; 0x24f2 <PHY_TaskHandler+0x9e>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    2476:	a0 91 7b 01 	lds	r26, 0x017B	; 0x80017b <__TEXT_REGION_LENGTH__+0x7c017b>

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    247a:	6a 2f       	mov	r22, r26
    247c:	70 e0       	ldi	r23, 0x00	; 0
    247e:	ab 01       	movw	r20, r22
    2480:	4f 5f       	subi	r20, 0xFF	; 255
    2482:	5f 4f       	sbci	r21, 0xFF	; 255
    2484:	80 e0       	ldi	r24, 0x00	; 0
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	20 e0       	ldi	r18, 0x00	; 0
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    248a:	fc 01       	movw	r30, r24
    248c:	e0 58       	subi	r30, 0x80	; 128
    248e:	fe 4f       	sbci	r31, 0xFE	; 254
    2490:	30 81       	ld	r19, Z
    2492:	fc 01       	movw	r30, r24
    2494:	e5 53       	subi	r30, 0x35	; 53
    2496:	f6 4f       	sbci	r31, 0xF6	; 246
    2498:	30 83       	st	Z, r19

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    249a:	2f 5f       	subi	r18, 0xFF	; 255
    249c:	82 2f       	mov	r24, r18
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	84 17       	cp	r24, r20
    24a2:	95 07       	cpc	r25, r21
    24a4:	94 f3       	brlt	.-28     	; 0x248a <PHY_TaskHandler+0x36>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    24a6:	8b ec       	ldi	r24, 0xCB	; 203
    24a8:	99 e0       	ldi	r25, 0x09	; 9
    24aa:	9a 83       	std	Y+2, r25	; 0x02
    24ac:	89 83       	std	Y+1, r24	; 0x01
		ind.size = size - PHY_CRC_SIZE;
    24ae:	a2 50       	subi	r26, 0x02	; 2
    24b0:	ab 83       	std	Y+3, r26	; 0x03
		ind.lqi  = phyRxBuffer[size];
    24b2:	fb 01       	movw	r30, r22
    24b4:	e5 53       	subi	r30, 0x35	; 53
    24b6:	f6 4f       	sbci	r31, 0xF6	; 246
    24b8:	80 81       	ld	r24, Z
    24ba:	8c 83       	std	Y+4, r24	; 0x04
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    24bc:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <__TEXT_REGION_LENGTH__+0x7c0147>
    24c0:	8a 55       	subi	r24, 0x5A	; 90
    24c2:	8d 83       	std	Y+5, r24	; 0x05
		PHY_DataInd(&ind);
    24c4:	ce 01       	movw	r24, r28
    24c6:	01 96       	adiw	r24, 0x01	; 1
    24c8:	32 d9       	rcall	.-3484   	; 0x172e <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    24ca:	e1 e4       	ldi	r30, 0x41	; 65
    24cc:	f1 e0       	ldi	r31, 0x01	; 1
    24ce:	80 81       	ld	r24, Z
    24d0:	8f 71       	andi	r24, 0x1F	; 31
    24d2:	86 31       	cpi	r24, 0x16	; 22
    24d4:	e1 f7       	brne	.-8      	; 0x24ce <PHY_TaskHandler+0x7a>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    24d6:	ef e4       	ldi	r30, 0x4F	; 79
    24d8:	f1 e0       	ldi	r31, 0x01	; 1
    24da:	80 81       	ld	r24, Z
    24dc:	88 60       	ori	r24, 0x08	; 8
    24de:	80 83       	st	Z, r24
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    24e0:	ec e4       	ldi	r30, 0x4C	; 76
    24e2:	f1 e0       	ldi	r31, 0x01	; 1
    24e4:	80 81       	ld	r24, Z
    24e6:	8f 77       	andi	r24, 0x7F	; 127
    24e8:	80 83       	st	Z, r24
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    24ea:	80 81       	ld	r24, Z
    24ec:	80 68       	ori	r24, 0x80	; 128
    24ee:	80 83       	st	Z, r24
    24f0:	23 c0       	rjmp	.+70     	; 0x2538 <PHY_TaskHandler+0xe4>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    24f2:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <__TEXT_REGION_LENGTH__+0x7c014f>
    24f6:	86 ff       	sbrs	r24, 6
    24f8:	1f c0       	rjmp	.+62     	; 0x2538 <PHY_TaskHandler+0xe4>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    24fa:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <__TEXT_REGION_LENGTH__+0x7c0141>
    24fe:	8f 71       	andi	r24, 0x1F	; 31
    2500:	89 31       	cpi	r24, 0x19	; 25
    2502:	a9 f4       	brne	.+42     	; 0x252e <PHY_TaskHandler+0xda>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    2504:	10 91 42 01 	lds	r17, 0x0142	; 0x800142 <__TEXT_REGION_LENGTH__+0x7c0142>
    2508:	12 95       	swap	r17
    250a:	16 95       	lsr	r17
    250c:	17 70       	andi	r17, 0x07	; 7

			if (TRAC_STATUS_SUCCESS == status) {
    250e:	49 f0       	breq	.+18     	; 0x2522 <PHY_TaskHandler+0xce>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    2510:	13 30       	cpi	r17, 0x03	; 3
    2512:	21 f0       	breq	.+8      	; 0x251c <PHY_TaskHandler+0xc8>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
    2514:	15 30       	cpi	r17, 0x05	; 5
    2516:	21 f0       	breq	.+8      	; 0x2520 <PHY_TaskHandler+0xcc>
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
    2518:	13 e0       	ldi	r17, 0x03	; 3
    251a:	03 c0       	rjmp	.+6      	; 0x2522 <PHY_TaskHandler+0xce>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    251c:	11 e0       	ldi	r17, 0x01	; 1
    251e:	01 c0       	rjmp	.+2      	; 0x2522 <PHY_TaskHandler+0xce>
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    2520:	12 e0       	ldi	r17, 0x02	; 2
    2522:	0a df       	rcall	.-492    	; 0x2338 <phySetRxState>
			phyState = PHY_STATE_IDLE;
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	80 93 4b 0a 	sts	0x0A4B, r24	; 0x800a4b <phyState>

			PHY_DataConf(status);
    252a:	81 2f       	mov	r24, r17
    252c:	10 de       	rcall	.-992    	; 0x214e <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    252e:	ef e4       	ldi	r30, 0x4F	; 79
    2530:	f1 e0       	ldi	r31, 0x01	; 1
    2532:	80 81       	ld	r24, Z
    2534:	80 64       	ori	r24, 0x40	; 64
    2536:	80 83       	st	Z, r24
	}
}
    2538:	0f 90       	pop	r0
    253a:	0f 90       	pop	r0
    253c:	0f 90       	pop	r0
    253e:	0f 90       	pop	r0
    2540:	0f 90       	pop	r0
    2542:	df 91       	pop	r29
    2544:	cf 91       	pop	r28
    2546:	1f 91       	pop	r17
    2548:	08 95       	ret

0000254a <SYS_Init>:

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
	SYS_TimerInit();
    254a:	7b d0       	rcall	.+246    	; 0x2642 <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    254c:	b6 d5       	rcall	.+2924   	; 0x30ba <sal_init>
#endif
	PHY_Init();
    254e:	00 df       	rcall	.-512    	; 0x2350 <PHY_Init>
    2550:	0c 94 02 08 	jmp	0x1004	; 0x1004 <NWK_Init>
	NWK_Init();
    2554:	08 95       	ret

00002556 <SYS_TaskHandler>:
    2556:	7e df       	rcall	.-260    	; 0x2454 <PHY_TaskHandler>
/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
	PHY_TaskHandler();
	NWK_TaskHandler();
    2558:	0e 94 31 08 	call	0x1062	; 0x1062 <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    255c:	e5 c0       	rjmp	.+458    	; 0x2728 <SYS_TimerTaskHandler>
    255e:	08 95       	ret

00002560 <SYS_EncryptReq>:
/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    2560:	6b df       	rcall	.-298    	; 0x2438 <PHY_EncryptReq>
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    2562:	81 cb       	rjmp	.-2302   	; 0x1c66 <SYS_EncryptConf>
    2564:	08 95       	ret

00002566 <placeTimer>:
    2566:	0f 93       	push	r16
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    2568:	1f 93       	push	r17
    256a:	cf 93       	push	r28
    256c:	df 93       	push	r29
    256e:	ec 01       	movw	r28, r24
	if (timers) {
    2570:	80 91 4c 0a 	lds	r24, 0x0A4C	; 0x800a4c <timers>
    2574:	90 91 4d 0a 	lds	r25, 0x0A4D	; 0x800a4d <timers+0x1>
    2578:	00 97       	sbiw	r24, 0x00	; 0
    257a:	09 f4       	brne	.+2      	; 0x257e <placeTimer+0x18>
    257c:	45 c0       	rjmp	.+138    	; 0x2608 <placeTimer+0xa2>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    257e:	4e 81       	ldd	r20, Y+6	; 0x06
    2580:	5f 81       	ldd	r21, Y+7	; 0x07
    2582:	68 85       	ldd	r22, Y+8	; 0x08
    2584:	79 85       	ldd	r23, Y+9	; 0x09

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    2586:	fc 01       	movw	r30, r24
    2588:	02 81       	ldd	r16, Z+2	; 0x02
    258a:	13 81       	ldd	r17, Z+3	; 0x03
    258c:	24 81       	ldd	r18, Z+4	; 0x04
    258e:	35 81       	ldd	r19, Z+5	; 0x05
    2590:	40 17       	cp	r20, r16
    2592:	51 07       	cpc	r21, r17
    2594:	62 07       	cpc	r22, r18
    2596:	73 07       	cpc	r23, r19
    2598:	60 f0       	brcs	.+24     	; 0x25b2 <placeTimer+0x4c>
    259a:	dc 01       	movw	r26, r24
    259c:	17 c0       	rjmp	.+46     	; 0x25cc <placeTimer+0x66>
    259e:	02 81       	ldd	r16, Z+2	; 0x02
    25a0:	13 81       	ldd	r17, Z+3	; 0x03
    25a2:	24 81       	ldd	r18, Z+4	; 0x04
    25a4:	35 81       	ldd	r19, Z+5	; 0x05
    25a6:	40 17       	cp	r20, r16
    25a8:	51 07       	cpc	r21, r17
    25aa:	62 07       	cpc	r22, r18
    25ac:	73 07       	cpc	r23, r19
    25ae:	68 f4       	brcc	.+26     	; 0x25ca <placeTimer+0x64>
    25b0:	03 c0       	rjmp	.+6      	; 0x25b8 <placeTimer+0x52>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    25b2:	fc 01       	movw	r30, r24
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    25b4:	a0 e0       	ldi	r26, 0x00	; 0
    25b6:	b0 e0       	ldi	r27, 0x00	; 0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    25b8:	04 1b       	sub	r16, r20
    25ba:	15 0b       	sbc	r17, r21
    25bc:	26 0b       	sbc	r18, r22
    25be:	37 0b       	sbc	r19, r23
    25c0:	02 83       	std	Z+2, r16	; 0x02
    25c2:	13 83       	std	Z+3, r17	; 0x03
    25c4:	24 83       	std	Z+4, r18	; 0x04
    25c6:	35 83       	std	Z+5, r19	; 0x05
				break;
    25c8:	0a c0       	rjmp	.+20     	; 0x25de <placeTimer+0x78>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    25ca:	df 01       	movw	r26, r30
			if (timeout < t->timeout) {
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    25cc:	40 1b       	sub	r20, r16
    25ce:	51 0b       	sbc	r21, r17
    25d0:	62 0b       	sbc	r22, r18
    25d2:	73 0b       	sbc	r23, r19
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    25d4:	ed 91       	ld	r30, X+
    25d6:	fc 91       	ld	r31, X
    25d8:	11 97       	sbiw	r26, 0x01	; 1
    25da:	30 97       	sbiw	r30, 0x00	; 0
    25dc:	01 f7       	brne	.-64     	; 0x259e <placeTimer+0x38>
			}

			prev = t;
		}

		timer->timeout = timeout;
    25de:	4a 83       	std	Y+2, r20	; 0x02
    25e0:	5b 83       	std	Y+3, r21	; 0x03
    25e2:	6c 83       	std	Y+4, r22	; 0x04
    25e4:	7d 83       	std	Y+5, r23	; 0x05

		if (prev) {
    25e6:	10 97       	sbiw	r26, 0x00	; 0
    25e8:	41 f0       	breq	.+16     	; 0x25fa <placeTimer+0x94>
			timer->next = prev->next;
    25ea:	8d 91       	ld	r24, X+
    25ec:	9c 91       	ld	r25, X
    25ee:	11 97       	sbiw	r26, 0x01	; 1
    25f0:	99 83       	std	Y+1, r25	; 0x01
    25f2:	88 83       	st	Y, r24
			prev->next = timer;
    25f4:	cd 93       	st	X+, r28
    25f6:	dc 93       	st	X, r29
    25f8:	15 c0       	rjmp	.+42     	; 0x2624 <placeTimer+0xbe>
		} else {
			timer->next = timers;
    25fa:	99 83       	std	Y+1, r25	; 0x01
    25fc:	88 83       	st	Y, r24
			timers = timer;
    25fe:	d0 93 4d 0a 	sts	0x0A4D, r29	; 0x800a4d <timers+0x1>
    2602:	c0 93 4c 0a 	sts	0x0A4C, r28	; 0x800a4c <timers>
    2606:	0e c0       	rjmp	.+28     	; 0x2624 <placeTimer+0xbe>
		}
	} else {
		timer->next = NULL;
    2608:	19 82       	std	Y+1, r1	; 0x01
    260a:	18 82       	st	Y, r1
		timer->timeout = timer->interval;
    260c:	8e 81       	ldd	r24, Y+6	; 0x06
    260e:	9f 81       	ldd	r25, Y+7	; 0x07
    2610:	a8 85       	ldd	r26, Y+8	; 0x08
    2612:	b9 85       	ldd	r27, Y+9	; 0x09
    2614:	8a 83       	std	Y+2, r24	; 0x02
    2616:	9b 83       	std	Y+3, r25	; 0x03
    2618:	ac 83       	std	Y+4, r26	; 0x04
    261a:	bd 83       	std	Y+5, r27	; 0x05
		timers = timer;
    261c:	d0 93 4d 0a 	sts	0x0A4D, r29	; 0x800a4d <timers+0x1>
    2620:	c0 93 4c 0a 	sts	0x0A4C, r28	; 0x800a4c <timers>
	}
}
    2624:	df 91       	pop	r29
    2626:	cf 91       	pop	r28
    2628:	1f 91       	pop	r17
    262a:	0f 91       	pop	r16
    262c:	08 95       	ret

0000262e <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
	SysTimerIrqCount++;
    262e:	80 91 01 0e 	lds	r24, 0x0E01	; 0x800e01 <SysTimerIrqCount>
    2632:	8f 5f       	subi	r24, 0xFF	; 255
    2634:	80 93 01 0e 	sts	0x0E01, r24	; 0x800e01 <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    2638:	80 e1       	ldi	r24, 0x10	; 16
    263a:	97 e2       	ldi	r25, 0x27	; 39
    263c:	0c 94 c8 01 	jmp	0x390	; 0x390 <common_tc_delay>
    2640:	08 95       	ret

00002642 <SYS_TimerInit>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
	SysTimerIrqCount = 0;
    2642:	10 92 01 0e 	sts	0x0E01, r1	; 0x800e01 <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    2646:	87 e1       	ldi	r24, 0x17	; 23
    2648:	93 e1       	ldi	r25, 0x13	; 19
    264a:	0e 94 8b 02 	call	0x516	; 0x516 <set_common_tc_expiry_callback>
	common_tc_init();
    264e:	0e 94 3d 02 	call	0x47a	; 0x47a <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    2652:	80 e1       	ldi	r24, 0x10	; 16
    2654:	97 e2       	ldi	r25, 0x27	; 39
    2656:	0e 94 c8 01 	call	0x390	; 0x390 <common_tc_delay>
	timers = NULL;
    265a:	10 92 4d 0a 	sts	0x0A4D, r1	; 0x800a4d <timers+0x1>
    265e:	10 92 4c 0a 	sts	0x0A4C, r1	; 0x800a4c <timers>
    2662:	08 95       	ret

00002664 <SYS_TimerStop>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    2664:	cf 93       	push	r28
    2666:	df 93       	push	r29
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2668:	a0 91 4c 0a 	lds	r26, 0x0A4C	; 0x800a4c <timers>
    266c:	b0 91 4d 0a 	lds	r27, 0x0A4D	; 0x800a4d <timers+0x1>
    2670:	10 97       	sbiw	r26, 0x00	; 0
    2672:	91 f1       	breq	.+100    	; 0x26d8 <SYS_TimerStop+0x74>
		if (t == timer) {
    2674:	a8 17       	cp	r26, r24
    2676:	b9 07       	cpc	r27, r25
    2678:	51 f5       	brne	.+84     	; 0x26ce <SYS_TimerStop+0x6a>
    267a:	0a c0       	rjmp	.+20     	; 0x2690 <SYS_TimerStop+0x2c>
    267c:	8e 17       	cp	r24, r30
    267e:	9f 07       	cpc	r25, r31
    2680:	29 f5       	brne	.+74     	; 0x26cc <SYS_TimerStop+0x68>
			if (prev) {
    2682:	10 97       	sbiw	r26, 0x00	; 0
    2684:	31 f0       	breq	.+12     	; 0x2692 <SYS_TimerStop+0x2e>
				prev->next = t->next;
    2686:	20 81       	ld	r18, Z
    2688:	31 81       	ldd	r19, Z+1	; 0x01
    268a:	2d 93       	st	X+, r18
    268c:	3c 93       	st	X, r19
    268e:	07 c0       	rjmp	.+14     	; 0x269e <SYS_TimerStop+0x3a>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2690:	fc 01       	movw	r30, r24
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    2692:	20 81       	ld	r18, Z
    2694:	31 81       	ldd	r19, Z+1	; 0x01
    2696:	30 93 4d 0a 	sts	0x0A4D, r19	; 0x800a4d <timers+0x1>
    269a:	20 93 4c 0a 	sts	0x0A4C, r18	; 0x800a4c <timers>
			}

			if (t->next) {
    269e:	01 90       	ld	r0, Z+
    26a0:	f0 81       	ld	r31, Z
    26a2:	e0 2d       	mov	r30, r0
    26a4:	30 97       	sbiw	r30, 0x00	; 0
    26a6:	c1 f0       	breq	.+48     	; 0x26d8 <SYS_TimerStop+0x74>
				t->next->timeout += timer->timeout;
    26a8:	42 81       	ldd	r20, Z+2	; 0x02
    26aa:	53 81       	ldd	r21, Z+3	; 0x03
    26ac:	64 81       	ldd	r22, Z+4	; 0x04
    26ae:	75 81       	ldd	r23, Z+5	; 0x05
    26b0:	ec 01       	movw	r28, r24
    26b2:	8a 81       	ldd	r24, Y+2	; 0x02
    26b4:	9b 81       	ldd	r25, Y+3	; 0x03
    26b6:	ac 81       	ldd	r26, Y+4	; 0x04
    26b8:	bd 81       	ldd	r27, Y+5	; 0x05
    26ba:	84 0f       	add	r24, r20
    26bc:	95 1f       	adc	r25, r21
    26be:	a6 1f       	adc	r26, r22
    26c0:	b7 1f       	adc	r27, r23
    26c2:	82 83       	std	Z+2, r24	; 0x02
    26c4:	93 83       	std	Z+3, r25	; 0x03
    26c6:	a4 83       	std	Z+4, r26	; 0x04
    26c8:	b5 83       	std	Z+5, r27	; 0x05
    26ca:	06 c0       	rjmp	.+12     	; 0x26d8 <SYS_TimerStop+0x74>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    26cc:	df 01       	movw	r26, r30
    26ce:	ed 91       	ld	r30, X+
    26d0:	fc 91       	ld	r31, X
    26d2:	11 97       	sbiw	r26, 0x01	; 1
    26d4:	30 97       	sbiw	r30, 0x00	; 0
    26d6:	91 f6       	brne	.-92     	; 0x267c <SYS_TimerStop+0x18>
			break;
		}

		prev = t;
	}
}
    26d8:	df 91       	pop	r29
    26da:	cf 91       	pop	r28
    26dc:	08 95       	ret

000026de <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    26de:	e0 91 4c 0a 	lds	r30, 0x0A4C	; 0x800a4c <timers>
    26e2:	f0 91 4d 0a 	lds	r31, 0x0A4D	; 0x800a4d <timers+0x1>
    26e6:	30 97       	sbiw	r30, 0x00	; 0
    26e8:	71 f0       	breq	.+28     	; 0x2706 <SYS_TimerStarted+0x28>
		if (t == timer) {
    26ea:	e8 17       	cp	r30, r24
    26ec:	f9 07       	cpc	r31, r25
    26ee:	21 f4       	brne	.+8      	; 0x26f8 <SYS_TimerStarted+0x1a>
    26f0:	0c c0       	rjmp	.+24     	; 0x270a <SYS_TimerStarted+0x2c>
    26f2:	8e 17       	cp	r24, r30
    26f4:	9f 07       	cpc	r25, r31
    26f6:	59 f0       	breq	.+22     	; 0x270e <SYS_TimerStarted+0x30>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    26f8:	01 90       	ld	r0, Z+
    26fa:	f0 81       	ld	r31, Z
    26fc:	e0 2d       	mov	r30, r0
    26fe:	30 97       	sbiw	r30, 0x00	; 0
    2700:	c1 f7       	brne	.-16     	; 0x26f2 <SYS_TimerStarted+0x14>
		if (t == timer) {
			return true;
		}
	}
	return false;
    2702:	80 e0       	ldi	r24, 0x00	; 0
    2704:	08 95       	ret
    2706:	80 e0       	ldi	r24, 0x00	; 0
    2708:	08 95       	ret
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    270a:	81 e0       	ldi	r24, 0x01	; 1
    270c:	08 95       	ret
    270e:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	return false;
}
    2710:	08 95       	ret

00002712 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    2712:	cf 93       	push	r28
    2714:	df 93       	push	r29
    2716:	ec 01       	movw	r28, r24
	if (!SYS_TimerStarted(timer)) {
    2718:	e2 df       	rcall	.-60     	; 0x26de <SYS_TimerStarted>
    271a:	81 11       	cpse	r24, r1
    271c:	02 c0       	rjmp	.+4      	; 0x2722 <SYS_TimerStart+0x10>
		placeTimer(timer);
    271e:	ce 01       	movw	r24, r28
    2720:	22 df       	rcall	.-444    	; 0x2566 <placeTimer>
	}
}
    2722:	df 91       	pop	r29
    2724:	cf 91       	pop	r28
    2726:	08 95       	ret

00002728 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    2728:	cf 92       	push	r12
    272a:	df 92       	push	r13
    272c:	ef 92       	push	r14
    272e:	ff 92       	push	r15
    2730:	0f 93       	push	r16
    2732:	1f 93       	push	r17
    2734:	cf 93       	push	r28
    2736:	df 93       	push	r29
    2738:	1f 92       	push	r1
    273a:	cd b7       	in	r28, 0x3d	; 61
    273c:	de b7       	in	r29, 0x3e	; 62
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    273e:	80 91 01 0e 	lds	r24, 0x0E01	; 0x800e01 <SysTimerIrqCount>
    2742:	88 23       	and	r24, r24
    2744:	09 f4       	brne	.+2      	; 0x2748 <SYS_TimerTaskHandler+0x20>
    2746:	53 c0       	rjmp	.+166    	; 0x27ee <SYS_TimerTaskHandler+0xc6>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2748:	8f b7       	in	r24, 0x3f	; 63
    274a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    274c:	f8 94       	cli
	return flags;
    274e:	89 81       	ldd	r24, Y+1	; 0x01
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    2750:	c0 90 01 0e 	lds	r12, 0x0E01	; 0x800e01 <SysTimerIrqCount>
	SysTimerIrqCount = 0;
    2754:	10 92 01 0e 	sts	0x0E01, r1	; 0x800e01 <SysTimerIrqCount>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2758:	8f bf       	out	0x3f, r24	; 63
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    275a:	d1 2c       	mov	r13, r1
    275c:	e1 2c       	mov	r14, r1
    275e:	f1 2c       	mov	r15, r1
    2760:	cc 0c       	add	r12, r12
    2762:	dd 1c       	adc	r13, r13
    2764:	ee 1c       	adc	r14, r14
    2766:	ff 1c       	adc	r15, r15
    2768:	d7 01       	movw	r26, r14
    276a:	c6 01       	movw	r24, r12
    276c:	88 0f       	add	r24, r24
    276e:	99 1f       	adc	r25, r25
    2770:	aa 1f       	adc	r26, r26
    2772:	bb 1f       	adc	r27, r27
    2774:	88 0f       	add	r24, r24
    2776:	99 1f       	adc	r25, r25
    2778:	aa 1f       	adc	r26, r26
    277a:	bb 1f       	adc	r27, r27
    277c:	c8 0e       	add	r12, r24
    277e:	d9 1e       	adc	r13, r25
    2780:	ea 1e       	adc	r14, r26
    2782:	fb 1e       	adc	r15, r27

	while (timers && (timers->timeout <= elapsed)) {
    2784:	1b c0       	rjmp	.+54     	; 0x27bc <SYS_TimerTaskHandler+0x94>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    2786:	c8 1a       	sub	r12, r24
    2788:	d9 0a       	sbc	r13, r25
    278a:	ea 0a       	sbc	r14, r26
    278c:	fb 0a       	sbc	r15, r27
		timers = timers->next;
    278e:	d8 01       	movw	r26, r16
    2790:	8d 91       	ld	r24, X+
    2792:	9c 91       	ld	r25, X
    2794:	11 97       	sbiw	r26, 0x01	; 1
    2796:	90 93 4d 0a 	sts	0x0A4D, r25	; 0x800a4d <timers+0x1>
    279a:	80 93 4c 0a 	sts	0x0A4C, r24	; 0x800a4c <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    279e:	1a 96       	adiw	r26, 0x0a	; 10
    27a0:	8c 91       	ld	r24, X
    27a2:	81 30       	cpi	r24, 0x01	; 1
    27a4:	11 f4       	brne	.+4      	; 0x27aa <SYS_TimerTaskHandler+0x82>
			placeTimer(timer);
    27a6:	c8 01       	movw	r24, r16
    27a8:	de de       	rcall	.-580    	; 0x2566 <placeTimer>
		}

		if (timer->handler) {
    27aa:	d8 01       	movw	r26, r16
    27ac:	1b 96       	adiw	r26, 0x0b	; 11
    27ae:	ed 91       	ld	r30, X+
    27b0:	fc 91       	ld	r31, X
    27b2:	1c 97       	sbiw	r26, 0x0c	; 12
    27b4:	30 97       	sbiw	r30, 0x00	; 0
    27b6:	11 f0       	breq	.+4      	; 0x27bc <SYS_TimerTaskHandler+0x94>
			timer->handler(timer);
    27b8:	c8 01       	movw	r24, r16
    27ba:	19 95       	eicall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    27bc:	00 91 4c 0a 	lds	r16, 0x0A4C	; 0x800a4c <timers>
    27c0:	10 91 4d 0a 	lds	r17, 0x0A4D	; 0x800a4d <timers+0x1>
    27c4:	01 15       	cp	r16, r1
    27c6:	11 05       	cpc	r17, r1
    27c8:	91 f0       	breq	.+36     	; 0x27ee <SYS_TimerTaskHandler+0xc6>
    27ca:	f8 01       	movw	r30, r16
    27cc:	82 81       	ldd	r24, Z+2	; 0x02
    27ce:	93 81       	ldd	r25, Z+3	; 0x03
    27d0:	a4 81       	ldd	r26, Z+4	; 0x04
    27d2:	b5 81       	ldd	r27, Z+5	; 0x05
    27d4:	c8 16       	cp	r12, r24
    27d6:	d9 06       	cpc	r13, r25
    27d8:	ea 06       	cpc	r14, r26
    27da:	fb 06       	cpc	r15, r27
    27dc:	a0 f6       	brcc	.-88     	; 0x2786 <SYS_TimerTaskHandler+0x5e>
			timer->handler(timer);
		}
	}

	if (timers) {
		timers->timeout -= elapsed;
    27de:	8c 19       	sub	r24, r12
    27e0:	9d 09       	sbc	r25, r13
    27e2:	ae 09       	sbc	r26, r14
    27e4:	bf 09       	sbc	r27, r15
    27e6:	82 83       	std	Z+2, r24	; 0x02
    27e8:	93 83       	std	Z+3, r25	; 0x03
    27ea:	a4 83       	std	Z+4, r26	; 0x04
    27ec:	b5 83       	std	Z+5, r27	; 0x05
	}
}
    27ee:	0f 90       	pop	r0
    27f0:	df 91       	pop	r29
    27f2:	cf 91       	pop	r28
    27f4:	1f 91       	pop	r17
    27f6:	0f 91       	pop	r16
    27f8:	ff 90       	pop	r15
    27fa:	ef 90       	pop	r14
    27fc:	df 90       	pop	r13
    27fe:	cf 90       	pop	r12
    2800:	08 95       	ret

00002802 <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
	tmr_ovf_callback();
    2802:	0c 94 44 02 	jmp	0x488	; 0x488 <tmr_ovf_callback>
    2806:	08 95       	ret

00002808 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
	tmr_cca_callback();
    2808:	0c 94 7c 02 	jmp	0x4f8	; 0x4f8 <tmr_cca_callback>
    280c:	08 95       	ret

0000280e <tmr_read_count>:
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		return TCNT1;
    280e:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7c0084>
    2812:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7c0085>
/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
	return tc_read_count(TIMER);
}
    2816:	08 95       	ret

00002818 <tmr_disable_cc_interrupt>:
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
    2818:	ef e6       	ldi	r30, 0x6F	; 111
    281a:	f0 e0       	ldi	r31, 0x00	; 0
    281c:	80 81       	ld	r24, Z
    281e:	8d 7f       	andi	r24, 0xFD	; 253
    2820:	80 83       	st	Z, r24
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
    2822:	b1 9a       	sbi	0x16, 1	; 22
    2824:	08 95       	ret

00002826 <tmr_enable_cc_interrupt>:
    2826:	b1 9a       	sbi	0x16, 1	; 22
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
    2828:	ef e6       	ldi	r30, 0x6F	; 111
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	80 81       	ld	r24, Z
    282e:	82 60       	ori	r24, 0x02	; 2
    2830:	80 83       	st	Z, r24
    2832:	08 95       	ret

00002834 <tmr_disable_ovf_interrupt>:
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
    2834:	ef e6       	ldi	r30, 0x6F	; 111
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	80 81       	ld	r24, Z
    283a:	81 60       	ori	r24, 0x01	; 1
    283c:	80 83       	st	Z, r24
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
    283e:	b0 9a       	sbi	0x16, 0	; 22
    2840:	08 95       	ret

00002842 <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
	tc_disable(TIMER);
    2842:	80 e8       	ldi	r24, 0x80	; 128
    2844:	90 e0       	ldi	r25, 0x00	; 0
    2846:	82 c3       	rjmp	.+1796   	; 0x2f4c <tc_disable>
    2848:	08 95       	ret

0000284a <tmr_write_cmpreg>:
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
	uint8_t *reg = (uint8_t *)tc;
	*(reg + channel_index + 1) |=  (value >> 8);
    284a:	e9 e8       	ldi	r30, 0x89	; 137
    284c:	f0 e0       	ldi	r31, 0x00	; 0
    284e:	20 81       	ld	r18, Z
    2850:	92 2b       	or	r25, r18
    2852:	90 83       	st	Z, r25
	*(reg + channel_index) |=  value;
    2854:	e8 e8       	ldi	r30, 0x88	; 136
    2856:	f0 e0       	ldi	r31, 0x00	; 0
    2858:	90 81       	ld	r25, Z
    285a:	89 2b       	or	r24, r25
    285c:	80 83       	st	Z, r24
    285e:	08 95       	ret

00002860 <save_cpu_interrupt>:
}

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    2860:	cf 93       	push	r28
    2862:	df 93       	push	r29
    2864:	1f 92       	push	r1
    2866:	cd b7       	in	r28, 0x3d	; 61
    2868:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    286a:	8f b7       	in	r24, 0x3f	; 63
    286c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    286e:	f8 94       	cli
	return flags;
    2870:	89 81       	ldd	r24, Y+1	; 0x01
	return cpu_irq_save();
}
    2872:	0f 90       	pop	r0
    2874:	df 91       	pop	r29
    2876:	cf 91       	pop	r28
    2878:	08 95       	ret

0000287a <restore_cpu_interrupt>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    287a:	8f bf       	out	0x3f, r24	; 63
    287c:	08 95       	ret

0000287e <tmr_init>:
}

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    287e:	cf 93       	push	r28
    2880:	df 93       	push	r29
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    2882:	80 e8       	ldi	r24, 0x80	; 128
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	eb d2       	rcall	.+1494   	; 0x2e5e <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    2888:	61 e0       	ldi	r22, 0x01	; 1
    288a:	74 e1       	ldi	r23, 0x14	; 20
    288c:	80 e8       	ldi	r24, 0x80	; 128
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	d4 d3       	rcall	.+1960   	; 0x303a <tc_set_overflow_interrupt_callback>
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
    2892:	cf e6       	ldi	r28, 0x6F	; 111
    2894:	d0 e0       	ldi	r29, 0x00	; 0
    2896:	88 81       	ld	r24, Y
    2898:	81 60       	ori	r24, 0x01	; 1
    289a:	88 83       	st	Y, r24
 */
static void configure_tc_callback(volatile void *timer)
{
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    289c:	64 e0       	ldi	r22, 0x04	; 4
    289e:	74 e1       	ldi	r23, 0x14	; 20
    28a0:	80 e8       	ldi	r24, 0x80	; 128
    28a2:	90 e0       	ldi	r25, 0x00	; 0
    28a4:	ea d3       	rcall	.+2004   	; 0x307a <tc_set_compa_interrupt_callback>
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
    28a6:	88 81       	ld	r24, Y
    28a8:	8d 7f       	andi	r24, 0xFD	; 253
    28aa:	88 83       	st	Y, r24
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
    28ac:	e1 e8       	ldi	r30, 0x81	; 129
    28ae:	f0 e0       	ldi	r31, 0x00	; 0
    28b0:	80 81       	ld	r24, Z
    28b2:	81 60       	ori	r24, 0x01	; 1
    28b4:	80 83       	st	Z, r24
	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;

	return timer_multiplier;
}
    28b6:	88 e0       	ldi	r24, 0x08	; 8
    28b8:	df 91       	pop	r29
    28ba:	cf 91       	pop	r28
    28bc:	08 95       	ret

000028be <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    28be:	1f 92       	push	r1
    28c0:	0f 92       	push	r0
    28c2:	0f b6       	in	r0, 0x3f	; 63
    28c4:	0f 92       	push	r0
    28c6:	11 24       	eor	r1, r1
    28c8:	0b b6       	in	r0, 0x3b	; 59
    28ca:	0f 92       	push	r0
    28cc:	2f 93       	push	r18
    28ce:	3f 93       	push	r19
    28d0:	4f 93       	push	r20
    28d2:	5f 93       	push	r21
    28d4:	6f 93       	push	r22
    28d6:	7f 93       	push	r23
    28d8:	8f 93       	push	r24
    28da:	9f 93       	push	r25
    28dc:	af 93       	push	r26
    28de:	bf 93       	push	r27
    28e0:	ef 93       	push	r30
    28e2:	ff 93       	push	r31
	if (tc_tccr1_ovf_callback) {
    28e4:	e0 91 6c 0a 	lds	r30, 0x0A6C	; 0x800a6c <tc_tccr1_ovf_callback>
    28e8:	f0 91 6d 0a 	lds	r31, 0x0A6D	; 0x800a6d <tc_tccr1_ovf_callback+0x1>
    28ec:	30 97       	sbiw	r30, 0x00	; 0
    28ee:	09 f0       	breq	.+2      	; 0x28f2 <__vector_20+0x34>
		tc_tccr1_ovf_callback();
    28f0:	19 95       	eicall
	}
}
    28f2:	ff 91       	pop	r31
    28f4:	ef 91       	pop	r30
    28f6:	bf 91       	pop	r27
    28f8:	af 91       	pop	r26
    28fa:	9f 91       	pop	r25
    28fc:	8f 91       	pop	r24
    28fe:	7f 91       	pop	r23
    2900:	6f 91       	pop	r22
    2902:	5f 91       	pop	r21
    2904:	4f 91       	pop	r20
    2906:	3f 91       	pop	r19
    2908:	2f 91       	pop	r18
    290a:	0f 90       	pop	r0
    290c:	0b be       	out	0x3b, r0	; 59
    290e:	0f 90       	pop	r0
    2910:	0f be       	out	0x3f, r0	; 63
    2912:	0f 90       	pop	r0
    2914:	1f 90       	pop	r1
    2916:	18 95       	reti

00002918 <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    2918:	1f 92       	push	r1
    291a:	0f 92       	push	r0
    291c:	0f b6       	in	r0, 0x3f	; 63
    291e:	0f 92       	push	r0
    2920:	11 24       	eor	r1, r1
    2922:	0b b6       	in	r0, 0x3b	; 59
    2924:	0f 92       	push	r0
    2926:	2f 93       	push	r18
    2928:	3f 93       	push	r19
    292a:	4f 93       	push	r20
    292c:	5f 93       	push	r21
    292e:	6f 93       	push	r22
    2930:	7f 93       	push	r23
    2932:	8f 93       	push	r24
    2934:	9f 93       	push	r25
    2936:	af 93       	push	r26
    2938:	bf 93       	push	r27
    293a:	ef 93       	push	r30
    293c:	ff 93       	push	r31
	if (tc_tccr1_compa_callback) {
    293e:	e0 91 6a 0a 	lds	r30, 0x0A6A	; 0x800a6a <tc_tccr1_compa_callback>
    2942:	f0 91 6b 0a 	lds	r31, 0x0A6B	; 0x800a6b <tc_tccr1_compa_callback+0x1>
    2946:	30 97       	sbiw	r30, 0x00	; 0
    2948:	09 f0       	breq	.+2      	; 0x294c <__vector_17+0x34>
		tc_tccr1_compa_callback();
    294a:	19 95       	eicall
	}
}
    294c:	ff 91       	pop	r31
    294e:	ef 91       	pop	r30
    2950:	bf 91       	pop	r27
    2952:	af 91       	pop	r26
    2954:	9f 91       	pop	r25
    2956:	8f 91       	pop	r24
    2958:	7f 91       	pop	r23
    295a:	6f 91       	pop	r22
    295c:	5f 91       	pop	r21
    295e:	4f 91       	pop	r20
    2960:	3f 91       	pop	r19
    2962:	2f 91       	pop	r18
    2964:	0f 90       	pop	r0
    2966:	0b be       	out	0x3b, r0	; 59
    2968:	0f 90       	pop	r0
    296a:	0f be       	out	0x3f, r0	; 63
    296c:	0f 90       	pop	r0
    296e:	1f 90       	pop	r1
    2970:	18 95       	reti

00002972 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    2972:	1f 92       	push	r1
    2974:	0f 92       	push	r0
    2976:	0f b6       	in	r0, 0x3f	; 63
    2978:	0f 92       	push	r0
    297a:	11 24       	eor	r1, r1
    297c:	0b b6       	in	r0, 0x3b	; 59
    297e:	0f 92       	push	r0
    2980:	2f 93       	push	r18
    2982:	3f 93       	push	r19
    2984:	4f 93       	push	r20
    2986:	5f 93       	push	r21
    2988:	6f 93       	push	r22
    298a:	7f 93       	push	r23
    298c:	8f 93       	push	r24
    298e:	9f 93       	push	r25
    2990:	af 93       	push	r26
    2992:	bf 93       	push	r27
    2994:	ef 93       	push	r30
    2996:	ff 93       	push	r31
	if (tc_tccr1_compb_callback) {
    2998:	e0 91 68 0a 	lds	r30, 0x0A68	; 0x800a68 <tc_tccr1_compb_callback>
    299c:	f0 91 69 0a 	lds	r31, 0x0A69	; 0x800a69 <tc_tccr1_compb_callback+0x1>
    29a0:	30 97       	sbiw	r30, 0x00	; 0
    29a2:	09 f0       	breq	.+2      	; 0x29a6 <__vector_18+0x34>
		tc_tccr1_compb_callback();
    29a4:	19 95       	eicall
	}
}
    29a6:	ff 91       	pop	r31
    29a8:	ef 91       	pop	r30
    29aa:	bf 91       	pop	r27
    29ac:	af 91       	pop	r26
    29ae:	9f 91       	pop	r25
    29b0:	8f 91       	pop	r24
    29b2:	7f 91       	pop	r23
    29b4:	6f 91       	pop	r22
    29b6:	5f 91       	pop	r21
    29b8:	4f 91       	pop	r20
    29ba:	3f 91       	pop	r19
    29bc:	2f 91       	pop	r18
    29be:	0f 90       	pop	r0
    29c0:	0b be       	out	0x3b, r0	; 59
    29c2:	0f 90       	pop	r0
    29c4:	0f be       	out	0x3f, r0	; 63
    29c6:	0f 90       	pop	r0
    29c8:	1f 90       	pop	r1
    29ca:	18 95       	reti

000029cc <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    29cc:	1f 92       	push	r1
    29ce:	0f 92       	push	r0
    29d0:	0f b6       	in	r0, 0x3f	; 63
    29d2:	0f 92       	push	r0
    29d4:	11 24       	eor	r1, r1
    29d6:	0b b6       	in	r0, 0x3b	; 59
    29d8:	0f 92       	push	r0
    29da:	2f 93       	push	r18
    29dc:	3f 93       	push	r19
    29de:	4f 93       	push	r20
    29e0:	5f 93       	push	r21
    29e2:	6f 93       	push	r22
    29e4:	7f 93       	push	r23
    29e6:	8f 93       	push	r24
    29e8:	9f 93       	push	r25
    29ea:	af 93       	push	r26
    29ec:	bf 93       	push	r27
    29ee:	ef 93       	push	r30
    29f0:	ff 93       	push	r31
	if (tc_tccr1_compc_callback) {
    29f2:	e0 91 66 0a 	lds	r30, 0x0A66	; 0x800a66 <tc_tccr1_compc_callback>
    29f6:	f0 91 67 0a 	lds	r31, 0x0A67	; 0x800a67 <tc_tccr1_compc_callback+0x1>
    29fa:	30 97       	sbiw	r30, 0x00	; 0
    29fc:	09 f0       	breq	.+2      	; 0x2a00 <__vector_19+0x34>
		tc_tccr1_compc_callback();
    29fe:	19 95       	eicall
	}
}
    2a00:	ff 91       	pop	r31
    2a02:	ef 91       	pop	r30
    2a04:	bf 91       	pop	r27
    2a06:	af 91       	pop	r26
    2a08:	9f 91       	pop	r25
    2a0a:	8f 91       	pop	r24
    2a0c:	7f 91       	pop	r23
    2a0e:	6f 91       	pop	r22
    2a10:	5f 91       	pop	r21
    2a12:	4f 91       	pop	r20
    2a14:	3f 91       	pop	r19
    2a16:	2f 91       	pop	r18
    2a18:	0f 90       	pop	r0
    2a1a:	0b be       	out	0x3b, r0	; 59
    2a1c:	0f 90       	pop	r0
    2a1e:	0f be       	out	0x3f, r0	; 63
    2a20:	0f 90       	pop	r0
    2a22:	1f 90       	pop	r1
    2a24:	18 95       	reti

00002a26 <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    2a26:	1f 92       	push	r1
    2a28:	0f 92       	push	r0
    2a2a:	0f b6       	in	r0, 0x3f	; 63
    2a2c:	0f 92       	push	r0
    2a2e:	11 24       	eor	r1, r1
    2a30:	0b b6       	in	r0, 0x3b	; 59
    2a32:	0f 92       	push	r0
    2a34:	2f 93       	push	r18
    2a36:	3f 93       	push	r19
    2a38:	4f 93       	push	r20
    2a3a:	5f 93       	push	r21
    2a3c:	6f 93       	push	r22
    2a3e:	7f 93       	push	r23
    2a40:	8f 93       	push	r24
    2a42:	9f 93       	push	r25
    2a44:	af 93       	push	r26
    2a46:	bf 93       	push	r27
    2a48:	ef 93       	push	r30
    2a4a:	ff 93       	push	r31
	if (tc_tccr3_ovf_callback) {
    2a4c:	e0 91 64 0a 	lds	r30, 0x0A64	; 0x800a64 <tc_tccr3_ovf_callback>
    2a50:	f0 91 65 0a 	lds	r31, 0x0A65	; 0x800a65 <tc_tccr3_ovf_callback+0x1>
    2a54:	30 97       	sbiw	r30, 0x00	; 0
    2a56:	09 f0       	breq	.+2      	; 0x2a5a <__vector_35+0x34>
		tc_tccr3_ovf_callback();
    2a58:	19 95       	eicall
	}
}
    2a5a:	ff 91       	pop	r31
    2a5c:	ef 91       	pop	r30
    2a5e:	bf 91       	pop	r27
    2a60:	af 91       	pop	r26
    2a62:	9f 91       	pop	r25
    2a64:	8f 91       	pop	r24
    2a66:	7f 91       	pop	r23
    2a68:	6f 91       	pop	r22
    2a6a:	5f 91       	pop	r21
    2a6c:	4f 91       	pop	r20
    2a6e:	3f 91       	pop	r19
    2a70:	2f 91       	pop	r18
    2a72:	0f 90       	pop	r0
    2a74:	0b be       	out	0x3b, r0	; 59
    2a76:	0f 90       	pop	r0
    2a78:	0f be       	out	0x3f, r0	; 63
    2a7a:	0f 90       	pop	r0
    2a7c:	1f 90       	pop	r1
    2a7e:	18 95       	reti

00002a80 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    2a80:	1f 92       	push	r1
    2a82:	0f 92       	push	r0
    2a84:	0f b6       	in	r0, 0x3f	; 63
    2a86:	0f 92       	push	r0
    2a88:	11 24       	eor	r1, r1
    2a8a:	0b b6       	in	r0, 0x3b	; 59
    2a8c:	0f 92       	push	r0
    2a8e:	2f 93       	push	r18
    2a90:	3f 93       	push	r19
    2a92:	4f 93       	push	r20
    2a94:	5f 93       	push	r21
    2a96:	6f 93       	push	r22
    2a98:	7f 93       	push	r23
    2a9a:	8f 93       	push	r24
    2a9c:	9f 93       	push	r25
    2a9e:	af 93       	push	r26
    2aa0:	bf 93       	push	r27
    2aa2:	ef 93       	push	r30
    2aa4:	ff 93       	push	r31
	if (tc_tccr3_compa_callback) {
    2aa6:	e0 91 62 0a 	lds	r30, 0x0A62	; 0x800a62 <tc_tccr3_compa_callback>
    2aaa:	f0 91 63 0a 	lds	r31, 0x0A63	; 0x800a63 <tc_tccr3_compa_callback+0x1>
    2aae:	30 97       	sbiw	r30, 0x00	; 0
    2ab0:	09 f0       	breq	.+2      	; 0x2ab4 <__vector_32+0x34>
		tc_tccr3_compa_callback();
    2ab2:	19 95       	eicall
	}
}
    2ab4:	ff 91       	pop	r31
    2ab6:	ef 91       	pop	r30
    2ab8:	bf 91       	pop	r27
    2aba:	af 91       	pop	r26
    2abc:	9f 91       	pop	r25
    2abe:	8f 91       	pop	r24
    2ac0:	7f 91       	pop	r23
    2ac2:	6f 91       	pop	r22
    2ac4:	5f 91       	pop	r21
    2ac6:	4f 91       	pop	r20
    2ac8:	3f 91       	pop	r19
    2aca:	2f 91       	pop	r18
    2acc:	0f 90       	pop	r0
    2ace:	0b be       	out	0x3b, r0	; 59
    2ad0:	0f 90       	pop	r0
    2ad2:	0f be       	out	0x3f, r0	; 63
    2ad4:	0f 90       	pop	r0
    2ad6:	1f 90       	pop	r1
    2ad8:	18 95       	reti

00002ada <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    2ada:	1f 92       	push	r1
    2adc:	0f 92       	push	r0
    2ade:	0f b6       	in	r0, 0x3f	; 63
    2ae0:	0f 92       	push	r0
    2ae2:	11 24       	eor	r1, r1
    2ae4:	0b b6       	in	r0, 0x3b	; 59
    2ae6:	0f 92       	push	r0
    2ae8:	2f 93       	push	r18
    2aea:	3f 93       	push	r19
    2aec:	4f 93       	push	r20
    2aee:	5f 93       	push	r21
    2af0:	6f 93       	push	r22
    2af2:	7f 93       	push	r23
    2af4:	8f 93       	push	r24
    2af6:	9f 93       	push	r25
    2af8:	af 93       	push	r26
    2afa:	bf 93       	push	r27
    2afc:	ef 93       	push	r30
    2afe:	ff 93       	push	r31
	if (tc_tccr3_compb_callback) {
    2b00:	e0 91 60 0a 	lds	r30, 0x0A60	; 0x800a60 <tc_tccr3_compb_callback>
    2b04:	f0 91 61 0a 	lds	r31, 0x0A61	; 0x800a61 <tc_tccr3_compb_callback+0x1>
    2b08:	30 97       	sbiw	r30, 0x00	; 0
    2b0a:	09 f0       	breq	.+2      	; 0x2b0e <__vector_33+0x34>
		tc_tccr3_compb_callback();
    2b0c:	19 95       	eicall
	}
}
    2b0e:	ff 91       	pop	r31
    2b10:	ef 91       	pop	r30
    2b12:	bf 91       	pop	r27
    2b14:	af 91       	pop	r26
    2b16:	9f 91       	pop	r25
    2b18:	8f 91       	pop	r24
    2b1a:	7f 91       	pop	r23
    2b1c:	6f 91       	pop	r22
    2b1e:	5f 91       	pop	r21
    2b20:	4f 91       	pop	r20
    2b22:	3f 91       	pop	r19
    2b24:	2f 91       	pop	r18
    2b26:	0f 90       	pop	r0
    2b28:	0b be       	out	0x3b, r0	; 59
    2b2a:	0f 90       	pop	r0
    2b2c:	0f be       	out	0x3f, r0	; 63
    2b2e:	0f 90       	pop	r0
    2b30:	1f 90       	pop	r1
    2b32:	18 95       	reti

00002b34 <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    2b34:	1f 92       	push	r1
    2b36:	0f 92       	push	r0
    2b38:	0f b6       	in	r0, 0x3f	; 63
    2b3a:	0f 92       	push	r0
    2b3c:	11 24       	eor	r1, r1
    2b3e:	0b b6       	in	r0, 0x3b	; 59
    2b40:	0f 92       	push	r0
    2b42:	2f 93       	push	r18
    2b44:	3f 93       	push	r19
    2b46:	4f 93       	push	r20
    2b48:	5f 93       	push	r21
    2b4a:	6f 93       	push	r22
    2b4c:	7f 93       	push	r23
    2b4e:	8f 93       	push	r24
    2b50:	9f 93       	push	r25
    2b52:	af 93       	push	r26
    2b54:	bf 93       	push	r27
    2b56:	ef 93       	push	r30
    2b58:	ff 93       	push	r31
	if (tc_tccr3_compc_callback) {
    2b5a:	e0 91 5e 0a 	lds	r30, 0x0A5E	; 0x800a5e <tc_tccr3_compc_callback>
    2b5e:	f0 91 5f 0a 	lds	r31, 0x0A5F	; 0x800a5f <tc_tccr3_compc_callback+0x1>
    2b62:	30 97       	sbiw	r30, 0x00	; 0
    2b64:	09 f0       	breq	.+2      	; 0x2b68 <__vector_34+0x34>
		tc_tccr3_compc_callback();
    2b66:	19 95       	eicall
	}
}
    2b68:	ff 91       	pop	r31
    2b6a:	ef 91       	pop	r30
    2b6c:	bf 91       	pop	r27
    2b6e:	af 91       	pop	r26
    2b70:	9f 91       	pop	r25
    2b72:	8f 91       	pop	r24
    2b74:	7f 91       	pop	r23
    2b76:	6f 91       	pop	r22
    2b78:	5f 91       	pop	r21
    2b7a:	4f 91       	pop	r20
    2b7c:	3f 91       	pop	r19
    2b7e:	2f 91       	pop	r18
    2b80:	0f 90       	pop	r0
    2b82:	0b be       	out	0x3b, r0	; 59
    2b84:	0f 90       	pop	r0
    2b86:	0f be       	out	0x3f, r0	; 63
    2b88:	0f 90       	pop	r0
    2b8a:	1f 90       	pop	r1
    2b8c:	18 95       	reti

00002b8e <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    2b8e:	1f 92       	push	r1
    2b90:	0f 92       	push	r0
    2b92:	0f b6       	in	r0, 0x3f	; 63
    2b94:	0f 92       	push	r0
    2b96:	11 24       	eor	r1, r1
    2b98:	0b b6       	in	r0, 0x3b	; 59
    2b9a:	0f 92       	push	r0
    2b9c:	2f 93       	push	r18
    2b9e:	3f 93       	push	r19
    2ba0:	4f 93       	push	r20
    2ba2:	5f 93       	push	r21
    2ba4:	6f 93       	push	r22
    2ba6:	7f 93       	push	r23
    2ba8:	8f 93       	push	r24
    2baa:	9f 93       	push	r25
    2bac:	af 93       	push	r26
    2bae:	bf 93       	push	r27
    2bb0:	ef 93       	push	r30
    2bb2:	ff 93       	push	r31
	if (tc_tccr4_ovf_callback) {
    2bb4:	e0 91 5c 0a 	lds	r30, 0x0A5C	; 0x800a5c <tc_tccr4_ovf_callback>
    2bb8:	f0 91 5d 0a 	lds	r31, 0x0A5D	; 0x800a5d <tc_tccr4_ovf_callback+0x1>
    2bbc:	30 97       	sbiw	r30, 0x00	; 0
    2bbe:	09 f0       	breq	.+2      	; 0x2bc2 <__vector_45+0x34>
		tc_tccr4_ovf_callback();
    2bc0:	19 95       	eicall
	}
}
    2bc2:	ff 91       	pop	r31
    2bc4:	ef 91       	pop	r30
    2bc6:	bf 91       	pop	r27
    2bc8:	af 91       	pop	r26
    2bca:	9f 91       	pop	r25
    2bcc:	8f 91       	pop	r24
    2bce:	7f 91       	pop	r23
    2bd0:	6f 91       	pop	r22
    2bd2:	5f 91       	pop	r21
    2bd4:	4f 91       	pop	r20
    2bd6:	3f 91       	pop	r19
    2bd8:	2f 91       	pop	r18
    2bda:	0f 90       	pop	r0
    2bdc:	0b be       	out	0x3b, r0	; 59
    2bde:	0f 90       	pop	r0
    2be0:	0f be       	out	0x3f, r0	; 63
    2be2:	0f 90       	pop	r0
    2be4:	1f 90       	pop	r1
    2be6:	18 95       	reti

00002be8 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    2be8:	1f 92       	push	r1
    2bea:	0f 92       	push	r0
    2bec:	0f b6       	in	r0, 0x3f	; 63
    2bee:	0f 92       	push	r0
    2bf0:	11 24       	eor	r1, r1
    2bf2:	0b b6       	in	r0, 0x3b	; 59
    2bf4:	0f 92       	push	r0
    2bf6:	2f 93       	push	r18
    2bf8:	3f 93       	push	r19
    2bfa:	4f 93       	push	r20
    2bfc:	5f 93       	push	r21
    2bfe:	6f 93       	push	r22
    2c00:	7f 93       	push	r23
    2c02:	8f 93       	push	r24
    2c04:	9f 93       	push	r25
    2c06:	af 93       	push	r26
    2c08:	bf 93       	push	r27
    2c0a:	ef 93       	push	r30
    2c0c:	ff 93       	push	r31
	if (tc_tccr4_compa_callback) {
    2c0e:	e0 91 5a 0a 	lds	r30, 0x0A5A	; 0x800a5a <tc_tccr4_compa_callback>
    2c12:	f0 91 5b 0a 	lds	r31, 0x0A5B	; 0x800a5b <tc_tccr4_compa_callback+0x1>
    2c16:	30 97       	sbiw	r30, 0x00	; 0
    2c18:	09 f0       	breq	.+2      	; 0x2c1c <__vector_42+0x34>
		tc_tccr4_compa_callback();
    2c1a:	19 95       	eicall
	}
}
    2c1c:	ff 91       	pop	r31
    2c1e:	ef 91       	pop	r30
    2c20:	bf 91       	pop	r27
    2c22:	af 91       	pop	r26
    2c24:	9f 91       	pop	r25
    2c26:	8f 91       	pop	r24
    2c28:	7f 91       	pop	r23
    2c2a:	6f 91       	pop	r22
    2c2c:	5f 91       	pop	r21
    2c2e:	4f 91       	pop	r20
    2c30:	3f 91       	pop	r19
    2c32:	2f 91       	pop	r18
    2c34:	0f 90       	pop	r0
    2c36:	0b be       	out	0x3b, r0	; 59
    2c38:	0f 90       	pop	r0
    2c3a:	0f be       	out	0x3f, r0	; 63
    2c3c:	0f 90       	pop	r0
    2c3e:	1f 90       	pop	r1
    2c40:	18 95       	reti

00002c42 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    2c42:	1f 92       	push	r1
    2c44:	0f 92       	push	r0
    2c46:	0f b6       	in	r0, 0x3f	; 63
    2c48:	0f 92       	push	r0
    2c4a:	11 24       	eor	r1, r1
    2c4c:	0b b6       	in	r0, 0x3b	; 59
    2c4e:	0f 92       	push	r0
    2c50:	2f 93       	push	r18
    2c52:	3f 93       	push	r19
    2c54:	4f 93       	push	r20
    2c56:	5f 93       	push	r21
    2c58:	6f 93       	push	r22
    2c5a:	7f 93       	push	r23
    2c5c:	8f 93       	push	r24
    2c5e:	9f 93       	push	r25
    2c60:	af 93       	push	r26
    2c62:	bf 93       	push	r27
    2c64:	ef 93       	push	r30
    2c66:	ff 93       	push	r31
	if (tc_tccr4_compb_callback) {
    2c68:	e0 91 58 0a 	lds	r30, 0x0A58	; 0x800a58 <tc_tccr4_compb_callback>
    2c6c:	f0 91 59 0a 	lds	r31, 0x0A59	; 0x800a59 <tc_tccr4_compb_callback+0x1>
    2c70:	30 97       	sbiw	r30, 0x00	; 0
    2c72:	09 f0       	breq	.+2      	; 0x2c76 <__vector_43+0x34>
		tc_tccr4_compb_callback();
    2c74:	19 95       	eicall
	}
}
    2c76:	ff 91       	pop	r31
    2c78:	ef 91       	pop	r30
    2c7a:	bf 91       	pop	r27
    2c7c:	af 91       	pop	r26
    2c7e:	9f 91       	pop	r25
    2c80:	8f 91       	pop	r24
    2c82:	7f 91       	pop	r23
    2c84:	6f 91       	pop	r22
    2c86:	5f 91       	pop	r21
    2c88:	4f 91       	pop	r20
    2c8a:	3f 91       	pop	r19
    2c8c:	2f 91       	pop	r18
    2c8e:	0f 90       	pop	r0
    2c90:	0b be       	out	0x3b, r0	; 59
    2c92:	0f 90       	pop	r0
    2c94:	0f be       	out	0x3f, r0	; 63
    2c96:	0f 90       	pop	r0
    2c98:	1f 90       	pop	r1
    2c9a:	18 95       	reti

00002c9c <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    2c9c:	1f 92       	push	r1
    2c9e:	0f 92       	push	r0
    2ca0:	0f b6       	in	r0, 0x3f	; 63
    2ca2:	0f 92       	push	r0
    2ca4:	11 24       	eor	r1, r1
    2ca6:	0b b6       	in	r0, 0x3b	; 59
    2ca8:	0f 92       	push	r0
    2caa:	2f 93       	push	r18
    2cac:	3f 93       	push	r19
    2cae:	4f 93       	push	r20
    2cb0:	5f 93       	push	r21
    2cb2:	6f 93       	push	r22
    2cb4:	7f 93       	push	r23
    2cb6:	8f 93       	push	r24
    2cb8:	9f 93       	push	r25
    2cba:	af 93       	push	r26
    2cbc:	bf 93       	push	r27
    2cbe:	ef 93       	push	r30
    2cc0:	ff 93       	push	r31
	if (tc_tccr4_compc_callback) {
    2cc2:	e0 91 56 0a 	lds	r30, 0x0A56	; 0x800a56 <tc_tccr4_compc_callback>
    2cc6:	f0 91 57 0a 	lds	r31, 0x0A57	; 0x800a57 <tc_tccr4_compc_callback+0x1>
    2cca:	30 97       	sbiw	r30, 0x00	; 0
    2ccc:	09 f0       	breq	.+2      	; 0x2cd0 <__vector_44+0x34>
		tc_tccr4_compc_callback();
    2cce:	19 95       	eicall
	}
}
    2cd0:	ff 91       	pop	r31
    2cd2:	ef 91       	pop	r30
    2cd4:	bf 91       	pop	r27
    2cd6:	af 91       	pop	r26
    2cd8:	9f 91       	pop	r25
    2cda:	8f 91       	pop	r24
    2cdc:	7f 91       	pop	r23
    2cde:	6f 91       	pop	r22
    2ce0:	5f 91       	pop	r21
    2ce2:	4f 91       	pop	r20
    2ce4:	3f 91       	pop	r19
    2ce6:	2f 91       	pop	r18
    2ce8:	0f 90       	pop	r0
    2cea:	0b be       	out	0x3b, r0	; 59
    2cec:	0f 90       	pop	r0
    2cee:	0f be       	out	0x3f, r0	; 63
    2cf0:	0f 90       	pop	r0
    2cf2:	1f 90       	pop	r1
    2cf4:	18 95       	reti

00002cf6 <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    2cf6:	1f 92       	push	r1
    2cf8:	0f 92       	push	r0
    2cfa:	0f b6       	in	r0, 0x3f	; 63
    2cfc:	0f 92       	push	r0
    2cfe:	11 24       	eor	r1, r1
    2d00:	0b b6       	in	r0, 0x3b	; 59
    2d02:	0f 92       	push	r0
    2d04:	2f 93       	push	r18
    2d06:	3f 93       	push	r19
    2d08:	4f 93       	push	r20
    2d0a:	5f 93       	push	r21
    2d0c:	6f 93       	push	r22
    2d0e:	7f 93       	push	r23
    2d10:	8f 93       	push	r24
    2d12:	9f 93       	push	r25
    2d14:	af 93       	push	r26
    2d16:	bf 93       	push	r27
    2d18:	ef 93       	push	r30
    2d1a:	ff 93       	push	r31
	if (tc_tccr5_ovf_callback) {
    2d1c:	e0 91 54 0a 	lds	r30, 0x0A54	; 0x800a54 <tc_tccr5_ovf_callback>
    2d20:	f0 91 55 0a 	lds	r31, 0x0A55	; 0x800a55 <tc_tccr5_ovf_callback+0x1>
    2d24:	30 97       	sbiw	r30, 0x00	; 0
    2d26:	09 f0       	breq	.+2      	; 0x2d2a <__vector_50+0x34>
		tc_tccr5_ovf_callback();
    2d28:	19 95       	eicall
	}
}
    2d2a:	ff 91       	pop	r31
    2d2c:	ef 91       	pop	r30
    2d2e:	bf 91       	pop	r27
    2d30:	af 91       	pop	r26
    2d32:	9f 91       	pop	r25
    2d34:	8f 91       	pop	r24
    2d36:	7f 91       	pop	r23
    2d38:	6f 91       	pop	r22
    2d3a:	5f 91       	pop	r21
    2d3c:	4f 91       	pop	r20
    2d3e:	3f 91       	pop	r19
    2d40:	2f 91       	pop	r18
    2d42:	0f 90       	pop	r0
    2d44:	0b be       	out	0x3b, r0	; 59
    2d46:	0f 90       	pop	r0
    2d48:	0f be       	out	0x3f, r0	; 63
    2d4a:	0f 90       	pop	r0
    2d4c:	1f 90       	pop	r1
    2d4e:	18 95       	reti

00002d50 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    2d50:	1f 92       	push	r1
    2d52:	0f 92       	push	r0
    2d54:	0f b6       	in	r0, 0x3f	; 63
    2d56:	0f 92       	push	r0
    2d58:	11 24       	eor	r1, r1
    2d5a:	0b b6       	in	r0, 0x3b	; 59
    2d5c:	0f 92       	push	r0
    2d5e:	2f 93       	push	r18
    2d60:	3f 93       	push	r19
    2d62:	4f 93       	push	r20
    2d64:	5f 93       	push	r21
    2d66:	6f 93       	push	r22
    2d68:	7f 93       	push	r23
    2d6a:	8f 93       	push	r24
    2d6c:	9f 93       	push	r25
    2d6e:	af 93       	push	r26
    2d70:	bf 93       	push	r27
    2d72:	ef 93       	push	r30
    2d74:	ff 93       	push	r31
	if (tc_tccr5_compa_callback) {
    2d76:	e0 91 52 0a 	lds	r30, 0x0A52	; 0x800a52 <tc_tccr5_compa_callback>
    2d7a:	f0 91 53 0a 	lds	r31, 0x0A53	; 0x800a53 <tc_tccr5_compa_callback+0x1>
    2d7e:	30 97       	sbiw	r30, 0x00	; 0
    2d80:	09 f0       	breq	.+2      	; 0x2d84 <__vector_47+0x34>
		tc_tccr5_compa_callback();
    2d82:	19 95       	eicall
	}
}
    2d84:	ff 91       	pop	r31
    2d86:	ef 91       	pop	r30
    2d88:	bf 91       	pop	r27
    2d8a:	af 91       	pop	r26
    2d8c:	9f 91       	pop	r25
    2d8e:	8f 91       	pop	r24
    2d90:	7f 91       	pop	r23
    2d92:	6f 91       	pop	r22
    2d94:	5f 91       	pop	r21
    2d96:	4f 91       	pop	r20
    2d98:	3f 91       	pop	r19
    2d9a:	2f 91       	pop	r18
    2d9c:	0f 90       	pop	r0
    2d9e:	0b be       	out	0x3b, r0	; 59
    2da0:	0f 90       	pop	r0
    2da2:	0f be       	out	0x3f, r0	; 63
    2da4:	0f 90       	pop	r0
    2da6:	1f 90       	pop	r1
    2da8:	18 95       	reti

00002daa <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    2daa:	1f 92       	push	r1
    2dac:	0f 92       	push	r0
    2dae:	0f b6       	in	r0, 0x3f	; 63
    2db0:	0f 92       	push	r0
    2db2:	11 24       	eor	r1, r1
    2db4:	0b b6       	in	r0, 0x3b	; 59
    2db6:	0f 92       	push	r0
    2db8:	2f 93       	push	r18
    2dba:	3f 93       	push	r19
    2dbc:	4f 93       	push	r20
    2dbe:	5f 93       	push	r21
    2dc0:	6f 93       	push	r22
    2dc2:	7f 93       	push	r23
    2dc4:	8f 93       	push	r24
    2dc6:	9f 93       	push	r25
    2dc8:	af 93       	push	r26
    2dca:	bf 93       	push	r27
    2dcc:	ef 93       	push	r30
    2dce:	ff 93       	push	r31
	if (tc_tccr5_compb_callback) {
    2dd0:	e0 91 50 0a 	lds	r30, 0x0A50	; 0x800a50 <tc_tccr5_compb_callback>
    2dd4:	f0 91 51 0a 	lds	r31, 0x0A51	; 0x800a51 <tc_tccr5_compb_callback+0x1>
    2dd8:	30 97       	sbiw	r30, 0x00	; 0
    2dda:	09 f0       	breq	.+2      	; 0x2dde <__vector_48+0x34>
		tc_tccr5_compb_callback();
    2ddc:	19 95       	eicall
	}
}
    2dde:	ff 91       	pop	r31
    2de0:	ef 91       	pop	r30
    2de2:	bf 91       	pop	r27
    2de4:	af 91       	pop	r26
    2de6:	9f 91       	pop	r25
    2de8:	8f 91       	pop	r24
    2dea:	7f 91       	pop	r23
    2dec:	6f 91       	pop	r22
    2dee:	5f 91       	pop	r21
    2df0:	4f 91       	pop	r20
    2df2:	3f 91       	pop	r19
    2df4:	2f 91       	pop	r18
    2df6:	0f 90       	pop	r0
    2df8:	0b be       	out	0x3b, r0	; 59
    2dfa:	0f 90       	pop	r0
    2dfc:	0f be       	out	0x3f, r0	; 63
    2dfe:	0f 90       	pop	r0
    2e00:	1f 90       	pop	r1
    2e02:	18 95       	reti

00002e04 <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    2e04:	1f 92       	push	r1
    2e06:	0f 92       	push	r0
    2e08:	0f b6       	in	r0, 0x3f	; 63
    2e0a:	0f 92       	push	r0
    2e0c:	11 24       	eor	r1, r1
    2e0e:	0b b6       	in	r0, 0x3b	; 59
    2e10:	0f 92       	push	r0
    2e12:	2f 93       	push	r18
    2e14:	3f 93       	push	r19
    2e16:	4f 93       	push	r20
    2e18:	5f 93       	push	r21
    2e1a:	6f 93       	push	r22
    2e1c:	7f 93       	push	r23
    2e1e:	8f 93       	push	r24
    2e20:	9f 93       	push	r25
    2e22:	af 93       	push	r26
    2e24:	bf 93       	push	r27
    2e26:	ef 93       	push	r30
    2e28:	ff 93       	push	r31
	if (tc_tccr5_compc_callback) {
    2e2a:	e0 91 4e 0a 	lds	r30, 0x0A4E	; 0x800a4e <tc_tccr5_compc_callback>
    2e2e:	f0 91 4f 0a 	lds	r31, 0x0A4F	; 0x800a4f <tc_tccr5_compc_callback+0x1>
    2e32:	30 97       	sbiw	r30, 0x00	; 0
    2e34:	09 f0       	breq	.+2      	; 0x2e38 <__vector_49+0x34>
		tc_tccr5_compc_callback();
    2e36:	19 95       	eicall
	}
}
    2e38:	ff 91       	pop	r31
    2e3a:	ef 91       	pop	r30
    2e3c:	bf 91       	pop	r27
    2e3e:	af 91       	pop	r26
    2e40:	9f 91       	pop	r25
    2e42:	8f 91       	pop	r24
    2e44:	7f 91       	pop	r23
    2e46:	6f 91       	pop	r22
    2e48:	5f 91       	pop	r21
    2e4a:	4f 91       	pop	r20
    2e4c:	3f 91       	pop	r19
    2e4e:	2f 91       	pop	r18
    2e50:	0f 90       	pop	r0
    2e52:	0b be       	out	0x3b, r0	; 59
    2e54:	0f 90       	pop	r0
    2e56:	0f be       	out	0x3f, r0	; 63
    2e58:	0f 90       	pop	r0
    2e5a:	1f 90       	pop	r1
    2e5c:	18 95       	reti

00002e5e <tc_enable>:

void tc_enable(volatile void *tc)
{
    2e5e:	1f 93       	push	r17
    2e60:	cf 93       	push	r28
    2e62:	df 93       	push	r29
    2e64:	1f 92       	push	r1
    2e66:	cd b7       	in	r28, 0x3d	; 61
    2e68:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2e6a:	2f b7       	in	r18, 0x3f	; 63
    2e6c:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    2e6e:	f8 94       	cli
	return flags;
    2e70:	19 81       	ldd	r17, Y+1	; 0x01
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2e72:	00 97       	sbiw	r24, 0x00	; 0
    2e74:	09 f4       	brne	.+2      	; 0x2e78 <tc_enable+0x1a>
    2e76:	64 c0       	rjmp	.+200    	; 0x2f40 <tc_enable+0xe2>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    2e78:	88 37       	cpi	r24, 0x78	; 120
    2e7a:	91 05       	cpc	r25, r1
    2e7c:	49 f4       	brne	.+18     	; 0x2e90 <tc_enable+0x32>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    2e7e:	61 e0       	ldi	r22, 0x01	; 1
    2e80:	80 e0       	ldi	r24, 0x00	; 0
    2e82:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    2e86:	60 e1       	ldi	r22, 0x10	; 16
    2e88:	80 e0       	ldi	r24, 0x00	; 0
    2e8a:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2e8e:	58 c0       	rjmp	.+176    	; 0x2f40 <tc_enable+0xe2>
#endif
	}
#if !MEGA_UNCATEGORIZED
	else if (module == &UCSR0A) {
    2e90:	80 3c       	cpi	r24, 0xC0	; 192
    2e92:	91 05       	cpc	r25, r1
    2e94:	29 f4       	brne	.+10     	; 0x2ea0 <tc_enable+0x42>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    2e96:	62 e0       	ldi	r22, 0x02	; 2
    2e98:	80 e0       	ldi	r24, 0x00	; 0
    2e9a:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2e9e:	50 c0       	rjmp	.+160    	; 0x2f40 <tc_enable+0xe2>
	}
#endif
#if MEGA_RF
	else if (module == &SPCR) {
    2ea0:	8c 34       	cpi	r24, 0x4C	; 76
    2ea2:	91 05       	cpc	r25, r1
    2ea4:	29 f4       	brne	.+10     	; 0x2eb0 <tc_enable+0x52>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    2ea6:	64 e0       	ldi	r22, 0x04	; 4
    2ea8:	80 e0       	ldi	r24, 0x00	; 0
    2eaa:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2eae:	48 c0       	rjmp	.+144    	; 0x2f40 <tc_enable+0xe2>
	}
#endif

	else if (module == &TCCR1A) {
    2eb0:	80 38       	cpi	r24, 0x80	; 128
    2eb2:	91 05       	cpc	r25, r1
    2eb4:	29 f4       	brne	.+10     	; 0x2ec0 <tc_enable+0x62>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    2eb6:	68 e0       	ldi	r22, 0x08	; 8
    2eb8:	80 e0       	ldi	r24, 0x00	; 0
    2eba:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2ebe:	40 c0       	rjmp	.+128    	; 0x2f40 <tc_enable+0xe2>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2 && !MEGA_UNCATEGORIZED
	else if (module == &TCCR0A) {
    2ec0:	84 34       	cpi	r24, 0x44	; 68
    2ec2:	91 05       	cpc	r25, r1
    2ec4:	29 f4       	brne	.+10     	; 0x2ed0 <tc_enable+0x72>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    2ec6:	60 e2       	ldi	r22, 0x20	; 32
    2ec8:	80 e0       	ldi	r24, 0x00	; 0
    2eca:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2ece:	38 c0       	rjmp	.+112    	; 0x2f40 <tc_enable+0xe2>
	} else if (module == &TCCR2A) {
    2ed0:	80 3b       	cpi	r24, 0xB0	; 176
    2ed2:	91 05       	cpc	r25, r1
    2ed4:	29 f4       	brne	.+10     	; 0x2ee0 <tc_enable+0x82>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    2ed6:	60 e4       	ldi	r22, 0x40	; 64
    2ed8:	80 e0       	ldi	r24, 0x00	; 0
    2eda:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2ede:	30 c0       	rjmp	.+96     	; 0x2f40 <tc_enable+0xe2>
#if AVR8_PART_IS_DEFINED(ATmega328PB) || AVR8_PART_IS_DEFINED(ATmega324PB)
	} else if (module == &TWBR0) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
    2ee0:	88 3b       	cpi	r24, 0xB8	; 184
    2ee2:	91 05       	cpc	r25, r1
    2ee4:	29 f4       	brne	.+10     	; 0x2ef0 <tc_enable+0x92>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    2ee6:	60 e8       	ldi	r22, 0x80	; 128
    2ee8:	80 e0       	ldi	r24, 0x00	; 0
    2eea:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2eee:	28 c0       	rjmp	.+80     	; 0x2f40 <tc_enable+0xe2>
	}
#endif
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    2ef0:	88 3c       	cpi	r24, 0xC8	; 200
    2ef2:	91 05       	cpc	r25, r1
    2ef4:	29 f4       	brne	.+10     	; 0x2f00 <tc_enable+0xa2>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    2ef6:	61 e0       	ldi	r22, 0x01	; 1
    2ef8:	81 e0       	ldi	r24, 0x01	; 1
    2efa:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2efe:	20 c0       	rjmp	.+64     	; 0x2f40 <tc_enable+0xe2>
	} else if (module == &TCCR3A) {
    2f00:	80 39       	cpi	r24, 0x90	; 144
    2f02:	91 05       	cpc	r25, r1
    2f04:	29 f4       	brne	.+10     	; 0x2f10 <tc_enable+0xb2>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    2f06:	68 e0       	ldi	r22, 0x08	; 8
    2f08:	81 e0       	ldi	r24, 0x01	; 1
    2f0a:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2f0e:	18 c0       	rjmp	.+48     	; 0x2f40 <tc_enable+0xe2>
	} else if (module == &TCCR4A) {
    2f10:	80 3a       	cpi	r24, 0xA0	; 160
    2f12:	91 05       	cpc	r25, r1
    2f14:	29 f4       	brne	.+10     	; 0x2f20 <tc_enable+0xc2>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    2f16:	60 e1       	ldi	r22, 0x10	; 16
    2f18:	81 e0       	ldi	r24, 0x01	; 1
    2f1a:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2f1e:	10 c0       	rjmp	.+32     	; 0x2f40 <tc_enable+0xe2>
	} else if (module == &TCCR5A) {
    2f20:	80 32       	cpi	r24, 0x20	; 32
    2f22:	21 e0       	ldi	r18, 0x01	; 1
    2f24:	92 07       	cpc	r25, r18
    2f26:	29 f4       	brne	.+10     	; 0x2f32 <tc_enable+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    2f28:	60 e2       	ldi	r22, 0x20	; 32
    2f2a:	81 e0       	ldi	r24, 0x01	; 1
    2f2c:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
    2f30:	07 c0       	rjmp	.+14     	; 0x2f40 <tc_enable+0xe2>
	} else if (module == &TRX_CTRL_0) {
    2f32:	83 34       	cpi	r24, 0x43	; 67
    2f34:	91 40       	sbci	r25, 0x01	; 1
    2f36:	21 f4       	brne	.+8      	; 0x2f40 <tc_enable+0xe2>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    2f38:	60 e4       	ldi	r22, 0x40	; 64
    2f3a:	81 e0       	ldi	r24, 0x01	; 1
    2f3c:	0e 94 8f 05 	call	0xb1e	; 0xb1e <sysclk_enable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    2f40:	1f bf       	out	0x3f, r17	; 63
	irqflags_t iflags = cpu_irq_save();

	sysclk_enable_peripheral_clock(tc);

	cpu_irq_restore(iflags);
}
    2f42:	0f 90       	pop	r0
    2f44:	df 91       	pop	r29
    2f46:	cf 91       	pop	r28
    2f48:	1f 91       	pop	r17
    2f4a:	08 95       	ret

00002f4c <tc_disable>:

void tc_disable(volatile void *tc)
{
    2f4c:	1f 93       	push	r17
    2f4e:	cf 93       	push	r28
    2f50:	df 93       	push	r29
    2f52:	1f 92       	push	r1
    2f54:	cd b7       	in	r28, 0x3d	; 61
    2f56:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    2f58:	2f b7       	in	r18, 0x3f	; 63
    2f5a:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    2f5c:	f8 94       	cli
	return flags;
    2f5e:	19 81       	ldd	r17, Y+1	; 0x01
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2f60:	00 97       	sbiw	r24, 0x00	; 0
    2f62:	09 f4       	brne	.+2      	; 0x2f66 <tc_disable+0x1a>
    2f64:	64 c0       	rjmp	.+200    	; 0x302e <tc_disable+0xe2>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    2f66:	88 37       	cpi	r24, 0x78	; 120
    2f68:	91 05       	cpc	r25, r1
    2f6a:	49 f4       	brne	.+18     	; 0x2f7e <tc_disable+0x32>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    2f6c:	61 e0       	ldi	r22, 0x01	; 1
    2f6e:	80 e0       	ldi	r24, 0x00	; 0
    2f70:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    2f74:	60 e1       	ldi	r22, 0x10	; 16
    2f76:	80 e0       	ldi	r24, 0x00	; 0
    2f78:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2f7c:	58 c0       	rjmp	.+176    	; 0x302e <tc_disable+0xe2>
#endif
	} 
#if !MEGA_UNCATEGORIZED
	else if (module == &UCSR0A) {
    2f7e:	80 3c       	cpi	r24, 0xC0	; 192
    2f80:	91 05       	cpc	r25, r1
    2f82:	29 f4       	brne	.+10     	; 0x2f8e <tc_disable+0x42>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    2f84:	62 e0       	ldi	r22, 0x02	; 2
    2f86:	80 e0       	ldi	r24, 0x00	; 0
    2f88:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2f8c:	50 c0       	rjmp	.+160    	; 0x302e <tc_disable+0xe2>
	}
#endif
#if MEGA_RF
	else if (module == &SPCR) {
    2f8e:	8c 34       	cpi	r24, 0x4C	; 76
    2f90:	91 05       	cpc	r25, r1
    2f92:	29 f4       	brne	.+10     	; 0x2f9e <tc_disable+0x52>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    2f94:	64 e0       	ldi	r22, 0x04	; 4
    2f96:	80 e0       	ldi	r24, 0x00	; 0
    2f98:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2f9c:	48 c0       	rjmp	.+144    	; 0x302e <tc_disable+0xe2>
	}
#endif
	else if (module == &TCCR1A) {
    2f9e:	80 38       	cpi	r24, 0x80	; 128
    2fa0:	91 05       	cpc	r25, r1
    2fa2:	29 f4       	brne	.+10     	; 0x2fae <tc_disable+0x62>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    2fa4:	68 e0       	ldi	r22, 0x08	; 8
    2fa6:	80 e0       	ldi	r24, 0x00	; 0
    2fa8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2fac:	40 c0       	rjmp	.+128    	; 0x302e <tc_disable+0xe2>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2 && !MEGA_UNCATEGORIZED
	else if (module == &TCCR0A) {
    2fae:	84 34       	cpi	r24, 0x44	; 68
    2fb0:	91 05       	cpc	r25, r1
    2fb2:	29 f4       	brne	.+10     	; 0x2fbe <tc_disable+0x72>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    2fb4:	60 e2       	ldi	r22, 0x20	; 32
    2fb6:	80 e0       	ldi	r24, 0x00	; 0
    2fb8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2fbc:	38 c0       	rjmp	.+112    	; 0x302e <tc_disable+0xe2>
	} else if (module == &TCCR2A) {
    2fbe:	80 3b       	cpi	r24, 0xB0	; 176
    2fc0:	91 05       	cpc	r25, r1
    2fc2:	29 f4       	brne	.+10     	; 0x2fce <tc_disable+0x82>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    2fc4:	60 e4       	ldi	r22, 0x40	; 64
    2fc6:	80 e0       	ldi	r24, 0x00	; 0
    2fc8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2fcc:	30 c0       	rjmp	.+96     	; 0x302e <tc_disable+0xe2>
#if AVR8_PART_IS_DEFINED(ATmega328PB) || AVR8_PART_IS_DEFINED(ATmega324PB)
	} else if (module == &TWBR0) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
    2fce:	88 3b       	cpi	r24, 0xB8	; 184
    2fd0:	91 05       	cpc	r25, r1
    2fd2:	29 f4       	brne	.+10     	; 0x2fde <tc_disable+0x92>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    2fd4:	60 e8       	ldi	r22, 0x80	; 128
    2fd6:	80 e0       	ldi	r24, 0x00	; 0
    2fd8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2fdc:	28 c0       	rjmp	.+80     	; 0x302e <tc_disable+0xe2>
	}
#endif
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    2fde:	88 3c       	cpi	r24, 0xC8	; 200
    2fe0:	91 05       	cpc	r25, r1
    2fe2:	29 f4       	brne	.+10     	; 0x2fee <tc_disable+0xa2>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    2fe4:	61 e0       	ldi	r22, 0x01	; 1
    2fe6:	81 e0       	ldi	r24, 0x01	; 1
    2fe8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2fec:	20 c0       	rjmp	.+64     	; 0x302e <tc_disable+0xe2>
	} else if (module == &TCCR3A) {
    2fee:	80 39       	cpi	r24, 0x90	; 144
    2ff0:	91 05       	cpc	r25, r1
    2ff2:	29 f4       	brne	.+10     	; 0x2ffe <tc_disable+0xb2>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    2ff4:	68 e0       	ldi	r22, 0x08	; 8
    2ff6:	81 e0       	ldi	r24, 0x01	; 1
    2ff8:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    2ffc:	18 c0       	rjmp	.+48     	; 0x302e <tc_disable+0xe2>
	} else if (module == &TCCR4A) {
    2ffe:	80 3a       	cpi	r24, 0xA0	; 160
    3000:	91 05       	cpc	r25, r1
    3002:	29 f4       	brne	.+10     	; 0x300e <tc_disable+0xc2>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    3004:	60 e1       	ldi	r22, 0x10	; 16
    3006:	81 e0       	ldi	r24, 0x01	; 1
    3008:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    300c:	10 c0       	rjmp	.+32     	; 0x302e <tc_disable+0xe2>
	} else if (module == &TCCR5A) {
    300e:	80 32       	cpi	r24, 0x20	; 32
    3010:	21 e0       	ldi	r18, 0x01	; 1
    3012:	92 07       	cpc	r25, r18
    3014:	29 f4       	brne	.+10     	; 0x3020 <tc_disable+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    3016:	60 e2       	ldi	r22, 0x20	; 32
    3018:	81 e0       	ldi	r24, 0x01	; 1
    301a:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
    301e:	07 c0       	rjmp	.+14     	; 0x302e <tc_disable+0xe2>
	} else if (module == &TRX_CTRL_0) {
    3020:	83 34       	cpi	r24, 0x43	; 67
    3022:	91 40       	sbci	r25, 0x01	; 1
    3024:	21 f4       	brne	.+8      	; 0x302e <tc_disable+0xe2>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    3026:	60 e4       	ldi	r22, 0x40	; 64
    3028:	81 e0       	ldi	r24, 0x01	; 1
    302a:	0e 94 a7 05 	call	0xb4e	; 0xb4e <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    302e:	1f bf       	out	0x3f, r17	; 63
	irqflags_t iflags = cpu_irq_save();

	sysclk_disable_peripheral_clock(tc);

	cpu_irq_restore(iflags);
}
    3030:	0f 90       	pop	r0
    3032:	df 91       	pop	r29
    3034:	cf 91       	pop	r28
    3036:	1f 91       	pop	r17
    3038:	08 95       	ret

0000303a <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    303a:	80 38       	cpi	r24, 0x80	; 128
    303c:	91 05       	cpc	r25, r1
    303e:	29 f4       	brne	.+10     	; 0x304a <tc_set_overflow_interrupt_callback+0x10>
		tc_tccr1_ovf_callback = callback;
    3040:	70 93 6d 0a 	sts	0x0A6D, r23	; 0x800a6d <tc_tccr1_ovf_callback+0x1>
    3044:	60 93 6c 0a 	sts	0x0A6C, r22	; 0x800a6c <tc_tccr1_ovf_callback>
    3048:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    304a:	80 39       	cpi	r24, 0x90	; 144
    304c:	91 05       	cpc	r25, r1
    304e:	29 f4       	brne	.+10     	; 0x305a <tc_set_overflow_interrupt_callback+0x20>
		tc_tccr3_ovf_callback = callback;
    3050:	70 93 65 0a 	sts	0x0A65, r23	; 0x800a65 <tc_tccr3_ovf_callback+0x1>
    3054:	60 93 64 0a 	sts	0x0A64, r22	; 0x800a64 <tc_tccr3_ovf_callback>
    3058:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    305a:	80 3a       	cpi	r24, 0xA0	; 160
    305c:	91 05       	cpc	r25, r1
    305e:	29 f4       	brne	.+10     	; 0x306a <tc_set_overflow_interrupt_callback+0x30>
		tc_tccr4_ovf_callback = callback;
    3060:	70 93 5d 0a 	sts	0x0A5D, r23	; 0x800a5d <tc_tccr4_ovf_callback+0x1>
    3064:	60 93 5c 0a 	sts	0x0A5C, r22	; 0x800a5c <tc_tccr4_ovf_callback>
    3068:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    306a:	80 32       	cpi	r24, 0x20	; 32
    306c:	91 40       	sbci	r25, 0x01	; 1
    306e:	21 f4       	brne	.+8      	; 0x3078 <tc_set_overflow_interrupt_callback+0x3e>
		tc_tccr5_ovf_callback = callback;
    3070:	70 93 55 0a 	sts	0x0A55, r23	; 0x800a55 <tc_tccr5_ovf_callback+0x1>
    3074:	60 93 54 0a 	sts	0x0A54, r22	; 0x800a54 <tc_tccr5_ovf_callback>
    3078:	08 95       	ret

0000307a <tc_set_compa_interrupt_callback>:
	} else {}
}

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    307a:	80 38       	cpi	r24, 0x80	; 128
    307c:	91 05       	cpc	r25, r1
    307e:	29 f4       	brne	.+10     	; 0x308a <tc_set_compa_interrupt_callback+0x10>
		tc_tccr1_compa_callback = callback;
    3080:	70 93 6b 0a 	sts	0x0A6B, r23	; 0x800a6b <tc_tccr1_compa_callback+0x1>
    3084:	60 93 6a 0a 	sts	0x0A6A, r22	; 0x800a6a <tc_tccr1_compa_callback>
    3088:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    308a:	80 39       	cpi	r24, 0x90	; 144
    308c:	91 05       	cpc	r25, r1
    308e:	29 f4       	brne	.+10     	; 0x309a <tc_set_compa_interrupt_callback+0x20>
		tc_tccr3_compa_callback = callback;
    3090:	70 93 63 0a 	sts	0x0A63, r23	; 0x800a63 <tc_tccr3_compa_callback+0x1>
    3094:	60 93 62 0a 	sts	0x0A62, r22	; 0x800a62 <tc_tccr3_compa_callback>
    3098:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    309a:	80 3a       	cpi	r24, 0xA0	; 160
    309c:	91 05       	cpc	r25, r1
    309e:	29 f4       	brne	.+10     	; 0x30aa <tc_set_compa_interrupt_callback+0x30>
		tc_tccr4_compa_callback = callback;
    30a0:	70 93 5b 0a 	sts	0x0A5B, r23	; 0x800a5b <tc_tccr4_compa_callback+0x1>
    30a4:	60 93 5a 0a 	sts	0x0A5A, r22	; 0x800a5a <tc_tccr4_compa_callback>
    30a8:	08 95       	ret
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    30aa:	80 32       	cpi	r24, 0x20	; 32
    30ac:	91 40       	sbci	r25, 0x01	; 1
    30ae:	21 f4       	brne	.+8      	; 0x30b8 <tc_set_compa_interrupt_callback+0x3e>
		tc_tccr5_compa_callback = callback;
    30b0:	70 93 53 0a 	sts	0x0A53, r23	; 0x800a53 <tc_tccr5_compa_callback+0x1>
    30b4:	60 93 52 0a 	sts	0x0A52, r22	; 0x800a52 <tc_tccr5_compa_callback>
    30b8:	08 95       	ret

000030ba <sal_init>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    30ba:	08 95       	ret

000030bc <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    30bc:	fc 01       	movw	r30, r24
    30be:	9c 01       	movw	r18, r24
    30c0:	20 5f       	subi	r18, 0xF0	; 240
    30c2:	3f 4f       	sbci	r19, 0xFF	; 255
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
		trx_reg_write(RG_AES_STATE, *data++);
    30c4:	ae e3       	ldi	r26, 0x3E	; 62
    30c6:	b1 e0       	ldi	r27, 0x01	; 1
    30c8:	81 91       	ld	r24, Z+
    30ca:	8c 93       	st	X, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    30cc:	e2 17       	cp	r30, r18
    30ce:	f3 07       	cpc	r31, r19
    30d0:	d9 f7       	brne	.-10     	; 0x30c8 <sal_aes_exec+0xc>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    30d2:	80 91 8e 0a 	lds	r24, 0x0A8E	; 0x800a8e <mode_byte>
    30d6:	80 68       	ori	r24, 0x80	; 128
    30d8:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <__TEXT_REGION_LENGTH__+0x7c013c>
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    30dc:	ed e3       	ldi	r30, 0x3D	; 61
    30de:	f1 e0       	ldi	r31, 0x01	; 1
    30e0:	80 81       	ld	r24, Z
    30e2:	80 ff       	sbrs	r24, 0
    30e4:	fd cf       	rjmp	.-6      	; 0x30e0 <sal_aes_exec+0x24>
	}
}
    30e6:	08 95       	ret

000030e8 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    30e8:	0f 93       	push	r16
    30ea:	1f 93       	push	r17
    30ec:	cf 93       	push	r28
    30ee:	df 93       	push	r29
    30f0:	cd b7       	in	r28, 0x3d	; 61
    30f2:	de b7       	in	r29, 0x3e	; 62
    30f4:	60 97       	sbiw	r28, 0x10	; 16
    30f6:	0f b6       	in	r0, 0x3f	; 63
    30f8:	f8 94       	cli
    30fa:	de bf       	out	0x3e, r29	; 62
    30fc:	0f be       	out	0x3f, r0	; 63
    30fe:	cd bf       	out	0x3d, r28	; 61
    3100:	06 2f       	mov	r16, r22
    3102:	14 2f       	mov	r17, r20
	uint8_t i;

	if (key != NULL) {
    3104:	00 97       	sbiw	r24, 0x00	; 0
    3106:	c9 f0       	breq	.+50     	; 0x313a <sal_aes_setup+0x52>
		/* Setup key. */
		dec_initialized = false;
    3108:	10 92 8f 0a 	sts	0x0A8F, r1	; 0x800a8f <dec_initialized>

		last_dir = AES_DIR_VOID;
    310c:	22 e0       	ldi	r18, 0x02	; 2
    310e:	20 93 11 02 	sts	0x0211, r18	; 0x800211 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    3112:	20 e1       	ldi	r18, 0x10	; 16
    3114:	fc 01       	movw	r30, r24
    3116:	ae e7       	ldi	r26, 0x7E	; 126
    3118:	ba e0       	ldi	r27, 0x0A	; 10
    311a:	01 90       	ld	r0, Z+
    311c:	0d 92       	st	X+, r0
    311e:	2a 95       	dec	r18
    3120:	e1 f7       	brne	.-8      	; 0x311a <sal_aes_setup+0x32>
    3122:	dc 01       	movw	r26, r24
    3124:	ac 01       	movw	r20, r24
    3126:	40 5f       	subi	r20, 0xF0	; 240
    3128:	5f 4f       	sbci	r21, 0xFF	; 255

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
			trx_reg_write(RG_AES_KEY, key[i]);
    312a:	2f e3       	ldi	r18, 0x3F	; 63
    312c:	31 e0       	ldi	r19, 0x01	; 1
    312e:	9d 91       	ld	r25, X+
    3130:	f9 01       	movw	r30, r18
    3132:	90 83       	st	Z, r25

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    3134:	4a 17       	cp	r20, r26
    3136:	5b 07       	cpc	r21, r27
    3138:	d1 f7       	brne	.-12     	; 0x312e <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    313a:	11 23       	and	r17, r17
    313c:	19 f0       	breq	.+6      	; 0x3144 <sal_aes_setup+0x5c>
    313e:	11 30       	cpi	r17, 0x01	; 1
    3140:	89 f0       	breq	.+34     	; 0x3164 <sal_aes_setup+0x7c>
    3142:	48 c0       	rjmp	.+144    	; 0x31d4 <sal_aes_setup+0xec>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    3144:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <last_dir>
    3148:	81 30       	cpi	r24, 0x01	; 1
    314a:	79 f5       	brne	.+94     	; 0x31aa <sal_aes_setup+0xc2>
    314c:	ee e7       	ldi	r30, 0x7E	; 126
    314e:	fa e0       	ldi	r31, 0x0A	; 10
    3150:	2e e8       	ldi	r18, 0x8E	; 142
    3152:	3a e0       	ldi	r19, 0x0A	; 10
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    3154:	af e3       	ldi	r26, 0x3F	; 63
    3156:	b1 e0       	ldi	r27, 0x01	; 1
    3158:	81 91       	ld	r24, Z+
    315a:	8c 93       	st	X, r24
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    315c:	2e 17       	cp	r18, r30
    315e:	3f 07       	cpc	r19, r31
    3160:	d9 f7       	brne	.-10     	; 0x3158 <sal_aes_setup+0x70>
    3162:	23 c0       	rjmp	.+70     	; 0x31aa <sal_aes_setup+0xc2>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    3164:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <last_dir>
    3168:	81 30       	cpi	r24, 0x01	; 1
    316a:	b1 f1       	breq	.+108    	; 0x31d8 <sal_aes_setup+0xf0>
			if (!dec_initialized) {
    316c:	80 91 8f 0a 	lds	r24, 0x0A8F	; 0x800a8f <dec_initialized>
    3170:	81 11       	cpse	r24, r1
    3172:	36 c0       	rjmp	.+108    	; 0x31e0 <sal_aes_setup+0xf8>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    3174:	10 92 8e 0a 	sts	0x0A8E, r1	; 0x800a8e <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    3178:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <__TEXT_REGION_LENGTH__+0x7c013c>
				sal_aes_exec(dummy);
    317c:	ce 01       	movw	r24, r28
    317e:	01 96       	adiw	r24, 0x01	; 1
    3180:	9d df       	rcall	.-198    	; 0x30bc <sal_aes_exec>
    3182:	ee e6       	ldi	r30, 0x6E	; 110
    3184:	fa e0       	ldi	r31, 0x0A	; 10
    3186:	2e e7       	ldi	r18, 0x7E	; 126
    3188:	3a e0       	ldi	r19, 0x0A	; 10

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
    318a:	af e3       	ldi	r26, 0x3F	; 63
    318c:	b1 e0       	ldi	r27, 0x01	; 1
    318e:	8c 91       	ld	r24, X
    3190:	81 93       	st	Z+, r24
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    3192:	2e 17       	cp	r18, r30
    3194:	3f 07       	cpc	r19, r31
    3196:	d9 f7       	brne	.-10     	; 0x318e <sal_aes_setup+0xa6>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    3198:	81 e0       	ldi	r24, 0x01	; 1
    319a:	80 93 8f 0a 	sts	0x0A8F, r24	; 0x800a8f <dec_initialized>
    319e:	20 c0       	rjmp	.+64     	; 0x31e0 <sal_aes_setup+0xf8>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    31a0:	81 91       	ld	r24, Z+
    31a2:	8c 93       	st	X, r24

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    31a4:	2e 17       	cp	r18, r30
    31a6:	3f 07       	cpc	r19, r31
    31a8:	d9 f7       	brne	.-10     	; 0x31a0 <sal_aes_setup+0xb8>

	default:
		return false;
	}

	last_dir = dir;
    31aa:	10 93 11 02 	sts	0x0211, r17	; 0x800211 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    31ae:	02 30       	cpi	r16, 0x02	; 2
    31b0:	a8 f4       	brcc	.+42     	; 0x31dc <sal_aes_setup+0xf4>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    31b2:	f0 e2       	ldi	r31, 0x20	; 32
    31b4:	0f 9f       	mul	r16, r31
    31b6:	c0 01       	movw	r24, r0
    31b8:	11 24       	eor	r1, r1
    31ba:	08 2f       	mov	r16, r24
    31bc:	00 72       	andi	r16, 0x20	; 32
    31be:	11 0f       	add	r17, r17
    31c0:	11 0f       	add	r17, r17
    31c2:	11 0f       	add	r17, r17
    31c4:	18 70       	andi	r17, 0x08	; 8
    31c6:	10 2b       	or	r17, r16
    31c8:	10 93 8e 0a 	sts	0x0A8E, r17	; 0x800a8e <mode_byte>
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    31cc:	10 93 3c 01 	sts	0x013C, r17	; 0x80013c <__TEXT_REGION_LENGTH__+0x7c013c>

	return (true);
    31d0:	81 e0       	ldi	r24, 0x01	; 1
    31d2:	0d c0       	rjmp	.+26     	; 0x31ee <sal_aes_setup+0x106>

			break;
		}

	default:
		return false;
    31d4:	80 e0       	ldi	r24, 0x00	; 0
    31d6:	0b c0       	rjmp	.+22     	; 0x31ee <sal_aes_setup+0x106>
    31d8:	80 e0       	ldi	r24, 0x00	; 0
    31da:	09 c0       	rjmp	.+18     	; 0x31ee <sal_aes_setup+0x106>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    31dc:	80 e0       	ldi	r24, 0x00	; 0
    31de:	07 c0       	rjmp	.+14     	; 0x31ee <sal_aes_setup+0x106>
    31e0:	ee e6       	ldi	r30, 0x6E	; 110
    31e2:	fa e0       	ldi	r31, 0x0A	; 10
    31e4:	2e e7       	ldi	r18, 0x7E	; 126
    31e6:	3a e0       	ldi	r19, 0x0A	; 10
				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    31e8:	af e3       	ldi	r26, 0x3F	; 63
    31ea:	b1 e0       	ldi	r27, 0x01	; 1
    31ec:	d9 cf       	rjmp	.-78     	; 0x31a0 <sal_aes_setup+0xb8>
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    31ee:	60 96       	adiw	r28, 0x10	; 16
    31f0:	0f b6       	in	r0, 0x3f	; 63
    31f2:	f8 94       	cli
    31f4:	de bf       	out	0x3e, r29	; 62
    31f6:	0f be       	out	0x3f, r0	; 63
    31f8:	cd bf       	out	0x3d, r28	; 61
    31fa:	df 91       	pop	r29
    31fc:	cf 91       	pop	r28
    31fe:	1f 91       	pop	r17
    3200:	0f 91       	pop	r16
    3202:	08 95       	ret

00003204 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3204:	fc 01       	movw	r30, r24
    3206:	9c 01       	movw	r18, r24
    3208:	20 5f       	subi	r18, 0xF0	; 240
    320a:	3f 4f       	sbci	r19, 0xFF	; 255
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
		*data++ = trx_reg_read(RG_AES_STATE);
    320c:	ae e3       	ldi	r26, 0x3E	; 62
    320e:	b1 e0       	ldi	r27, 0x01	; 1
    3210:	8c 91       	ld	r24, X
    3212:	81 93       	st	Z+, r24
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    3214:	e2 17       	cp	r30, r18
    3216:	f3 07       	cpc	r31, r19
    3218:	d9 f7       	brne	.-10     	; 0x3210 <sal_aes_read+0xc>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    321a:	08 95       	ret

0000321c <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    321c:	04 c0       	rjmp	.+8      	; 0x3226 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    321e:	61 50       	subi	r22, 0x01	; 1
    3220:	71 09       	sbc	r23, r1
    3222:	81 09       	sbc	r24, r1
    3224:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    3226:	61 15       	cp	r22, r1
    3228:	71 05       	cpc	r23, r1
    322a:	81 05       	cpc	r24, r1
    322c:	91 05       	cpc	r25, r1
    322e:	b9 f7       	brne	.-18     	; 0x321e <__portable_avr_delay_cycles+0x2>
    3230:	08 95       	ret

00003232 <appDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appDataConf(NWK_DataReq_t *req)
{
	appDataReqBusy = false;
    3232:	10 92 64 0b 	sts	0x0B64, r1	; 0x800b64 <appDataReqBusy>
    3236:	08 95       	ret

00003238 <temporizador_alarma_Handler>:
	//SYS_TimerStart(&temporizador_alarma);
	
}

static void temporizador_alarma_Handler (SYS_Timer_t *timer) {
	flag_alarma = true;
    3238:	81 e0       	ldi	r24, 0x01	; 1
    323a:	80 93 a6 0b 	sts	0x0BA6, r24	; 0x800ba6 <flag_alarma>
    323e:	08 95       	ret

00003240 <temporizador_muestreo_Handler>:
	SYS_TimerStart(&temporizador_muestreo_t);
	
}

static void temporizador_muestreo_Handler (SYS_Timer_t *timer) {
	flag_muestreo = true;
    3240:	81 e0       	ldi	r24, 0x01	; 1
    3242:	80 93 98 0b 	sts	0x0B98, r24	; 0x800b98 <flag_muestreo>
    3246:	08 95       	ret

00003248 <appSendData>:
}

/*************************************************************************//**
*****************************************************************************/
static void appSendData(void)
{
    3248:	cf 93       	push	r28
    324a:	df 93       	push	r29
	if (appDataReqBusy || 0 == appUartBufferPtr) {
    324c:	80 91 64 0b 	lds	r24, 0x0B64	; 0x800b64 <appDataReqBusy>
    3250:	81 11       	cpse	r24, r1
    3252:	28 c0       	rjmp	.+80     	; 0x32a4 <appSendData+0x5c>
    3254:	c0 91 91 0a 	lds	r28, 0x0A91	; 0x800a91 <appUartBufferPtr>
    3258:	cc 23       	and	r28, r28
    325a:	21 f1       	breq	.+72     	; 0x32a4 <appSendData+0x5c>
		return;
	}

	memcpy(appDataReqBuffer, appUartBuffer, appUartBufferPtr);
    325c:	4c 2f       	mov	r20, r28
    325e:	50 e0       	ldi	r21, 0x00	; 0
    3260:	62 e9       	ldi	r22, 0x92	; 146
    3262:	7a e0       	ldi	r23, 0x0A	; 10
    3264:	8b ef       	ldi	r24, 0xFB	; 251
    3266:	9a e0       	ldi	r25, 0x0A	; 10
    3268:	e4 d2       	rcall	.+1480   	; 0x3832 <memcpy>

	appDataReq.dstAddr = direccion_destino;
    326a:	e5 e6       	ldi	r30, 0x65	; 101
    326c:	fb e0       	ldi	r31, 0x0B	; 11
    326e:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <direccion_destino>
    3272:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <direccion_destino+0x1>
    3276:	96 83       	std	Z+6, r25	; 0x06
    3278:	85 83       	std	Z+5, r24	; 0x05
	
	
	appDataReq.dstEndpoint = APP_ENDPOINT;
    327a:	d1 e0       	ldi	r29, 0x01	; 1
    327c:	d7 83       	std	Z+7, r29	; 0x07
	appDataReq.srcEndpoint = APP_ENDPOINT;
    327e:	d0 87       	std	Z+8, r29	; 0x08
	appDataReq.options = NWK_OPT_ENABLE_SECURITY;
    3280:	82 e0       	ldi	r24, 0x02	; 2
    3282:	81 87       	std	Z+9, r24	; 0x09
	appDataReq.data = appDataReqBuffer;
    3284:	8b ef       	ldi	r24, 0xFB	; 251
    3286:	9a e0       	ldi	r25, 0x0A	; 10
    3288:	93 87       	std	Z+11, r25	; 0x0b
    328a:	82 87       	std	Z+10, r24	; 0x0a
	appDataReq.size = appUartBufferPtr;
    328c:	c4 87       	std	Z+12, r28	; 0x0c
	appDataReq.confirm = appDataConf;
    328e:	89 e1       	ldi	r24, 0x19	; 25
    3290:	99 e1       	ldi	r25, 0x19	; 25
    3292:	96 87       	std	Z+14, r25	; 0x0e
    3294:	85 87       	std	Z+13, r24	; 0x0d
	NWK_DataReq(&appDataReq);
    3296:	cf 01       	movw	r24, r30
    3298:	0e 94 5f 08 	call	0x10be	; 0x10be <NWK_DataReq>

	appUartBufferPtr = 0;
    329c:	10 92 91 0a 	sts	0x0A91, r1	; 0x800a91 <appUartBufferPtr>
	appDataReqBusy = true;
    32a0:	d0 93 64 0b 	sts	0x0B64, r29	; 0x800b64 <appDataReqBusy>
	
}
    32a4:	df 91       	pop	r29
    32a6:	cf 91       	pop	r28
    32a8:	08 95       	ret

000032aa <appTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appTimerHandler(SYS_Timer_t *timer)
{
	appSendData();
    32aa:	ce cf       	rjmp	.-100    	; 0x3248 <appSendData>
    32ac:	08 95       	ret

000032ae <appDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    32ae:	cf 93       	push	r28
    32b0:	df 93       	push	r29
    32b2:	ec 01       	movw	r28, r24
	if (modo==0){// se comprueba que el nodo este despierto 
    32b4:	90 91 b4 0b 	lds	r25, 0x0BB4	; 0x800bb4 <modo>
    32b8:	91 11       	cpse	r25, r1
    32ba:	85 c0       	rjmp	.+266    	; 0x33c6 <appDataInd+0x118>
		if (ind->data[0] == ALARMA_on_CODE){
    32bc:	ef 81       	ldd	r30, Y+7	; 0x07
    32be:	f8 85       	ldd	r31, Y+8	; 0x08
    32c0:	80 81       	ld	r24, Z
    32c2:	81 34       	cpi	r24, 0x41	; 65
    32c4:	f1 f4       	brne	.+60     	; 0x3302 <appDataInd+0x54>
			SYS_TimerStart(&temporizador_alarma);	
    32c6:	87 ea       	ldi	r24, 0xA7	; 167
    32c8:	9b e0       	ldi	r25, 0x0B	; 11
    32ca:	23 da       	rcall	.-3002   	; 0x2712 <SYS_TimerStart>
			printf ("\r\n\n\n\n*************************************************** \n\r");
    32cc:	85 e1       	ldi	r24, 0x15	; 21
    32ce:	92 e0       	ldi	r25, 0x02	; 2
    32d0:	9f 93       	push	r25
    32d2:	8f 93       	push	r24
    32d4:	01 d3       	rcall	.+1538   	; 0x38d8 <printf>
			printf ("\r\n LA ALARMA HA SIDO ACTIVADA POR EL SINK: %d\n\r", ind->srcAddr);
    32d6:	89 81       	ldd	r24, Y+1	; 0x01
    32d8:	8f 93       	push	r24
    32da:	88 81       	ld	r24, Y
    32dc:	8f 93       	push	r24
    32de:	81 e5       	ldi	r24, 0x51	; 81
    32e0:	92 e0       	ldi	r25, 0x02	; 2
    32e2:	9f 93       	push	r25
    32e4:	8f 93       	push	r24
    32e6:	f8 d2       	rcall	.+1520   	; 0x38d8 <printf>
			printf ("\r\n*************************************************** \r");
    32e8:	81 e8       	ldi	r24, 0x81	; 129
    32ea:	92 e0       	ldi	r25, 0x02	; 2
    32ec:	9f 93       	push	r25
    32ee:	8f 93       	push	r24
    32f0:	f3 d2       	rcall	.+1510   	; 0x38d8 <printf>
    32f2:	8d b7       	in	r24, 0x3d	; 61
    32f4:	9e b7       	in	r25, 0x3e	; 62
    32f6:	08 96       	adiw	r24, 0x08	; 8
    32f8:	0f b6       	in	r0, 0x3f	; 63
    32fa:	f8 94       	cli
    32fc:	9e bf       	out	0x3e, r25	; 62
    32fe:	0f be       	out	0x3f, r0	; 63
    3300:	8d bf       	out	0x3d, r24	; 61
		}
		if (ind->data[0] == ALARMA_off_CODE){
    3302:	ef 81       	ldd	r30, Y+7	; 0x07
    3304:	f8 85       	ldd	r31, Y+8	; 0x08
    3306:	80 81       	ld	r24, Z
    3308:	8a 35       	cpi	r24, 0x5A	; 90
			SYS_TimerStop(&temporizador_alarma);
    330a:	09 f5       	brne	.+66     	; 0x334e <appDataInd+0xa0>
    330c:	87 ea       	ldi	r24, 0xA7	; 167
    330e:	9b e0       	ldi	r25, 0x0B	; 11
    3310:	a9 d9       	rcall	.-3246   	; 0x2664 <SYS_TimerStop>
			flag_alarma = false;
    3312:	10 92 a6 0b 	sts	0x0BA6, r1	; 0x800ba6 <flag_alarma>
			printf ("\r\n\n\n\n*************************************************** \n\r");
    3316:	85 e1       	ldi	r24, 0x15	; 21
    3318:	92 e0       	ldi	r25, 0x02	; 2
    331a:	9f 93       	push	r25
    331c:	8f 93       	push	r24
    331e:	dc d2       	rcall	.+1464   	; 0x38d8 <printf>
			printf ("\r\n LA ALARMA HA SIDO APAGADA POR EL SINK: %d\n\r", ind->srcAddr);
    3320:	89 81       	ldd	r24, Y+1	; 0x01
    3322:	8f 93       	push	r24
    3324:	88 81       	ld	r24, Y
    3326:	8f 93       	push	r24
    3328:	89 eb       	ldi	r24, 0xB9	; 185
    332a:	92 e0       	ldi	r25, 0x02	; 2
    332c:	9f 93       	push	r25
    332e:	8f 93       	push	r24
			printf ("\r\n*************************************************** \r");
    3330:	d3 d2       	rcall	.+1446   	; 0x38d8 <printf>
    3332:	81 e8       	ldi	r24, 0x81	; 129
    3334:	92 e0       	ldi	r25, 0x02	; 2
    3336:	9f 93       	push	r25
    3338:	8f 93       	push	r24
    333a:	ce d2       	rcall	.+1436   	; 0x38d8 <printf>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    333c:	2c 9a       	sbi	0x05, 4	; 5
    333e:	ed b7       	in	r30, 0x3d	; 61
    3340:	fe b7       	in	r31, 0x3e	; 62
    3342:	38 96       	adiw	r30, 0x08	; 8
    3344:	0f b6       	in	r0, 0x3f	; 63
    3346:	f8 94       	cli
    3348:	fe bf       	out	0x3e, r31	; 62
    334a:	0f be       	out	0x3f, r0	; 63
    334c:	ed bf       	out	0x3d, r30	; 61
		    ioport_set_value(LED0, 1);//aPAGAR EL LED
		}
		if (ind->data[0] == PETICION_DATOS){
    334e:	ef 81       	ldd	r30, Y+7	; 0x07
    3350:	f8 85       	ldd	r31, Y+8	; 0x08
    3352:	80 81       	ld	r24, Z
    3354:	82 35       	cpi	r24, 0x52	; 82
    3356:	b9 f5       	brne	.+110    	; 0x33c6 <appDataInd+0x118>
            pData = read_temperature();
    3358:	0e 94 0d 05 	call	0xa1a	; 0xa1a <read_temperature>
    335c:	90 93 ba 0b 	sts	0x0BBA, r25	; 0x800bba <pData+0x1>
    3360:	80 93 b9 0b 	sts	0x0BB9, r24	; 0x800bb9 <pData>
			
			sprintf((char *)appUartBuffer,"X_%02d,%03dC", pData[0], pData[1]);
    3364:	fc 01       	movw	r30, r24
    3366:	21 81       	ldd	r18, Z+1	; 0x01
    3368:	1f 92       	push	r1
    336a:	2f 93       	push	r18
    336c:	80 81       	ld	r24, Z
    336e:	1f 92       	push	r1
    3370:	8f 93       	push	r24
    3372:	88 ee       	ldi	r24, 0xE8	; 232
    3374:	92 e0       	ldi	r25, 0x02	; 2
    3376:	9f 93       	push	r25
    3378:	8f 93       	push	r24
    337a:	82 e9       	ldi	r24, 0x92	; 146
    337c:	9a e0       	ldi	r25, 0x0A	; 10
    337e:	9f 93       	push	r25
    3380:	8f 93       	push	r24
    3382:	bd d2       	rcall	.+1402   	; 0x38fe <sprintf>
			appUartBufferPtr = sizeof(appUartBuffer);
    3384:	89 e6       	ldi	r24, 0x69	; 105
    3386:	80 93 91 0a 	sts	0x0A91, r24	; 0x800a91 <appUartBufferPtr>
			direccion_destino = ind->srcAddr;
    338a:	88 81       	ld	r24, Y
    338c:	99 81       	ldd	r25, Y+1	; 0x01
    338e:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <direccion_destino+0x1>
    3392:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <direccion_destino>
			appSendData();																							///
    3396:	58 df       	rcall	.-336    	; 0x3248 <appSendData>
			direccion_destino = 0xffff;
    3398:	8f ef       	ldi	r24, 0xFF	; 255
    339a:	9f ef       	ldi	r25, 0xFF	; 255
    339c:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <direccion_destino+0x1>
    33a0:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <direccion_destino>
			printf ("\r\n Respuesta a la pteicion de temperatura del Sink %d  \n\r",ind->srcAddr);
    33a4:	89 81       	ldd	r24, Y+1	; 0x01
    33a6:	8f 93       	push	r24
    33a8:	88 81       	ld	r24, Y
    33aa:	8f 93       	push	r24
    33ac:	85 ef       	ldi	r24, 0xF5	; 245
    33ae:	92 e0       	ldi	r25, 0x02	; 2
    33b0:	9f 93       	push	r25
    33b2:	8f 93       	push	r24
    33b4:	91 d2       	rcall	.+1314   	; 0x38d8 <printf>
    33b6:	8d b7       	in	r24, 0x3d	; 61
    33b8:	9e b7       	in	r25, 0x3e	; 62
    33ba:	0c 96       	adiw	r24, 0x0c	; 12
    33bc:	0f b6       	in	r0, 0x3f	; 63
    33be:	f8 94       	cli
    33c0:	9e bf       	out	0x3e, r25	; 62
    33c2:	0f be       	out	0x3f, r0	; 63
    33c4:	8d bf       	out	0x3d, r24	; 61
		}
		
		
	}
	return true;
}
    33c6:	81 e0       	ldi	r24, 0x01	; 1
    33c8:	df 91       	pop	r29
    33ca:	cf 91       	pop	r28
    33cc:	08 95       	ret

000033ce <crea_temporizador_alarma>:

//ALARMA

void crea_temporizador_alarma (void) {
	
	temporizador_alarma.interval = Tiempo_alarma; // Cuento 1 segundo
    33ce:	e7 ea       	ldi	r30, 0xA7	; 167
    33d0:	fb e0       	ldi	r31, 0x0B	; 11
    33d2:	88 ee       	ldi	r24, 0xE8	; 232
    33d4:	93 e0       	ldi	r25, 0x03	; 3
    33d6:	a0 e0       	ldi	r26, 0x00	; 0
    33d8:	b0 e0       	ldi	r27, 0x00	; 0
    33da:	86 83       	std	Z+6, r24	; 0x06
    33dc:	97 83       	std	Z+7, r25	; 0x07
    33de:	a0 87       	std	Z+8, r26	; 0x08
    33e0:	b1 87       	std	Z+9, r27	; 0x09
	temporizador_alarma.mode = SYS_TIMER_PERIODIC_MODE; // Modo peridico
    33e2:	81 e0       	ldi	r24, 0x01	; 1
    33e4:	82 87       	std	Z+10, r24	; 0x0a
	temporizador_alarma.handler = temporizador_alarma_Handler;
    33e6:	8c e1       	ldi	r24, 0x1C	; 28
    33e8:	99 e1       	ldi	r25, 0x19	; 25
    33ea:	94 87       	std	Z+12, r25	; 0x0c
    33ec:	83 87       	std	Z+11, r24	; 0x0b
    33ee:	08 95       	ret

000033f0 <crea_temporizador_muestreo>:
//MUESTRO


void crea_temporizador_muestreo (void) {
	
	temporizador_muestreo_t.interval = Tiempo_muestreo; 
    33f0:	e9 e9       	ldi	r30, 0x99	; 153
    33f2:	fb e0       	ldi	r31, 0x0B	; 11
    33f4:	80 e2       	ldi	r24, 0x20	; 32
    33f6:	9e e4       	ldi	r25, 0x4E	; 78
    33f8:	a0 e0       	ldi	r26, 0x00	; 0
    33fa:	b0 e0       	ldi	r27, 0x00	; 0
    33fc:	86 83       	std	Z+6, r24	; 0x06
    33fe:	97 83       	std	Z+7, r25	; 0x07
    3400:	a0 87       	std	Z+8, r26	; 0x08
    3402:	b1 87       	std	Z+9, r27	; 0x09
	temporizador_muestreo_t.mode = SYS_TIMER_PERIODIC_MODE; 
    3404:	81 e0       	ldi	r24, 0x01	; 1
    3406:	82 87       	std	Z+10, r24	; 0x0a
	temporizador_muestreo_t.handler = temporizador_muestreo_Handler;
    3408:	80 e2       	ldi	r24, 0x20	; 32
    340a:	99 e1       	ldi	r25, 0x19	; 25
    340c:	94 87       	std	Z+12, r25	; 0x0c
    340e:	83 87       	std	Z+11, r24	; 0x0b
	SYS_TimerStart(&temporizador_muestreo_t);
    3410:	cf 01       	movw	r24, r30
    3412:	7f c9       	rjmp	.-3330   	; 0x2712 <SYS_TimerStart>
    3414:	08 95       	ret

00003416 <main>:
	irq_initialize_vectors();
	#if SAMD || SAMR21 || SAML21
	system_init();
	delay_init();
	#else
	sysclk_init();
    3416:	0e 94 74 05 	call	0xae8	; 0xae8 <sysclk_init>
	board_init();
    341a:	0e 94 1d 06 	call	0xc3a	; 0xc3a <board_init>
	#endif
	SYS_Init();
    341e:	95 d8       	rcall	.-3798   	; 0x254a <SYS_Init>
	sio2host_init();
    3420:	0e 94 0d 07 	call	0xe1a	; 0xe1a <sio2host_init>
	cpu_irq_enable();
    3424:	78 94       	sei
	//*********Funciones mias *********//
	twi_init();
    3426:	0e 94 46 05 	call	0xa8c	; 0xa8c <twi_init>
	sensor_conf();
    342a:	0e 94 dd 04 	call	0x9ba	; 0x9ba <sensor_conf>
	
	crea_temporizador_alarma();
    342e:	cf df       	rcall	.-98     	; 0x33ce <crea_temporizador_alarma>
	crea_temporizador_muestreo();
    3430:	df df       	rcall	.-66     	; 0x33f0 <crea_temporizador_muestreo>
    3432:	80 e1       	ldi	r24, 0x10	; 16
	EIMSK = 0b00010000; 
    3434:	8d bb       	out	0x1d, r24	; 29
    3436:	8f e2       	ldi	r24, 0x2F	; 47
	printf ("\r\n *El nodo esta encendido \n\r");
    3438:	93 e0       	ldi	r25, 0x03	; 3
    343a:	9f 93       	push	r25
    343c:	8f 93       	push	r24
    343e:	4c d2       	rcall	.+1176   	; 0x38d8 <printf>
    3440:	0f 90       	pop	r0
    3442:	0f 90       	pop	r0
    3444:	0f 2e       	mov	r0, r31
#endif
	PHY_SetRxState(true);

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appTimer.interval = APP_FLUSH_TIMER_INTERVAL;
    3446:	f6 e7       	ldi	r31, 0x76	; 118
    3448:	cf 2e       	mov	r12, r31
    344a:	fb e0       	ldi	r31, 0x0B	; 11
    344c:	df 2e       	mov	r13, r31
    344e:	f0 2d       	mov	r31, r0
    3450:	0f 2e       	mov	r0, r31
    3452:	f4 e1       	ldi	r31, 0x14	; 20
    3454:	8f 2e       	mov	r8, r31
    3456:	91 2c       	mov	r9, r1
    3458:	a1 2c       	mov	r10, r1
    345a:	b1 2c       	mov	r11, r1
    345c:	f0 2d       	mov	r31, r0
    345e:	0f 2e       	mov	r0, r31
	appTimer.mode = SYS_TIMER_INTERVAL_MODE;
	appTimer.handler = appTimerHandler;
    3460:	f5 e5       	ldi	r31, 0x55	; 85
    3462:	6f 2e       	mov	r6, r31
    3464:	f9 e1       	ldi	r31, 0x19	; 25
    3466:	7f 2e       	mov	r7, r31
    3468:	f0 2d       	mov	r31, r0
    346a:	2c 2c       	mov	r2, r12
#endif
	PHY_SetRxState(true);

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);

	appTimer.interval = APP_FLUSH_TIMER_INTERVAL;
    346c:	3d 2c       	mov	r3, r13
    346e:	0f 2e       	mov	r0, r31
			direccion_destino = 0xffff;
			printf ("\r\n Enviado a los nodos Sink %d y %d \n\r",Dirr_sink1,Dirr_sink2);
			/*******/
			flag_muestreo = false;
		}else {
			TRXPR = 1 << SLPTR; // sent transceiver to sleep
    3470:	f9 e3       	ldi	r31, 0x39	; 57
    3472:	4f 2e       	mov	r4, r31
    3474:	55 24       	eor	r5, r5
    3476:	53 94       	inc	r5
    3478:	f0 2d       	mov	r31, r0
	crea_temporizador_alarma();
	crea_temporizador_muestreo();
	EIMSK = 0b00010000; 
	printf ("\r\n *El nodo esta encendido \n\r");
	while (1) {
		SYS_TaskHandler();
    347a:	6d d8       	rcall	.-3878   	; 0x2556 <SYS_TaskHandler>
    347c:	80 91 83 0b 	lds	r24, 0x0B83	; 0x800b83 <appState>

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState) {
    3480:	81 11       	cpse	r24, r1
    3482:	24 c0       	rjmp	.+72     	; 0x34cc <main+0xb6>
    3484:	85 e1       	ldi	r24, 0x15	; 21

/*************************************************************************//**
*****************************************************************************/
static void appInit(void)
{
	NWK_SetAddr(APP_ADDR);
    3486:	90 e0       	ldi	r25, 0x00	; 0
    3488:	0e 94 1a 08 	call	0x1034	; 0x1034 <NWK_SetAddr>
    348c:	87 e6       	ldi	r24, 0x67	; 103
	NWK_SetPanId(APP_PANID);
    348e:	95 e4       	ldi	r25, 0x45	; 69
    3490:	0e 94 21 08 	call	0x1042	; 0x1042 <NWK_SetPanId>
    3494:	8f e0       	ldi	r24, 0x0F	; 15
	PHY_SetChannel(APP_CHANNEL);
    3496:	0e 94 c7 11 	call	0x238e	; 0x238e <PHY_SetChannel>
    349a:	81 e0       	ldi	r24, 0x01	; 1
#ifdef PHY_AT86RF212
	PHY_SetBand(APP_BAND);
	PHY_SetModulation(APP_MODULATION);
#endif
	PHY_SetRxState(true);
    349c:	0e 94 c3 11 	call	0x2386	; 0x2386 <PHY_SetRxState>
    34a0:	67 e5       	ldi	r22, 0x57	; 87

	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    34a2:	79 e1       	ldi	r23, 0x19	; 25
    34a4:	81 e0       	ldi	r24, 0x01	; 1
    34a6:	0e 94 28 08 	call	0x1050	; 0x1050 <NWK_OpenEndpoint>
    34aa:	d6 01       	movw	r26, r12

	appTimer.interval = APP_FLUSH_TIMER_INTERVAL;
    34ac:	16 96       	adiw	r26, 0x06	; 6
    34ae:	8d 92       	st	X+, r8
    34b0:	9d 92       	st	X+, r9
    34b2:	ad 92       	st	X+, r10
    34b4:	bc 92       	st	X, r11
    34b6:	19 97       	sbiw	r26, 0x09	; 9
    34b8:	1a 96       	adiw	r26, 0x0a	; 10
	appTimer.mode = SYS_TIMER_INTERVAL_MODE;
    34ba:	1c 92       	st	X, r1
    34bc:	1a 97       	sbiw	r26, 0x0a	; 10
    34be:	1c 96       	adiw	r26, 0x0c	; 12
	appTimer.handler = appTimerHandler;
    34c0:	7c 92       	st	X, r7
    34c2:	6e 92       	st	-X, r6
    34c4:	1b 97       	sbiw	r26, 0x0b	; 11
    34c6:	81 e0       	ldi	r24, 0x01	; 1
{
	switch (appState) {
	case APP_STATE_INITIAL:
	{
		appInit();
		appState = APP_STATE_IDLE;
    34c8:	80 93 83 0b 	sts	0x0B83, r24	; 0x800b83 <appState>
    34cc:	64 e1       	ldi	r22, 0x14	; 20
		break;

	default:
		break;
	}
	sio_rx_length = sio2host_rx(rx_data, APP_RX_BUF_SIZE);
    34ce:	84 e8       	ldi	r24, 0x84	; 132
    34d0:	9b e0       	ldi	r25, 0x0B	; 11
    34d2:	0e 94 6d 07 	call	0xeda	; 0xeda <sio2host_rx>
    34d6:	80 93 90 0a 	sts	0x0A90, r24	; 0x800a90 <sio_rx_length>
    34da:	88 23       	and	r24, r24
	if (sio_rx_length) {
    34dc:	59 f1       	breq	.+86     	; 0x3534 <main+0x11e>
    34de:	c4 e8       	ldi	r28, 0x84	; 132
    34e0:	db e0       	ldi	r29, 0x0B	; 11
    34e2:	e1 2c       	mov	r14, r1
    34e4:	f1 2c       	mov	r15, r1
    34e6:	8e 01       	movw	r16, r28
    34e8:	88 81       	ld	r24, Y
		for (uint16_t i = 0; i < sio_rx_length; i++) {
			sio2host_putchar(rx_data[i]);
    34ea:	0e 94 ac 07 	call	0xf58	; 0xf58 <sio2host_putchar>
    34ee:	80 91 91 0a 	lds	r24, 0x0A91	; 0x800a91 <appUartBufferPtr>
			if (appUartBufferPtr == sizeof(appUartBuffer)) {
    34f2:	89 36       	cpi	r24, 0x69	; 105
    34f4:	09 f4       	brne	.+2      	; 0x34f8 <main+0xe2>
				appSendData();
    34f6:	a8 de       	rcall	.-688    	; 0x3248 <appSendData>
    34f8:	e0 91 91 0a 	lds	r30, 0x0A91	; 0x800a91 <appUartBufferPtr>
			}

			if (appUartBufferPtr < sizeof(appUartBuffer)) {
    34fc:	e9 36       	cpi	r30, 0x69	; 105
    34fe:	50 f4       	brcc	.+20     	; 0x3514 <main+0xfe>
    3500:	81 e0       	ldi	r24, 0x01	; 1
				appUartBuffer[appUartBufferPtr++] = rx_data[i];
    3502:	8e 0f       	add	r24, r30
    3504:	80 93 91 0a 	sts	0x0A91, r24	; 0x800a91 <appUartBufferPtr>
    3508:	f0 e0       	ldi	r31, 0x00	; 0
    350a:	ee 56       	subi	r30, 0x6E	; 110
    350c:	f5 4f       	sbci	r31, 0xF5	; 245
    350e:	d8 01       	movw	r26, r16
    3510:	8c 91       	ld	r24, X
    3512:	80 83       	st	Z, r24
    3514:	bf ef       	ldi	r27, 0xFF	; 255
	default:
		break;
	}
	sio_rx_length = sio2host_rx(rx_data, APP_RX_BUF_SIZE);
	if (sio_rx_length) {
		for (uint16_t i = 0; i < sio_rx_length; i++) {
    3516:	eb 1a       	sub	r14, r27
    3518:	fb 0a       	sbc	r15, r27
    351a:	21 96       	adiw	r28, 0x01	; 1
    351c:	80 91 90 0a 	lds	r24, 0x0A90	; 0x800a90 <sio_rx_length>
    3520:	90 e0       	ldi	r25, 0x00	; 0
    3522:	e8 16       	cp	r14, r24
    3524:	f9 06       	cpc	r15, r25
    3526:	f8 f2       	brcs	.-66     	; 0x34e6 <main+0xd0>
			if (appUartBufferPtr < sizeof(appUartBuffer)) {
				appUartBuffer[appUartBufferPtr++] = rx_data[i];
			}
		}

		SYS_TimerStop(&appTimer);
    3528:	82 2d       	mov	r24, r2
    352a:	93 2d       	mov	r25, r3
    352c:	9b d8       	rcall	.-3786   	; 0x2664 <SYS_TimerStop>
		SYS_TimerStart(&appTimer);
    352e:	82 2d       	mov	r24, r2
    3530:	93 2d       	mov	r25, r3
    3532:	ef d8       	rcall	.-3618   	; 0x2712 <SYS_TimerStart>
    3534:	80 91 b4 0b 	lds	r24, 0x0BB4	; 0x800bb4 <modo>
	EIMSK = 0b00010000; 
	printf ("\r\n *El nodo esta encendido \n\r");
	while (1) {
		SYS_TaskHandler();
		APP_TaskHandler();
		if (modo==0){
    3538:	81 11       	cpse	r24, r1
    353a:	9f cf       	rjmp	.-194    	; 0x347a <main+0x64>
    353c:	80 91 a6 0b 	lds	r24, 0x0BA6	; 0x800ba6 <flag_alarma>
			if (flag_alarma){
    3540:	88 23       	and	r24, r24
    3542:	21 f0       	breq	.+8      	; 0x354c <main+0x136>
    3544:	80 e1       	ldi	r24, 0x10	; 16
 */
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	base->PINCRL = arch_ioport_pin_to_mask(pin);
    3546:	83 b9       	out	0x03, r24	; 3
    3548:	10 92 a6 0b 	sts	0x0BA6, r1	; 0x800ba6 <flag_alarma>
				LED_Toggle(LED0);
				/*********/
				flag_alarma = false;
    354c:	80 91 98 0b 	lds	r24, 0x0B98	; 0x800b98 <flag_muestreo>
			}
						
		if (flag_muestreo){
    3550:	88 23       	and	r24, r24
    3552:	09 f4       	brne	.+2      	; 0x3556 <main+0x140>
    3554:	59 c0       	rjmp	.+178    	; 0x3608 <main+0x1f2>
    3556:	0e 94 0d 05 	call	0xa1a	; 0xa1a <read_temperature>
			
			pData = read_temperature();  //Sensor 
    355a:	90 93 ba 0b 	sts	0x0BBA, r25	; 0x800bba <pData+0x1>
    355e:	80 93 b9 0b 	sts	0x0BB9, r24	; 0x800bb9 <pData>
			
			printf ("\r\n\n\n\n***************************************  Nueva Muestra  *************************************** \n\r");
    3562:	ed e4       	ldi	r30, 0x4D	; 77
    3564:	f3 e0       	ldi	r31, 0x03	; 3
    3566:	ff 93       	push	r31
    3568:	ef 93       	push	r30
    356a:	b6 d1       	rcall	.+876    	; 0x38d8 <printf>
    356c:	e0 91 b9 0b 	lds	r30, 0x0BB9	; 0x800bb9 <pData>
			printf ("\r\n Temperatura medida en nodo Id=%d [ts=%ds]= %02d,%03d C \n\r",APP_ADDR,Tiempo_muestreo/1000, pData[0], pData[1]);
    3570:	f0 91 ba 0b 	lds	r31, 0x0BBA	; 0x800bba <pData+0x1>
    3574:	81 81       	ldd	r24, Z+1	; 0x01
    3576:	1f 92       	push	r1
    3578:	8f 93       	push	r24
    357a:	80 81       	ld	r24, Z
    357c:	1f 92       	push	r1
    357e:	8f 93       	push	r24
    3580:	1f 92       	push	r1
    3582:	84 e1       	ldi	r24, 0x14	; 20
    3584:	8f 93       	push	r24
    3586:	1f 92       	push	r1
    3588:	85 e1       	ldi	r24, 0x15	; 21
    358a:	8f 93       	push	r24
    358c:	85 eb       	ldi	r24, 0xB5	; 181
    358e:	93 e0       	ldi	r25, 0x03	; 3
    3590:	9f 93       	push	r25
    3592:	8f 93       	push	r24
    3594:	a1 d1       	rcall	.+834    	; 0x38d8 <printf>
    3596:	e0 91 b9 0b 	lds	r30, 0x0BB9	; 0x800bb9 <pData>
			/**/
			sprintf((char *)appUartBuffer,"T %02d,%03dC", pData[0], pData[1]);
    359a:	f0 91 ba 0b 	lds	r31, 0x0BBA	; 0x800bba <pData+0x1>
    359e:	81 81       	ldd	r24, Z+1	; 0x01
    35a0:	1f 92       	push	r1
    35a2:	8f 93       	push	r24
    35a4:	80 81       	ld	r24, Z
    35a6:	1f 92       	push	r1
    35a8:	8f 93       	push	r24
    35aa:	e2 ef       	ldi	r30, 0xF2	; 242
    35ac:	f3 e0       	ldi	r31, 0x03	; 3
    35ae:	ff 93       	push	r31
    35b0:	ef 93       	push	r30
    35b2:	82 e9       	ldi	r24, 0x92	; 146
    35b4:	9a e0       	ldi	r25, 0x0A	; 10
    35b6:	9f 93       	push	r25
    35b8:	8f 93       	push	r24
    35ba:	a1 d1       	rcall	.+834    	; 0x38fe <sprintf>
    35bc:	89 e6       	ldi	r24, 0x69	; 105
			appUartBufferPtr = sizeof(appUartBuffer);
    35be:	80 93 91 0a 	sts	0x0A91, r24	; 0x800a91 <appUartBufferPtr>
			//direccion_destino =     3;
			//appSendData();	
			//direccion_destino = 0xffff;
			
			direccion_destino =     2;		
    35c2:	e2 e0       	ldi	r30, 0x02	; 2
    35c4:	f0 e0       	ldi	r31, 0x00	; 0
    35c6:	f0 93 13 02 	sts	0x0213, r31	; 0x800213 <direccion_destino+0x1>
    35ca:	e0 93 12 02 	sts	0x0212, r30	; 0x800212 <direccion_destino>
			appSendData();																				///
    35ce:	3c de       	rcall	.-904    	; 0x3248 <appSendData>
    35d0:	8f ef       	ldi	r24, 0xFF	; 255
			direccion_destino = 0xffff;
    35d2:	9f ef       	ldi	r25, 0xFF	; 255
    35d4:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <direccion_destino+0x1>
    35d8:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <direccion_destino>
    35dc:	1f 92       	push	r1
			printf ("\r\n Enviado a los nodos Sink %d y %d \n\r",Dirr_sink1,Dirr_sink2);
    35de:	83 e0       	ldi	r24, 0x03	; 3
    35e0:	8f 93       	push	r24
    35e2:	1f 92       	push	r1
    35e4:	82 e0       	ldi	r24, 0x02	; 2
    35e6:	8f 93       	push	r24
    35e8:	8f ef       	ldi	r24, 0xFF	; 255
    35ea:	93 e0       	ldi	r25, 0x03	; 3
    35ec:	9f 93       	push	r25
    35ee:	8f 93       	push	r24
    35f0:	73 d1       	rcall	.+742    	; 0x38d8 <printf>
    35f2:	10 92 98 0b 	sts	0x0B98, r1	; 0x800b98 <flag_muestreo>
			/*******/
			flag_muestreo = false;
    35f6:	ad b7       	in	r26, 0x3d	; 61
    35f8:	be b7       	in	r27, 0x3e	; 62
    35fa:	5a 96       	adiw	r26, 0x1a	; 26
    35fc:	0f b6       	in	r0, 0x3f	; 63
    35fe:	f8 94       	cli
    3600:	be bf       	out	0x3e, r27	; 62
    3602:	0f be       	out	0x3f, r0	; 63
    3604:	ad bf       	out	0x3d, r26	; 61
    3606:	39 cf       	rjmp	.-398    	; 0x347a <main+0x64>
    3608:	82 e0       	ldi	r24, 0x02	; 2
		}else {
			TRXPR = 1 << SLPTR; // sent transceiver to sleep
    360a:	f2 01       	movw	r30, r4
    360c:	80 83       	st	Z, r24
    360e:	83 b7       	in	r24, 0x33	; 51
			set_sleep_mode(SLEEP_MODE_IDLE); // select power down mode
    3610:	81 7f       	andi	r24, 0xF1	; 241
    3612:	83 bf       	out	0x33, r24	; 51
    3614:	83 b7       	in	r24, 0x33	; 51
			sleep_enable();
    3616:	81 60       	ori	r24, 0x01	; 1
    3618:	83 bf       	out	0x33, r24	; 51
    361a:	88 95       	sleep
			sleep_cpu(); // go to deep sleep
    361c:	83 b7       	in	r24, 0x33	; 51
			sleep_disable();
    361e:	8e 7f       	andi	r24, 0xFE	; 254
    3620:	83 bf       	out	0x33, r24	; 51
    3622:	2b cf       	rjmp	.-426    	; 0x347a <main+0x64>

00003624 <__vector_5>:
    3624:	1f 92       	push	r1
static void temporizador_muestreo_Handler (SYS_Timer_t *timer) {
	flag_muestreo = true;
}

uint8_t dobles=0;
ISR(INT4_vect) {
    3626:	0f 92       	push	r0
    3628:	0f b6       	in	r0, 0x3f	; 63
    362a:	0f 92       	push	r0
    362c:	11 24       	eor	r1, r1
    362e:	0b b6       	in	r0, 0x3b	; 59
    3630:	0f 92       	push	r0
    3632:	2f 93       	push	r18
    3634:	3f 93       	push	r19
    3636:	4f 93       	push	r20
    3638:	5f 93       	push	r21
    363a:	6f 93       	push	r22
    363c:	7f 93       	push	r23
    363e:	8f 93       	push	r24
    3640:	9f 93       	push	r25
    3642:	af 93       	push	r26
    3644:	bf 93       	push	r27
    3646:	ef 93       	push	r30
    3648:	ff 93       	push	r31
	
	//dobles =1-dobles;
	
	//if (dobles){
	modo = 1- modo;
    364a:	90 91 b4 0b 	lds	r25, 0x0BB4	; 0x800bb4 <modo>
    364e:	81 e0       	ldi	r24, 0x01	; 1
    3650:	89 1b       	sub	r24, r25
    3652:	80 93 b4 0b 	sts	0x0BB4, r24	; 0x800bb4 <modo>
	SYS_TimerStop(&temporizador_alarma);
    3656:	87 ea       	ldi	r24, 0xA7	; 167
    3658:	9b e0       	ldi	r25, 0x0B	; 11
    365a:	04 d8       	rcall	.-4088   	; 0x2664 <SYS_TimerStop>
	flag_alarma = false;
    365c:	10 92 a6 0b 	sts	0x0BA6, r1	; 0x800ba6 <flag_alarma>
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
    3660:	2c 9a       	sbi	0x05, 4	; 5
	ioport_set_value(LED0, 1);//aPAGAR EL LED
	if(modo==0){
    3662:	80 91 b4 0b 	lds	r24, 0x0BB4	; 0x800bb4 <modo>
    3666:	81 11       	cpse	r24, r1
    3668:	0a c0       	rjmp	.+20     	; 0x367e <__vector_5+0x5a>
		TRXPR = 0x00;
    366a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <__TEXT_REGION_LENGTH__+0x7c0139>
		printf ("\r\nSleep off\n\r");	
    366e:	86 e2       	ldi	r24, 0x26	; 38
    3670:	94 e0       	ldi	r25, 0x04	; 4
    3672:	9f 93       	push	r25
    3674:	8f 93       	push	r24
    3676:	30 d1       	rcall	.+608    	; 0x38d8 <printf>
    3678:	0f 90       	pop	r0
    367a:	0f 90       	pop	r0
    367c:	07 c0       	rjmp	.+14     	; 0x368c <__vector_5+0x68>
	}else printf ("\r\nSleep on\n\r");	
    367e:	84 e3       	ldi	r24, 0x34	; 52
    3680:	94 e0       	ldi	r25, 0x04	; 4
    3682:	9f 93       	push	r25
    3684:	8f 93       	push	r24
    3686:	28 d1       	rcall	.+592    	; 0x38d8 <printf>
    3688:	0f 90       	pop	r0
    368a:	0f 90       	pop	r0
	
	//}
	delay_ms(1000);
    368c:	66 e5       	ldi	r22, 0x56	; 86
    368e:	78 e5       	ldi	r23, 0x58	; 88
    3690:	84 e1       	ldi	r24, 0x14	; 20
    3692:	90 e0       	ldi	r25, 0x00	; 0
    3694:	c3 dd       	rcall	.-1146   	; 0x321c <__portable_avr_delay_cycles>
    3696:	ff 91       	pop	r31
    3698:	ef 91       	pop	r30
    369a:	bf 91       	pop	r27
    369c:	af 91       	pop	r26
    369e:	9f 91       	pop	r25
    36a0:	8f 91       	pop	r24
    36a2:	7f 91       	pop	r23
    36a4:	6f 91       	pop	r22
    36a6:	5f 91       	pop	r21
    36a8:	4f 91       	pop	r20
    36aa:	3f 91       	pop	r19
    36ac:	2f 91       	pop	r18
    36ae:	0f 90       	pop	r0
    36b0:	0b be       	out	0x3b, r0	; 59
    36b2:	0f 90       	pop	r0
    36b4:	0f be       	out	0x3f, r0	; 63
    36b6:	0f 90       	pop	r0
    36b8:	1f 90       	pop	r1
    36ba:	18 95       	reti

000036bc <__mulsi3>:
    36bc:	db 01       	movw	r26, r22
    36be:	8f 93       	push	r24
    36c0:	9f 93       	push	r25
    36c2:	49 d0       	rcall	.+146    	; 0x3756 <__muluhisi3>
    36c4:	bf 91       	pop	r27
    36c6:	af 91       	pop	r26
    36c8:	a2 9f       	mul	r26, r18
    36ca:	80 0d       	add	r24, r0
    36cc:	91 1d       	adc	r25, r1
    36ce:	a3 9f       	mul	r26, r19
    36d0:	90 0d       	add	r25, r0
    36d2:	b2 9f       	mul	r27, r18
    36d4:	90 0d       	add	r25, r0
    36d6:	11 24       	eor	r1, r1
    36d8:	08 95       	ret

000036da <__udivmodhi4>:
    36da:	aa 1b       	sub	r26, r26
    36dc:	bb 1b       	sub	r27, r27
    36de:	51 e1       	ldi	r21, 0x11	; 17
    36e0:	07 c0       	rjmp	.+14     	; 0x36f0 <__udivmodhi4_ep>

000036e2 <__udivmodhi4_loop>:
    36e2:	aa 1f       	adc	r26, r26
    36e4:	bb 1f       	adc	r27, r27
    36e6:	a6 17       	cp	r26, r22
    36e8:	b7 07       	cpc	r27, r23
    36ea:	10 f0       	brcs	.+4      	; 0x36f0 <__udivmodhi4_ep>
    36ec:	a6 1b       	sub	r26, r22
    36ee:	b7 0b       	sbc	r27, r23

000036f0 <__udivmodhi4_ep>:
    36f0:	88 1f       	adc	r24, r24
    36f2:	99 1f       	adc	r25, r25
    36f4:	5a 95       	dec	r21
    36f6:	a9 f7       	brne	.-22     	; 0x36e2 <__udivmodhi4_loop>
    36f8:	80 95       	com	r24
    36fa:	90 95       	com	r25
    36fc:	bc 01       	movw	r22, r24
    36fe:	cd 01       	movw	r24, r26
    3700:	08 95       	ret

00003702 <__udivmodsi4>:
    3702:	a1 e2       	ldi	r26, 0x21	; 33
    3704:	1a 2e       	mov	r1, r26
    3706:	aa 1b       	sub	r26, r26
    3708:	bb 1b       	sub	r27, r27
    370a:	fd 01       	movw	r30, r26
    370c:	0d c0       	rjmp	.+26     	; 0x3728 <__udivmodsi4_ep>

0000370e <__udivmodsi4_loop>:
    370e:	aa 1f       	adc	r26, r26
    3710:	bb 1f       	adc	r27, r27
    3712:	ee 1f       	adc	r30, r30
    3714:	ff 1f       	adc	r31, r31
    3716:	a2 17       	cp	r26, r18
    3718:	b3 07       	cpc	r27, r19
    371a:	e4 07       	cpc	r30, r20
    371c:	f5 07       	cpc	r31, r21
    371e:	20 f0       	brcs	.+8      	; 0x3728 <__udivmodsi4_ep>
    3720:	a2 1b       	sub	r26, r18
    3722:	b3 0b       	sbc	r27, r19
    3724:	e4 0b       	sbc	r30, r20
    3726:	f5 0b       	sbc	r31, r21

00003728 <__udivmodsi4_ep>:
    3728:	66 1f       	adc	r22, r22
    372a:	77 1f       	adc	r23, r23
    372c:	88 1f       	adc	r24, r24
    372e:	99 1f       	adc	r25, r25
    3730:	1a 94       	dec	r1
    3732:	69 f7       	brne	.-38     	; 0x370e <__udivmodsi4_loop>
    3734:	60 95       	com	r22
    3736:	70 95       	com	r23
    3738:	80 95       	com	r24
    373a:	90 95       	com	r25
    373c:	9b 01       	movw	r18, r22
    373e:	ac 01       	movw	r20, r24
    3740:	bd 01       	movw	r22, r26
    3742:	cf 01       	movw	r24, r30
    3744:	08 95       	ret

00003746 <__tablejump2__>:
    3746:	ee 0f       	add	r30, r30
    3748:	ff 1f       	adc	r31, r31
    374a:	88 1f       	adc	r24, r24
    374c:	8b bf       	out	0x3b, r24	; 59
    374e:	07 90       	elpm	r0, Z+
    3750:	f6 91       	elpm	r31, Z
    3752:	e0 2d       	mov	r30, r0
    3754:	19 94       	eijmp

00003756 <__muluhisi3>:
    3756:	09 d0       	rcall	.+18     	; 0x376a <__umulhisi3>
    3758:	a5 9f       	mul	r26, r21
    375a:	90 0d       	add	r25, r0
    375c:	b4 9f       	mul	r27, r20
    375e:	90 0d       	add	r25, r0
    3760:	a4 9f       	mul	r26, r20
    3762:	80 0d       	add	r24, r0
    3764:	91 1d       	adc	r25, r1
    3766:	11 24       	eor	r1, r1
    3768:	08 95       	ret

0000376a <__umulhisi3>:
    376a:	a2 9f       	mul	r26, r18
    376c:	b0 01       	movw	r22, r0
    376e:	b3 9f       	mul	r27, r19
    3770:	c0 01       	movw	r24, r0
    3772:	a3 9f       	mul	r26, r19
    3774:	70 0d       	add	r23, r0
    3776:	81 1d       	adc	r24, r1
    3778:	11 24       	eor	r1, r1
    377a:	91 1d       	adc	r25, r1
    377c:	b2 9f       	mul	r27, r18
    377e:	70 0d       	add	r23, r0
    3780:	81 1d       	adc	r24, r1
    3782:	11 24       	eor	r1, r1
    3784:	91 1d       	adc	r25, r1
    3786:	08 95       	ret

00003788 <do_rand>:
    3788:	8f 92       	push	r8
    378a:	9f 92       	push	r9
    378c:	af 92       	push	r10
    378e:	bf 92       	push	r11
    3790:	cf 92       	push	r12
    3792:	df 92       	push	r13
    3794:	ef 92       	push	r14
    3796:	ff 92       	push	r15
    3798:	cf 93       	push	r28
    379a:	df 93       	push	r29
    379c:	ec 01       	movw	r28, r24
    379e:	68 81       	ld	r22, Y
    37a0:	79 81       	ldd	r23, Y+1	; 0x01
    37a2:	8a 81       	ldd	r24, Y+2	; 0x02
    37a4:	9b 81       	ldd	r25, Y+3	; 0x03
    37a6:	61 15       	cp	r22, r1
    37a8:	71 05       	cpc	r23, r1
    37aa:	81 05       	cpc	r24, r1
    37ac:	91 05       	cpc	r25, r1
    37ae:	21 f4       	brne	.+8      	; 0x37b8 <do_rand+0x30>
    37b0:	64 e2       	ldi	r22, 0x24	; 36
    37b2:	79 ed       	ldi	r23, 0xD9	; 217
    37b4:	8b e5       	ldi	r24, 0x5B	; 91
    37b6:	97 e0       	ldi	r25, 0x07	; 7
    37b8:	2d e1       	ldi	r18, 0x1D	; 29
    37ba:	33 ef       	ldi	r19, 0xF3	; 243
    37bc:	41 e0       	ldi	r20, 0x01	; 1
    37be:	50 e0       	ldi	r21, 0x00	; 0
    37c0:	bb d4       	rcall	.+2422   	; 0x4138 <__divmodsi4>
    37c2:	49 01       	movw	r8, r18
    37c4:	5a 01       	movw	r10, r20
    37c6:	9b 01       	movw	r18, r22
    37c8:	ac 01       	movw	r20, r24
    37ca:	a7 ea       	ldi	r26, 0xA7	; 167
    37cc:	b1 e4       	ldi	r27, 0x41	; 65
    37ce:	c3 df       	rcall	.-122    	; 0x3756 <__muluhisi3>
    37d0:	6b 01       	movw	r12, r22
    37d2:	7c 01       	movw	r14, r24
    37d4:	ac ee       	ldi	r26, 0xEC	; 236
    37d6:	b4 ef       	ldi	r27, 0xF4	; 244
    37d8:	a5 01       	movw	r20, r10
    37da:	94 01       	movw	r18, r8
    37dc:	cb d4       	rcall	.+2454   	; 0x4174 <__mulohisi3>
    37de:	dc 01       	movw	r26, r24
    37e0:	cb 01       	movw	r24, r22
    37e2:	8c 0d       	add	r24, r12
    37e4:	9d 1d       	adc	r25, r13
    37e6:	ae 1d       	adc	r26, r14
    37e8:	bf 1d       	adc	r27, r15
    37ea:	b7 ff       	sbrs	r27, 7
    37ec:	03 c0       	rjmp	.+6      	; 0x37f4 <do_rand+0x6c>
    37ee:	01 97       	sbiw	r24, 0x01	; 1
    37f0:	a1 09       	sbc	r26, r1
    37f2:	b0 48       	sbci	r27, 0x80	; 128
    37f4:	88 83       	st	Y, r24
    37f6:	99 83       	std	Y+1, r25	; 0x01
    37f8:	aa 83       	std	Y+2, r26	; 0x02
    37fa:	bb 83       	std	Y+3, r27	; 0x03
    37fc:	9f 77       	andi	r25, 0x7F	; 127
    37fe:	df 91       	pop	r29
    3800:	cf 91       	pop	r28
    3802:	ff 90       	pop	r15
    3804:	ef 90       	pop	r14
    3806:	df 90       	pop	r13
    3808:	cf 90       	pop	r12
    380a:	bf 90       	pop	r11
    380c:	af 90       	pop	r10
    380e:	9f 90       	pop	r9
    3810:	8f 90       	pop	r8
    3812:	08 95       	ret

00003814 <rand_r>:
    3814:	b9 cf       	rjmp	.-142    	; 0x3788 <do_rand>

00003816 <rand>:
    3816:	80 e0       	ldi	r24, 0x00	; 0
    3818:	92 e0       	ldi	r25, 0x02	; 2
    381a:	b6 cf       	rjmp	.-148    	; 0x3788 <do_rand>

0000381c <srand>:
    381c:	a0 e0       	ldi	r26, 0x00	; 0
    381e:	b0 e0       	ldi	r27, 0x00	; 0
    3820:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    3824:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    3828:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    382c:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    3830:	08 95       	ret

00003832 <memcpy>:
    3832:	fb 01       	movw	r30, r22
    3834:	dc 01       	movw	r26, r24
    3836:	02 c0       	rjmp	.+4      	; 0x383c <memcpy+0xa>
    3838:	01 90       	ld	r0, Z+
    383a:	0d 92       	st	X+, r0
    383c:	41 50       	subi	r20, 0x01	; 1
    383e:	50 40       	sbci	r21, 0x00	; 0
    3840:	d8 f7       	brcc	.-10     	; 0x3838 <memcpy+0x6>
    3842:	08 95       	ret

00003844 <fdevopen>:
    3844:	0f 93       	push	r16
    3846:	1f 93       	push	r17
    3848:	cf 93       	push	r28
    384a:	df 93       	push	r29
    384c:	00 97       	sbiw	r24, 0x00	; 0
    384e:	31 f4       	brne	.+12     	; 0x385c <fdevopen+0x18>
    3850:	61 15       	cp	r22, r1
    3852:	71 05       	cpc	r23, r1
    3854:	19 f4       	brne	.+6      	; 0x385c <fdevopen+0x18>
    3856:	80 e0       	ldi	r24, 0x00	; 0
    3858:	90 e0       	ldi	r25, 0x00	; 0
    385a:	39 c0       	rjmp	.+114    	; 0x38ce <fdevopen+0x8a>
    385c:	8b 01       	movw	r16, r22
    385e:	ec 01       	movw	r28, r24
    3860:	6e e0       	ldi	r22, 0x0E	; 14
    3862:	70 e0       	ldi	r23, 0x00	; 0
    3864:	81 e0       	ldi	r24, 0x01	; 1
    3866:	90 e0       	ldi	r25, 0x00	; 0
    3868:	75 d2       	rcall	.+1258   	; 0x3d54 <calloc>
    386a:	fc 01       	movw	r30, r24
    386c:	89 2b       	or	r24, r25
    386e:	99 f3       	breq	.-26     	; 0x3856 <fdevopen+0x12>
    3870:	80 e8       	ldi	r24, 0x80	; 128
    3872:	83 83       	std	Z+3, r24	; 0x03
    3874:	01 15       	cp	r16, r1
    3876:	11 05       	cpc	r17, r1
    3878:	71 f0       	breq	.+28     	; 0x3896 <fdevopen+0x52>
    387a:	13 87       	std	Z+11, r17	; 0x0b
    387c:	02 87       	std	Z+10, r16	; 0x0a
    387e:	81 e8       	ldi	r24, 0x81	; 129
    3880:	83 83       	std	Z+3, r24	; 0x03
    3882:	80 91 03 0e 	lds	r24, 0x0E03	; 0x800e03 <__iob>
    3886:	90 91 04 0e 	lds	r25, 0x0E04	; 0x800e04 <__iob+0x1>
    388a:	89 2b       	or	r24, r25
    388c:	21 f4       	brne	.+8      	; 0x3896 <fdevopen+0x52>
    388e:	f0 93 04 0e 	sts	0x0E04, r31	; 0x800e04 <__iob+0x1>
    3892:	e0 93 03 0e 	sts	0x0E03, r30	; 0x800e03 <__iob>
    3896:	20 97       	sbiw	r28, 0x00	; 0
    3898:	c9 f0       	breq	.+50     	; 0x38cc <fdevopen+0x88>
    389a:	d1 87       	std	Z+9, r29	; 0x09
    389c:	c0 87       	std	Z+8, r28	; 0x08
    389e:	83 81       	ldd	r24, Z+3	; 0x03
    38a0:	82 60       	ori	r24, 0x02	; 2
    38a2:	83 83       	std	Z+3, r24	; 0x03
    38a4:	80 91 05 0e 	lds	r24, 0x0E05	; 0x800e05 <__iob+0x2>
    38a8:	90 91 06 0e 	lds	r25, 0x0E06	; 0x800e06 <__iob+0x3>
    38ac:	89 2b       	or	r24, r25
    38ae:	71 f4       	brne	.+28     	; 0x38cc <fdevopen+0x88>
    38b0:	f0 93 06 0e 	sts	0x0E06, r31	; 0x800e06 <__iob+0x3>
    38b4:	e0 93 05 0e 	sts	0x0E05, r30	; 0x800e05 <__iob+0x2>
    38b8:	80 91 07 0e 	lds	r24, 0x0E07	; 0x800e07 <__iob+0x4>
    38bc:	90 91 08 0e 	lds	r25, 0x0E08	; 0x800e08 <__iob+0x5>
    38c0:	89 2b       	or	r24, r25
    38c2:	21 f4       	brne	.+8      	; 0x38cc <fdevopen+0x88>
    38c4:	f0 93 08 0e 	sts	0x0E08, r31	; 0x800e08 <__iob+0x5>
    38c8:	e0 93 07 0e 	sts	0x0E07, r30	; 0x800e07 <__iob+0x4>
    38cc:	cf 01       	movw	r24, r30
    38ce:	df 91       	pop	r29
    38d0:	cf 91       	pop	r28
    38d2:	1f 91       	pop	r17
    38d4:	0f 91       	pop	r16
    38d6:	08 95       	ret

000038d8 <printf>:
    38d8:	cf 93       	push	r28
    38da:	df 93       	push	r29
    38dc:	cd b7       	in	r28, 0x3d	; 61
    38de:	de b7       	in	r29, 0x3e	; 62
    38e0:	ae 01       	movw	r20, r28
    38e2:	4a 5f       	subi	r20, 0xFA	; 250
    38e4:	5f 4f       	sbci	r21, 0xFF	; 255
    38e6:	fa 01       	movw	r30, r20
    38e8:	61 91       	ld	r22, Z+
    38ea:	71 91       	ld	r23, Z+
    38ec:	af 01       	movw	r20, r30
    38ee:	80 91 05 0e 	lds	r24, 0x0E05	; 0x800e05 <__iob+0x2>
    38f2:	90 91 06 0e 	lds	r25, 0x0E06	; 0x800e06 <__iob+0x3>
    38f6:	31 d0       	rcall	.+98     	; 0x395a <vfprintf>
    38f8:	df 91       	pop	r29
    38fa:	cf 91       	pop	r28
    38fc:	08 95       	ret

000038fe <sprintf>:
    38fe:	0f 93       	push	r16
    3900:	1f 93       	push	r17
    3902:	cf 93       	push	r28
    3904:	df 93       	push	r29
    3906:	cd b7       	in	r28, 0x3d	; 61
    3908:	de b7       	in	r29, 0x3e	; 62
    390a:	2e 97       	sbiw	r28, 0x0e	; 14
    390c:	0f b6       	in	r0, 0x3f	; 63
    390e:	f8 94       	cli
    3910:	de bf       	out	0x3e, r29	; 62
    3912:	0f be       	out	0x3f, r0	; 63
    3914:	cd bf       	out	0x3d, r28	; 61
    3916:	0e 89       	ldd	r16, Y+22	; 0x16
    3918:	1f 89       	ldd	r17, Y+23	; 0x17
    391a:	86 e0       	ldi	r24, 0x06	; 6
    391c:	8c 83       	std	Y+4, r24	; 0x04
    391e:	1a 83       	std	Y+2, r17	; 0x02
    3920:	09 83       	std	Y+1, r16	; 0x01
    3922:	8f ef       	ldi	r24, 0xFF	; 255
    3924:	9f e7       	ldi	r25, 0x7F	; 127
    3926:	9e 83       	std	Y+6, r25	; 0x06
    3928:	8d 83       	std	Y+5, r24	; 0x05
    392a:	ae 01       	movw	r20, r28
    392c:	46 5e       	subi	r20, 0xE6	; 230
    392e:	5f 4f       	sbci	r21, 0xFF	; 255
    3930:	68 8d       	ldd	r22, Y+24	; 0x18
    3932:	79 8d       	ldd	r23, Y+25	; 0x19
    3934:	ce 01       	movw	r24, r28
    3936:	01 96       	adiw	r24, 0x01	; 1
    3938:	10 d0       	rcall	.+32     	; 0x395a <vfprintf>
    393a:	ef 81       	ldd	r30, Y+7	; 0x07
    393c:	f8 85       	ldd	r31, Y+8	; 0x08
    393e:	e0 0f       	add	r30, r16
    3940:	f1 1f       	adc	r31, r17
    3942:	10 82       	st	Z, r1
    3944:	2e 96       	adiw	r28, 0x0e	; 14
    3946:	0f b6       	in	r0, 0x3f	; 63
    3948:	f8 94       	cli
    394a:	de bf       	out	0x3e, r29	; 62
    394c:	0f be       	out	0x3f, r0	; 63
    394e:	cd bf       	out	0x3d, r28	; 61
    3950:	df 91       	pop	r29
    3952:	cf 91       	pop	r28
    3954:	1f 91       	pop	r17
    3956:	0f 91       	pop	r16
    3958:	08 95       	ret

0000395a <vfprintf>:
    395a:	2f 92       	push	r2
    395c:	3f 92       	push	r3
    395e:	4f 92       	push	r4
    3960:	5f 92       	push	r5
    3962:	6f 92       	push	r6
    3964:	7f 92       	push	r7
    3966:	8f 92       	push	r8
    3968:	9f 92       	push	r9
    396a:	af 92       	push	r10
    396c:	bf 92       	push	r11
    396e:	cf 92       	push	r12
    3970:	df 92       	push	r13
    3972:	ef 92       	push	r14
    3974:	ff 92       	push	r15
    3976:	0f 93       	push	r16
    3978:	1f 93       	push	r17
    397a:	cf 93       	push	r28
    397c:	df 93       	push	r29
    397e:	cd b7       	in	r28, 0x3d	; 61
    3980:	de b7       	in	r29, 0x3e	; 62
    3982:	2b 97       	sbiw	r28, 0x0b	; 11
    3984:	0f b6       	in	r0, 0x3f	; 63
    3986:	f8 94       	cli
    3988:	de bf       	out	0x3e, r29	; 62
    398a:	0f be       	out	0x3f, r0	; 63
    398c:	cd bf       	out	0x3d, r28	; 61
    398e:	6c 01       	movw	r12, r24
    3990:	7b 01       	movw	r14, r22
    3992:	8a 01       	movw	r16, r20
    3994:	fc 01       	movw	r30, r24
    3996:	17 82       	std	Z+7, r1	; 0x07
    3998:	16 82       	std	Z+6, r1	; 0x06
    399a:	83 81       	ldd	r24, Z+3	; 0x03
    399c:	81 ff       	sbrs	r24, 1
    399e:	bf c1       	rjmp	.+894    	; 0x3d1e <vfprintf+0x3c4>
    39a0:	ce 01       	movw	r24, r28
    39a2:	01 96       	adiw	r24, 0x01	; 1
    39a4:	3c 01       	movw	r6, r24
    39a6:	f6 01       	movw	r30, r12
    39a8:	93 81       	ldd	r25, Z+3	; 0x03
    39aa:	f7 01       	movw	r30, r14
    39ac:	93 fd       	sbrc	r25, 3
    39ae:	85 91       	lpm	r24, Z+
    39b0:	93 ff       	sbrs	r25, 3
    39b2:	81 91       	ld	r24, Z+
    39b4:	7f 01       	movw	r14, r30
    39b6:	88 23       	and	r24, r24
    39b8:	09 f4       	brne	.+2      	; 0x39bc <vfprintf+0x62>
    39ba:	ad c1       	rjmp	.+858    	; 0x3d16 <vfprintf+0x3bc>
    39bc:	85 32       	cpi	r24, 0x25	; 37
    39be:	39 f4       	brne	.+14     	; 0x39ce <vfprintf+0x74>
    39c0:	93 fd       	sbrc	r25, 3
    39c2:	85 91       	lpm	r24, Z+
    39c4:	93 ff       	sbrs	r25, 3
    39c6:	81 91       	ld	r24, Z+
    39c8:	7f 01       	movw	r14, r30
    39ca:	85 32       	cpi	r24, 0x25	; 37
    39cc:	21 f4       	brne	.+8      	; 0x39d6 <vfprintf+0x7c>
    39ce:	b6 01       	movw	r22, r12
    39d0:	90 e0       	ldi	r25, 0x00	; 0
    39d2:	18 d3       	rcall	.+1584   	; 0x4004 <fputc>
    39d4:	e8 cf       	rjmp	.-48     	; 0x39a6 <vfprintf+0x4c>
    39d6:	91 2c       	mov	r9, r1
    39d8:	21 2c       	mov	r2, r1
    39da:	31 2c       	mov	r3, r1
    39dc:	ff e1       	ldi	r31, 0x1F	; 31
    39de:	f3 15       	cp	r31, r3
    39e0:	d8 f0       	brcs	.+54     	; 0x3a18 <vfprintf+0xbe>
    39e2:	8b 32       	cpi	r24, 0x2B	; 43
    39e4:	79 f0       	breq	.+30     	; 0x3a04 <vfprintf+0xaa>
    39e6:	38 f4       	brcc	.+14     	; 0x39f6 <vfprintf+0x9c>
    39e8:	80 32       	cpi	r24, 0x20	; 32
    39ea:	79 f0       	breq	.+30     	; 0x3a0a <vfprintf+0xb0>
    39ec:	83 32       	cpi	r24, 0x23	; 35
    39ee:	a1 f4       	brne	.+40     	; 0x3a18 <vfprintf+0xbe>
    39f0:	23 2d       	mov	r18, r3
    39f2:	20 61       	ori	r18, 0x10	; 16
    39f4:	1d c0       	rjmp	.+58     	; 0x3a30 <vfprintf+0xd6>
    39f6:	8d 32       	cpi	r24, 0x2D	; 45
    39f8:	61 f0       	breq	.+24     	; 0x3a12 <vfprintf+0xb8>
    39fa:	80 33       	cpi	r24, 0x30	; 48
    39fc:	69 f4       	brne	.+26     	; 0x3a18 <vfprintf+0xbe>
    39fe:	23 2d       	mov	r18, r3
    3a00:	21 60       	ori	r18, 0x01	; 1
    3a02:	16 c0       	rjmp	.+44     	; 0x3a30 <vfprintf+0xd6>
    3a04:	83 2d       	mov	r24, r3
    3a06:	82 60       	ori	r24, 0x02	; 2
    3a08:	38 2e       	mov	r3, r24
    3a0a:	e3 2d       	mov	r30, r3
    3a0c:	e4 60       	ori	r30, 0x04	; 4
    3a0e:	3e 2e       	mov	r3, r30
    3a10:	2a c0       	rjmp	.+84     	; 0x3a66 <vfprintf+0x10c>
    3a12:	f3 2d       	mov	r31, r3
    3a14:	f8 60       	ori	r31, 0x08	; 8
    3a16:	1d c0       	rjmp	.+58     	; 0x3a52 <vfprintf+0xf8>
    3a18:	37 fc       	sbrc	r3, 7
    3a1a:	2d c0       	rjmp	.+90     	; 0x3a76 <vfprintf+0x11c>
    3a1c:	20 ed       	ldi	r18, 0xD0	; 208
    3a1e:	28 0f       	add	r18, r24
    3a20:	2a 30       	cpi	r18, 0x0A	; 10
    3a22:	40 f0       	brcs	.+16     	; 0x3a34 <vfprintf+0xda>
    3a24:	8e 32       	cpi	r24, 0x2E	; 46
    3a26:	b9 f4       	brne	.+46     	; 0x3a56 <vfprintf+0xfc>
    3a28:	36 fc       	sbrc	r3, 6
    3a2a:	75 c1       	rjmp	.+746    	; 0x3d16 <vfprintf+0x3bc>
    3a2c:	23 2d       	mov	r18, r3
    3a2e:	20 64       	ori	r18, 0x40	; 64
    3a30:	32 2e       	mov	r3, r18
    3a32:	19 c0       	rjmp	.+50     	; 0x3a66 <vfprintf+0x10c>
    3a34:	36 fe       	sbrs	r3, 6
    3a36:	06 c0       	rjmp	.+12     	; 0x3a44 <vfprintf+0xea>
    3a38:	8a e0       	ldi	r24, 0x0A	; 10
    3a3a:	98 9e       	mul	r9, r24
    3a3c:	20 0d       	add	r18, r0
    3a3e:	11 24       	eor	r1, r1
    3a40:	92 2e       	mov	r9, r18
    3a42:	11 c0       	rjmp	.+34     	; 0x3a66 <vfprintf+0x10c>
    3a44:	ea e0       	ldi	r30, 0x0A	; 10
    3a46:	2e 9e       	mul	r2, r30
    3a48:	20 0d       	add	r18, r0
    3a4a:	11 24       	eor	r1, r1
    3a4c:	22 2e       	mov	r2, r18
    3a4e:	f3 2d       	mov	r31, r3
    3a50:	f0 62       	ori	r31, 0x20	; 32
    3a52:	3f 2e       	mov	r3, r31
    3a54:	08 c0       	rjmp	.+16     	; 0x3a66 <vfprintf+0x10c>
    3a56:	8c 36       	cpi	r24, 0x6C	; 108
    3a58:	21 f4       	brne	.+8      	; 0x3a62 <vfprintf+0x108>
    3a5a:	83 2d       	mov	r24, r3
    3a5c:	80 68       	ori	r24, 0x80	; 128
    3a5e:	38 2e       	mov	r3, r24
    3a60:	02 c0       	rjmp	.+4      	; 0x3a66 <vfprintf+0x10c>
    3a62:	88 36       	cpi	r24, 0x68	; 104
    3a64:	41 f4       	brne	.+16     	; 0x3a76 <vfprintf+0x11c>
    3a66:	f7 01       	movw	r30, r14
    3a68:	93 fd       	sbrc	r25, 3
    3a6a:	85 91       	lpm	r24, Z+
    3a6c:	93 ff       	sbrs	r25, 3
    3a6e:	81 91       	ld	r24, Z+
    3a70:	7f 01       	movw	r14, r30
    3a72:	81 11       	cpse	r24, r1
    3a74:	b3 cf       	rjmp	.-154    	; 0x39dc <vfprintf+0x82>
    3a76:	98 2f       	mov	r25, r24
    3a78:	9f 7d       	andi	r25, 0xDF	; 223
    3a7a:	95 54       	subi	r25, 0x45	; 69
    3a7c:	93 30       	cpi	r25, 0x03	; 3
    3a7e:	28 f4       	brcc	.+10     	; 0x3a8a <vfprintf+0x130>
    3a80:	0c 5f       	subi	r16, 0xFC	; 252
    3a82:	1f 4f       	sbci	r17, 0xFF	; 255
    3a84:	9f e3       	ldi	r25, 0x3F	; 63
    3a86:	99 83       	std	Y+1, r25	; 0x01
    3a88:	0d c0       	rjmp	.+26     	; 0x3aa4 <vfprintf+0x14a>
    3a8a:	83 36       	cpi	r24, 0x63	; 99
    3a8c:	31 f0       	breq	.+12     	; 0x3a9a <vfprintf+0x140>
    3a8e:	83 37       	cpi	r24, 0x73	; 115
    3a90:	71 f0       	breq	.+28     	; 0x3aae <vfprintf+0x154>
    3a92:	83 35       	cpi	r24, 0x53	; 83
    3a94:	09 f0       	breq	.+2      	; 0x3a98 <vfprintf+0x13e>
    3a96:	55 c0       	rjmp	.+170    	; 0x3b42 <vfprintf+0x1e8>
    3a98:	20 c0       	rjmp	.+64     	; 0x3ada <vfprintf+0x180>
    3a9a:	f8 01       	movw	r30, r16
    3a9c:	80 81       	ld	r24, Z
    3a9e:	89 83       	std	Y+1, r24	; 0x01
    3aa0:	0e 5f       	subi	r16, 0xFE	; 254
    3aa2:	1f 4f       	sbci	r17, 0xFF	; 255
    3aa4:	88 24       	eor	r8, r8
    3aa6:	83 94       	inc	r8
    3aa8:	91 2c       	mov	r9, r1
    3aaa:	53 01       	movw	r10, r6
    3aac:	12 c0       	rjmp	.+36     	; 0x3ad2 <vfprintf+0x178>
    3aae:	28 01       	movw	r4, r16
    3ab0:	f2 e0       	ldi	r31, 0x02	; 2
    3ab2:	4f 0e       	add	r4, r31
    3ab4:	51 1c       	adc	r5, r1
    3ab6:	f8 01       	movw	r30, r16
    3ab8:	a0 80       	ld	r10, Z
    3aba:	b1 80       	ldd	r11, Z+1	; 0x01
    3abc:	36 fe       	sbrs	r3, 6
    3abe:	03 c0       	rjmp	.+6      	; 0x3ac6 <vfprintf+0x16c>
    3ac0:	69 2d       	mov	r22, r9
    3ac2:	70 e0       	ldi	r23, 0x00	; 0
    3ac4:	02 c0       	rjmp	.+4      	; 0x3aca <vfprintf+0x170>
    3ac6:	6f ef       	ldi	r22, 0xFF	; 255
    3ac8:	7f ef       	ldi	r23, 0xFF	; 255
    3aca:	c5 01       	movw	r24, r10
    3acc:	90 d2       	rcall	.+1312   	; 0x3fee <strnlen>
    3ace:	4c 01       	movw	r8, r24
    3ad0:	82 01       	movw	r16, r4
    3ad2:	f3 2d       	mov	r31, r3
    3ad4:	ff 77       	andi	r31, 0x7F	; 127
    3ad6:	3f 2e       	mov	r3, r31
    3ad8:	15 c0       	rjmp	.+42     	; 0x3b04 <vfprintf+0x1aa>
    3ada:	28 01       	movw	r4, r16
    3adc:	22 e0       	ldi	r18, 0x02	; 2
    3ade:	42 0e       	add	r4, r18
    3ae0:	51 1c       	adc	r5, r1
    3ae2:	f8 01       	movw	r30, r16
    3ae4:	a0 80       	ld	r10, Z
    3ae6:	b1 80       	ldd	r11, Z+1	; 0x01
    3ae8:	36 fe       	sbrs	r3, 6
    3aea:	03 c0       	rjmp	.+6      	; 0x3af2 <vfprintf+0x198>
    3aec:	69 2d       	mov	r22, r9
    3aee:	70 e0       	ldi	r23, 0x00	; 0
    3af0:	02 c0       	rjmp	.+4      	; 0x3af6 <vfprintf+0x19c>
    3af2:	6f ef       	ldi	r22, 0xFF	; 255
    3af4:	7f ef       	ldi	r23, 0xFF	; 255
    3af6:	c5 01       	movw	r24, r10
    3af8:	68 d2       	rcall	.+1232   	; 0x3fca <strnlen_P>
    3afa:	4c 01       	movw	r8, r24
    3afc:	f3 2d       	mov	r31, r3
    3afe:	f0 68       	ori	r31, 0x80	; 128
    3b00:	3f 2e       	mov	r3, r31
    3b02:	82 01       	movw	r16, r4
    3b04:	33 fc       	sbrc	r3, 3
    3b06:	19 c0       	rjmp	.+50     	; 0x3b3a <vfprintf+0x1e0>
    3b08:	82 2d       	mov	r24, r2
    3b0a:	90 e0       	ldi	r25, 0x00	; 0
    3b0c:	88 16       	cp	r8, r24
    3b0e:	99 06       	cpc	r9, r25
    3b10:	a0 f4       	brcc	.+40     	; 0x3b3a <vfprintf+0x1e0>
    3b12:	b6 01       	movw	r22, r12
    3b14:	80 e2       	ldi	r24, 0x20	; 32
    3b16:	90 e0       	ldi	r25, 0x00	; 0
    3b18:	75 d2       	rcall	.+1258   	; 0x4004 <fputc>
    3b1a:	2a 94       	dec	r2
    3b1c:	f5 cf       	rjmp	.-22     	; 0x3b08 <vfprintf+0x1ae>
    3b1e:	f5 01       	movw	r30, r10
    3b20:	37 fc       	sbrc	r3, 7
    3b22:	85 91       	lpm	r24, Z+
    3b24:	37 fe       	sbrs	r3, 7
    3b26:	81 91       	ld	r24, Z+
    3b28:	5f 01       	movw	r10, r30
    3b2a:	b6 01       	movw	r22, r12
    3b2c:	90 e0       	ldi	r25, 0x00	; 0
    3b2e:	6a d2       	rcall	.+1236   	; 0x4004 <fputc>
    3b30:	21 10       	cpse	r2, r1
    3b32:	2a 94       	dec	r2
    3b34:	21 e0       	ldi	r18, 0x01	; 1
    3b36:	82 1a       	sub	r8, r18
    3b38:	91 08       	sbc	r9, r1
    3b3a:	81 14       	cp	r8, r1
    3b3c:	91 04       	cpc	r9, r1
    3b3e:	79 f7       	brne	.-34     	; 0x3b1e <vfprintf+0x1c4>
    3b40:	e1 c0       	rjmp	.+450    	; 0x3d04 <vfprintf+0x3aa>
    3b42:	84 36       	cpi	r24, 0x64	; 100
    3b44:	11 f0       	breq	.+4      	; 0x3b4a <vfprintf+0x1f0>
    3b46:	89 36       	cpi	r24, 0x69	; 105
    3b48:	39 f5       	brne	.+78     	; 0x3b98 <vfprintf+0x23e>
    3b4a:	f8 01       	movw	r30, r16
    3b4c:	37 fe       	sbrs	r3, 7
    3b4e:	07 c0       	rjmp	.+14     	; 0x3b5e <vfprintf+0x204>
    3b50:	60 81       	ld	r22, Z
    3b52:	71 81       	ldd	r23, Z+1	; 0x01
    3b54:	82 81       	ldd	r24, Z+2	; 0x02
    3b56:	93 81       	ldd	r25, Z+3	; 0x03
    3b58:	0c 5f       	subi	r16, 0xFC	; 252
    3b5a:	1f 4f       	sbci	r17, 0xFF	; 255
    3b5c:	08 c0       	rjmp	.+16     	; 0x3b6e <vfprintf+0x214>
    3b5e:	60 81       	ld	r22, Z
    3b60:	71 81       	ldd	r23, Z+1	; 0x01
    3b62:	07 2e       	mov	r0, r23
    3b64:	00 0c       	add	r0, r0
    3b66:	88 0b       	sbc	r24, r24
    3b68:	99 0b       	sbc	r25, r25
    3b6a:	0e 5f       	subi	r16, 0xFE	; 254
    3b6c:	1f 4f       	sbci	r17, 0xFF	; 255
    3b6e:	f3 2d       	mov	r31, r3
    3b70:	ff 76       	andi	r31, 0x6F	; 111
    3b72:	3f 2e       	mov	r3, r31
    3b74:	97 ff       	sbrs	r25, 7
    3b76:	09 c0       	rjmp	.+18     	; 0x3b8a <vfprintf+0x230>
    3b78:	90 95       	com	r25
    3b7a:	80 95       	com	r24
    3b7c:	70 95       	com	r23
    3b7e:	61 95       	neg	r22
    3b80:	7f 4f       	sbci	r23, 0xFF	; 255
    3b82:	8f 4f       	sbci	r24, 0xFF	; 255
    3b84:	9f 4f       	sbci	r25, 0xFF	; 255
    3b86:	f0 68       	ori	r31, 0x80	; 128
    3b88:	3f 2e       	mov	r3, r31
    3b8a:	2a e0       	ldi	r18, 0x0A	; 10
    3b8c:	30 e0       	ldi	r19, 0x00	; 0
    3b8e:	a3 01       	movw	r20, r6
    3b90:	75 d2       	rcall	.+1258   	; 0x407c <__ultoa_invert>
    3b92:	88 2e       	mov	r8, r24
    3b94:	86 18       	sub	r8, r6
    3b96:	44 c0       	rjmp	.+136    	; 0x3c20 <vfprintf+0x2c6>
    3b98:	85 37       	cpi	r24, 0x75	; 117
    3b9a:	31 f4       	brne	.+12     	; 0x3ba8 <vfprintf+0x24e>
    3b9c:	23 2d       	mov	r18, r3
    3b9e:	2f 7e       	andi	r18, 0xEF	; 239
    3ba0:	b2 2e       	mov	r11, r18
    3ba2:	2a e0       	ldi	r18, 0x0A	; 10
    3ba4:	30 e0       	ldi	r19, 0x00	; 0
    3ba6:	25 c0       	rjmp	.+74     	; 0x3bf2 <vfprintf+0x298>
    3ba8:	93 2d       	mov	r25, r3
    3baa:	99 7f       	andi	r25, 0xF9	; 249
    3bac:	b9 2e       	mov	r11, r25
    3bae:	8f 36       	cpi	r24, 0x6F	; 111
    3bb0:	c1 f0       	breq	.+48     	; 0x3be2 <vfprintf+0x288>
    3bb2:	18 f4       	brcc	.+6      	; 0x3bba <vfprintf+0x260>
    3bb4:	88 35       	cpi	r24, 0x58	; 88
    3bb6:	79 f0       	breq	.+30     	; 0x3bd6 <vfprintf+0x27c>
    3bb8:	ae c0       	rjmp	.+348    	; 0x3d16 <vfprintf+0x3bc>
    3bba:	80 37       	cpi	r24, 0x70	; 112
    3bbc:	19 f0       	breq	.+6      	; 0x3bc4 <vfprintf+0x26a>
    3bbe:	88 37       	cpi	r24, 0x78	; 120
    3bc0:	21 f0       	breq	.+8      	; 0x3bca <vfprintf+0x270>
    3bc2:	a9 c0       	rjmp	.+338    	; 0x3d16 <vfprintf+0x3bc>
    3bc4:	e9 2f       	mov	r30, r25
    3bc6:	e0 61       	ori	r30, 0x10	; 16
    3bc8:	be 2e       	mov	r11, r30
    3bca:	b4 fe       	sbrs	r11, 4
    3bcc:	0d c0       	rjmp	.+26     	; 0x3be8 <vfprintf+0x28e>
    3bce:	fb 2d       	mov	r31, r11
    3bd0:	f4 60       	ori	r31, 0x04	; 4
    3bd2:	bf 2e       	mov	r11, r31
    3bd4:	09 c0       	rjmp	.+18     	; 0x3be8 <vfprintf+0x28e>
    3bd6:	34 fe       	sbrs	r3, 4
    3bd8:	0a c0       	rjmp	.+20     	; 0x3bee <vfprintf+0x294>
    3bda:	29 2f       	mov	r18, r25
    3bdc:	26 60       	ori	r18, 0x06	; 6
    3bde:	b2 2e       	mov	r11, r18
    3be0:	06 c0       	rjmp	.+12     	; 0x3bee <vfprintf+0x294>
    3be2:	28 e0       	ldi	r18, 0x08	; 8
    3be4:	30 e0       	ldi	r19, 0x00	; 0
    3be6:	05 c0       	rjmp	.+10     	; 0x3bf2 <vfprintf+0x298>
    3be8:	20 e1       	ldi	r18, 0x10	; 16
    3bea:	30 e0       	ldi	r19, 0x00	; 0
    3bec:	02 c0       	rjmp	.+4      	; 0x3bf2 <vfprintf+0x298>
    3bee:	20 e1       	ldi	r18, 0x10	; 16
    3bf0:	32 e0       	ldi	r19, 0x02	; 2
    3bf2:	f8 01       	movw	r30, r16
    3bf4:	b7 fe       	sbrs	r11, 7
    3bf6:	07 c0       	rjmp	.+14     	; 0x3c06 <vfprintf+0x2ac>
    3bf8:	60 81       	ld	r22, Z
    3bfa:	71 81       	ldd	r23, Z+1	; 0x01
    3bfc:	82 81       	ldd	r24, Z+2	; 0x02
    3bfe:	93 81       	ldd	r25, Z+3	; 0x03
    3c00:	0c 5f       	subi	r16, 0xFC	; 252
    3c02:	1f 4f       	sbci	r17, 0xFF	; 255
    3c04:	06 c0       	rjmp	.+12     	; 0x3c12 <vfprintf+0x2b8>
    3c06:	60 81       	ld	r22, Z
    3c08:	71 81       	ldd	r23, Z+1	; 0x01
    3c0a:	80 e0       	ldi	r24, 0x00	; 0
    3c0c:	90 e0       	ldi	r25, 0x00	; 0
    3c0e:	0e 5f       	subi	r16, 0xFE	; 254
    3c10:	1f 4f       	sbci	r17, 0xFF	; 255
    3c12:	a3 01       	movw	r20, r6
    3c14:	33 d2       	rcall	.+1126   	; 0x407c <__ultoa_invert>
    3c16:	88 2e       	mov	r8, r24
    3c18:	86 18       	sub	r8, r6
    3c1a:	fb 2d       	mov	r31, r11
    3c1c:	ff 77       	andi	r31, 0x7F	; 127
    3c1e:	3f 2e       	mov	r3, r31
    3c20:	36 fe       	sbrs	r3, 6
    3c22:	0d c0       	rjmp	.+26     	; 0x3c3e <vfprintf+0x2e4>
    3c24:	23 2d       	mov	r18, r3
    3c26:	2e 7f       	andi	r18, 0xFE	; 254
    3c28:	a2 2e       	mov	r10, r18
    3c2a:	89 14       	cp	r8, r9
    3c2c:	58 f4       	brcc	.+22     	; 0x3c44 <vfprintf+0x2ea>
    3c2e:	34 fe       	sbrs	r3, 4
    3c30:	0b c0       	rjmp	.+22     	; 0x3c48 <vfprintf+0x2ee>
    3c32:	32 fc       	sbrc	r3, 2
    3c34:	09 c0       	rjmp	.+18     	; 0x3c48 <vfprintf+0x2ee>
    3c36:	83 2d       	mov	r24, r3
    3c38:	8e 7e       	andi	r24, 0xEE	; 238
    3c3a:	a8 2e       	mov	r10, r24
    3c3c:	05 c0       	rjmp	.+10     	; 0x3c48 <vfprintf+0x2ee>
    3c3e:	b8 2c       	mov	r11, r8
    3c40:	a3 2c       	mov	r10, r3
    3c42:	03 c0       	rjmp	.+6      	; 0x3c4a <vfprintf+0x2f0>
    3c44:	b8 2c       	mov	r11, r8
    3c46:	01 c0       	rjmp	.+2      	; 0x3c4a <vfprintf+0x2f0>
    3c48:	b9 2c       	mov	r11, r9
    3c4a:	a4 fe       	sbrs	r10, 4
    3c4c:	0f c0       	rjmp	.+30     	; 0x3c6c <vfprintf+0x312>
    3c4e:	fe 01       	movw	r30, r28
    3c50:	e8 0d       	add	r30, r8
    3c52:	f1 1d       	adc	r31, r1
    3c54:	80 81       	ld	r24, Z
    3c56:	80 33       	cpi	r24, 0x30	; 48
    3c58:	21 f4       	brne	.+8      	; 0x3c62 <vfprintf+0x308>
    3c5a:	9a 2d       	mov	r25, r10
    3c5c:	99 7e       	andi	r25, 0xE9	; 233
    3c5e:	a9 2e       	mov	r10, r25
    3c60:	09 c0       	rjmp	.+18     	; 0x3c74 <vfprintf+0x31a>
    3c62:	a2 fe       	sbrs	r10, 2
    3c64:	06 c0       	rjmp	.+12     	; 0x3c72 <vfprintf+0x318>
    3c66:	b3 94       	inc	r11
    3c68:	b3 94       	inc	r11
    3c6a:	04 c0       	rjmp	.+8      	; 0x3c74 <vfprintf+0x31a>
    3c6c:	8a 2d       	mov	r24, r10
    3c6e:	86 78       	andi	r24, 0x86	; 134
    3c70:	09 f0       	breq	.+2      	; 0x3c74 <vfprintf+0x31a>
    3c72:	b3 94       	inc	r11
    3c74:	a3 fc       	sbrc	r10, 3
    3c76:	10 c0       	rjmp	.+32     	; 0x3c98 <vfprintf+0x33e>
    3c78:	a0 fe       	sbrs	r10, 0
    3c7a:	06 c0       	rjmp	.+12     	; 0x3c88 <vfprintf+0x32e>
    3c7c:	b2 14       	cp	r11, r2
    3c7e:	80 f4       	brcc	.+32     	; 0x3ca0 <vfprintf+0x346>
    3c80:	28 0c       	add	r2, r8
    3c82:	92 2c       	mov	r9, r2
    3c84:	9b 18       	sub	r9, r11
    3c86:	0d c0       	rjmp	.+26     	; 0x3ca2 <vfprintf+0x348>
    3c88:	b2 14       	cp	r11, r2
    3c8a:	58 f4       	brcc	.+22     	; 0x3ca2 <vfprintf+0x348>
    3c8c:	b6 01       	movw	r22, r12
    3c8e:	80 e2       	ldi	r24, 0x20	; 32
    3c90:	90 e0       	ldi	r25, 0x00	; 0
    3c92:	b8 d1       	rcall	.+880    	; 0x4004 <fputc>
    3c94:	b3 94       	inc	r11
    3c96:	f8 cf       	rjmp	.-16     	; 0x3c88 <vfprintf+0x32e>
    3c98:	b2 14       	cp	r11, r2
    3c9a:	18 f4       	brcc	.+6      	; 0x3ca2 <vfprintf+0x348>
    3c9c:	2b 18       	sub	r2, r11
    3c9e:	02 c0       	rjmp	.+4      	; 0x3ca4 <vfprintf+0x34a>
    3ca0:	98 2c       	mov	r9, r8
    3ca2:	21 2c       	mov	r2, r1
    3ca4:	a4 fe       	sbrs	r10, 4
    3ca6:	0f c0       	rjmp	.+30     	; 0x3cc6 <vfprintf+0x36c>
    3ca8:	b6 01       	movw	r22, r12
    3caa:	80 e3       	ldi	r24, 0x30	; 48
    3cac:	90 e0       	ldi	r25, 0x00	; 0
    3cae:	aa d1       	rcall	.+852    	; 0x4004 <fputc>
    3cb0:	a2 fe       	sbrs	r10, 2
    3cb2:	16 c0       	rjmp	.+44     	; 0x3ce0 <vfprintf+0x386>
    3cb4:	a1 fc       	sbrc	r10, 1
    3cb6:	03 c0       	rjmp	.+6      	; 0x3cbe <vfprintf+0x364>
    3cb8:	88 e7       	ldi	r24, 0x78	; 120
    3cba:	90 e0       	ldi	r25, 0x00	; 0
    3cbc:	02 c0       	rjmp	.+4      	; 0x3cc2 <vfprintf+0x368>
    3cbe:	88 e5       	ldi	r24, 0x58	; 88
    3cc0:	90 e0       	ldi	r25, 0x00	; 0
    3cc2:	b6 01       	movw	r22, r12
    3cc4:	0c c0       	rjmp	.+24     	; 0x3cde <vfprintf+0x384>
    3cc6:	8a 2d       	mov	r24, r10
    3cc8:	86 78       	andi	r24, 0x86	; 134
    3cca:	51 f0       	breq	.+20     	; 0x3ce0 <vfprintf+0x386>
    3ccc:	a1 fe       	sbrs	r10, 1
    3cce:	02 c0       	rjmp	.+4      	; 0x3cd4 <vfprintf+0x37a>
    3cd0:	8b e2       	ldi	r24, 0x2B	; 43
    3cd2:	01 c0       	rjmp	.+2      	; 0x3cd6 <vfprintf+0x37c>
    3cd4:	80 e2       	ldi	r24, 0x20	; 32
    3cd6:	a7 fc       	sbrc	r10, 7
    3cd8:	8d e2       	ldi	r24, 0x2D	; 45
    3cda:	b6 01       	movw	r22, r12
    3cdc:	90 e0       	ldi	r25, 0x00	; 0
    3cde:	92 d1       	rcall	.+804    	; 0x4004 <fputc>
    3ce0:	89 14       	cp	r8, r9
    3ce2:	30 f4       	brcc	.+12     	; 0x3cf0 <vfprintf+0x396>
    3ce4:	b6 01       	movw	r22, r12
    3ce6:	80 e3       	ldi	r24, 0x30	; 48
    3ce8:	90 e0       	ldi	r25, 0x00	; 0
    3cea:	8c d1       	rcall	.+792    	; 0x4004 <fputc>
    3cec:	9a 94       	dec	r9
    3cee:	f8 cf       	rjmp	.-16     	; 0x3ce0 <vfprintf+0x386>
    3cf0:	8a 94       	dec	r8
    3cf2:	f3 01       	movw	r30, r6
    3cf4:	e8 0d       	add	r30, r8
    3cf6:	f1 1d       	adc	r31, r1
    3cf8:	80 81       	ld	r24, Z
    3cfa:	b6 01       	movw	r22, r12
    3cfc:	90 e0       	ldi	r25, 0x00	; 0
    3cfe:	82 d1       	rcall	.+772    	; 0x4004 <fputc>
    3d00:	81 10       	cpse	r8, r1
    3d02:	f6 cf       	rjmp	.-20     	; 0x3cf0 <vfprintf+0x396>
    3d04:	22 20       	and	r2, r2
    3d06:	09 f4       	brne	.+2      	; 0x3d0a <vfprintf+0x3b0>
    3d08:	4e ce       	rjmp	.-868    	; 0x39a6 <vfprintf+0x4c>
    3d0a:	b6 01       	movw	r22, r12
    3d0c:	80 e2       	ldi	r24, 0x20	; 32
    3d0e:	90 e0       	ldi	r25, 0x00	; 0
    3d10:	79 d1       	rcall	.+754    	; 0x4004 <fputc>
    3d12:	2a 94       	dec	r2
    3d14:	f7 cf       	rjmp	.-18     	; 0x3d04 <vfprintf+0x3aa>
    3d16:	f6 01       	movw	r30, r12
    3d18:	86 81       	ldd	r24, Z+6	; 0x06
    3d1a:	97 81       	ldd	r25, Z+7	; 0x07
    3d1c:	02 c0       	rjmp	.+4      	; 0x3d22 <vfprintf+0x3c8>
    3d1e:	8f ef       	ldi	r24, 0xFF	; 255
    3d20:	9f ef       	ldi	r25, 0xFF	; 255
    3d22:	2b 96       	adiw	r28, 0x0b	; 11
    3d24:	0f b6       	in	r0, 0x3f	; 63
    3d26:	f8 94       	cli
    3d28:	de bf       	out	0x3e, r29	; 62
    3d2a:	0f be       	out	0x3f, r0	; 63
    3d2c:	cd bf       	out	0x3d, r28	; 61
    3d2e:	df 91       	pop	r29
    3d30:	cf 91       	pop	r28
    3d32:	1f 91       	pop	r17
    3d34:	0f 91       	pop	r16
    3d36:	ff 90       	pop	r15
    3d38:	ef 90       	pop	r14
    3d3a:	df 90       	pop	r13
    3d3c:	cf 90       	pop	r12
    3d3e:	bf 90       	pop	r11
    3d40:	af 90       	pop	r10
    3d42:	9f 90       	pop	r9
    3d44:	8f 90       	pop	r8
    3d46:	7f 90       	pop	r7
    3d48:	6f 90       	pop	r6
    3d4a:	5f 90       	pop	r5
    3d4c:	4f 90       	pop	r4
    3d4e:	3f 90       	pop	r3
    3d50:	2f 90       	pop	r2
    3d52:	08 95       	ret

00003d54 <calloc>:
    3d54:	0f 93       	push	r16
    3d56:	1f 93       	push	r17
    3d58:	cf 93       	push	r28
    3d5a:	df 93       	push	r29
    3d5c:	86 9f       	mul	r24, r22
    3d5e:	80 01       	movw	r16, r0
    3d60:	87 9f       	mul	r24, r23
    3d62:	10 0d       	add	r17, r0
    3d64:	96 9f       	mul	r25, r22
    3d66:	10 0d       	add	r17, r0
    3d68:	11 24       	eor	r1, r1
    3d6a:	c8 01       	movw	r24, r16
    3d6c:	0d d0       	rcall	.+26     	; 0x3d88 <malloc>
    3d6e:	ec 01       	movw	r28, r24
    3d70:	00 97       	sbiw	r24, 0x00	; 0
    3d72:	21 f0       	breq	.+8      	; 0x3d7c <calloc+0x28>
    3d74:	a8 01       	movw	r20, r16
    3d76:	60 e0       	ldi	r22, 0x00	; 0
    3d78:	70 e0       	ldi	r23, 0x00	; 0
    3d7a:	32 d1       	rcall	.+612    	; 0x3fe0 <memset>
    3d7c:	ce 01       	movw	r24, r28
    3d7e:	df 91       	pop	r29
    3d80:	cf 91       	pop	r28
    3d82:	1f 91       	pop	r17
    3d84:	0f 91       	pop	r16
    3d86:	08 95       	ret

00003d88 <malloc>:
    3d88:	0f 93       	push	r16
    3d8a:	1f 93       	push	r17
    3d8c:	cf 93       	push	r28
    3d8e:	df 93       	push	r29
    3d90:	82 30       	cpi	r24, 0x02	; 2
    3d92:	91 05       	cpc	r25, r1
    3d94:	10 f4       	brcc	.+4      	; 0x3d9a <malloc+0x12>
    3d96:	82 e0       	ldi	r24, 0x02	; 2
    3d98:	90 e0       	ldi	r25, 0x00	; 0
    3d9a:	e0 91 0b 0e 	lds	r30, 0x0E0B	; 0x800e0b <__flp>
    3d9e:	f0 91 0c 0e 	lds	r31, 0x0E0C	; 0x800e0c <__flp+0x1>
    3da2:	20 e0       	ldi	r18, 0x00	; 0
    3da4:	30 e0       	ldi	r19, 0x00	; 0
    3da6:	a0 e0       	ldi	r26, 0x00	; 0
    3da8:	b0 e0       	ldi	r27, 0x00	; 0
    3daa:	30 97       	sbiw	r30, 0x00	; 0
    3dac:	19 f1       	breq	.+70     	; 0x3df4 <malloc+0x6c>
    3dae:	40 81       	ld	r20, Z
    3db0:	51 81       	ldd	r21, Z+1	; 0x01
    3db2:	02 81       	ldd	r16, Z+2	; 0x02
    3db4:	13 81       	ldd	r17, Z+3	; 0x03
    3db6:	48 17       	cp	r20, r24
    3db8:	59 07       	cpc	r21, r25
    3dba:	c8 f0       	brcs	.+50     	; 0x3dee <malloc+0x66>
    3dbc:	84 17       	cp	r24, r20
    3dbe:	95 07       	cpc	r25, r21
    3dc0:	69 f4       	brne	.+26     	; 0x3ddc <malloc+0x54>
    3dc2:	10 97       	sbiw	r26, 0x00	; 0
    3dc4:	31 f0       	breq	.+12     	; 0x3dd2 <malloc+0x4a>
    3dc6:	12 96       	adiw	r26, 0x02	; 2
    3dc8:	0c 93       	st	X, r16
    3dca:	12 97       	sbiw	r26, 0x02	; 2
    3dcc:	13 96       	adiw	r26, 0x03	; 3
    3dce:	1c 93       	st	X, r17
    3dd0:	27 c0       	rjmp	.+78     	; 0x3e20 <malloc+0x98>
    3dd2:	00 93 0b 0e 	sts	0x0E0B, r16	; 0x800e0b <__flp>
    3dd6:	10 93 0c 0e 	sts	0x0E0C, r17	; 0x800e0c <__flp+0x1>
    3dda:	22 c0       	rjmp	.+68     	; 0x3e20 <malloc+0x98>
    3ddc:	21 15       	cp	r18, r1
    3dde:	31 05       	cpc	r19, r1
    3de0:	19 f0       	breq	.+6      	; 0x3de8 <malloc+0x60>
    3de2:	42 17       	cp	r20, r18
    3de4:	53 07       	cpc	r21, r19
    3de6:	18 f4       	brcc	.+6      	; 0x3dee <malloc+0x66>
    3de8:	9a 01       	movw	r18, r20
    3dea:	bd 01       	movw	r22, r26
    3dec:	ef 01       	movw	r28, r30
    3dee:	df 01       	movw	r26, r30
    3df0:	f8 01       	movw	r30, r16
    3df2:	db cf       	rjmp	.-74     	; 0x3daa <malloc+0x22>
    3df4:	21 15       	cp	r18, r1
    3df6:	31 05       	cpc	r19, r1
    3df8:	f9 f0       	breq	.+62     	; 0x3e38 <malloc+0xb0>
    3dfa:	28 1b       	sub	r18, r24
    3dfc:	39 0b       	sbc	r19, r25
    3dfe:	24 30       	cpi	r18, 0x04	; 4
    3e00:	31 05       	cpc	r19, r1
    3e02:	80 f4       	brcc	.+32     	; 0x3e24 <malloc+0x9c>
    3e04:	8a 81       	ldd	r24, Y+2	; 0x02
    3e06:	9b 81       	ldd	r25, Y+3	; 0x03
    3e08:	61 15       	cp	r22, r1
    3e0a:	71 05       	cpc	r23, r1
    3e0c:	21 f0       	breq	.+8      	; 0x3e16 <malloc+0x8e>
    3e0e:	fb 01       	movw	r30, r22
    3e10:	93 83       	std	Z+3, r25	; 0x03
    3e12:	82 83       	std	Z+2, r24	; 0x02
    3e14:	04 c0       	rjmp	.+8      	; 0x3e1e <malloc+0x96>
    3e16:	90 93 0c 0e 	sts	0x0E0C, r25	; 0x800e0c <__flp+0x1>
    3e1a:	80 93 0b 0e 	sts	0x0E0B, r24	; 0x800e0b <__flp>
    3e1e:	fe 01       	movw	r30, r28
    3e20:	32 96       	adiw	r30, 0x02	; 2
    3e22:	44 c0       	rjmp	.+136    	; 0x3eac <malloc+0x124>
    3e24:	fe 01       	movw	r30, r28
    3e26:	e2 0f       	add	r30, r18
    3e28:	f3 1f       	adc	r31, r19
    3e2a:	81 93       	st	Z+, r24
    3e2c:	91 93       	st	Z+, r25
    3e2e:	22 50       	subi	r18, 0x02	; 2
    3e30:	31 09       	sbc	r19, r1
    3e32:	39 83       	std	Y+1, r19	; 0x01
    3e34:	28 83       	st	Y, r18
    3e36:	3a c0       	rjmp	.+116    	; 0x3eac <malloc+0x124>
    3e38:	20 91 09 0e 	lds	r18, 0x0E09	; 0x800e09 <__brkval>
    3e3c:	30 91 0a 0e 	lds	r19, 0x0E0A	; 0x800e0a <__brkval+0x1>
    3e40:	23 2b       	or	r18, r19
    3e42:	41 f4       	brne	.+16     	; 0x3e54 <malloc+0xcc>
    3e44:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <__malloc_heap_start>
    3e48:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <__malloc_heap_start+0x1>
    3e4c:	30 93 0a 0e 	sts	0x0E0A, r19	; 0x800e0a <__brkval+0x1>
    3e50:	20 93 09 0e 	sts	0x0E09, r18	; 0x800e09 <__brkval>
    3e54:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <__malloc_heap_end>
    3e58:	30 91 05 02 	lds	r19, 0x0205	; 0x800205 <__malloc_heap_end+0x1>
    3e5c:	21 15       	cp	r18, r1
    3e5e:	31 05       	cpc	r19, r1
    3e60:	41 f4       	brne	.+16     	; 0x3e72 <malloc+0xea>
    3e62:	2d b7       	in	r18, 0x3d	; 61
    3e64:	3e b7       	in	r19, 0x3e	; 62
    3e66:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__malloc_margin>
    3e6a:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__malloc_margin+0x1>
    3e6e:	24 1b       	sub	r18, r20
    3e70:	35 0b       	sbc	r19, r21
    3e72:	e0 91 09 0e 	lds	r30, 0x0E09	; 0x800e09 <__brkval>
    3e76:	f0 91 0a 0e 	lds	r31, 0x0E0A	; 0x800e0a <__brkval+0x1>
    3e7a:	e2 17       	cp	r30, r18
    3e7c:	f3 07       	cpc	r31, r19
    3e7e:	a0 f4       	brcc	.+40     	; 0x3ea8 <malloc+0x120>
    3e80:	2e 1b       	sub	r18, r30
    3e82:	3f 0b       	sbc	r19, r31
    3e84:	28 17       	cp	r18, r24
    3e86:	39 07       	cpc	r19, r25
    3e88:	78 f0       	brcs	.+30     	; 0x3ea8 <malloc+0x120>
    3e8a:	ac 01       	movw	r20, r24
    3e8c:	4e 5f       	subi	r20, 0xFE	; 254
    3e8e:	5f 4f       	sbci	r21, 0xFF	; 255
    3e90:	24 17       	cp	r18, r20
    3e92:	35 07       	cpc	r19, r21
    3e94:	48 f0       	brcs	.+18     	; 0x3ea8 <malloc+0x120>
    3e96:	4e 0f       	add	r20, r30
    3e98:	5f 1f       	adc	r21, r31
    3e9a:	50 93 0a 0e 	sts	0x0E0A, r21	; 0x800e0a <__brkval+0x1>
    3e9e:	40 93 09 0e 	sts	0x0E09, r20	; 0x800e09 <__brkval>
    3ea2:	81 93       	st	Z+, r24
    3ea4:	91 93       	st	Z+, r25
    3ea6:	02 c0       	rjmp	.+4      	; 0x3eac <malloc+0x124>
    3ea8:	e0 e0       	ldi	r30, 0x00	; 0
    3eaa:	f0 e0       	ldi	r31, 0x00	; 0
    3eac:	cf 01       	movw	r24, r30
    3eae:	df 91       	pop	r29
    3eb0:	cf 91       	pop	r28
    3eb2:	1f 91       	pop	r17
    3eb4:	0f 91       	pop	r16
    3eb6:	08 95       	ret

00003eb8 <free>:
    3eb8:	cf 93       	push	r28
    3eba:	df 93       	push	r29
    3ebc:	00 97       	sbiw	r24, 0x00	; 0
    3ebe:	09 f4       	brne	.+2      	; 0x3ec2 <free+0xa>
    3ec0:	81 c0       	rjmp	.+258    	; 0x3fc4 <free+0x10c>
    3ec2:	fc 01       	movw	r30, r24
    3ec4:	32 97       	sbiw	r30, 0x02	; 2
    3ec6:	13 82       	std	Z+3, r1	; 0x03
    3ec8:	12 82       	std	Z+2, r1	; 0x02
    3eca:	a0 91 0b 0e 	lds	r26, 0x0E0B	; 0x800e0b <__flp>
    3ece:	b0 91 0c 0e 	lds	r27, 0x0E0C	; 0x800e0c <__flp+0x1>
    3ed2:	10 97       	sbiw	r26, 0x00	; 0
    3ed4:	81 f4       	brne	.+32     	; 0x3ef6 <free+0x3e>
    3ed6:	20 81       	ld	r18, Z
    3ed8:	31 81       	ldd	r19, Z+1	; 0x01
    3eda:	82 0f       	add	r24, r18
    3edc:	93 1f       	adc	r25, r19
    3ede:	20 91 09 0e 	lds	r18, 0x0E09	; 0x800e09 <__brkval>
    3ee2:	30 91 0a 0e 	lds	r19, 0x0E0A	; 0x800e0a <__brkval+0x1>
    3ee6:	28 17       	cp	r18, r24
    3ee8:	39 07       	cpc	r19, r25
    3eea:	51 f5       	brne	.+84     	; 0x3f40 <free+0x88>
    3eec:	f0 93 0a 0e 	sts	0x0E0A, r31	; 0x800e0a <__brkval+0x1>
    3ef0:	e0 93 09 0e 	sts	0x0E09, r30	; 0x800e09 <__brkval>
    3ef4:	67 c0       	rjmp	.+206    	; 0x3fc4 <free+0x10c>
    3ef6:	ed 01       	movw	r28, r26
    3ef8:	20 e0       	ldi	r18, 0x00	; 0
    3efa:	30 e0       	ldi	r19, 0x00	; 0
    3efc:	ce 17       	cp	r28, r30
    3efe:	df 07       	cpc	r29, r31
    3f00:	40 f4       	brcc	.+16     	; 0x3f12 <free+0x5a>
    3f02:	4a 81       	ldd	r20, Y+2	; 0x02
    3f04:	5b 81       	ldd	r21, Y+3	; 0x03
    3f06:	9e 01       	movw	r18, r28
    3f08:	41 15       	cp	r20, r1
    3f0a:	51 05       	cpc	r21, r1
    3f0c:	f1 f0       	breq	.+60     	; 0x3f4a <free+0x92>
    3f0e:	ea 01       	movw	r28, r20
    3f10:	f5 cf       	rjmp	.-22     	; 0x3efc <free+0x44>
    3f12:	d3 83       	std	Z+3, r29	; 0x03
    3f14:	c2 83       	std	Z+2, r28	; 0x02
    3f16:	40 81       	ld	r20, Z
    3f18:	51 81       	ldd	r21, Z+1	; 0x01
    3f1a:	84 0f       	add	r24, r20
    3f1c:	95 1f       	adc	r25, r21
    3f1e:	c8 17       	cp	r28, r24
    3f20:	d9 07       	cpc	r29, r25
    3f22:	59 f4       	brne	.+22     	; 0x3f3a <free+0x82>
    3f24:	88 81       	ld	r24, Y
    3f26:	99 81       	ldd	r25, Y+1	; 0x01
    3f28:	84 0f       	add	r24, r20
    3f2a:	95 1f       	adc	r25, r21
    3f2c:	02 96       	adiw	r24, 0x02	; 2
    3f2e:	91 83       	std	Z+1, r25	; 0x01
    3f30:	80 83       	st	Z, r24
    3f32:	8a 81       	ldd	r24, Y+2	; 0x02
    3f34:	9b 81       	ldd	r25, Y+3	; 0x03
    3f36:	93 83       	std	Z+3, r25	; 0x03
    3f38:	82 83       	std	Z+2, r24	; 0x02
    3f3a:	21 15       	cp	r18, r1
    3f3c:	31 05       	cpc	r19, r1
    3f3e:	29 f4       	brne	.+10     	; 0x3f4a <free+0x92>
    3f40:	f0 93 0c 0e 	sts	0x0E0C, r31	; 0x800e0c <__flp+0x1>
    3f44:	e0 93 0b 0e 	sts	0x0E0B, r30	; 0x800e0b <__flp>
    3f48:	3d c0       	rjmp	.+122    	; 0x3fc4 <free+0x10c>
    3f4a:	e9 01       	movw	r28, r18
    3f4c:	fb 83       	std	Y+3, r31	; 0x03
    3f4e:	ea 83       	std	Y+2, r30	; 0x02
    3f50:	49 91       	ld	r20, Y+
    3f52:	59 91       	ld	r21, Y+
    3f54:	c4 0f       	add	r28, r20
    3f56:	d5 1f       	adc	r29, r21
    3f58:	ec 17       	cp	r30, r28
    3f5a:	fd 07       	cpc	r31, r29
    3f5c:	61 f4       	brne	.+24     	; 0x3f76 <free+0xbe>
    3f5e:	80 81       	ld	r24, Z
    3f60:	91 81       	ldd	r25, Z+1	; 0x01
    3f62:	84 0f       	add	r24, r20
    3f64:	95 1f       	adc	r25, r21
    3f66:	02 96       	adiw	r24, 0x02	; 2
    3f68:	e9 01       	movw	r28, r18
    3f6a:	99 83       	std	Y+1, r25	; 0x01
    3f6c:	88 83       	st	Y, r24
    3f6e:	82 81       	ldd	r24, Z+2	; 0x02
    3f70:	93 81       	ldd	r25, Z+3	; 0x03
    3f72:	9b 83       	std	Y+3, r25	; 0x03
    3f74:	8a 83       	std	Y+2, r24	; 0x02
    3f76:	e0 e0       	ldi	r30, 0x00	; 0
    3f78:	f0 e0       	ldi	r31, 0x00	; 0
    3f7a:	12 96       	adiw	r26, 0x02	; 2
    3f7c:	8d 91       	ld	r24, X+
    3f7e:	9c 91       	ld	r25, X
    3f80:	13 97       	sbiw	r26, 0x03	; 3
    3f82:	00 97       	sbiw	r24, 0x00	; 0
    3f84:	19 f0       	breq	.+6      	; 0x3f8c <free+0xd4>
    3f86:	fd 01       	movw	r30, r26
    3f88:	dc 01       	movw	r26, r24
    3f8a:	f7 cf       	rjmp	.-18     	; 0x3f7a <free+0xc2>
    3f8c:	8d 91       	ld	r24, X+
    3f8e:	9c 91       	ld	r25, X
    3f90:	11 97       	sbiw	r26, 0x01	; 1
    3f92:	9d 01       	movw	r18, r26
    3f94:	2e 5f       	subi	r18, 0xFE	; 254
    3f96:	3f 4f       	sbci	r19, 0xFF	; 255
    3f98:	82 0f       	add	r24, r18
    3f9a:	93 1f       	adc	r25, r19
    3f9c:	20 91 09 0e 	lds	r18, 0x0E09	; 0x800e09 <__brkval>
    3fa0:	30 91 0a 0e 	lds	r19, 0x0E0A	; 0x800e0a <__brkval+0x1>
    3fa4:	28 17       	cp	r18, r24
    3fa6:	39 07       	cpc	r19, r25
    3fa8:	69 f4       	brne	.+26     	; 0x3fc4 <free+0x10c>
    3faa:	30 97       	sbiw	r30, 0x00	; 0
    3fac:	29 f4       	brne	.+10     	; 0x3fb8 <free+0x100>
    3fae:	10 92 0c 0e 	sts	0x0E0C, r1	; 0x800e0c <__flp+0x1>
    3fb2:	10 92 0b 0e 	sts	0x0E0B, r1	; 0x800e0b <__flp>
    3fb6:	02 c0       	rjmp	.+4      	; 0x3fbc <free+0x104>
    3fb8:	13 82       	std	Z+3, r1	; 0x03
    3fba:	12 82       	std	Z+2, r1	; 0x02
    3fbc:	b0 93 0a 0e 	sts	0x0E0A, r27	; 0x800e0a <__brkval+0x1>
    3fc0:	a0 93 09 0e 	sts	0x0E09, r26	; 0x800e09 <__brkval>
    3fc4:	df 91       	pop	r29
    3fc6:	cf 91       	pop	r28
    3fc8:	08 95       	ret

00003fca <strnlen_P>:
    3fca:	fc 01       	movw	r30, r24
    3fcc:	05 90       	lpm	r0, Z+
    3fce:	61 50       	subi	r22, 0x01	; 1
    3fd0:	70 40       	sbci	r23, 0x00	; 0
    3fd2:	01 10       	cpse	r0, r1
    3fd4:	d8 f7       	brcc	.-10     	; 0x3fcc <strnlen_P+0x2>
    3fd6:	80 95       	com	r24
    3fd8:	90 95       	com	r25
    3fda:	8e 0f       	add	r24, r30
    3fdc:	9f 1f       	adc	r25, r31
    3fde:	08 95       	ret

00003fe0 <memset>:
    3fe0:	dc 01       	movw	r26, r24
    3fe2:	01 c0       	rjmp	.+2      	; 0x3fe6 <memset+0x6>
    3fe4:	6d 93       	st	X+, r22
    3fe6:	41 50       	subi	r20, 0x01	; 1
    3fe8:	50 40       	sbci	r21, 0x00	; 0
    3fea:	e0 f7       	brcc	.-8      	; 0x3fe4 <memset+0x4>
    3fec:	08 95       	ret

00003fee <strnlen>:
    3fee:	fc 01       	movw	r30, r24
    3ff0:	61 50       	subi	r22, 0x01	; 1
    3ff2:	70 40       	sbci	r23, 0x00	; 0
    3ff4:	01 90       	ld	r0, Z+
    3ff6:	01 10       	cpse	r0, r1
    3ff8:	d8 f7       	brcc	.-10     	; 0x3ff0 <strnlen+0x2>
    3ffa:	80 95       	com	r24
    3ffc:	90 95       	com	r25
    3ffe:	8e 0f       	add	r24, r30
    4000:	9f 1f       	adc	r25, r31
    4002:	08 95       	ret

00004004 <fputc>:
    4004:	0f 93       	push	r16
    4006:	1f 93       	push	r17
    4008:	cf 93       	push	r28
    400a:	df 93       	push	r29
    400c:	fb 01       	movw	r30, r22
    400e:	23 81       	ldd	r18, Z+3	; 0x03
    4010:	21 fd       	sbrc	r18, 1
    4012:	03 c0       	rjmp	.+6      	; 0x401a <fputc+0x16>
    4014:	8f ef       	ldi	r24, 0xFF	; 255
    4016:	9f ef       	ldi	r25, 0xFF	; 255
    4018:	2c c0       	rjmp	.+88     	; 0x4072 <fputc+0x6e>
    401a:	22 ff       	sbrs	r18, 2
    401c:	16 c0       	rjmp	.+44     	; 0x404a <fputc+0x46>
    401e:	46 81       	ldd	r20, Z+6	; 0x06
    4020:	57 81       	ldd	r21, Z+7	; 0x07
    4022:	24 81       	ldd	r18, Z+4	; 0x04
    4024:	35 81       	ldd	r19, Z+5	; 0x05
    4026:	42 17       	cp	r20, r18
    4028:	53 07       	cpc	r21, r19
    402a:	44 f4       	brge	.+16     	; 0x403c <fputc+0x38>
    402c:	a0 81       	ld	r26, Z
    402e:	b1 81       	ldd	r27, Z+1	; 0x01
    4030:	9d 01       	movw	r18, r26
    4032:	2f 5f       	subi	r18, 0xFF	; 255
    4034:	3f 4f       	sbci	r19, 0xFF	; 255
    4036:	31 83       	std	Z+1, r19	; 0x01
    4038:	20 83       	st	Z, r18
    403a:	8c 93       	st	X, r24
    403c:	26 81       	ldd	r18, Z+6	; 0x06
    403e:	37 81       	ldd	r19, Z+7	; 0x07
    4040:	2f 5f       	subi	r18, 0xFF	; 255
    4042:	3f 4f       	sbci	r19, 0xFF	; 255
    4044:	37 83       	std	Z+7, r19	; 0x07
    4046:	26 83       	std	Z+6, r18	; 0x06
    4048:	14 c0       	rjmp	.+40     	; 0x4072 <fputc+0x6e>
    404a:	8b 01       	movw	r16, r22
    404c:	ec 01       	movw	r28, r24
    404e:	fb 01       	movw	r30, r22
    4050:	00 84       	ldd	r0, Z+8	; 0x08
    4052:	f1 85       	ldd	r31, Z+9	; 0x09
    4054:	e0 2d       	mov	r30, r0
    4056:	19 95       	eicall
    4058:	89 2b       	or	r24, r25
    405a:	e1 f6       	brne	.-72     	; 0x4014 <fputc+0x10>
    405c:	d8 01       	movw	r26, r16
    405e:	16 96       	adiw	r26, 0x06	; 6
    4060:	8d 91       	ld	r24, X+
    4062:	9c 91       	ld	r25, X
    4064:	17 97       	sbiw	r26, 0x07	; 7
    4066:	01 96       	adiw	r24, 0x01	; 1
    4068:	17 96       	adiw	r26, 0x07	; 7
    406a:	9c 93       	st	X, r25
    406c:	8e 93       	st	-X, r24
    406e:	16 97       	sbiw	r26, 0x06	; 6
    4070:	ce 01       	movw	r24, r28
    4072:	df 91       	pop	r29
    4074:	cf 91       	pop	r28
    4076:	1f 91       	pop	r17
    4078:	0f 91       	pop	r16
    407a:	08 95       	ret

0000407c <__ultoa_invert>:
    407c:	fa 01       	movw	r30, r20
    407e:	aa 27       	eor	r26, r26
    4080:	28 30       	cpi	r18, 0x08	; 8
    4082:	51 f1       	breq	.+84     	; 0x40d8 <__ultoa_invert+0x5c>
    4084:	20 31       	cpi	r18, 0x10	; 16
    4086:	81 f1       	breq	.+96     	; 0x40e8 <__ultoa_invert+0x6c>
    4088:	e8 94       	clt
    408a:	6f 93       	push	r22
    408c:	6e 7f       	andi	r22, 0xFE	; 254
    408e:	6e 5f       	subi	r22, 0xFE	; 254
    4090:	7f 4f       	sbci	r23, 0xFF	; 255
    4092:	8f 4f       	sbci	r24, 0xFF	; 255
    4094:	9f 4f       	sbci	r25, 0xFF	; 255
    4096:	af 4f       	sbci	r26, 0xFF	; 255
    4098:	b1 e0       	ldi	r27, 0x01	; 1
    409a:	3e d0       	rcall	.+124    	; 0x4118 <__ultoa_invert+0x9c>
    409c:	b4 e0       	ldi	r27, 0x04	; 4
    409e:	3c d0       	rcall	.+120    	; 0x4118 <__ultoa_invert+0x9c>
    40a0:	67 0f       	add	r22, r23
    40a2:	78 1f       	adc	r23, r24
    40a4:	89 1f       	adc	r24, r25
    40a6:	9a 1f       	adc	r25, r26
    40a8:	a1 1d       	adc	r26, r1
    40aa:	68 0f       	add	r22, r24
    40ac:	79 1f       	adc	r23, r25
    40ae:	8a 1f       	adc	r24, r26
    40b0:	91 1d       	adc	r25, r1
    40b2:	a1 1d       	adc	r26, r1
    40b4:	6a 0f       	add	r22, r26
    40b6:	71 1d       	adc	r23, r1
    40b8:	81 1d       	adc	r24, r1
    40ba:	91 1d       	adc	r25, r1
    40bc:	a1 1d       	adc	r26, r1
    40be:	20 d0       	rcall	.+64     	; 0x4100 <__ultoa_invert+0x84>
    40c0:	09 f4       	brne	.+2      	; 0x40c4 <__ultoa_invert+0x48>
    40c2:	68 94       	set
    40c4:	3f 91       	pop	r19
    40c6:	2a e0       	ldi	r18, 0x0A	; 10
    40c8:	26 9f       	mul	r18, r22
    40ca:	11 24       	eor	r1, r1
    40cc:	30 19       	sub	r19, r0
    40ce:	30 5d       	subi	r19, 0xD0	; 208
    40d0:	31 93       	st	Z+, r19
    40d2:	de f6       	brtc	.-74     	; 0x408a <__ultoa_invert+0xe>
    40d4:	cf 01       	movw	r24, r30
    40d6:	08 95       	ret
    40d8:	46 2f       	mov	r20, r22
    40da:	47 70       	andi	r20, 0x07	; 7
    40dc:	40 5d       	subi	r20, 0xD0	; 208
    40de:	41 93       	st	Z+, r20
    40e0:	b3 e0       	ldi	r27, 0x03	; 3
    40e2:	0f d0       	rcall	.+30     	; 0x4102 <__ultoa_invert+0x86>
    40e4:	c9 f7       	brne	.-14     	; 0x40d8 <__ultoa_invert+0x5c>
    40e6:	f6 cf       	rjmp	.-20     	; 0x40d4 <__ultoa_invert+0x58>
    40e8:	46 2f       	mov	r20, r22
    40ea:	4f 70       	andi	r20, 0x0F	; 15
    40ec:	40 5d       	subi	r20, 0xD0	; 208
    40ee:	4a 33       	cpi	r20, 0x3A	; 58
    40f0:	18 f0       	brcs	.+6      	; 0x40f8 <__ultoa_invert+0x7c>
    40f2:	49 5d       	subi	r20, 0xD9	; 217
    40f4:	31 fd       	sbrc	r19, 1
    40f6:	40 52       	subi	r20, 0x20	; 32
    40f8:	41 93       	st	Z+, r20
    40fa:	02 d0       	rcall	.+4      	; 0x4100 <__ultoa_invert+0x84>
    40fc:	a9 f7       	brne	.-22     	; 0x40e8 <__ultoa_invert+0x6c>
    40fe:	ea cf       	rjmp	.-44     	; 0x40d4 <__ultoa_invert+0x58>
    4100:	b4 e0       	ldi	r27, 0x04	; 4
    4102:	a6 95       	lsr	r26
    4104:	97 95       	ror	r25
    4106:	87 95       	ror	r24
    4108:	77 95       	ror	r23
    410a:	67 95       	ror	r22
    410c:	ba 95       	dec	r27
    410e:	c9 f7       	brne	.-14     	; 0x4102 <__ultoa_invert+0x86>
    4110:	00 97       	sbiw	r24, 0x00	; 0
    4112:	61 05       	cpc	r22, r1
    4114:	71 05       	cpc	r23, r1
    4116:	08 95       	ret
    4118:	9b 01       	movw	r18, r22
    411a:	ac 01       	movw	r20, r24
    411c:	0a 2e       	mov	r0, r26
    411e:	06 94       	lsr	r0
    4120:	57 95       	ror	r21
    4122:	47 95       	ror	r20
    4124:	37 95       	ror	r19
    4126:	27 95       	ror	r18
    4128:	ba 95       	dec	r27
    412a:	c9 f7       	brne	.-14     	; 0x411e <__ultoa_invert+0xa2>
    412c:	62 0f       	add	r22, r18
    412e:	73 1f       	adc	r23, r19
    4130:	84 1f       	adc	r24, r20
    4132:	95 1f       	adc	r25, r21
    4134:	a0 1d       	adc	r26, r0
    4136:	08 95       	ret

00004138 <__divmodsi4>:
    4138:	05 2e       	mov	r0, r21
    413a:	97 fb       	bst	r25, 7
    413c:	16 f4       	brtc	.+4      	; 0x4142 <__divmodsi4+0xa>
    413e:	00 94       	com	r0
    4140:	0f d0       	rcall	.+30     	; 0x4160 <__negsi2>
    4142:	57 fd       	sbrc	r21, 7
    4144:	05 d0       	rcall	.+10     	; 0x4150 <__divmodsi4_neg2>
    4146:	dd da       	rcall	.-2630   	; 0x3702 <__udivmodsi4>
    4148:	07 fc       	sbrc	r0, 7
    414a:	02 d0       	rcall	.+4      	; 0x4150 <__divmodsi4_neg2>
    414c:	46 f4       	brtc	.+16     	; 0x415e <__divmodsi4_exit>
    414e:	08 c0       	rjmp	.+16     	; 0x4160 <__negsi2>

00004150 <__divmodsi4_neg2>:
    4150:	50 95       	com	r21
    4152:	40 95       	com	r20
    4154:	30 95       	com	r19
    4156:	21 95       	neg	r18
    4158:	3f 4f       	sbci	r19, 0xFF	; 255
    415a:	4f 4f       	sbci	r20, 0xFF	; 255
    415c:	5f 4f       	sbci	r21, 0xFF	; 255

0000415e <__divmodsi4_exit>:
    415e:	08 95       	ret

00004160 <__negsi2>:
    4160:	90 95       	com	r25
    4162:	80 95       	com	r24
    4164:	70 95       	com	r23
    4166:	61 95       	neg	r22
    4168:	7f 4f       	sbci	r23, 0xFF	; 255
    416a:	8f 4f       	sbci	r24, 0xFF	; 255
    416c:	9f 4f       	sbci	r25, 0xFF	; 255
    416e:	08 95       	ret

00004170 <__mulshisi3>:
    4170:	b7 ff       	sbrs	r27, 7
    4172:	f1 ca       	rjmp	.-2590   	; 0x3756 <__muluhisi3>

00004174 <__mulohisi3>:
    4174:	f0 da       	rcall	.-2592   	; 0x3756 <__muluhisi3>
    4176:	82 1b       	sub	r24, r18
    4178:	93 0b       	sbc	r25, r19
    417a:	08 95       	ret

0000417c <_exit>:
    417c:	f8 94       	cli

0000417e <__stop_program>:
    417e:	ff cf       	rjmp	.-2      	; 0x417e <__stop_program>
