<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="Connection from FGPA to RAM relates to [[FPGA Board]]
IMPEDANCE NOTES  https://resources.altium.com/p/how-to-route-ddr3-memory-and-cpu-fan-out https://www.micron.com/support/~/media/D546161C2C6140BCB0BAEE954AA53433.pdf https://www.altium.com/documentation/altium-designer/controlled-impedance-routing-ad
Pin Groups DQ (63 - 0) A (15 - 0) BA (2 - 0) DQS (8 differential pairs) CK (1 differential pair) RAS CAS WE RESET CKE0 ODT0 CS0"><meta property="og:title" content><meta property="og:description" content="Connection from FGPA to RAM relates to [[FPGA Board]]
IMPEDANCE NOTES  https://resources.altium.com/p/how-to-route-ddr3-memory-and-cpu-fan-out https://www.micron.com/support/~/media/D546161C2C6140BCB0BAEE954AA53433.pdf https://www.altium.com/documentation/altium-designer/controlled-impedance-routing-ad
Pin Groups DQ (63 - 0) A (15 - 0) BA (2 - 0) DQS (8 differential pairs) CK (1 differential pair) RAS CAS WE RESET CKE0 ODT0 CS0"><meta property="og:type" content="website"><meta property="og:image" content="https://bigcrete.engineering/icon.png"><meta property="og:url" content="https://bigcrete.engineering/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/DDR3-to-FPGA-connection/"><meta property="og:width" content="200"><meta property="og:height" content="200"><meta name=twitter:card content="summary"><meta name=twitter:title content><meta name=twitter:description content="Connection from FGPA to RAM relates to [[FPGA Board]]
IMPEDANCE NOTES  https://resources.altium.com/p/how-to-route-ddr3-memory-and-cpu-fan-out https://www.micron.com/support/~/media/D546161C2C6140BCB0BAEE954AA53433.pdf https://www.altium.com/documentation/altium-designer/controlled-impedance-routing-ad
Pin Groups DQ (63 - 0) A (15 - 0) BA (2 - 0) DQS (8 differential pairs) CK (1 differential pair) RAS CAS WE RESET CKE0 ODT0 CS0"><meta name=twitter:image content="https://bigcrete.engineering/icon.png"><meta name=twitter:site content="BigCrete"><title>üèóÔ∏èConstruction Site</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=image/png href=/icon.png><link href=https://bigcrete.engineering/styles.efa84b6598a947e785ccf69ee60b9000.min.css rel=stylesheet><link href=https://bigcrete.engineering/styles/_light_syntax.86a48a52faebeaaf42158b72922b1c90.min.css rel=stylesheet id=theme-link><script src=https://bigcrete.engineering/js/darkmode.0153d005bf0bd64ffed13155e335f0b9.min.js></script>
<script src=https://bigcrete.engineering/js/util.00639692264b21bc3ee219733d38a8be.min.js></script>
<link rel=preload href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css as=style onload='this.onload=null,this.rel="stylesheet"' integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/contrib/copy-tex.min.js integrity=sha384-ww/583aHhxWkz5DEVn6OKtNiIaLi2iBRNZXfJRiY1Ai7tnJ9UXpEsyvOITVpTl4A crossorigin=anonymous></script>
<script src=https://cdn.jsdelivr.net/npm/@floating-ui/core@1.2.1></script>
<script src=https://cdn.jsdelivr.net/npm/@floating-ui/dom@1.2.1></script>
<script defer src=https://bigcrete.engineering/js/popover.aa9bc99c7c38d3ae9538f218f1416adb.min.js></script>
<script defer src=https://bigcrete.engineering/js/code-title.ce4a43f09239a9efb48fee342e8ef2df.min.js></script>
<script defer src=https://bigcrete.engineering/js/clipboard.2913da76d3cb21c5deaa4bae7da38c9f.min.js></script>
<script defer src=https://bigcrete.engineering/js/callouts.7723cac461d613d118ee8bb8216b9838.min.js></script>
<script>const SEARCH_ENABLED=!1,LATEX_ENABLED=!0,PRODUCTION=!0,BASE_URL="https://bigcrete.engineering/",fetchData=Promise.all([fetch("https://bigcrete.engineering/indices/linkIndex.5a1b0c5810ee3d88af0a80718f4c5c27.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://bigcrete.engineering/indices/contentIndex.2942776b3c9faa10c5002e7dff7032e3.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n})),render=()=>{const e=new URL(BASE_URL),t=e.pathname,n=window.location.pathname,s=t==n;addCopyButtons(),addTitleToCodeBlocks(),addCollapsibleCallouts(),initPopover("https://bigcrete.engineering",!0);const o=document.getElementById("footer");if(o){const e=document.getElementById("graph-container");if(!e)return requestAnimationFrame(render);e.textContent="";const t=s&&!1;drawGraph("https://bigcrete.engineering",t,[{"/moc":"#4388cc"}],t?{centerForce:1,depth:-1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.5,linkDistance:1,opacityScale:3,repelForce:1,scale:1.4}:{centerForce:1,depth:1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.6,linkDistance:1,opacityScale:3,repelForce:2,scale:1.2})}var i=document.getElementsByClassName("mermaid");i.length>0&&import("https://unpkg.com/mermaid@9/dist/mermaid.esm.min.mjs").then(e=>{e.default.init()});function a(n){const e=n.target,t=e.className.split(" "),s=t.includes("broken"),o=t.includes("internal-link");plausible("Link Click",{props:{href:e.href,broken:s,internal:o,graph:!1}})}const r=document.querySelectorAll("a");for(link of r)link.className.includes("root-title")&&link.addEventListener("click",a,{once:!0})},init=(e=document)=>{addCopyButtons(),addTitleToCodeBlocks(),renderMathInElement(e.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],macros:{'‚Äô':"'"},throwOnError:!1})}</script><script type=module>
    import { attachSPARouting } from "https:\/\/bigcrete.engineering\/js\/router.db7c2da4852658a39144c8e3ee64d492.min.js"
    attachSPARouting(init, render)
  </script><script defer data-domain=bigcrete.engineering src=https://plausible.io/js/script.js></script>
<script>window.plausible=window.plausible||function(){(window.plausible.q=window.plausible.q||[]).push(arguments)}</script></head><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://bigcrete.engineering/js/full-text-search.e6e2e0c213187ca0c703d6e2c7a77fcd.min.js></script><div class=singlePage><header><h1 id=page-title><a class=root-title href=https://bigcrete.engineering/construction.html>üèóÔ∏èConstruction Site</a></h1><div class=spacer></div><div id=search-icon><p>Search</p><svg tabindex="0" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg></div></header><article><p class=meta>Last updated
Jun 17, 2023</p><ul class=tags></ul><aside class=mainTOC><details><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#impedance-notes>IMPEDANCE NOTES</a></li><li><a href=#other-ddr-pins>Other DDR Pins</a></li><li><a href=#fpga-to-ddr3-connection>FPGA to DDR3 Connection</a></li></ol></nav></details></aside><a href=#connection-from-fgpa-to-ram><h1 id=connection-from-fgpa-to-ram><span class=hanchor arialabel=Anchor># </span>Connection from FGPA to RAM</h1></a><p>relates to <a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></p><a href=#impedance-notes><h2 id=impedance-notes><span class=hanchor arialabel=Anchor># </span>IMPEDANCE NOTES</h2></a><p><a href=https://resources.altium.com/p/how-to-route-ddr3-memory-and-cpu-fan-out rel=noopener>https://resources.altium.com/p/how-to-route-ddr3-memory-and-cpu-fan-out</a>
<a href=https://www.micron.com/support/~/media/D546161C2C6140BCB0BAEE954AA53433.pdf rel=noopener>https://www.micron.com/support/~/media/D546161C2C6140BCB0BAEE954AA53433.pdf</a>
<a href=https://www.altium.com/documentation/altium-designer/controlled-impedance-routing-ad rel=noopener>https://www.altium.com/documentation/altium-designer/controlled-impedance-routing-ad</a></p><p>Pin Groups
DQ (63 - 0)
A (15 - 0)
BA (2 - 0)
DQS (8 differential pairs)
CK (1 differential pair)
RAS
CAS
WE
RESET
CKE0
ODT0
CS0</p><p>Route Command signals (DQ and DQS)</p><p>Group into byte groups
Length matching only applies to byte lanes
DQ(7:0) DQS0
DQ(15:8) DQS1
DQ(23:16) DQS2
DQ(31:24) DQS3
DQ(39:32) DQS4
DQ(47:40) DQS5
DQ(55:48) DQS6
DQ(63:56) DQS7</p><p>DQS difference in lenght between pair is +/- 20 mil
100 mil on byte lanes? I think that&rsquo;s 100 mil difference try to match them up as close as possible</p><p>DATA GROUP
Data (DQ) 1.9 inch minimum
7.9 mil width: target impedance 40 ohm
trace space = 11.8 mils (between wires?)
trace space from DIMM pins = 7 mil (not sure what this means?)
trace space to other signal groups = 12 mils</p><p>Strobe (DQS) 1.9 inch minimum
7.9 mil width: target impedance 40 ohm
trace space = 4 mil between pair
trace space to other signal groups = 15.8 mils</p><p>CLOCK GROUP
Memory Clock(CK) 1.9 inch minimum
4 mils length difference between pair
9.9 mils pair to pair (2 pairs)
width 8 mils target 40 ohm trace impedance 80 ohm differential impedance
trace space 5 mil
trace space to other groups 20 mil</p><p>CONTROL GROUP
Control Group (CKE, ODT, CS, RESET) 1.9 inch minimum
20 mil length difference from memory clock (clock group)
width 5 mil target 40 ohm impedance
trace space 12 to 15 mil (except at dimm)
trace space from dimm 7 mil
trace space to other signal groups 25 mil</p><p>ADDRESS GROUP
Address Group (BA, RAS, CAS, WE, A) 1.9 inch minimum
20 mil length difference from memory clock (clock group)
width 5 mil target 40 ohm impedance
trace space 12 to 15 mil (except at dimm)
trace space from dimm 7 mil
trace space to other signal groups 25 mil</p><a href=#other-ddr-pins><h2 id=other-ddr-pins><span class=hanchor arialabel=Anchor># </span>Other DDR Pins</h2></a><table><thead><tr><th>Pin Name</th><th>RAM Pin</th><th>Function</th></tr></thead><tbody><tr><td>Vrefdq</td><td>1</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vss</td><td>3</td><td>0V</td></tr><tr><td>Vss</td><td>9</td><td>0V</td></tr><tr><td>Vss</td><td>13</td><td>0V</td></tr><tr><td>Vss</td><td>19</td><td>0V</td></tr><tr><td>Vss</td><td>25</td><td>0V</td></tr><tr><td>Vss</td><td>31</td><td>0V</td></tr><tr><td>Vss</td><td>37</td><td>0V</td></tr><tr><td>Vss</td><td>43</td><td>0V</td></tr><tr><td>Vss</td><td>49</td><td>0V</td></tr><tr><td>Vss</td><td>55</td><td>0V</td></tr><tr><td>Vss</td><td>61</td><td>0V</td></tr><tr><td>Vss</td><td>65</td><td>0V</td></tr><tr><td>Vss</td><td>71</td><td>0V</td></tr><tr><td>Vdd</td><td>75</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>81</td><td>0V</td></tr><tr><td>Vdd</td><td>87</td><td>0V</td></tr><tr><td>Vdd</td><td>93</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>99</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>105</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>111</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>117</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>123</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vss</td><td>127</td><td>0V</td></tr><tr><td>Vss</td><td>133</td><td>0V</td></tr><tr><td>Vss</td><td>139</td><td>0V</td></tr><tr><td>Vss</td><td>145</td><td>0V</td></tr><tr><td>Vss</td><td>151</td><td>0V</td></tr><tr><td>Vss</td><td>155</td><td>0V</td></tr><tr><td>Vss</td><td>161</td><td>0V</td></tr><tr><td>Vss</td><td>167</td><td>0V</td></tr><tr><td>Vss</td><td>173</td><td>0V</td></tr><tr><td>Vss</td><td>179</td><td>0V</td></tr><tr><td>Vss</td><td>185</td><td>0V</td></tr><tr><td>Vss</td><td>189</td><td>0V</td></tr><tr><td>Vss</td><td>195</td><td>0V</td></tr><tr><td>SA0</td><td>197</td><td>Serial Address Input</td></tr><tr><td>Vddspd</td><td>199</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>SA1</td><td>201</td><td>Serial Address Input</td></tr><tr><td>Vtt</td><td>203</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vss</td><td>2</td><td>0V</td></tr><tr><td>Vss</td><td>8</td><td>0V</td></tr><tr><td>Vss</td><td>14</td><td>0V</td></tr><tr><td>Vss</td><td>20</td><td>0V</td></tr><tr><td>Vss</td><td>26</td><td>0V</td></tr><tr><td>Vss</td><td>32</td><td>0V</td></tr><tr><td>Vss</td><td>38</td><td>0V</td></tr><tr><td>Vss</td><td>44</td><td>0V</td></tr><tr><td>Vss</td><td>48</td><td>0V</td></tr><tr><td>Vss</td><td>54</td><td>0V</td></tr><tr><td>Vss</td><td>60</td><td>0V</td></tr><tr><td>Vss</td><td>66</td><td>0V</td></tr><tr><td>Vss</td><td>72</td><td>0V</td></tr><tr><td>Vdd</td><td>76</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>82</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>88</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>94</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>100</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Ck1</td><td>102</td><td>NC</td></tr><tr><td>Ck1#</td><td>104</td><td>NC</td></tr><tr><td>Vdd</td><td>106</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>112</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>118</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vdd</td><td>124</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vrefca</td><td>126</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr><tr><td>Vss</td><td>128</td><td>0V</td></tr><tr><td>Vss</td><td>134</td><td>0V</td></tr><tr><td>Vss</td><td>138</td><td>0V</td></tr><tr><td>Vss</td><td>144</td><td>0V</td></tr><tr><td>Vss</td><td>150</td><td>0V</td></tr><tr><td>Vss</td><td>156</td><td>0V</td></tr><tr><td>Vss</td><td>162</td><td>0V</td></tr><tr><td>Vss</td><td>168</td><td>0V</td></tr><tr><td>Vss</td><td>172</td><td>0V</td></tr><tr><td>Vss</td><td>178</td><td>0V</td></tr><tr><td>Vss</td><td>184</td><td>0V</td></tr><tr><td>Vss</td><td>190</td><td>0V</td></tr><tr><td>Vss</td><td>196</td><td>0V</td></tr><tr><td>SDA</td><td>200</td><td>SPD SDA</td></tr><tr><td>SCL</td><td>202</td><td>SPD SCL</td></tr><tr><td>Vtt</td><td>204</td><td><a href=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board rel=noopener class=internal-link data-src=/BigCreteCalculator/V3/Electrical-Design-V3/FPGA/FPGA-Board>FPGA Board</a></td></tr></tbody></table><a href=#fpga-to-ddr3-connection><h2 id=fpga-to-ddr3-connection><span class=hanchor arialabel=Anchor># </span>FPGA to DDR3 Connection</h2></a><table><thead><tr><th>Pin Name</th><th>RAM Pin</th><th>FPGA Pin</th><th>Notes</th></tr></thead><tbody><tr><td>dq0</td><td>5</td><td>F13</td><td>SSTL15</td></tr><tr><td>dq1</td><td>7</td><td>F14</td><td>SSTL15</td></tr><tr><td>dq2</td><td>15</td><td>F16</td><td>SSTL15</td></tr><tr><td>dq3</td><td>17</td><td>E17</td><td>SSTL15</td></tr><tr><td>dq4</td><td>4</td><td>E13</td><td>SSTL15</td></tr><tr><td>dq5</td><td>6</td><td>E14</td><td>SSTL15</td></tr><tr><td>dq6</td><td>16</td><td>E16</td><td>SSTL15</td></tr><tr><td>dq7</td><td>18</td><td>D16</td><td>SSTL15</td></tr><tr><td>dq8</td><td>21</td><td>B15</td><td>SSTL15</td></tr><tr><td>dq9</td><td>23</td><td>B16</td><td>SSTL15</td></tr><tr><td>dq10</td><td>33</td><td>C13</td><td>SSTL15</td></tr><tr><td>dq11</td><td>35</td><td>B13</td><td>SSTL15</td></tr><tr><td>dq12</td><td>22</td><td>A13</td><td>SSTL15</td></tr><tr><td>dq13</td><td>24</td><td>A14</td><td>SSTL15</td></tr><tr><td>dq14</td><td>34</td><td>B17</td><td>SSTL15</td></tr><tr><td>dq15</td><td>36</td><td>B18</td><td>SSTL15</td></tr><tr><td>dq16</td><td>39</td><td>E19</td><td>SSTL15</td></tr><tr><td>dq17</td><td>41</td><td>D19</td><td>SSTL15</td></tr><tr><td>dq18</td><td>51</td><td>B20</td><td>SSTL15</td></tr><tr><td>dq19</td><td>53</td><td>A20</td><td>SSTL15</td></tr><tr><td>dq20</td><td>40</td><td>A18</td><td>SSTL15</td></tr><tr><td>dq21</td><td>42</td><td>A19</td><td>SSTL15</td></tr><tr><td>dq22</td><td>50</td><td>F19</td><td>SSTL15</td></tr><tr><td>dq23</td><td>52</td><td>F20</td><td>SSTL15</td></tr><tr><td>dq24</td><td>57</td><td>D20</td><td>SSTL15</td></tr><tr><td>dq25</td><td>59</td><td>C20</td><td>SSTL15</td></tr><tr><td>dq26</td><td>67</td><td>C22</td><td>SSTL15</td></tr><tr><td>dq27</td><td>69</td><td>B22</td><td>SSTL15</td></tr><tr><td>dq28</td><td>56</td><td>E22</td><td>SSTL15</td></tr><tr><td>dq29</td><td>58</td><td>D22</td><td>SSTL15</td></tr><tr><td>dq30</td><td>68</td><td>E21</td><td>SSTL15</td></tr><tr><td>dq31</td><td>70</td><td>D21</td><td>SSTL15</td></tr><tr><td>dq32</td><td>129</td><td>K13</td><td>SSTL15</td></tr><tr><td>dq33</td><td>131</td><td>K14</td><td>SSTL15</td></tr><tr><td>dq34</td><td>141</td><td>M13</td><td>SSTL15</td></tr><tr><td>dq35</td><td>143</td><td>L13</td><td>SSTL15</td></tr><tr><td>dq36</td><td>130</td><td>L14</td><td>SSTL15</td></tr><tr><td>dq37</td><td>132</td><td>L15</td><td>SSTL15</td></tr><tr><td>dq38</td><td>140</td><td>L16</td><td>SSTL15</td></tr><tr><td>dq39</td><td>142</td><td>K16</td><td>SSTL15</td></tr><tr><td>dq40</td><td>147</td><td>W21</td><td>SSTL15</td></tr><tr><td>dq41</td><td>149</td><td>W22</td><td>SSTL15</td></tr><tr><td>dq42</td><td>157</td><td>AA20</td><td>SSTL15</td></tr><tr><td>dq43</td><td>159</td><td>AA21</td><td>SSTL15</td></tr><tr><td>dq44</td><td>146</td><td>AB21</td><td>SSTL15</td></tr><tr><td>dq45</td><td>148</td><td>AB22</td><td>SSTL15</td></tr><tr><td>dq46</td><td>158</td><td>U20</td><td>SSTL15</td></tr><tr><td>dq47</td><td>160</td><td>V20</td><td>SSTL15</td></tr><tr><td>dq48</td><td>163</td><td>V18</td><td>SSTL15</td></tr><tr><td>dq49</td><td>165</td><td>V19</td><td>SSTL15</td></tr><tr><td>dq50</td><td>175</td><td>V17</td><td>SSTL15</td></tr><tr><td>dq51</td><td>177</td><td>W17</td><td>SSTL15</td></tr><tr><td>dq52</td><td>164</td><td>AA18</td><td>SSTL15</td></tr><tr><td>dq53</td><td>166</td><td>AB18</td><td>SSTL15</td></tr><tr><td>dq54</td><td>174</td><td>U17</td><td>SSTL15</td></tr><tr><td>dq55</td><td>176</td><td>U18</td><td>SSTL15</td></tr><tr><td>dq56</td><td>181</td><td>P14</td><td>SSTL15</td></tr><tr><td>dq57</td><td>183</td><td>R14</td><td>SSTL15</td></tr><tr><td>dq58</td><td>191</td><td>R18</td><td>SSTL15</td></tr><tr><td>dq59</td><td>193</td><td>T18</td><td>SSTL15</td></tr><tr><td>dq60</td><td>180</td><td>P15</td><td>SSTL15</td></tr><tr><td>dq61</td><td>182</td><td>R16</td><td>SSTL15</td></tr><tr><td>dq62</td><td>192</td><td>N13</td><td>SSTL15</td></tr><tr><td>dq63</td><td>194</td><td>N14</td><td>SSTL15</td></tr><tr><td>dm0</td><td>11</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm1</td><td>28</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm2</td><td>44</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm3</td><td>59</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm4</td><td>140</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm5</td><td>157</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm6</td><td>172</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dm7</td><td>189</td><td></td><td>pull low, ram pin wrong</td></tr><tr><td>dqsp0</td><td>12</td><td>C14</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn0</td><td>10</td><td>C15</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp1</td><td>29</td><td>A15</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn1</td><td>27</td><td>A16</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp2</td><td>47</td><td>F18</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn2</td><td>45</td><td>E18</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp3</td><td>64</td><td>B21</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn3</td><td>62</td><td>A21</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp4</td><td>137</td><td>K17</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn4</td><td>135</td><td>J17</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp5</td><td>154</td><td>Y21</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn5</td><td>152</td><td>Y22</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp6</td><td>171</td><td>AA19</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn6</td><td>169</td><td>AB20</td><td>DIFF_SSTL15</td></tr><tr><td>dqsp7</td><td>188</td><td>N17</td><td>DIFF_SSTL15</td></tr><tr><td>dqsn7</td><td>186</td><td>P17</td><td>DIFF_SSTL15</td></tr><tr><td>addr15</td><td>78</td><td>H13</td><td>SSTL15</td></tr><tr><td>addr14</td><td>80</td><td>G13</td><td>SSTL15</td></tr><tr><td>addr13</td><td>119</td><td>G15</td><td>SSTL15</td></tr><tr><td>addr12</td><td>83</td><td>G16</td><td>SSTL15</td></tr><tr><td>addr11</td><td>84</td><td>G17</td><td>SSTL15</td></tr><tr><td>addr10</td><td>107</td><td>G18</td><td>SSTL15</td></tr><tr><td>addr9</td><td>85</td><td>J15</td><td>SSTL15</td></tr><tr><td>addr8</td><td>89</td><td>H15</td><td>SSTL15</td></tr><tr><td>addr7</td><td>86</td><td>H17</td><td>SSTL15</td></tr><tr><td>addr6</td><td>90</td><td>H18</td><td>SSTL15</td></tr><tr><td>addr5</td><td>91</td><td>J22</td><td>SSTL15</td></tr><tr><td>addr4</td><td>92</td><td>H22</td><td>SSTL15</td></tr><tr><td>addr3</td><td>95</td><td>H20</td><td>SSTL15</td></tr><tr><td>addr2</td><td>96</td><td>G20</td><td>SSTL15</td></tr><tr><td>addr1</td><td>97</td><td>K21</td><td>SSTL15</td></tr><tr><td>addr0</td><td>98</td><td>K22</td><td>SSTL15</td></tr><tr><td>ba2</td><td>79</td><td>M21</td><td>SSTL15</td></tr><tr><td>ba1</td><td>108</td><td>L21</td><td>SSTL15</td></tr><tr><td>ba0</td><td>109</td><td>J20</td><td>SSTL15</td></tr><tr><td>ckp0</td><td>101</td><td>J14</td><td>DIFF_SSTL15</td></tr><tr><td>ckn0</td><td>103</td><td>H14</td><td>DIFF_SSTL15</td></tr><tr><td>rasn</td><td>110</td><td>J21</td><td>SSTL15</td></tr><tr><td>casn</td><td>115</td><td>J19</td><td>SSTL15</td></tr><tr><td>wen</td><td>113</td><td>H19</td><td>SSTL15</td></tr><tr><td>resetn</td><td>30</td><td>D14</td><td>LVCMOS15</td></tr><tr><td>cke0</td><td>73</td><td>M22</td><td>SSTL15</td></tr><tr><td>odt0</td><td>116</td><td>M18</td><td>SSTL15</td></tr><tr><td>csn0</td><td>114</td><td>N22</td><td>SSTL15</td></tr><tr><td>sys_clk_i</td><td></td><td>K18</td><td></td></tr></tbody></table></article><hr><div class=page-end id=footer><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li>No backlinks found</li></ul></div><div><script src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://bigcrete.engineering/js/graph.6579af7b10c818dbd2ca038702db0224.js></script></div></div><div id=contact_buttons><footer><p>Made by Ethan Childerhose using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, ¬© 2023</p><ul><li><a href=https://bigcrete.engineering/construction.html>Home</a></li><li><a href=https://twitter.com/BigCrete>Twitter</a></li><li><a href=https://www.linkedin.com/in/ethan-childerhose/>Linkedin</a></li></ul></footer></div></div></body></html>