// Seed: 32812771
module module_0 (
    input uwire id_0,
    input uwire id_1
);
  tri id_3 = (1 - 1) && ~id_0;
  id_4(
      .id_0(id_1), .id_1(id_1)
  );
  assign id_4 = id_4;
  always #1 id_4 = id_4;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output tri id_6,
    input tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.type_5 = 0;
endmodule
