
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_125C_4v50 Corner ===================================

Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024888    0.232714    0.101726    0.101726 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000    0.101726 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449034    0.550761 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366    0.551127 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416578    0.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000382    0.968087 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.046282    1.372043    2.363183    3.331270 ^ _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      1.372043    0.000544    3.331814 ^ _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.019664    0.710466    1.178081    4.509895 ^ _138_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _074_ (net)
                      0.710466    0.000296    4.510191 ^ _141_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.011200    0.490674    0.339767    4.849958 v _141_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.490674    0.000261    4.850219 v _144_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007638    0.434733    0.940536    5.790755 v _144_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _078_ (net)
                      0.434733    0.000175    5.790930 v _145_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010238    0.785932    0.567457    6.358387 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.785932    0.000282    6.358669 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.358669   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000401   20.968105 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868107   clock uncertainty
                                  0.000000   20.868107   clock reconvergence pessimism
                                 -0.704976   20.163130   library setup time
                                             20.163130   data required time
---------------------------------------------------------------------------------------------
                                             20.163130   data required time
                                             -6.358669   data arrival time
---------------------------------------------------------------------------------------------
                                             13.804462   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004995    0.224238    0.080156    4.080156 ^ ena (in)
                                                         ena (net)
                      0.224238    0.000000    4.080156 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025825    0.784049    0.711707    4.791863 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.784049    0.000657    4.792521 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035686    0.794027    0.524899    5.317420 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.794027    0.000581    5.318001 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005559    0.866692    0.657112    5.975113 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.866692    0.000071    5.975184 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975184   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000231   20.967936 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867935   clock uncertainty
                                  0.000000   20.867935   clock reconvergence pessimism
                                 -0.716254   20.151682   library setup time
                                             20.151682   data required time
---------------------------------------------------------------------------------------------
                                             20.151682   data required time
                                             -5.975184   data arrival time
---------------------------------------------------------------------------------------------
                                             14.176497   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004995    0.224238    0.080156    4.080156 ^ ena (in)
                                                         ena (net)
                      0.224238    0.000000    4.080156 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025825    0.784049    0.711707    4.791863 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.784049    0.000657    4.792521 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035686    0.794027    0.524899    5.317420 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.794027    0.000320    5.317740 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005034    0.551134    0.500343    5.818083 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.551134    0.000103    5.818187 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.818187   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000355   20.968060 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868059   clock uncertainty
                                  0.000000   20.868059   clock reconvergence pessimism
                                 -0.671576   20.196484   library setup time
                                             20.196484   data required time
---------------------------------------------------------------------------------------------
                                             20.196484   data required time
                                             -5.818187   data arrival time
---------------------------------------------------------------------------------------------
                                             14.378296   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004995    0.224238    0.080156    4.080156 ^ ena (in)
                                                         ena (net)
                      0.224238    0.000000    4.080156 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025825    0.784049    0.711707    4.791863 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.784049    0.000657    4.792521 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035686    0.794027    0.524899    5.317420 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.794027    0.000497    5.317917 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004501    0.530015    0.456335    5.774252 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.530015    0.000092    5.774345 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.774345   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000384   20.968088 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868088   clock uncertainty
                                  0.000000   20.868088   clock reconvergence pessimism
                                 -0.667206   20.200882   library setup time
                                             20.200882   data required time
---------------------------------------------------------------------------------------------
                                             20.200882   data required time
                                             -5.774345   data arrival time
---------------------------------------------------------------------------------------------
                                             14.426537   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004995    0.224238    0.080156    4.080156 ^ ena (in)
                                                         ena (net)
                      0.224238    0.000000    4.080156 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025825    0.784049    0.711707    4.791863 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.784049    0.000657    4.792521 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035686    0.794027    0.524899    5.317420 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.794027    0.000694    5.318114 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003845    0.494011    0.461049    5.779163 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.494011    0.000072    5.779235 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.779235   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000153   20.967857 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867857   clock uncertainty
                                  0.000000   20.867857   clock reconvergence pessimism
                                 -0.659757   20.208101   library setup time
                                             20.208101   data required time
---------------------------------------------------------------------------------------------
                                             20.208101   data required time
                                             -5.779235   data arrival time
---------------------------------------------------------------------------------------------
                                             14.428865   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001102    5.913663 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085297    0.657025    0.857537    6.771200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.657029    0.002260    6.773459 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.773459   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000231   20.967936 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867935   clock uncertainty
                                  0.000000   20.867935   clock reconvergence pessimism
                                  0.397576   21.265511   library recovery time
                                             21.265511   data required time
---------------------------------------------------------------------------------------------
                                             21.265511   data required time
                                             -6.773459   data arrival time
---------------------------------------------------------------------------------------------
                                             14.492051   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001102    5.913663 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085297    0.657025    0.857537    6.771200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.657029    0.002335    6.773534 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.773534   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000355   20.968060 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868059   clock uncertainty
                                  0.000000   20.868059   clock reconvergence pessimism
                                  0.397576   21.265635   library recovery time
                                             21.265635   data required time
---------------------------------------------------------------------------------------------
                                             21.265635   data required time
                                             -6.773534   data arrival time
---------------------------------------------------------------------------------------------
                                             14.492101   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001102    5.913663 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085297    0.657025    0.857537    6.771200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.657027    0.001702    6.772902 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.772902   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000384   20.968088 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868088   clock uncertainty
                                  0.000000   20.868088   clock reconvergence pessimism
                                  0.397576   21.265663   library recovery time
                                             21.265663   data required time
---------------------------------------------------------------------------------------------
                                             21.265663   data required time
                                             -6.772902   data arrival time
---------------------------------------------------------------------------------------------
                                             14.492762   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001102    5.913663 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085297    0.657025    0.857537    6.771200 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.657026    0.001150    6.772349 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.772349   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000153   20.967857 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.867857   clock uncertainty
                                  0.000000   20.867857   clock reconvergence pessimism
                                  0.397576   21.265432   library recovery time
                                             21.265432   data required time
---------------------------------------------------------------------------------------------
                                             21.265432   data required time
                                             -6.772349   data arrival time
---------------------------------------------------------------------------------------------
                                             14.493083   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.024888    0.232714    0.101726    0.101726 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000    0.101726 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449034    0.550761 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366    0.551127 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416578    0.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000152    0.967856 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.023842    0.793664    2.008312    2.976168 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.793664    0.000462    2.976630 ^ _131_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.032292    0.956821    0.735772    3.712402 v _131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _069_ (net)
                      0.956821    0.000540    3.712943 v _133_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.011420    0.905296    0.739206    4.452148 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _071_ (net)
                      0.905296    0.000264    4.452413 ^ _213_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004656    0.641178    0.686641    5.139053 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.641178    0.000055    5.139108 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004112    0.267552    0.556276    5.695385 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.267552    0.000045    5.695430 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.695430   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000707   20.551468 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024691    0.165474    0.413543   20.965012 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.165474    0.000298   20.965309 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.865311   clock uncertainty
                                  0.000000   20.865311   clock reconvergence pessimism
                                 -0.613676   20.251635   library setup time
                                             20.251635   data required time
---------------------------------------------------------------------------------------------
                                             20.251635   data required time
                                             -5.695430   data arrival time
---------------------------------------------------------------------------------------------
                                             14.556204   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665541    0.002073    5.914633 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.914633   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000707   20.551468 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024691    0.165474    0.413543   20.965012 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.165474    0.000497   20.965509 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.865509   clock uncertainty
                                  0.000000   20.865509   clock reconvergence pessimism
                                  0.396098   21.261606   library recovery time
                                             21.261606   data required time
---------------------------------------------------------------------------------------------
                                             21.261606   data required time
                                             -5.914633   data arrival time
---------------------------------------------------------------------------------------------
                                             15.346974   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665540    0.001903    5.914464 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.914464   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000707   20.551468 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024691    0.165474    0.413543   20.965012 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.165474    0.000501   20.965513 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.865513   clock uncertainty
                                  0.000000   20.865513   clock reconvergence pessimism
                                  0.396098   21.261610   library recovery time
                                             21.261610   data required time
---------------------------------------------------------------------------------------------
                                             21.261610   data required time
                                             -5.914464   data arrival time
---------------------------------------------------------------------------------------------
                                             15.347146   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001474    5.914035 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.914035   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000707   20.551468 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024691    0.165474    0.413543   20.965012 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.165474    0.000366   20.965378 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.865377   clock uncertainty
                                  0.000000   20.865377   clock reconvergence pessimism
                                  0.396098   21.261475   library recovery time
                                             21.261475   data required time
---------------------------------------------------------------------------------------------
                                             21.261475   data required time
                                             -5.914035   data arrival time
---------------------------------------------------------------------------------------------
                                             15.347440   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001189    5.913750 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.913750   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000707   20.551468 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024691    0.165474    0.413543   20.965012 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.165474    0.000298   20.965309 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.865311   clock uncertainty
                                  0.000000   20.865311   clock reconvergence pessimism
                                  0.396098   21.261408   library recovery time
                                             21.261408   data required time
---------------------------------------------------------------------------------------------
                                             21.261408   data required time
                                             -5.913750   data arrival time
---------------------------------------------------------------------------------------------
                                             15.347658   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006122    0.254650    0.097992    4.097992 ^ rst_n (in)
                                                         rst_n (net)
                      0.254650    0.000000    4.097992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035501    1.057318    0.878256    4.976248 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      1.057318    0.000337    4.976584 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.085962    0.665538    0.935976    5.912561 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.665539    0.001433    5.913993 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.913993   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024888    0.232714    0.101727   20.101727 ^ clk (in)
                                                         clk (net)
                      0.232714    0.000000   20.101727 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.048237    0.202013    0.449035   20.550762 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.202013    0.000366   20.551128 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026707    0.168662    0.416577   20.967705 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.168662    0.000401   20.968105 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.868107   clock uncertainty
                                  0.000000   20.868107   clock reconvergence pessimism
                                  0.396675   21.264780   library recovery time
                                             21.264780   data required time
---------------------------------------------------------------------------------------------
                                             21.264780   data required time
                                             -5.913993   data arrival time
---------------------------------------------------------------------------------------------
                                             15.350788   slack (MET)



