{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455798042633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455798042633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 09:20:42 2016 " "Processing started: Thu Feb 18 09:20:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455798042633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455798042633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subtrator_32_bits -c subtrator_32_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off subtrator_32_bits -c subtrator_32_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455798042633 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455798042943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/somador_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/somador_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "../somador_32_bits/somador_completo.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/somador_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/somador_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_32_bits " "Found entity 1: somador_32_bits" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/somador_32_bits/meio_somador.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/somador_32_bits/meio_somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Found entity 1: meio_somador" {  } { { "../somador_32_bits/meio_somador.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/meio_somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspaces/github/pbl-sd-2/components/not_32_bits/not_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /workspaces/github/pbl-sd-2/components/not_32_bits/not_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bits " "Found entity 1: not_32_bits" {  } { { "../not_32_bits/not_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/not_32_bits/not_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_32_bits " "Found entity 1: subtrator_32_bits" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_completo.v 1 1 " "Found 1 design units, including 1 entities, in source file subtrator_completo.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_completo " "Found entity 1: subtrator_completo" {  } { { "subtrator_completo.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_completo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_2 somador_32_bits.v(17) " "Verilog HDL Implicit Net warning at somador_32_bits.v(17): created implicit net for \"carry_2\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_3 somador_32_bits.v(18) " "Verilog HDL Implicit Net warning at somador_32_bits.v(18): created implicit net for \"carry_3\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_4 somador_32_bits.v(19) " "Verilog HDL Implicit Net warning at somador_32_bits.v(19): created implicit net for \"carry_4\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_5 somador_32_bits.v(20) " "Verilog HDL Implicit Net warning at somador_32_bits.v(20): created implicit net for \"carry_5\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_6 somador_32_bits.v(21) " "Verilog HDL Implicit Net warning at somador_32_bits.v(21): created implicit net for \"carry_6\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_7 somador_32_bits.v(22) " "Verilog HDL Implicit Net warning at somador_32_bits.v(22): created implicit net for \"carry_7\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_8 somador_32_bits.v(23) " "Verilog HDL Implicit Net warning at somador_32_bits.v(23): created implicit net for \"carry_8\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_9 somador_32_bits.v(24) " "Verilog HDL Implicit Net warning at somador_32_bits.v(24): created implicit net for \"carry_9\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_10 somador_32_bits.v(25) " "Verilog HDL Implicit Net warning at somador_32_bits.v(25): created implicit net for \"carry_10\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_11 somador_32_bits.v(26) " "Verilog HDL Implicit Net warning at somador_32_bits.v(26): created implicit net for \"carry_11\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_12 somador_32_bits.v(27) " "Verilog HDL Implicit Net warning at somador_32_bits.v(27): created implicit net for \"carry_12\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_13 somador_32_bits.v(28) " "Verilog HDL Implicit Net warning at somador_32_bits.v(28): created implicit net for \"carry_13\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_14 somador_32_bits.v(29) " "Verilog HDL Implicit Net warning at somador_32_bits.v(29): created implicit net for \"carry_14\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_15 somador_32_bits.v(30) " "Verilog HDL Implicit Net warning at somador_32_bits.v(30): created implicit net for \"carry_15\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798042993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_16 somador_32_bits.v(31) " "Verilog HDL Implicit Net warning at somador_32_bits.v(31): created implicit net for \"carry_16\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_17 somador_32_bits.v(32) " "Verilog HDL Implicit Net warning at somador_32_bits.v(32): created implicit net for \"carry_17\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_18 somador_32_bits.v(33) " "Verilog HDL Implicit Net warning at somador_32_bits.v(33): created implicit net for \"carry_18\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_19 somador_32_bits.v(34) " "Verilog HDL Implicit Net warning at somador_32_bits.v(34): created implicit net for \"carry_19\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_20 somador_32_bits.v(35) " "Verilog HDL Implicit Net warning at somador_32_bits.v(35): created implicit net for \"carry_20\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_21 somador_32_bits.v(36) " "Verilog HDL Implicit Net warning at somador_32_bits.v(36): created implicit net for \"carry_21\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_22 somador_32_bits.v(37) " "Verilog HDL Implicit Net warning at somador_32_bits.v(37): created implicit net for \"carry_22\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_23 somador_32_bits.v(38) " "Verilog HDL Implicit Net warning at somador_32_bits.v(38): created implicit net for \"carry_23\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_24 somador_32_bits.v(39) " "Verilog HDL Implicit Net warning at somador_32_bits.v(39): created implicit net for \"carry_24\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_25 somador_32_bits.v(40) " "Verilog HDL Implicit Net warning at somador_32_bits.v(40): created implicit net for \"carry_25\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_26 somador_32_bits.v(41) " "Verilog HDL Implicit Net warning at somador_32_bits.v(41): created implicit net for \"carry_26\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_27 somador_32_bits.v(42) " "Verilog HDL Implicit Net warning at somador_32_bits.v(42): created implicit net for \"carry_27\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_28 somador_32_bits.v(43) " "Verilog HDL Implicit Net warning at somador_32_bits.v(43): created implicit net for \"carry_28\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_29 somador_32_bits.v(44) " "Verilog HDL Implicit Net warning at somador_32_bits.v(44): created implicit net for \"carry_29\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_30 somador_32_bits.v(45) " "Verilog HDL Implicit Net warning at somador_32_bits.v(45): created implicit net for \"carry_30\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry_31 somador_32_bits.v(46) " "Verilog HDL Implicit Net warning at somador_32_bits.v(46): created implicit net for \"carry_31\"" {  } { { "../somador_32_bits/somador_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/somador_32_bits/somador_32_bits.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "subtrator_32_bits " "Elaborating entity \"subtrator_32_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455798043033 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Cout subtrator_32_bits.v(89) " "Output port \"Cout\" at subtrator_32_bits.v(89) has no driver" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1455798043033 "|subtrator_32_bits"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Cout GND " "Pin \"Cout\" is stuck at GND" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1455798043579 "|subtrator_32_bits|Cout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1455798043579 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1455798043719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "subtrator_32_bits.v" "" { Text "D:/Workspaces/Github/PBL-SD-2/Components/subtrator_32_bits/subtrator_32_bits.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1455798043749 "|subtrator_32_bits|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1455798043749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1455798043749 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1455798043749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1455798043749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1455798043749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455798043759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 09:20:43 2016 " "Processing ended: Thu Feb 18 09:20:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455798043759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455798043759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455798043759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455798043759 ""}
