// Seed: 853012530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  module_2 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1;
  assign id_1 = (id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_2 = ~-1;
  assign id_1 = -1;
  uwire id_3;
  wire  id_4;
  wire id_5, id_6;
  wire id_7;
  assign id_3 = 1;
  wire id_8;
  assign id_3 = -1;
endmodule
