sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
9.637412
instruction cache misses l1

  l1 cache instruction misses                                84285000

