Determining the location of the ModelSim executable...

Using: /home/joel/intelFPGA/20.1/modelsim_ase/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SevenSegmentDisplay -c SevenSegmentDisplay --vector_source="/home/joel/Documents/Quartus/SevenSegmentDisplay/Waveform.vwf" --testbench_file="/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Fri Dec  1 10:44:31 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SevenSegmentDisplay -c SevenSegmentDisplay --vector_source=/home/joel/Documents/Quartus/SevenSegmentDisplay/Waveform.vwf --testbench_file=/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
or source file when writing test bench filesInfo (201000): Generated Verilog Test Bench File /home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/Waveform.vwf.vt for simulationInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 25 warnings    Info: Peak virtual memory: 583 megabytes    Info: Processing ended: Fri Dec  1 10:44:31 2023    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/" SevenSegmentDisplay -c SevenSegmentDisplay

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Fri Dec  1 10:44:31 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/ SevenSegmentDisplay -c SevenSegmentDisplayWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file SevenSegmentDisplay.vo in folder "/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 583 megabytes    Info: Processing ended: Fri Dec  1 10:44:32 2023    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/SevenSegmentDisplay.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/joel/intelFPGA/20.1/modelsim_ase/bin/vsim -c -do SevenSegmentDisplay.do

Reading pref.tcl
# 2020.1
# do SevenSegmentDisplay.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:32 on Dec 01,2023# vlog -work work SevenSegmentDisplay.vo 
# -- Compiling module SevenSegmentDisplay
# 
# Top level modules:# 	SevenSegmentDisplay# End time: 10:44:32 on Dec 01,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:44:32 on Dec 01,2023# vlog -work work Waveform.vwf.vt 
# -- Compiling module SevenSegmentDisplay_vlg_vec_tst
# 
# Top level modules:# 	SevenSegmentDisplay_vlg_vec_tst# End time: 10:44:32 on Dec 01,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.SevenSegmentDisplay_vlg_vec_tst # Start time: 10:44:32 on Dec 01,2023# Loading work.SevenSegmentDisplay_vlg_vec_tst# Loading work.SevenSegmentDisplay# Loading maxv_ver.maxv_io# Loading maxv_ver.maxv_lcell# Loading maxv_ver.maxv_asynch_lcell# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : Waveform.vwf.vt(87)#    Time: 1 us  Iteration: 0  Instance: /SevenSegmentDisplay_vlg_vec_tst
# End time: 10:44:33 on Dec 01,2023, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/joel/Documents/Quartus/SevenSegmentDisplay/Waveform.vwf...

Reading /home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/SevenSegmentDisplay.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/joel/Documents/Quartus/SevenSegmentDisplay/simulation/qsim/SevenSegmentDisplay_20231201104433.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.