/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_23z;
  wire [25:0] celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  reg [11:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[13] & celloutsig_0_0z);
  assign celloutsig_1_1z = ~(in_data[157] | celloutsig_1_0z[8]);
  assign celloutsig_1_2z = ~(in_data[113] | in_data[172]);
  assign celloutsig_1_16z = ~(celloutsig_1_3z | celloutsig_1_8z[4]);
  assign celloutsig_1_18z = ~(celloutsig_1_14z | celloutsig_1_16z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_0z) & in_data[39]);
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_2z[7]) & celloutsig_0_9z[11]);
  assign celloutsig_0_30z = ~((celloutsig_0_1z[0] | celloutsig_0_9z[5]) & celloutsig_0_17z);
  assign celloutsig_1_17z = celloutsig_1_14z | celloutsig_1_7z[27];
  assign celloutsig_0_0z = ~(in_data[76] ^ in_data[54]);
  assign celloutsig_1_7z = in_data[144:115] / { 1'h1, celloutsig_1_5z[8:3], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[125:107], celloutsig_1_14z } / { 1'h1, celloutsig_1_5z, celloutsig_1_17z };
  assign celloutsig_0_6z = { celloutsig_0_2z[8:6], celloutsig_0_5z, celloutsig_0_5z } / { 1'h1, celloutsig_0_2z[10:7] };
  assign celloutsig_0_17z = celloutsig_0_9z[8:4] > celloutsig_0_6z;
  assign celloutsig_1_3z = { in_data[163:135], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } !== { in_data[141:108], celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[1], celloutsig_0_1z } !== celloutsig_0_2z[17:10];
  assign celloutsig_1_14z = celloutsig_1_9z[12:4] !== { celloutsig_1_0z[7:0], celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_8z[6:3], celloutsig_0_4z } !== celloutsig_0_10z[9:5];
  assign celloutsig_1_5z = { in_data[136:127], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } | { celloutsig_1_0z[6:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_0z[3] & celloutsig_1_5z[1];
  assign celloutsig_0_8z = { celloutsig_0_2z[15:7], celloutsig_0_4z } >> { celloutsig_0_1z[5:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_23z = celloutsig_0_6z[4:2] >> celloutsig_0_1z[5:3];
  assign celloutsig_1_8z = in_data[140:125] >> celloutsig_1_5z[15:0];
  assign celloutsig_0_7z = { in_data[89:88], celloutsig_0_5z } >> celloutsig_0_1z[3:1];
  assign celloutsig_0_1z = in_data[66:60] >> { in_data[15:13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_10z[11:6] >> { celloutsig_0_8z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >> in_data[66:48];
  assign celloutsig_1_0z = in_data[108:100] >> in_data[120:112];
  assign celloutsig_1_4z = { celloutsig_1_0z[8:6], celloutsig_1_2z } ^ { celloutsig_1_0z[5:3], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_8z[8:0], celloutsig_1_4z } ^ celloutsig_1_7z[17:5];
  assign celloutsig_0_10z = { in_data[76:64], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } ^ { celloutsig_0_2z[14:1], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_8z[9:1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_13z } ^ { celloutsig_0_10z[7:0], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_9z };
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_2z[9:8], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z };
  assign { out_data[128], out_data[115:96], out_data[57:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
