Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb  7 16:57:52 2025
| Host         : MARIAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riconoscitore_on_board_timing_summary_routed.rpt -pb riconoscitore_on_board_timing_summary_routed.pb -rpx riconoscitore_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : riconoscitore_on_board
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.371        0.000                      0                  104        0.118        0.000                      0                  104        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.371        0.000                      0                  104        0.118        0.000                      0                  104        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.952ns (18.518%)  route 4.189ns (81.482%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149    10.333    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[13]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.952ns (18.518%)  route 4.189ns (81.482%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149    10.333    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[14]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.952ns (18.518%)  route 4.189ns (81.482%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149    10.333    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.952ns (18.518%)  route 4.189ns (81.482%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149    10.333    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[16]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y49          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.952ns (18.812%)  route 4.109ns (81.188%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.069    10.252    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.522    14.894    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[1]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.727    B1_clear/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.952ns (18.812%)  route 4.109ns (81.188%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.069    10.252    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.522    14.894    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[2]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.727    B1_clear/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.952ns (18.812%)  route 4.109ns (81.188%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.069    10.252    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.522    14.894    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.727    B1_clear/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.952ns (18.812%)  route 4.109ns (81.188%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.069    10.252    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.522    14.894    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[4]/C
                         clock pessimism              0.298    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.727    B1_clear/deb.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.996%)  route 4.060ns (81.004%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.020    10.203    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  B1_clear/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  B1_clear/deb.count_reg[5]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 B1_clear/deb.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.996%)  route 4.060ns (81.004%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.640     5.192    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  B1_clear/deb.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  B1_clear/deb.count_reg[3]/Q
                         net (fo=2, routed)           0.860     6.508    B1_clear/deb.count_reg_n_0_[3]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  B1_clear/FSM_sequential_BTN_state[1]_i_7/O
                         net (fo=1, routed)           1.076     7.707    B1_clear/FSM_sequential_BTN_state[1]_i_7_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.831 f  B1_clear/FSM_sequential_BTN_state[1]_i_4/O
                         net (fo=1, routed)           0.550     8.381    B1_clear/FSM_sequential_BTN_state[1]_i_4_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I1_O)        0.124     8.505 f  B1_clear/FSM_sequential_BTN_state[1]_i_2/O
                         net (fo=4, routed)           0.555     9.060    B1_clear/FSM_sequential_BTN_state[1]_i_2_n_0
    SLICE_X1Y53          LUT3 (Prop_lut3_I2_O)        0.124     9.184 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.020    10.203    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  B1_clear/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523    14.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  B1_clear/deb.count_reg[6]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X0Y47          FDRE (Setup_fdre_C_R)       -0.429    14.703    B1_clear/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  B1_clear/deb.count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    B1_clear/data0[17]
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  B1_clear/deb.count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    B1_clear/data0[19]
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cu/mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/FSM_sequential_stato_corrente1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.190ns (37.138%)  route 0.322ns (62.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.510    cu/clock_in_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cu/mode_reg/Q
                         net (fo=6, routed)           0.322     1.973    riconoscitore/mode
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.049     2.022 r  riconoscitore/FSM_sequential_stato_corrente1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.022    riconoscitore/FSM_sequential_stato_corrente1[1]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[1]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.107     1.883    riconoscitore/FSM_sequential_stato_corrente1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cu/mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            riconoscitore/FSM_sequential_stato_corrente1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.642%)  route 0.322ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.510    cu/clock_in_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cu/mode_reg/Q
                         net (fo=6, routed)           0.322     1.973    riconoscitore/mode
    SLICE_X1Y51          LUT5 (Prop_lut5_I3_O)        0.045     2.018 r  riconoscitore/FSM_sequential_stato_corrente1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    riconoscitore/FSM_sequential_stato_corrente1[0]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[0]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDCE (Hold_fdce_C_D)         0.092     1.868    riconoscitore/FSM_sequential_stato_corrente1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  B1_clear/deb.count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    B1_clear/data0[18]
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  B1_clear/deb.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    B1_clear/data0[20]
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[20]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  B1_clear/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    B1_clear/deb.count_reg[20]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  B1_clear/deb.count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    B1_clear/data0[21]
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[21]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  B1_clear/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    B1_clear/deb.count_reg[20]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  B1_clear/deb.count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.050    B1_clear/data0[23]
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[23]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  B1_clear/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    B1_clear/deb.count_reg[20]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.075 r  B1_clear/deb.count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.075    B1_clear/data0[22]
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[22]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 B1_clear/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_clear/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.598     1.511    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  B1_clear/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.785    B1_clear/deb.count_reg_n_0_[15]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  B1_clear/deb.count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    B1_clear/deb.count_reg[16]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  B1_clear/deb.count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    B1_clear/deb.count_reg[20]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.075 r  B1_clear/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.075    B1_clear/data0[24]
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  B1_clear/deb.count_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    B1_clear/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     B1_clear/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     B1_clear/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     B1_clear/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     B1_clear/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48     B1_clear/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49     B1_clear/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49     B1_clear/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/CLEARED_BTN_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/CLEARED_BTN_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/deb.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/deb.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     B1_clear/deb.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     B1_clear/deb.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/CLEARED_BTN_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/CLEARED_BTN_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/FSM_sequential_BTN_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/deb.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     B1_clear/deb.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     B1_clear/deb.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48     B1_clear/deb.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.028ns  (logic 3.980ns (66.023%)  route 2.048ns (33.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.176    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           2.048     7.681    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    11.205 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.205    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riconoscitore/y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.366ns (73.391%)  route 0.495ns (26.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.505    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  riconoscitore/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  riconoscitore/y_reg/Q
                         net (fo=1, routed)           0.495     2.142    LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.367 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.367    LED
    H17                                                               r  LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.655ns (28.414%)  route 4.169ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.446     5.824    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.655ns (28.414%)  route 4.169ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.446     5.824    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.655ns (28.414%)  route 4.169ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.446     5.824    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 1.655ns (28.414%)  route 4.169ns (71.586%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.446     5.824    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  B1_clear/deb.count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.655ns (29.125%)  route 4.027ns (70.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.304     5.682    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.655ns (29.125%)  route 4.027ns (70.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.304     5.682    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.655ns (29.125%)  route 4.027ns (70.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.304     5.682    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.655ns (29.125%)  route 4.027ns (70.876%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT2 (Prop_lut2_I1_O)        0.149     4.378 r  B1_clear/deb.count[31]_i_2/O
                         net (fo=31, routed)          1.304     5.682    B1_clear/deb.count[31]_i_2_n_0
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.878    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  B1_clear/deb.count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.630ns (29.621%)  route 3.873ns (70.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT3 (Prop_lut3_I0_O)        0.124     4.353 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149     5.502    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523     4.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            B1_clear/deb.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.630ns (29.621%)  route 3.873ns (70.379%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=7, routed)           2.723     4.229    B1_clear/reset_IBUF
    SLICE_X1Y53          LUT3 (Prop_lut3_I0_O)        0.124     4.353 r  B1_clear/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.149     5.502    B1_clear/deb.count[31]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.523     4.895    B1_clear/clock_in_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  B1_clear/deb.count_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S2
                            (input port)
  Destination:            cu/mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.252ns (45.693%)  route 0.300ns (54.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  S2 (IN)
                         net (fo=0)                   0.000     0.000    S2
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  S2_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.552    cu/S2_IBUF
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.026    cu/clock_in_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/FSM_sequential_stato_corrente0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.304ns (44.949%)  route 0.372ns (55.051%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=7, routed)           0.372     0.630    riconoscitore/S1_IBUF
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.675 r  riconoscitore/FSM_sequential_stato_corrente0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.675    riconoscitore/FSM_sequential_stato_corrente0[2]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[2]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/FSM_sequential_stato_corrente0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.304ns (44.882%)  route 0.373ns (55.118%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  S1_IBUF_inst/O
                         net (fo=7, routed)           0.373     0.631    riconoscitore/S1_IBUF
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.045     0.676 r  riconoscitore/FSM_sequential_stato_corrente0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.676    riconoscitore/FSM_sequential_stato_corrente0[0]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[0]/C

Slack:                    inf
  Source:                 B2
                            (input port)
  Destination:            cu/mode_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.238ns (32.009%)  route 0.506ns (67.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  B2 (IN)
                         net (fo=0)                   0.000     0.000    B2
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  B2_IBUF_inst/O
                         net (fo=1, routed)           0.506     0.745    cu/B2_IBUF
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.026    cu/clock_in_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  cu/mode_reg/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            B1_clear/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.292ns (36.876%)  route 0.500ns (63.124%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.500     0.747    B1_clear/B1_IBUF
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.045     0.792 r  B1_clear/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     0.792    B1_clear/CLEARED_BTN_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  B1_clear/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    B1_clear/clock_in_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  B1_clear/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/FSM_sequential_stato_corrente0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.304ns (37.231%)  route 0.512ns (62.769%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=7, routed)           0.512     0.770    riconoscitore/S1_IBUF
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.815 r  riconoscitore/FSM_sequential_stato_corrente0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    riconoscitore/FSM_sequential_stato_corrente0[1]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente0_reg[1]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/FSM_sequential_stato_corrente1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.303ns (37.109%)  route 0.513ns (62.891%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  S1_IBUF_inst/O
                         net (fo=7, routed)           0.513     0.771    riconoscitore/S1_IBUF
    SLICE_X1Y51          LUT5 (Prop_lut5_I0_O)        0.044     0.815 r  riconoscitore/FSM_sequential_stato_corrente1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    riconoscitore/FSM_sequential_stato_corrente1[1]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[1]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/FSM_sequential_stato_corrente1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.304ns (37.186%)  route 0.513ns (62.814%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=7, routed)           0.513     0.771    riconoscitore/S1_IBUF
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.045     0.816 r  riconoscitore/FSM_sequential_stato_corrente1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.816    riconoscitore/FSM_sequential_stato_corrente1[0]_i_1_n_0
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y51          FDCE                                         r  riconoscitore/FSM_sequential_stato_corrente1_reg[0]/C

Slack:                    inf
  Source:                 S1
                            (input port)
  Destination:            riconoscitore/y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.304ns (36.610%)  route 0.526ns (63.390%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  S1 (IN)
                         net (fo=0)                   0.000     0.000    S1
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  S1_IBUF_inst/O
                         net (fo=7, routed)           0.526     0.784    riconoscitore/S1_IBUF
    SLICE_X1Y52          LUT5 (Prop_lut5_I2_O)        0.045     0.829 r  riconoscitore/y_i_1/O
                         net (fo=1, routed)           0.000     0.829    riconoscitore/y_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  riconoscitore/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    riconoscitore/clock_in_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  riconoscitore/y_reg/C

Slack:                    inf
  Source:                 B1
                            (input port)
  Destination:            B1_clear/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.290ns (33.493%)  route 0.576ns (66.507%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  B1 (IN)
                         net (fo=0)                   0.000     0.000    B1
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  B1_IBUF_inst/O
                         net (fo=3, routed)           0.576     0.823    B1_clear/B1_IBUF
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.043     0.866 r  B1_clear/FSM_sequential_BTN_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.866    B1_clear/FSM_sequential_BTN_state[1]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  B1_clear/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.020    B1_clear/clock_in_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  B1_clear/FSM_sequential_BTN_state_reg[1]/C





