Description of this IP design:

1. Has one AXI master port as its interface.
2. Reads data from a specific address in the PS
3. After completing the reading process it writes a some integer value to an address
   location that is at a offset of 4bytes from the read data address in the PS