{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700475095221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700475095222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:11:35 2023 " "Processing started: Mon Nov 20 13:11:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700475095222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475095222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475095222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700475095765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700475095765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_gen " "Found entity 1: LFSR_gen" {  } { { "src/LFSR_gen.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gal.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GAL " "Found entity 1: LFSR_GAL" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_overlapped " "Found entity 1: moore_overlapped" {  } { { "src/moore_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_overlapped " "Found entity 1: mealy_overlapped" {  } { { "src/mealy_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_unique " "Found entity 1: moore_unique" {  } { { "src/moore_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_overlapped " "Found entity 1: top_overlapped" {  } { { "src/top_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_unique " "Found entity 1: top_unique" {  } { { "src/top_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_unique " "Found entity 1: mealy_unique" {  } { { "src/mealy_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_overlapped " "Found entity 1: gen_overlapped" {  } { { "src/gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_overlapped " "Found entity 1: top_gen_overlapped" {  } { { "src/top_gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_unique " "Found entity 1: gen_unique" {  } { { "src/gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_unique " "Found entity 1: top_gen_unique" {  } { { "src/top_gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109121 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D mealy_overlapped.sv(38) " "Verilog HDL error at mealy_overlapped.sv(38): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/mealy_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700475109122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:11:49 2023 " "Processing ended: Mon Nov 20 13:11:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700475095221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700475095222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 13:11:35 2023 " "Processing started: Mon Nov 20 13:11:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700475095222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475095222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475095222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700475095765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700475095765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_gen " "Found entity 1: LFSR_gen" {  } { { "src/LFSR_gen.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_gal.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_gal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GAL " "Found entity 1: LFSR_GAL" {  } { { "src/LFSR_GAL.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/LFSR_GAL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_overlapped " "Found entity 1: moore_overlapped" {  } { { "src/moore_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_overlapped " "Found entity 1: mealy_overlapped" {  } { { "src/mealy_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_unique " "Found entity 1: moore_unique" {  } { { "src/moore_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/moore_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_overlapped " "Found entity 1: top_overlapped" {  } { { "src/top_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_unique " "Found entity 1: top_unique" {  } { { "src/top_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_unique " "Found entity 1: mealy_unique" {  } { { "src/mealy_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_overlapped " "Found entity 1: gen_overlapped" {  } { { "src/gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_overlapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_overlapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_overlapped " "Found entity 1: top_gen_overlapped" {  } { { "src/top_gen_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_overlapped.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gen_unique " "Found entity 1: gen_unique" {  } { { "src/gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_gen_unique.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_gen_unique.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_gen_unique " "Found entity 1: top_gen_unique" {  } { { "src/top_gen_unique.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/top_gen_unique.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700475109121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109121 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D mealy_overlapped.sv(38) " "Verilog HDL error at mealy_overlapped.sv(38): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/mealy_overlapped.sv" "" { Text "D:/Project/Quartus Prime/hw4/src/mealy_overlapped.sv" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1700475109122 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 13:11:49 2023 " "Processing ended: Mon Nov 20 13:11:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700475109192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700475109192 ""}
