

================================================================
== Vivado HLS Report for 'StateMachine_getNextState'
================================================================
* Date:           Wed Aug 15 21:51:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     34|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     94|
|Register         |        -|      -|     12|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     12|    128|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_122_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |grp_fu_128_p2                   |   icmp   |      0|  0|  11|           8|           7|
    |p_val_V1_cast_fu_143_p3         |  select  |      0|  0|   3|           1|           3|
    |p_val_V2_cast_fu_134_p3         |  select  |      0|  0|   3|           1|           2|
    |p_val_V_cast_fu_170_p3          |  select  |      0|  0|   2|           1|           2|
    |storemerge1_cast_cas_fu_161_p3  |  select  |      0|  0|   2|           1|           2|
    |storemerge_cast_cast_fu_152_p3  |  select  |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  34|          21|          24|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  15|          3|    1|          3|
    |ap_phi_mux_v_V_phi_fu_96_p18  |  41|          8|   12|         96|
    |v_V_reg_92                    |  38|          7|   12|         84|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  94|         18|   25|        183|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |v_V_reg_92  |  12|   0|   12|          0|
    +------------+----+----+-----+-----------+
    |Total       |  12|   0|   12|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | StateMachine::getNextState | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | StateMachine::getNextState | return value |
|key                          |  in |    8|   ap_none  |             key            |    pointer   |
|current_state_i              |  in |   12|   ap_vld   |        current_state       |    pointer   |
|current_state_i_ap_vld       |  in |    1|   ap_vld   |        current_state       |    pointer   |
|current_state_o              | out |   12|   ap_vld   |        current_state       |    pointer   |
|current_state_o_ap_vld       | out |    1|   ap_vld   |        current_state       |    pointer   |
|StateMachine_state_V         | out |   12|   ap_vld   |    StateMachine_state_V    |    pointer   |
|StateMachine_state_V_ap_vld  | out |    1|   ap_vld   |    StateMachine_state_V    |    pointer   |
+-----------------------------+-----+-----+------------+----------------------------+--------------+

