// Seed: 248413028
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  assign id_2 = -1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri   id_2,
    output uwire id_3
);
  wire id_5;
  parameter id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_14,
      id_5,
      id_11
  );
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire _id_1;
  parameter id_21 = 1;
  wire [1 'b0 : id_1] id_22;
endmodule
