# 64-Bit-Full-Adder-Design-in-Vivado
IP Based 64-Bit Full Adder Design in Xilinx Vivado, involving Verifications using Virtual I/O and Integrated Logic Analyzer
