/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [18:0] _02_;
  wire [6:0] _03_;
  reg [5:0] _04_;
  reg [3:0] _05_;
  wire [7:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire [11:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [19:0] celloutsig_0_51z;
  wire [15:0] celloutsig_0_52z;
  wire [25:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_60z;
  wire [13:0] celloutsig_0_66z;
  wire [3:0] celloutsig_0_67z;
  wire [29:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_31z[11] & celloutsig_0_9z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[1] & celloutsig_0_2z[2]);
  assign celloutsig_0_46z = ~(celloutsig_0_38z[1] & celloutsig_0_17z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[6] & celloutsig_1_2z[0]);
  assign celloutsig_1_10z = ~(celloutsig_1_4z[13] & celloutsig_1_6z[0]);
  assign celloutsig_1_13z = ~(in_data[180] & celloutsig_1_8z[18]);
  assign celloutsig_1_14z = ~(celloutsig_1_2z[3] & celloutsig_1_10z);
  assign celloutsig_0_17z = ~(celloutsig_0_0z[3] & celloutsig_0_13z[5]);
  assign celloutsig_0_23z = ~(celloutsig_0_13z[0] & _00_);
  assign celloutsig_0_30z = ~(celloutsig_0_1z[13] & celloutsig_0_20z[2]);
  reg [18:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 19'h00000;
    else _16_ <= celloutsig_0_6z[26:8];
  assign { _01_[10:3], _02_[10:0] } = _16_;
  reg [6:0] _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 7'h00;
    else _17_ <= in_data[13:7];
  assign { _03_[6:5], _00_, _03_[3:0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_5z[10:5];
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= celloutsig_0_8z[3:0];
  assign celloutsig_0_0z = in_data[16:9] / { 1'h1, in_data[22:16] };
  assign celloutsig_0_38z = celloutsig_0_21z[8:2] / { 1'h1, celloutsig_0_8z[1], celloutsig_0_36z };
  assign celloutsig_0_41z = { celloutsig_0_28z[4:1], celloutsig_0_7z } / { 1'h1, celloutsig_0_33z[4:0], celloutsig_0_29z, celloutsig_0_25z };
  assign celloutsig_0_47z = { celloutsig_0_8z[4:3], celloutsig_0_29z, _04_ } / { 1'h1, in_data[44:37] };
  assign celloutsig_0_49z = { celloutsig_0_7z[6], celloutsig_0_14z } / { 1'h1, in_data[86:82] };
  assign celloutsig_0_5z = { in_data[70:47], celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, in_data[61:54], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_60z = { celloutsig_0_50z, celloutsig_0_45z } / { 1'h1, celloutsig_0_52z[10:5], celloutsig_0_42z };
  assign celloutsig_0_66z = { _01_[5:3], _02_[10:1], celloutsig_0_46z } / { 1'h1, celloutsig_0_51z[6], celloutsig_0_36z, celloutsig_0_46z, celloutsig_0_14z, celloutsig_0_32z };
  assign celloutsig_0_7z = { in_data[92:87], celloutsig_0_3z } / { 1'h1, in_data[85:80] };
  assign celloutsig_1_1z = { in_data[107:105], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[2:1], celloutsig_1_0z[6:1], in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_7z[4:2], celloutsig_0_9z } / { 1'h1, celloutsig_0_10z[2:0] };
  assign celloutsig_0_13z = celloutsig_0_5z[18:13] / { 1'h1, _02_[8:4] };
  assign celloutsig_0_14z = celloutsig_0_5z[22:18] / { 1'h1, celloutsig_0_11z };
  assign celloutsig_0_20z = celloutsig_0_13z[4:1] / { 1'h1, _03_[2:0] };
  assign celloutsig_0_2z = celloutsig_0_0z[2:0] / { 1'h1, celloutsig_0_0z[5:4] };
  assign celloutsig_0_25z = celloutsig_0_5z[20:17] / { 1'h1, celloutsig_0_7z[3:1] };
  assign celloutsig_0_26z = { in_data[50], celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_13z } / { 1'h1, celloutsig_0_21z[7:0] };
  assign celloutsig_0_28z = { celloutsig_0_5z[8:6], celloutsig_0_20z, celloutsig_0_0z } / { 1'h1, _03_[5], _00_, _03_[3:0], _05_, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[75:57], celloutsig_0_2z } >= { celloutsig_0_1z[20:2], celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_1z[19:3] >= { in_data[28:20], celloutsig_0_7z, celloutsig_0_30z };
  assign celloutsig_0_50z = celloutsig_0_6z[24:22] >= celloutsig_0_21z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[6:1], celloutsig_1_0z, celloutsig_1_2z } >= { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_1z[7:0] >= { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } >= celloutsig_0_7z[6:2];
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_15z } >= { in_data[148:144], celloutsig_1_17z };
  assign celloutsig_0_18z = celloutsig_0_5z[15:10] >= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_10z[3], celloutsig_0_7z } >= { _01_[7:3], _02_[10:8] };
  assign celloutsig_0_29z = celloutsig_0_28z[11:2] >= { celloutsig_0_5z[10:9], celloutsig_0_0z };
  assign celloutsig_0_45z = ~ celloutsig_0_28z[14:8];
  assign celloutsig_0_51z = ~ { celloutsig_0_31z[14:4], celloutsig_0_47z };
  assign celloutsig_0_6z = ~ { in_data[55:53], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = ~ in_data[186:180];
  assign celloutsig_0_8z = ~ celloutsig_0_6z[23:18];
  assign celloutsig_1_17z = ~ celloutsig_1_3z[3:0];
  assign celloutsig_1_18z = ~ { celloutsig_1_4z[12:1], celloutsig_1_14z, celloutsig_1_5z };
  assign celloutsig_0_10z = ~ { in_data[70], celloutsig_0_2z };
  assign celloutsig_0_27z = ~ { celloutsig_0_14z[3:0], celloutsig_0_4z };
  assign celloutsig_0_31z = ~ { celloutsig_0_5z[15:11], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_21z };
  assign celloutsig_0_33z = celloutsig_0_6z[29:24] >> celloutsig_0_31z[16:11];
  assign celloutsig_0_34z = { celloutsig_0_31z[10:0], celloutsig_0_19z } >> { celloutsig_0_20z, celloutsig_0_3z, _03_[6:5], _00_, _03_[3:0] };
  assign celloutsig_0_36z = celloutsig_0_27z >> celloutsig_0_26z[7:3];
  assign celloutsig_0_52z = { celloutsig_0_28z[9:7], _03_[6:5], _00_, _03_[3:0], celloutsig_0_49z } >> { celloutsig_0_41z[9:5], celloutsig_0_13z, celloutsig_0_36z };
  assign celloutsig_0_67z = { celloutsig_0_34z[11:10], celloutsig_0_9z, celloutsig_0_17z } >> { celloutsig_0_60z[2:0], celloutsig_0_46z };
  assign celloutsig_1_2z = in_data[151:140] >> { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[118:114] >> celloutsig_1_1z[5:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[5:0], celloutsig_1_0z, celloutsig_1_1z } >> { in_data[153:150], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z >> celloutsig_1_1z[5:1];
  assign celloutsig_1_8z = { in_data[172:154], celloutsig_1_7z, celloutsig_1_5z } >> in_data[182:162];
  assign celloutsig_0_1z = in_data[63:40] >> in_data[58:35];
  assign celloutsig_0_21z = { celloutsig_0_6z[19:12], celloutsig_0_18z, celloutsig_0_9z } >> { celloutsig_0_11z[3:2], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_8z };
  assign _01_[1] = celloutsig_0_19z;
  assign _02_[18:11] = _01_[10:3];
  assign _03_[4] = _00_;
  assign { out_data[141:128], out_data[96], out_data[45:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
