// Seed: 4084061628
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch id_13 <= id_11;
  module_0 modCall_1 ();
  wire id_14;
  always id_13 = id_12;
  wire id_15;
  assign id_8 = 1;
  id_16 :
  assert property (@(1 or negedge 1) id_3);
endmodule
