[
    {
        "age": null,
        "album": "",
        "author": "/u/kamikazer",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-08T20:36:33.047959+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-08T19:45:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi. Is there any RISC-V chip a regular person can buy for DIY projects that is created in Europe? So many websites with marketing only.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/kamikazer\"> /u/kamikazer </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q7ltug/european_riscv_chips_availability/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1q7ltug/european_riscv_chips_availability/\">[comments]</a></span>",
        "id": 4509892,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q7ltug/european_riscv_chips_availability",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "European RISC-V chips availability",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/fullgrid",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-08T11:36:11.658756+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-08T11:06:19+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q790hn/muse_book_laptop_review_testing_an_octacore_riscv/\"> <img src=\"https://external-preview.redd.it/rgSFWqztRl2ZLRntEFy-nb6wMLFEazU9baZUOh4y8Ik.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=0315f431f6e3cbb153ea04b5dc48723c4a755eb8\" alt=\"MUSE Book laptop review - Testing an octa-core RISC-V Linux laptop in 2026\" title=\"MUSE Book laptop review - Testing an octa-core RISC-V Linux laptop in 2026\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><blockquote> <p>It\u2019s based on the SpacemiT K1/M1 octa-core 64-bit RISC-V SoC, ships with up to 16 GB of RAM, eMMC flash and/or NVMe SSD, and features a 14.1-inch IPS display with 1920\u00d71080 resolution, WiFi 6 connectivity, a few USB ports, and more.</p> </blockquote> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://www.cnx-software.com/2026/01/08/muse-book-laptop-review-testing-an-octa-c",
        "id": 4505076,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q790hn/muse_book_laptop_review_testing_an_octacore_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/rgSFWqztRl2ZLRntEFy-nb6wMLFEazU9baZUOh4y8Ik.jpeg?width=640&crop=smart&auto=webp&s=0315f431f6e3cbb153ea04b5dc48723c4a755eb8",
        "title": "MUSE Book laptop review - Testing an octa-core RISC-V Linux laptop in 2026",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Slicudis",
        "bookmarked": false,
        "comments": [],
        "date_created": "2026-01-08T05:08:13.535446+00:00",
        "date_dead_since": null,
        "date_published": "2026-01-08T04:21:50+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1q721oq/outoforder_superscalar_riscv_core_ive_been/\"> <img src=\"https://a.thumbs.redditmedia.com/NjT-EVf4jGV4BxQjbOKcC3dBkE5zDTLTNVJ-BZOG6J4.jpg\" alt=\"Out-of-order superscalar RISC-V core I've been working on for my DE0-Nano FPGA board\" title=\"Out-of-order superscalar RISC-V core I've been working on for my DE0-Nano FPGA board\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>For the last year I&#39;ve been studying about out-of-order superscalar microarchitectures and implemented a core with a scoreboard in its register file. The project I&#39;m working on right now has been my most complex project so far and I&#39;m excited to talk about it!</p> <p>I&#39;ve named this microarchitecture &quot;Atlas-1&quot;, and it&#39;s basically a 2-wide superscalar out of order RV32 core that is optimized for the Cyclone-IV chip of my DE0 Nano FPGA board.</p> <p>Using this FPGA board has taught me how to implement hardware in the ",
        "id": 4503170,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1q721oq/outoforder_superscalar_riscv_core_ive_been",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://a.thumbs.redditmedia.com/NjT-EVf4jGV4BxQjbOKcC3dBkE5zDTLTNVJ-BZOG6J4.jpg",
        "title": "Out-of-order superscalar RISC-V core I've been working on for my DE0-Nano FPGA board",
        "vote": 0
    }
]