From 50c607de62b148fe4914187959a0167825804b2f Mon Sep 17 00:00:00 2001
From: Mike Hommey <glandium@debian.org>
Date: Tue, 7 Jul 2009 22:09:19 +0200
Subject: [PATCH 07/23] Implement sync_instruction_memory for sparc linux

https://bugzilla.mozilla.org/show_bug.cgi?id=502369
---
 js/src/nanojit/CodeAlloc.cpp |   12 ++++++++++++
 1 files changed, 12 insertions(+), 0 deletions(-)

diff --git a/js/src/nanojit/CodeAlloc.cpp b/js/src/nanojit/CodeAlloc.cpp
index 628a406..7f1b578 100644
--- a/js/src/nanojit/CodeAlloc.cpp
+++ b/js/src/nanojit/CodeAlloc.cpp
@@ -247,8 +247,20 @@ extern "C" void __clear_cache(char *BEG, char *END);
 #endif
 
 #ifdef AVMPLUS_SPARC
+#ifdef __linux__
+void sync_instruction_memory(caddr_t v, u_int len)
+{
+	caddr_t end = v + len;
+	caddr_t p = v;
+	while (p < end) {
+		asm volatile("flush %0" : : "r" (p));
+		p += 32;
+	}
+}
+#else
 extern  "C" void sync_instruction_memory(caddr_t v, u_int len);
 #endif
+#endif
 
 #if defined NANOJIT_IA32 || defined NANOJIT_X64
     // intel chips have dcache/icache interlock
-- 
1.7.0.rc0.69.g2ee80

