$date
	Sun Oct 23 07:11:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#198537
b10 !
1"
#198538
b10 &
b10 %
1$
#198539
0"
#198542
b1 &
1#
b1 %
#198546
b0 &
b0 %
0#
0$
#1182859
b10110 !
1"
#1182862
b10110 &
b10110 %
1$
#1182863
0"
#1182866
b1011 &
b1011 %
#1182870
b100010 &
b100010 %
#1182874
b10001 &
b10001 %
#1182878
b110100 &
b110100 %
#1182882
b11010 &
b11010 %
#1182886
b1101 &
b1101 %
#1182890
b101000 &
b101000 %
#1182894
b10100 &
b10100 %
#1182898
b1010 &
b1010 %
#1182902
b101 &
b101 %
#1182906
b10000 &
b10000 %
#1182910
b1000 &
b1000 %
#1182914
b100 &
b100 %
#1182918
b10 &
b10 %
#1182922
b1 &
b1 %
1#
#1182926
b0 &
0#
b0 %
0$
#2167573
b10001 !
1"
#2167574
b10001 &
b10001 %
1$
#2167575
0"
#2167578
b110100 &
b110100 %
#2167582
b11010 &
b11010 %
#2167586
b1101 &
b1101 %
#2167590
b101000 &
b101000 %
#2167594
b10100 &
b10100 %
#2167598
b1010 &
b1010 %
#2167602
b101 &
b101 %
#2167606
b10000 &
b10000 %
#2167610
b1000 &
b1000 %
#2167614
b100 &
b100 %
#2167618
b10 &
b10 %
#2167622
b1 &
1#
b1 %
#2167626
b0 &
b0 %
0#
0$
#4500012
